
StateMashineButton.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000046dc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002dc  0800487c  0800487c  0000587c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b58  08004b58  00006074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004b58  08004b58  00005b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004b60  08004b60  00006074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b60  08004b60  00005b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004b64  08004b64  00005b64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08004b68  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006e8  20000074  08004bdc  00006074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000075c  08004bdc  0000675c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e6b8  00000000  00000000  000060a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000272f  00000000  00000000  0001475c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d20  00000000  00000000  00016e90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a19  00000000  00000000  00017bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000183cc  00000000  00000000  000185c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012810  00000000  00000000  00030995  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ff55  00000000  00000000  000431a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d30fa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000039ac  00000000  00000000  000d3140  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000d6aec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004864 	.word	0x08004864

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08004864 	.word	0x08004864

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <ButtonInit>:
#include "Button.h"

//Init function
void ButtonInit(Button_t* Button, GPIO_TypeDef* GpioPort, uint16_t GpioPin, uint32_t TimerDebounce,
		uint32_t TimerLongPress, uint32_t TimerRepeat)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	603b      	str	r3, [r7, #0]
 80005b8:	4613      	mov	r3, r2
 80005ba:	80fb      	strh	r3, [r7, #6]
	Button->State = IDLE;
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	2200      	movs	r2, #0
 80005c0:	701a      	strb	r2, [r3, #0]
	Button->GpioPort = GpioPort;
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	68ba      	ldr	r2, [r7, #8]
 80005c6:	605a      	str	r2, [r3, #4]
	Button->GpioPin  = GpioPin;
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	88fa      	ldrh	r2, [r7, #6]
 80005cc:	811a      	strh	r2, [r3, #8]
	Button->TimerDebounce = TimerDebounce;
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	683a      	ldr	r2, [r7, #0]
 80005d2:	60da      	str	r2, [r3, #12]
	Button->TimerLongPress = TimerLongPress;
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	69ba      	ldr	r2, [r7, #24]
 80005d8:	611a      	str	r2, [r3, #16]
	Button->TimerRepeat = TimerRepeat;
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	69fa      	ldr	r2, [r7, #28]
 80005de:	615a      	str	r2, [r3, #20]

}
 80005e0:	bf00      	nop
 80005e2:	3714      	adds	r7, #20
 80005e4:	46bd      	mov	sp, r7
 80005e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ea:	4770      	bx	lr

080005ec <ButtonRegisterPressCallback>:
{
	Button->TimerRepeat = Milliseconds;
}
//Register callbacks
void ButtonRegisterPressCallback(Button_t *Button, void *Callback)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	6039      	str	r1, [r7, #0]
	Button->ButtonPressed = Callback;
 80005f6:	683a      	ldr	r2, [r7, #0]
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	61da      	str	r2, [r3, #28]
}
 80005fc:	bf00      	nop
 80005fe:	370c      	adds	r7, #12
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr

08000608 <ButtonRegisterLongPressCallback>:
void ButtonRegisterLongPressCallback(Button_t *Button, void *Callback)
{
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	6039      	str	r1, [r7, #0]
	Button->ButtonLongPressed = Callback;
 8000612:	683a      	ldr	r2, [r7, #0]
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	621a      	str	r2, [r3, #32]
}
 8000618:	bf00      	nop
 800061a:	370c      	adds	r7, #12
 800061c:	46bd      	mov	sp, r7
 800061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000622:	4770      	bx	lr

08000624 <ButtonRegisterRepeatCallback>:
void ButtonRegisterRepeatCallback(Button_t *Button, void *Callback)
{
 8000624:	b480      	push	{r7}
 8000626:	b083      	sub	sp, #12
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
 800062c:	6039      	str	r1, [r7, #0]
	Button->ButtonRepeat = Callback;
 800062e:	683a      	ldr	r2, [r7, #0]
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000634:	bf00      	nop
 8000636:	370c      	adds	r7, #12
 8000638:	46bd      	mov	sp, r7
 800063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063e:	4770      	bx	lr

08000640 <ButtonRegisterGoToIdleCallback>:
void ButtonRegisterGoToIdleCallback(Button_t *Button, void *Callback)
{
 8000640:	b480      	push	{r7}
 8000642:	b083      	sub	sp, #12
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
 8000648:	6039      	str	r1, [r7, #0]
	Button->ButtonReturnToIdle = Callback;
 800064a:	683a      	ldr	r2, [r7, #0]
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000650:	bf00      	nop
 8000652:	370c      	adds	r7, #12
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr

0800065c <ButtonIdleRoutine>:

//States of state machine
void ButtonIdleRoutine(Button_t *Button)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
	//check if button was pressed
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(Button->GpioPort, Button->GpioPin))
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	685a      	ldr	r2, [r3, #4]
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	891b      	ldrh	r3, [r3, #8]
 800066c:	4619      	mov	r1, r3
 800066e:	4610      	mov	r0, r2
 8000670:	f001 fd44 	bl	80020fc <HAL_GPIO_ReadPin>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d107      	bne.n	800068a <ButtonIdleRoutine+0x2e>
	{
		Button->State = DEBOUNCE;
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	2201      	movs	r2, #1
 800067e:	701a      	strb	r2, [r3, #0]
		Button->LastTick = HAL_GetTick();
 8000680:	f001 fac6 	bl	8001c10 <HAL_GetTick>
 8000684:	4602      	mov	r2, r0
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	619a      	str	r2, [r3, #24]
	}

}
 800068a:	bf00      	nop
 800068c:	3708      	adds	r7, #8
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}

08000692 <ButtonDebounceRoutine>:

void ButtonDebounceRoutine(Button_t *Button)
{
 8000692:	b580      	push	{r7, lr}
 8000694:	b082      	sub	sp, #8
 8000696:	af00      	add	r7, sp, #0
 8000698:	6078      	str	r0, [r7, #4]
	if(HAL_GetTick() - Button->LastTick >= Button->TimerDebounce)
 800069a:	f001 fab9 	bl	8001c10 <HAL_GetTick>
 800069e:	4602      	mov	r2, r0
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	699b      	ldr	r3, [r3, #24]
 80006a4:	1ad2      	subs	r2, r2, r3
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	68db      	ldr	r3, [r3, #12]
 80006aa:	429a      	cmp	r2, r3
 80006ac:	d31d      	bcc.n	80006ea <ButtonDebounceRoutine+0x58>
	{
		if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(Button->GpioPort, Button->GpioPin))	//when button is pressed
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	685a      	ldr	r2, [r3, #4]
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	891b      	ldrh	r3, [r3, #8]
 80006b6:	4619      	mov	r1, r3
 80006b8:	4610      	mov	r0, r2
 80006ba:	f001 fd1f 	bl	80020fc <HAL_GPIO_ReadPin>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d10f      	bne.n	80006e4 <ButtonDebounceRoutine+0x52>
		{
			Button->LastTick = HAL_GetTick();
 80006c4:	f001 faa4 	bl	8001c10 <HAL_GetTick>
 80006c8:	4602      	mov	r2, r0
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	619a      	str	r2, [r3, #24]
			Button->State = PRESSED;
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	2202      	movs	r2, #2
 80006d2:	701a      	strb	r2, [r3, #0]
			if(Button->ButtonPressed != NULL)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	69db      	ldr	r3, [r3, #28]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d006      	beq.n	80006ea <ButtonDebounceRoutine+0x58>
			{
				Button->ButtonPressed();
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	69db      	ldr	r3, [r3, #28]
 80006e0:	4798      	blx	r3
		else
		{
			Button->State = IDLE;
		}
	}
}
 80006e2:	e002      	b.n	80006ea <ButtonDebounceRoutine+0x58>
			Button->State = IDLE;
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	2200      	movs	r2, #0
 80006e8:	701a      	strb	r2, [r3, #0]
}
 80006ea:	bf00      	nop
 80006ec:	3708      	adds	r7, #8
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}

080006f2 <ButtonPressedRoutine>:

void ButtonPressedRoutine(Button_t *Button)
{
 80006f2:	b580      	push	{r7, lr}
 80006f4:	b082      	sub	sp, #8
 80006f6:	af00      	add	r7, sp, #0
 80006f8:	6078      	str	r0, [r7, #4]
	if(HAL_GetTick() - Button->LastTick >= Button->TimerLongPress)
 80006fa:	f001 fa89 	bl	8001c10 <HAL_GetTick>
 80006fe:	4602      	mov	r2, r0
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	699b      	ldr	r3, [r3, #24]
 8000704:	1ad2      	subs	r2, r2, r3
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	691b      	ldr	r3, [r3, #16]
 800070a:	429a      	cmp	r2, r3
 800070c:	d30f      	bcc.n	800072e <ButtonPressedRoutine+0x3c>
	{
		Button->State = LONG_PRESSED;
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	2203      	movs	r2, #3
 8000712:	701a      	strb	r2, [r3, #0]
		Button->LastTick = HAL_GetTick();
 8000714:	f001 fa7c 	bl	8001c10 <HAL_GetTick>
 8000718:	4602      	mov	r2, r0
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	619a      	str	r2, [r3, #24]
		if(Button->ButtonLongPressed != NULL)
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	6a1b      	ldr	r3, [r3, #32]
 8000722:	2b00      	cmp	r3, #0
 8000724:	d014      	beq.n	8000750 <ButtonPressedRoutine+0x5e>
		{
			Button->ButtonLongPressed();
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	6a1b      	ldr	r3, [r3, #32]
 800072a:	4798      	blx	r3
		Button->State = IDLE;
		{
			Button->ButtonReturnToIdle();
		}
	}
}
 800072c:	e010      	b.n	8000750 <ButtonPressedRoutine+0x5e>
	else if(GPIO_PIN_SET == HAL_GPIO_ReadPin(Button->GpioPort, Button->GpioPin))	//if button is released
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	685a      	ldr	r2, [r3, #4]
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	891b      	ldrh	r3, [r3, #8]
 8000736:	4619      	mov	r1, r3
 8000738:	4610      	mov	r0, r2
 800073a:	f001 fcdf 	bl	80020fc <HAL_GPIO_ReadPin>
 800073e:	4603      	mov	r3, r0
 8000740:	2b01      	cmp	r3, #1
 8000742:	d105      	bne.n	8000750 <ButtonPressedRoutine+0x5e>
		Button->State = IDLE;
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	2200      	movs	r2, #0
 8000748:	701a      	strb	r2, [r3, #0]
			Button->ButtonReturnToIdle();
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800074e:	4798      	blx	r3
}
 8000750:	bf00      	nop
 8000752:	3708      	adds	r7, #8
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}

08000758 <ButtonLongPressedRoutine>:

void ButtonLongPressedRoutine (Button_t *Button)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
	if (GPIO_PIN_SET == HAL_GPIO_ReadPin(Button->GpioPort, Button->GpioPin))
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	685a      	ldr	r2, [r3, #4]
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	891b      	ldrh	r3, [r3, #8]
 8000768:	4619      	mov	r1, r3
 800076a:	4610      	mov	r0, r2
 800076c:	f001 fcc6 	bl	80020fc <HAL_GPIO_ReadPin>
 8000770:	4603      	mov	r3, r0
 8000772:	2b01      	cmp	r3, #1
 8000774:	d10a      	bne.n	800078c <ButtonLongPressedRoutine+0x34>
	{
		Button->State = IDLE;
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	2200      	movs	r2, #0
 800077a:	701a      	strb	r2, [r3, #0]
		if(Button->ButtonReturnToIdle != NULL)
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000780:	2b00      	cmp	r3, #0
 8000782:	d01c      	beq.n	80007be <ButtonLongPressedRoutine+0x66>
		{
			Button->ButtonReturnToIdle();
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000788:	4798      	blx	r3
			{
				Button->ButtonRepeat();
			}
		}
	}
}
 800078a:	e018      	b.n	80007be <ButtonLongPressedRoutine+0x66>
		if(HAL_GetTick() - Button->LastTick >= Button-> TimerRepeat)
 800078c:	f001 fa40 	bl	8001c10 <HAL_GetTick>
 8000790:	4602      	mov	r2, r0
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	699b      	ldr	r3, [r3, #24]
 8000796:	1ad2      	subs	r2, r2, r3
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	695b      	ldr	r3, [r3, #20]
 800079c:	429a      	cmp	r2, r3
 800079e:	d30e      	bcc.n	80007be <ButtonLongPressedRoutine+0x66>
			Button->LastTick = HAL_GetTick();
 80007a0:	f001 fa36 	bl	8001c10 <HAL_GetTick>
 80007a4:	4602      	mov	r2, r0
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	619a      	str	r2, [r3, #24]
			Button->State = REPEAT;
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	2204      	movs	r2, #4
 80007ae:	701a      	strb	r2, [r3, #0]
			if(Button->ButtonRepeat != NULL)
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d002      	beq.n	80007be <ButtonLongPressedRoutine+0x66>
				Button->ButtonRepeat();
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80007bc:	4798      	blx	r3
}
 80007be:	bf00      	nop
 80007c0:	3708      	adds	r7, #8
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}

080007c6 <ButtonRepeatRoutine>:
void ButtonRepeatRoutine(Button_t *Button)
{
 80007c6:	b580      	push	{r7, lr}
 80007c8:	b082      	sub	sp, #8
 80007ca:	af00      	add	r7, sp, #0
 80007cc:	6078      	str	r0, [r7, #4]
	if (GPIO_PIN_SET == HAL_GPIO_ReadPin(Button->GpioPort, Button->GpioPin))
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	685a      	ldr	r2, [r3, #4]
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	891b      	ldrh	r3, [r3, #8]
 80007d6:	4619      	mov	r1, r3
 80007d8:	4610      	mov	r0, r2
 80007da:	f001 fc8f 	bl	80020fc <HAL_GPIO_ReadPin>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b01      	cmp	r3, #1
 80007e2:	d10a      	bne.n	80007fa <ButtonRepeatRoutine+0x34>
	{
		Button->State = IDLE;
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	2200      	movs	r2, #0
 80007e8:	701a      	strb	r2, [r3, #0]
		if(Button->ButtonReturnToIdle != NULL)
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d019      	beq.n	8000826 <ButtonRepeatRoutine+0x60>
		{
			Button->ButtonReturnToIdle();
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80007f6:	4798      	blx	r3
			{
				Button->ButtonRepeat();
			}
		}
	}
}
 80007f8:	e015      	b.n	8000826 <ButtonRepeatRoutine+0x60>
		if(HAL_GetTick() - Button->LastTick >= Button->TimerRepeat)
 80007fa:	f001 fa09 	bl	8001c10 <HAL_GetTick>
 80007fe:	4602      	mov	r2, r0
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	699b      	ldr	r3, [r3, #24]
 8000804:	1ad2      	subs	r2, r2, r3
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	695b      	ldr	r3, [r3, #20]
 800080a:	429a      	cmp	r2, r3
 800080c:	d30b      	bcc.n	8000826 <ButtonRepeatRoutine+0x60>
			Button->LastTick = HAL_GetTick();
 800080e:	f001 f9ff 	bl	8001c10 <HAL_GetTick>
 8000812:	4602      	mov	r2, r0
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	619a      	str	r2, [r3, #24]
			if(Button->ButtonRepeat != NULL)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800081c:	2b00      	cmp	r3, #0
 800081e:	d002      	beq.n	8000826 <ButtonRepeatRoutine+0x60>
				Button->ButtonRepeat();
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000824:	4798      	blx	r3
}
 8000826:	bf00      	nop
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
	...

08000830 <ButtonTask>:


//State machine
void ButtonTask (Button_t *Button)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
	switch (Button->State)
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	2b04      	cmp	r3, #4
 800083e:	d821      	bhi.n	8000884 <ButtonTask+0x54>
 8000840:	a201      	add	r2, pc, #4	@ (adr r2, 8000848 <ButtonTask+0x18>)
 8000842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000846:	bf00      	nop
 8000848:	0800085d 	.word	0x0800085d
 800084c:	08000865 	.word	0x08000865
 8000850:	0800086d 	.word	0x0800086d
 8000854:	08000875 	.word	0x08000875
 8000858:	0800087d 	.word	0x0800087d
	{
	case IDLE:
		//do IDLE
		ButtonIdleRoutine(Button);
 800085c:	6878      	ldr	r0, [r7, #4]
 800085e:	f7ff fefd 	bl	800065c <ButtonIdleRoutine>
		break;
 8000862:	e00f      	b.n	8000884 <ButtonTask+0x54>
	case DEBOUNCE:
		//do Debounce
		ButtonDebounceRoutine(Button);
 8000864:	6878      	ldr	r0, [r7, #4]
 8000866:	f7ff ff14 	bl	8000692 <ButtonDebounceRoutine>
		break;
 800086a:	e00b      	b.n	8000884 <ButtonTask+0x54>
	case PRESSED:
		//do PRESSED;
		ButtonPressedRoutine(Button);
 800086c:	6878      	ldr	r0, [r7, #4]
 800086e:	f7ff ff40 	bl	80006f2 <ButtonPressedRoutine>
		break;
 8000872:	e007      	b.n	8000884 <ButtonTask+0x54>
	case LONG_PRESSED:
		//do LONG PRESSED
		ButtonLongPressedRoutine(Button);
 8000874:	6878      	ldr	r0, [r7, #4]
 8000876:	f7ff ff6f 	bl	8000758 <ButtonLongPressedRoutine>
		break;
 800087a:	e003      	b.n	8000884 <ButtonTask+0x54>
	case REPEAT:
		ButtonRepeatRoutine(Button);
 800087c:	6878      	ldr	r0, [r7, #4]
 800087e:	f7ff ffa2 	bl	80007c6 <ButtonRepeatRoutine>
		break;
 8000882:	bf00      	nop
	}

}
 8000884:	bf00      	nop
 8000886:	3708      	adds	r7, #8
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}

0800088c <GFX_SetFont>:
#if  USING_STRINGS == 1
const uint8_t* font;
uint8_t size = 1;

void GFX_SetFont(const uint8_t* font_t)
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
	font = font_t;
 8000894:	4a04      	ldr	r2, [pc, #16]	@ (80008a8 <GFX_SetFont+0x1c>)
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	6013      	str	r3, [r2, #0]
}
 800089a:	bf00      	nop
 800089c:	370c      	adds	r7, #12
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	20000090 	.word	0x20000090

080008ac <GFX_DrawChar>:
{
	return size;
}

void GFX_DrawChar(int x, int y, char chr, uint8_t color, uint8_t background)
{
 80008ac:	b590      	push	{r4, r7, lr}
 80008ae:	b089      	sub	sp, #36	@ 0x24
 80008b0:	af02      	add	r7, sp, #8
 80008b2:	60f8      	str	r0, [r7, #12]
 80008b4:	60b9      	str	r1, [r7, #8]
 80008b6:	4611      	mov	r1, r2
 80008b8:	461a      	mov	r2, r3
 80008ba:	460b      	mov	r3, r1
 80008bc:	71fb      	strb	r3, [r7, #7]
 80008be:	4613      	mov	r3, r2
 80008c0:	71bb      	strb	r3, [r7, #6]
	if(chr > 0x7E) return; // chr > '~'
 80008c2:	79fb      	ldrb	r3, [r7, #7]
 80008c4:	2b7e      	cmp	r3, #126	@ 0x7e
 80008c6:	f200 80a3 	bhi.w	8000a10 <GFX_DrawChar+0x164>

	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 80008ca:	2300      	movs	r3, #0
 80008cc:	75fb      	strb	r3, [r7, #23]
 80008ce:	e096      	b.n	80009fe <GFX_DrawChar+0x152>
	{
        uint8_t line = (uint8_t)font[(chr-0x20) * font[1] + i + 2]; // Takie this line, (chr-0x20) = move 20 chars back,
 80008d0:	4b51      	ldr	r3, [pc, #324]	@ (8000a18 <GFX_DrawChar+0x16c>)
 80008d2:	681a      	ldr	r2, [r3, #0]
 80008d4:	79fb      	ldrb	r3, [r7, #7]
 80008d6:	3b20      	subs	r3, #32
 80008d8:	494f      	ldr	r1, [pc, #316]	@ (8000a18 <GFX_DrawChar+0x16c>)
 80008da:	6809      	ldr	r1, [r1, #0]
 80008dc:	3101      	adds	r1, #1
 80008de:	7809      	ldrb	r1, [r1, #0]
 80008e0:	fb03 f101 	mul.w	r1, r3, r1
 80008e4:	7dfb      	ldrb	r3, [r7, #23]
 80008e6:	440b      	add	r3, r1
 80008e8:	3302      	adds	r3, #2
 80008ea:	4413      	add	r3, r2
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	75bb      	strb	r3, [r7, #22]

        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 80008f0:	2300      	movs	r3, #0
 80008f2:	757b      	strb	r3, [r7, #21]
 80008f4:	e078      	b.n	80009e8 <GFX_DrawChar+0x13c>
        {
            if(line & 1) // Check last pixel in line
 80008f6:	7dbb      	ldrb	r3, [r7, #22]
 80008f8:	f003 0301 	and.w	r3, r3, #1
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d032      	beq.n	8000966 <GFX_DrawChar+0xba>
            {
            	if(size == 1)
 8000900:	4b46      	ldr	r3, [pc, #280]	@ (8000a1c <GFX_DrawChar+0x170>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	2b01      	cmp	r3, #1
 8000906:	d113      	bne.n	8000930 <GFX_DrawChar+0x84>
            		GFX_DrawPixel(x+i, y+j, color); // Draw this pixel
 8000908:	7dfb      	ldrb	r3, [r7, #23]
 800090a:	b29a      	uxth	r2, r3
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	b29b      	uxth	r3, r3
 8000910:	4413      	add	r3, r2
 8000912:	b29b      	uxth	r3, r3
 8000914:	b218      	sxth	r0, r3
 8000916:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800091a:	b29a      	uxth	r2, r3
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	b29b      	uxth	r3, r3
 8000920:	4413      	add	r3, r2
 8000922:	b29b      	uxth	r3, r3
 8000924:	b21b      	sxth	r3, r3
 8000926:	79ba      	ldrb	r2, [r7, #6]
 8000928:	4619      	mov	r1, r3
 800092a:	f000 fa4b 	bl	8000dc4 <SSD1306_DrawPixel>
 800092e:	e052      	b.n	80009d6 <GFX_DrawChar+0x12a>
            	else
            		GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, color); // Or bigger pixel
 8000930:	7dfb      	ldrb	r3, [r7, #23]
 8000932:	4a3a      	ldr	r2, [pc, #232]	@ (8000a1c <GFX_DrawChar+0x170>)
 8000934:	7812      	ldrb	r2, [r2, #0]
 8000936:	fb03 f202 	mul.w	r2, r3, r2
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	18d0      	adds	r0, r2, r3
 800093e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000942:	4a36      	ldr	r2, [pc, #216]	@ (8000a1c <GFX_DrawChar+0x170>)
 8000944:	7812      	ldrb	r2, [r2, #0]
 8000946:	fb03 f202 	mul.w	r2, r3, r2
 800094a:	68bb      	ldr	r3, [r7, #8]
 800094c:	18d1      	adds	r1, r2, r3
 800094e:	4b33      	ldr	r3, [pc, #204]	@ (8000a1c <GFX_DrawChar+0x170>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	461a      	mov	r2, r3
 8000954:	4b31      	ldr	r3, [pc, #196]	@ (8000a1c <GFX_DrawChar+0x170>)
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	461c      	mov	r4, r3
 800095a:	79bb      	ldrb	r3, [r7, #6]
 800095c:	9300      	str	r3, [sp, #0]
 800095e:	4623      	mov	r3, r4
 8000960:	f000 f9a3 	bl	8000caa <GFX_DrawFillRectangle>
 8000964:	e037      	b.n	80009d6 <GFX_DrawChar+0x12a>
            }
            else if(background == 0)
 8000966:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800096a:	2b00      	cmp	r3, #0
 800096c:	d133      	bne.n	80009d6 <GFX_DrawChar+0x12a>
            {
            	if(size == 1)
 800096e:	4b2b      	ldr	r3, [pc, #172]	@ (8000a1c <GFX_DrawChar+0x170>)
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	2b01      	cmp	r3, #1
 8000974:	d114      	bne.n	80009a0 <GFX_DrawChar+0xf4>
					GFX_DrawPixel(x+i, y+j, background); // Draw black BG
 8000976:	7dfb      	ldrb	r3, [r7, #23]
 8000978:	b29a      	uxth	r2, r3
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	b29b      	uxth	r3, r3
 800097e:	4413      	add	r3, r2
 8000980:	b29b      	uxth	r3, r3
 8000982:	b218      	sxth	r0, r3
 8000984:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000988:	b29a      	uxth	r2, r3
 800098a:	68bb      	ldr	r3, [r7, #8]
 800098c:	b29b      	uxth	r3, r3
 800098e:	4413      	add	r3, r2
 8000990:	b29b      	uxth	r3, r3
 8000992:	b21b      	sxth	r3, r3
 8000994:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000998:	4619      	mov	r1, r3
 800099a:	f000 fa13 	bl	8000dc4 <SSD1306_DrawPixel>
 800099e:	e01a      	b.n	80009d6 <GFX_DrawChar+0x12a>
				else
					GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, background); // Or bigger
 80009a0:	7dfb      	ldrb	r3, [r7, #23]
 80009a2:	4a1e      	ldr	r2, [pc, #120]	@ (8000a1c <GFX_DrawChar+0x170>)
 80009a4:	7812      	ldrb	r2, [r2, #0]
 80009a6:	fb03 f202 	mul.w	r2, r3, r2
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	18d0      	adds	r0, r2, r3
 80009ae:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80009b2:	4a1a      	ldr	r2, [pc, #104]	@ (8000a1c <GFX_DrawChar+0x170>)
 80009b4:	7812      	ldrb	r2, [r2, #0]
 80009b6:	fb03 f202 	mul.w	r2, r3, r2
 80009ba:	68bb      	ldr	r3, [r7, #8]
 80009bc:	18d1      	adds	r1, r2, r3
 80009be:	4b17      	ldr	r3, [pc, #92]	@ (8000a1c <GFX_DrawChar+0x170>)
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	461a      	mov	r2, r3
 80009c4:	4b15      	ldr	r3, [pc, #84]	@ (8000a1c <GFX_DrawChar+0x170>)
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	461c      	mov	r4, r3
 80009ca:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80009ce:	9300      	str	r3, [sp, #0]
 80009d0:	4623      	mov	r3, r4
 80009d2:	f000 f96a 	bl	8000caa <GFX_DrawFillRectangle>
        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 80009d6:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80009da:	b2db      	uxtb	r3, r3
 80009dc:	3301      	adds	r3, #1
 80009de:	b2db      	uxtb	r3, r3
 80009e0:	757b      	strb	r3, [r7, #21]
 80009e2:	7dbb      	ldrb	r3, [r7, #22]
 80009e4:	085b      	lsrs	r3, r3, #1
 80009e6:	75bb      	strb	r3, [r7, #22]
 80009e8:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80009ec:	4a0a      	ldr	r2, [pc, #40]	@ (8000a18 <GFX_DrawChar+0x16c>)
 80009ee:	6812      	ldr	r2, [r2, #0]
 80009f0:	7812      	ldrb	r2, [r2, #0]
 80009f2:	4293      	cmp	r3, r2
 80009f4:	f6ff af7f 	blt.w	80008f6 <GFX_DrawChar+0x4a>
	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 80009f8:	7dfb      	ldrb	r3, [r7, #23]
 80009fa:	3301      	adds	r3, #1
 80009fc:	75fb      	strb	r3, [r7, #23]
 80009fe:	4b06      	ldr	r3, [pc, #24]	@ (8000a18 <GFX_DrawChar+0x16c>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	3301      	adds	r3, #1
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	7dfa      	ldrb	r2, [r7, #23]
 8000a08:	429a      	cmp	r2, r3
 8000a0a:	f4ff af61 	bcc.w	80008d0 <GFX_DrawChar+0x24>
 8000a0e:	e000      	b.n	8000a12 <GFX_DrawChar+0x166>
	if(chr > 0x7E) return; // chr > '~'
 8000a10:	bf00      	nop
            }
        }
    }
}
 8000a12:	371c      	adds	r7, #28
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd90      	pop	{r4, r7, pc}
 8000a18:	20000090 	.word	0x20000090
 8000a1c:	20000000 	.word	0x20000000

08000a20 <GFX_DrawString>:

void GFX_DrawString(int x, int y, char* str, uint8_t color, uint8_t background)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b088      	sub	sp, #32
 8000a24:	af02      	add	r7, sp, #8
 8000a26:	60f8      	str	r0, [r7, #12]
 8000a28:	60b9      	str	r1, [r7, #8]
 8000a2a:	607a      	str	r2, [r7, #4]
 8000a2c:	70fb      	strb	r3, [r7, #3]
	int x_tmp = x;
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	617b      	str	r3, [r7, #20]

	char znak;
	znak = *str;
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	74fb      	strb	r3, [r7, #19]

	while(*str++)
 8000a38:	e03e      	b.n	8000ab8 <GFX_DrawString+0x98>
	{
		GFX_DrawChar(x_tmp, y, znak, color, background); // Draw current char
 8000a3a:	78f9      	ldrb	r1, [r7, #3]
 8000a3c:	7cfa      	ldrb	r2, [r7, #19]
 8000a3e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000a42:	9300      	str	r3, [sp, #0]
 8000a44:	460b      	mov	r3, r1
 8000a46:	68b9      	ldr	r1, [r7, #8]
 8000a48:	6978      	ldr	r0, [r7, #20]
 8000a4a:	f7ff ff2f 	bl	80008ac <GFX_DrawChar>

		x_tmp += ((uint8_t)font[1] * size) + 1; // Move X drawing pointer do char width + 1 (space)
 8000a4e:	4b20      	ldr	r3, [pc, #128]	@ (8000ad0 <GFX_DrawString+0xb0>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	3301      	adds	r3, #1
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	461a      	mov	r2, r3
 8000a58:	4b1e      	ldr	r3, [pc, #120]	@ (8000ad4 <GFX_DrawString+0xb4>)
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	fb02 f303 	mul.w	r3, r2, r3
 8000a60:	3301      	adds	r3, #1
 8000a62:	697a      	ldr	r2, [r7, #20]
 8000a64:	4413      	add	r3, r2
 8000a66:	617b      	str	r3, [r7, #20]

		if(background == 0) // Draw black space if needed
 8000a68:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d120      	bne.n	8000ab2 <GFX_DrawString+0x92>
		{
			for(uint8_t i=0; i<(font[0]*size); i++)
 8000a70:	2300      	movs	r3, #0
 8000a72:	74bb      	strb	r3, [r7, #18]
 8000a74:	e012      	b.n	8000a9c <GFX_DrawString+0x7c>
			{
				GFX_DrawPixel(x_tmp-1, y+i, PIXEL_BLACK);
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	b29b      	uxth	r3, r3
 8000a7a:	3b01      	subs	r3, #1
 8000a7c:	b29b      	uxth	r3, r3
 8000a7e:	b218      	sxth	r0, r3
 8000a80:	7cbb      	ldrb	r3, [r7, #18]
 8000a82:	b29a      	uxth	r2, r3
 8000a84:	68bb      	ldr	r3, [r7, #8]
 8000a86:	b29b      	uxth	r3, r3
 8000a88:	4413      	add	r3, r2
 8000a8a:	b29b      	uxth	r3, r3
 8000a8c:	b21b      	sxth	r3, r3
 8000a8e:	2200      	movs	r2, #0
 8000a90:	4619      	mov	r1, r3
 8000a92:	f000 f997 	bl	8000dc4 <SSD1306_DrawPixel>
			for(uint8_t i=0; i<(font[0]*size); i++)
 8000a96:	7cbb      	ldrb	r3, [r7, #18]
 8000a98:	3301      	adds	r3, #1
 8000a9a:	74bb      	strb	r3, [r7, #18]
 8000a9c:	7cba      	ldrb	r2, [r7, #18]
 8000a9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad0 <GFX_DrawString+0xb0>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ad4 <GFX_DrawString+0xb4>)
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	fb01 f303 	mul.w	r3, r1, r3
 8000aae:	429a      	cmp	r2, r3
 8000ab0:	dbe1      	blt.n	8000a76 <GFX_DrawString+0x56>
			}
		}

		znak = *str; // Next char
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	74fb      	strb	r3, [r7, #19]
	while(*str++)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	1c5a      	adds	r2, r3, #1
 8000abc:	607a      	str	r2, [r7, #4]
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d1ba      	bne.n	8000a3a <GFX_DrawString+0x1a>
	}
}
 8000ac4:	bf00      	nop
 8000ac6:	bf00      	nop
 8000ac8:	3718      	adds	r7, #24
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	20000090 	.word	0x20000090
 8000ad4:	20000000 	.word	0x20000000

08000ad8 <GFX_WriteLine>:
#endif
#if USING_LINES == 1
void GFX_WriteLine(int x_start, int y_start, int x_end, int y_end, uint8_t color)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b08c      	sub	sp, #48	@ 0x30
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	60f8      	str	r0, [r7, #12]
 8000ae0:	60b9      	str	r1, [r7, #8]
 8000ae2:	607a      	str	r2, [r7, #4]
 8000ae4:	603b      	str	r3, [r7, #0]
	int16_t steep = abs(y_end - y_start) > abs(x_end - x_start);
 8000ae6:	683a      	ldr	r2, [r7, #0]
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	1ad3      	subs	r3, r2, r3
 8000aec:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000af0:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000af4:	6879      	ldr	r1, [r7, #4]
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	1acb      	subs	r3, r1, r3
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	429a      	cmp	r2, r3
 8000b02:	bfcc      	ite	gt
 8000b04:	2301      	movgt	r3, #1
 8000b06:	2300      	movle	r3, #0
 8000b08:	b2db      	uxtb	r3, r3
 8000b0a:	857b      	strh	r3, [r7, #42]	@ 0x2a

	    if (steep) {
 8000b0c:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d00b      	beq.n	8000b2c <GFX_WriteLine+0x54>
	        _swap_int(x_start, y_start);
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b18:	68bb      	ldr	r3, [r7, #8]
 8000b1a:	60fb      	str	r3, [r7, #12]
 8000b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b1e:	60bb      	str	r3, [r7, #8]
	        _swap_int(x_end, y_end);
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	623b      	str	r3, [r7, #32]
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	607b      	str	r3, [r7, #4]
 8000b28:	6a3b      	ldr	r3, [r7, #32]
 8000b2a:	603b      	str	r3, [r7, #0]
	    }

	    if (x_start > x_end) {
 8000b2c:	68fa      	ldr	r2, [r7, #12]
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	429a      	cmp	r2, r3
 8000b32:	dd0b      	ble.n	8000b4c <GFX_WriteLine+0x74>
	        _swap_int(x_start, x_end);
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	61fb      	str	r3, [r7, #28]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	60fb      	str	r3, [r7, #12]
 8000b3c:	69fb      	ldr	r3, [r7, #28]
 8000b3e:	607b      	str	r3, [r7, #4]
	        _swap_int(y_start, y_end);
 8000b40:	68bb      	ldr	r3, [r7, #8]
 8000b42:	61bb      	str	r3, [r7, #24]
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	60bb      	str	r3, [r7, #8]
 8000b48:	69bb      	ldr	r3, [r7, #24]
 8000b4a:	603b      	str	r3, [r7, #0]
	    }

	    int16_t dx, dy;
	    dx = x_end - x_start;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	b29a      	uxth	r2, r3
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	b29b      	uxth	r3, r3
 8000b54:	1ad3      	subs	r3, r2, r3
 8000b56:	b29b      	uxth	r3, r3
 8000b58:	82fb      	strh	r3, [r7, #22]
	    dy = abs(y_end - y_start);
 8000b5a:	683a      	ldr	r2, [r7, #0]
 8000b5c:	68bb      	ldr	r3, [r7, #8]
 8000b5e:	1ad3      	subs	r3, r2, r3
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	bfb8      	it	lt
 8000b64:	425b      	neglt	r3, r3
 8000b66:	82bb      	strh	r3, [r7, #20]

	    int16_t err = dx / 2;
 8000b68:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000b6c:	0fda      	lsrs	r2, r3, #31
 8000b6e:	4413      	add	r3, r2
 8000b70:	105b      	asrs	r3, r3, #1
 8000b72:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	    int16_t ystep;

	    if (y_start < y_end) {
 8000b74:	68ba      	ldr	r2, [r7, #8]
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	da02      	bge.n	8000b82 <GFX_WriteLine+0xaa>
	        ystep = 1;
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8000b80:	e030      	b.n	8000be4 <GFX_WriteLine+0x10c>
	    } else {
	        ystep = -1;
 8000b82:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b86:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	    }

	    for (; x_start<=x_end; x_start++) {
 8000b88:	e02c      	b.n	8000be4 <GFX_WriteLine+0x10c>
	        if (steep) {
 8000b8a:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d009      	beq.n	8000ba6 <GFX_WriteLine+0xce>
	        	GFX_DrawPixel(y_start, x_start, color);
 8000b92:	68bb      	ldr	r3, [r7, #8]
 8000b94:	b21b      	sxth	r3, r3
 8000b96:	68fa      	ldr	r2, [r7, #12]
 8000b98:	b211      	sxth	r1, r2
 8000b9a:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f000 f910 	bl	8000dc4 <SSD1306_DrawPixel>
 8000ba4:	e008      	b.n	8000bb8 <GFX_WriteLine+0xe0>
	        } else {
	        	GFX_DrawPixel(x_start, y_start, color);
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	b21b      	sxth	r3, r3
 8000baa:	68ba      	ldr	r2, [r7, #8]
 8000bac:	b211      	sxth	r1, r2
 8000bae:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f000 f906 	bl	8000dc4 <SSD1306_DrawPixel>
	        }
	        err -= dy;
 8000bb8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8000bba:	8abb      	ldrh	r3, [r7, #20]
 8000bbc:	1ad3      	subs	r3, r2, r3
 8000bbe:	b29b      	uxth	r3, r3
 8000bc0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	        if (err < 0) {
 8000bc2:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	da09      	bge.n	8000bde <GFX_WriteLine+0x106>
	            y_start += ystep;
 8000bca:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8000bce:	68ba      	ldr	r2, [r7, #8]
 8000bd0:	4413      	add	r3, r2
 8000bd2:	60bb      	str	r3, [r7, #8]
	            err += dx;
 8000bd4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8000bd6:	8afb      	ldrh	r3, [r7, #22]
 8000bd8:	4413      	add	r3, r2
 8000bda:	b29b      	uxth	r3, r3
 8000bdc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	    for (; x_start<=x_end; x_start++) {
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	3301      	adds	r3, #1
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	68fa      	ldr	r2, [r7, #12]
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	429a      	cmp	r2, r3
 8000bea:	ddce      	ble.n	8000b8a <GFX_WriteLine+0xb2>
	        }
	    }
}
 8000bec:	bf00      	nop
 8000bee:	bf00      	nop
 8000bf0:	3730      	adds	r7, #48	@ 0x30
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}

08000bf6 <GFX_DrawFastVLine>:

void GFX_DrawFastVLine(int x_start, int y_start, int h, uint8_t color)
{
 8000bf6:	b580      	push	{r7, lr}
 8000bf8:	b086      	sub	sp, #24
 8000bfa:	af02      	add	r7, sp, #8
 8000bfc:	60f8      	str	r0, [r7, #12]
 8000bfe:	60b9      	str	r1, [r7, #8]
 8000c00:	607a      	str	r2, [r7, #4]
 8000c02:	70fb      	strb	r3, [r7, #3]
	GFX_WriteLine(x_start, y_start, x_start, y_start+h-1, color);
 8000c04:	68ba      	ldr	r2, [r7, #8]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	4413      	add	r3, r2
 8000c0a:	1e5a      	subs	r2, r3, #1
 8000c0c:	78fb      	ldrb	r3, [r7, #3]
 8000c0e:	9300      	str	r3, [sp, #0]
 8000c10:	4613      	mov	r3, r2
 8000c12:	68fa      	ldr	r2, [r7, #12]
 8000c14:	68b9      	ldr	r1, [r7, #8]
 8000c16:	68f8      	ldr	r0, [r7, #12]
 8000c18:	f7ff ff5e 	bl	8000ad8 <GFX_WriteLine>
}
 8000c1c:	bf00      	nop
 8000c1e:	3710      	adds	r7, #16
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <GFX_DrawFastHLine>:

void GFX_DrawFastHLine(int x_start, int y_start, int w, uint8_t color)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b086      	sub	sp, #24
 8000c28:	af02      	add	r7, sp, #8
 8000c2a:	60f8      	str	r0, [r7, #12]
 8000c2c:	60b9      	str	r1, [r7, #8]
 8000c2e:	607a      	str	r2, [r7, #4]
 8000c30:	70fb      	strb	r3, [r7, #3]
	GFX_WriteLine(x_start, y_start, x_start+w-1, y_start, color);
 8000c32:	68fa      	ldr	r2, [r7, #12]
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	4413      	add	r3, r2
 8000c38:	1e5a      	subs	r2, r3, #1
 8000c3a:	78fb      	ldrb	r3, [r7, #3]
 8000c3c:	9300      	str	r3, [sp, #0]
 8000c3e:	68bb      	ldr	r3, [r7, #8]
 8000c40:	68b9      	ldr	r1, [r7, #8]
 8000c42:	68f8      	ldr	r0, [r7, #12]
 8000c44:	f7ff ff48 	bl	8000ad8 <GFX_WriteLine>
}
 8000c48:	bf00      	nop
 8000c4a:	3710      	adds	r7, #16
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}

08000c50 <GFX_DrawRectangle>:
	    }
}
#endif
#if USING_RECTANGLE == 1
void GFX_DrawRectangle(int x, int y, uint16_t w, uint16_t h, uint8_t color)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	60f8      	str	r0, [r7, #12]
 8000c58:	60b9      	str	r1, [r7, #8]
 8000c5a:	4611      	mov	r1, r2
 8000c5c:	461a      	mov	r2, r3
 8000c5e:	460b      	mov	r3, r1
 8000c60:	80fb      	strh	r3, [r7, #6]
 8000c62:	4613      	mov	r3, r2
 8000c64:	80bb      	strh	r3, [r7, #4]

    GFX_DrawFastHLine(x, y, w, color);
 8000c66:	88fa      	ldrh	r2, [r7, #6]
 8000c68:	7e3b      	ldrb	r3, [r7, #24]
 8000c6a:	68b9      	ldr	r1, [r7, #8]
 8000c6c:	68f8      	ldr	r0, [r7, #12]
 8000c6e:	f7ff ffd9 	bl	8000c24 <GFX_DrawFastHLine>
    GFX_DrawFastHLine(x, y+h-1, w, color);
 8000c72:	88ba      	ldrh	r2, [r7, #4]
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	4413      	add	r3, r2
 8000c78:	1e59      	subs	r1, r3, #1
 8000c7a:	88fa      	ldrh	r2, [r7, #6]
 8000c7c:	7e3b      	ldrb	r3, [r7, #24]
 8000c7e:	68f8      	ldr	r0, [r7, #12]
 8000c80:	f7ff ffd0 	bl	8000c24 <GFX_DrawFastHLine>
    GFX_DrawFastVLine(x, y, h, color);
 8000c84:	88ba      	ldrh	r2, [r7, #4]
 8000c86:	7e3b      	ldrb	r3, [r7, #24]
 8000c88:	68b9      	ldr	r1, [r7, #8]
 8000c8a:	68f8      	ldr	r0, [r7, #12]
 8000c8c:	f7ff ffb3 	bl	8000bf6 <GFX_DrawFastVLine>
    GFX_DrawFastVLine(x+w-1, y, h, color);
 8000c90:	88fa      	ldrh	r2, [r7, #6]
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	4413      	add	r3, r2
 8000c96:	1e58      	subs	r0, r3, #1
 8000c98:	88ba      	ldrh	r2, [r7, #4]
 8000c9a:	7e3b      	ldrb	r3, [r7, #24]
 8000c9c:	68b9      	ldr	r1, [r7, #8]
 8000c9e:	f7ff ffaa 	bl	8000bf6 <GFX_DrawFastVLine>

}
 8000ca2:	bf00      	nop
 8000ca4:	3710      	adds	r7, #16
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <GFX_DrawFillRectangle>:
#endif
#if USING_FILL_RECTANGLE == 1
void GFX_DrawFillRectangle(int x, int y, uint16_t w, uint16_t h, uint8_t color)
{
 8000caa:	b580      	push	{r7, lr}
 8000cac:	b086      	sub	sp, #24
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	60f8      	str	r0, [r7, #12]
 8000cb2:	60b9      	str	r1, [r7, #8]
 8000cb4:	4611      	mov	r1, r2
 8000cb6:	461a      	mov	r2, r3
 8000cb8:	460b      	mov	r3, r1
 8000cba:	80fb      	strh	r3, [r7, #6]
 8000cbc:	4613      	mov	r3, r2
 8000cbe:	80bb      	strh	r3, [r7, #4]
    for (int i=x; i<x+w; i++) {
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	617b      	str	r3, [r7, #20]
 8000cc4:	e009      	b.n	8000cda <GFX_DrawFillRectangle+0x30>
    	GFX_DrawFastVLine(i, y, h, color);
 8000cc6:	88ba      	ldrh	r2, [r7, #4]
 8000cc8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000ccc:	68b9      	ldr	r1, [r7, #8]
 8000cce:	6978      	ldr	r0, [r7, #20]
 8000cd0:	f7ff ff91 	bl	8000bf6 <GFX_DrawFastVLine>
    for (int i=x; i<x+w; i++) {
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	617b      	str	r3, [r7, #20]
 8000cda:	88fa      	ldrh	r2, [r7, #6]
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	4413      	add	r3, r2
 8000ce0:	697a      	ldr	r2, [r7, #20]
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	dbef      	blt.n	8000cc6 <GFX_DrawFillRectangle+0x1c>
    }

}
 8000ce6:	bf00      	nop
 8000ce8:	bf00      	nop
 8000cea:	3718      	adds	r7, #24
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}

08000cf0 <PomodoroInit>:
#define MAX_EVENT_TIME 99
#define MIN_EVENT_TIME 1


void PomodoroInit(Pomodoro_t *Pomodoro)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
	Pomodoro->CfgWorkTime	= 25;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2219      	movs	r2, #25
 8000cfc:	801a      	strh	r2, [r3, #0]
	Pomodoro->CfgRelaxTime 	= 5;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	2205      	movs	r2, #5
 8000d02:	805a      	strh	r2, [r3, #2]
	Pomodoro->EventParam 	= 1;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	2201      	movs	r2, #1
 8000d08:	711a      	strb	r2, [r3, #4]

	Pomodoro->CurrentState	= POMO_STATE_IDLE;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	715a      	strb	r2, [r3, #5]
	Pomodoro->CurrentPhase 	= POMO_PHASE_WORK;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2200      	movs	r2, #0
 8000d14:	719a      	strb	r2, [r3, #6]
	Pomodoro->EditTarget 	= POMO_EDIT_WORK;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	2200      	movs	r2, #0
 8000d1a:	71da      	strb	r2, [r3, #7]

	Pomodoro->TargetTimeStamp	= 0;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2200      	movs	r2, #0
 8000d20:	60da      	str	r2, [r3, #12]
	Pomodoro->SavedTimeLeft   	= Pomodoro->CfgWorkTime * 60; // Na start poka peny czas
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	881b      	ldrh	r3, [r3, #0]
 8000d26:	461a      	mov	r2, r3
 8000d28:	4613      	mov	r3, r2
 8000d2a:	011b      	lsls	r3, r3, #4
 8000d2c:	1a9b      	subs	r3, r3, r2
 8000d2e:	009b      	lsls	r3, r3, #2
 8000d30:	461a      	mov	r2, r3
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	615a      	str	r2, [r3, #20]
	Pomodoro->TimeToDisplay   	= Pomodoro->SavedTimeLeft;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	695a      	ldr	r2, [r3, #20]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	611a      	str	r2, [r3, #16]
	Pomodoro->Event 			= POMO_EVENT_NONE;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	2200      	movs	r2, #0
 8000d42:	721a      	strb	r2, [r3, #8]

	Pomodoro->NeedsRedraw		= 1;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	2201      	movs	r2, #1
 8000d48:	761a      	strb	r2, [r3, #24]
	Pomodoro->TriggerAlarm 		= 0;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	765a      	strb	r2, [r3, #25]
}
 8000d50:	bf00      	nop
 8000d52:	370c      	adds	r7, #12
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr

08000d5c <SSD1306_Command>:
I2C_HandleTypeDef *SSD1306_i2c;

static uint8_t Buffer[SSD1306_BUFFER_SIZE];

void SSD1306_Command(uint8_t Command)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b086      	sub	sp, #24
 8000d60:	af04      	add	r7, sp, #16
 8000d62:	4603      	mov	r3, r0
 8000d64:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(SSD1306_i2c, (SSD1306_ADRESS << 1), 0x00, 1, &Command, 1, SSD1306_TIMEOUT);
 8000d66:	4b09      	ldr	r3, [pc, #36]	@ (8000d8c <SSD1306_Command+0x30>)
 8000d68:	6818      	ldr	r0, [r3, #0]
 8000d6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d6e:	9302      	str	r3, [sp, #8]
 8000d70:	2301      	movs	r3, #1
 8000d72:	9301      	str	r3, [sp, #4]
 8000d74:	1dfb      	adds	r3, r7, #7
 8000d76:	9300      	str	r3, [sp, #0]
 8000d78:	2301      	movs	r3, #1
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	2178      	movs	r1, #120	@ 0x78
 8000d7e:	f001 fb4d 	bl	800241c <HAL_I2C_Mem_Write>
}
 8000d82:	bf00      	nop
 8000d84:	3708      	adds	r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	20000094 	.word	0x20000094

08000d90 <SSD1306_Data>:

void SSD1306_Data(uint8_t *Data, uint16_t Size)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b086      	sub	sp, #24
 8000d94:	af04      	add	r7, sp, #16
 8000d96:	6078      	str	r0, [r7, #4]
 8000d98:	460b      	mov	r3, r1
 8000d9a:	807b      	strh	r3, [r7, #2]
	HAL_I2C_Mem_Write(SSD1306_i2c, (SSD1306_ADRESS << 1), 0x40, 1, Data, Size, SSD1306_TIMEOUT);
 8000d9c:	4b08      	ldr	r3, [pc, #32]	@ (8000dc0 <SSD1306_Data+0x30>)
 8000d9e:	6818      	ldr	r0, [r3, #0]
 8000da0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000da4:	9302      	str	r3, [sp, #8]
 8000da6:	887b      	ldrh	r3, [r7, #2]
 8000da8:	9301      	str	r3, [sp, #4]
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	9300      	str	r3, [sp, #0]
 8000dae:	2301      	movs	r3, #1
 8000db0:	2240      	movs	r2, #64	@ 0x40
 8000db2:	2178      	movs	r1, #120	@ 0x78
 8000db4:	f001 fb32 	bl	800241c <HAL_I2C_Mem_Write>
}
 8000db8:	bf00      	nop
 8000dba:	3708      	adds	r7, #8
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	20000094 	.word	0x20000094

08000dc4 <SSD1306_DrawPixel>:
//
//Draw pixel
//
void SSD1306_DrawPixel(int16_t x, int16_t y, uint8_t Color)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	80fb      	strh	r3, [r7, #6]
 8000dce:	460b      	mov	r3, r1
 8000dd0:	80bb      	strh	r3, [r7, #4]
 8000dd2:	4613      	mov	r3, r2
 8000dd4:	70fb      	strb	r3, [r7, #3]
	if ((x < 0) || (x > SSD1306_LCDWIDTH) || (y < 0) || (y > SSD1306_LCDHEIGHT))
 8000dd6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	db79      	blt.n	8000ed2 <SSD1306_DrawPixel+0x10e>
 8000dde:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000de2:	2b80      	cmp	r3, #128	@ 0x80
 8000de4:	dc75      	bgt.n	8000ed2 <SSD1306_DrawPixel+0x10e>
 8000de6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	db71      	blt.n	8000ed2 <SSD1306_DrawPixel+0x10e>
 8000dee:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000df2:	2b40      	cmp	r3, #64	@ 0x40
 8000df4:	dc6d      	bgt.n	8000ed2 <SSD1306_DrawPixel+0x10e>
	{
		return;
	}

	switch (Color)
 8000df6:	78fb      	ldrb	r3, [r7, #3]
 8000df8:	2b02      	cmp	r3, #2
 8000dfa:	d049      	beq.n	8000e90 <SSD1306_DrawPixel+0xcc>
 8000dfc:	2b02      	cmp	r3, #2
 8000dfe:	dc69      	bgt.n	8000ed4 <SSD1306_DrawPixel+0x110>
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d022      	beq.n	8000e4a <SSD1306_DrawPixel+0x86>
 8000e04:	2b01      	cmp	r3, #1
 8000e06:	d165      	bne.n	8000ed4 <SSD1306_DrawPixel+0x110>
	{
		case WHITE:
	      Buffer[x + (y / 8) * SSD1306_LCDWIDTH] |= (1 << (y & 7));
 8000e08:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000e0c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	da00      	bge.n	8000e16 <SSD1306_DrawPixel+0x52>
 8000e14:	3307      	adds	r3, #7
 8000e16:	10db      	asrs	r3, r3, #3
 8000e18:	b218      	sxth	r0, r3
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	01db      	lsls	r3, r3, #7
 8000e1e:	4413      	add	r3, r2
 8000e20:	4a2f      	ldr	r2, [pc, #188]	@ (8000ee0 <SSD1306_DrawPixel+0x11c>)
 8000e22:	5cd3      	ldrb	r3, [r2, r3]
 8000e24:	b25a      	sxtb	r2, r3
 8000e26:	88bb      	ldrh	r3, [r7, #4]
 8000e28:	f003 0307 	and.w	r3, r3, #7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e32:	b25b      	sxtb	r3, r3
 8000e34:	4313      	orrs	r3, r2
 8000e36:	b259      	sxtb	r1, r3
 8000e38:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	01db      	lsls	r3, r3, #7
 8000e40:	4413      	add	r3, r2
 8000e42:	b2c9      	uxtb	r1, r1
 8000e44:	4a26      	ldr	r2, [pc, #152]	@ (8000ee0 <SSD1306_DrawPixel+0x11c>)
 8000e46:	54d1      	strb	r1, [r2, r3]
	      break;
 8000e48:	e044      	b.n	8000ed4 <SSD1306_DrawPixel+0x110>
	    case BLACK:
	      Buffer[x + (y / 8) * SSD1306_LCDWIDTH] &= ~(1 << (y & 7));
 8000e4a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000e4e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	da00      	bge.n	8000e58 <SSD1306_DrawPixel+0x94>
 8000e56:	3307      	adds	r3, #7
 8000e58:	10db      	asrs	r3, r3, #3
 8000e5a:	b218      	sxth	r0, r3
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	01db      	lsls	r3, r3, #7
 8000e60:	4413      	add	r3, r2
 8000e62:	4a1f      	ldr	r2, [pc, #124]	@ (8000ee0 <SSD1306_DrawPixel+0x11c>)
 8000e64:	5cd3      	ldrb	r3, [r2, r3]
 8000e66:	b25a      	sxtb	r2, r3
 8000e68:	88bb      	ldrh	r3, [r7, #4]
 8000e6a:	f003 0307 	and.w	r3, r3, #7
 8000e6e:	2101      	movs	r1, #1
 8000e70:	fa01 f303 	lsl.w	r3, r1, r3
 8000e74:	b25b      	sxtb	r3, r3
 8000e76:	43db      	mvns	r3, r3
 8000e78:	b25b      	sxtb	r3, r3
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	b259      	sxtb	r1, r3
 8000e7e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000e82:	4603      	mov	r3, r0
 8000e84:	01db      	lsls	r3, r3, #7
 8000e86:	4413      	add	r3, r2
 8000e88:	b2c9      	uxtb	r1, r1
 8000e8a:	4a15      	ldr	r2, [pc, #84]	@ (8000ee0 <SSD1306_DrawPixel+0x11c>)
 8000e8c:	54d1      	strb	r1, [r2, r3]
	      break;
 8000e8e:	e021      	b.n	8000ed4 <SSD1306_DrawPixel+0x110>
	    case INVERSE:
	      Buffer[x + (y / 8) * SSD1306_LCDWIDTH] ^= (1 << (y & 7));
 8000e90:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000e94:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	da00      	bge.n	8000e9e <SSD1306_DrawPixel+0xda>
 8000e9c:	3307      	adds	r3, #7
 8000e9e:	10db      	asrs	r3, r3, #3
 8000ea0:	b218      	sxth	r0, r3
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	01db      	lsls	r3, r3, #7
 8000ea6:	4413      	add	r3, r2
 8000ea8:	4a0d      	ldr	r2, [pc, #52]	@ (8000ee0 <SSD1306_DrawPixel+0x11c>)
 8000eaa:	5cd3      	ldrb	r3, [r2, r3]
 8000eac:	b25a      	sxtb	r2, r3
 8000eae:	88bb      	ldrh	r3, [r7, #4]
 8000eb0:	f003 0307 	and.w	r3, r3, #7
 8000eb4:	2101      	movs	r1, #1
 8000eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eba:	b25b      	sxtb	r3, r3
 8000ebc:	4053      	eors	r3, r2
 8000ebe:	b259      	sxtb	r1, r3
 8000ec0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	01db      	lsls	r3, r3, #7
 8000ec8:	4413      	add	r3, r2
 8000eca:	b2c9      	uxtb	r1, r1
 8000ecc:	4a04      	ldr	r2, [pc, #16]	@ (8000ee0 <SSD1306_DrawPixel+0x11c>)
 8000ece:	54d1      	strb	r1, [r2, r3]
	      break;
 8000ed0:	e000      	b.n	8000ed4 <SSD1306_DrawPixel+0x110>
		return;
 8000ed2:	bf00      	nop
	}

}
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	20000098 	.word	0x20000098

08000ee4 <SSD1306_Clear>:

//
//Clear
//
void SSD1306_Clear(uint8_t Color)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	71fb      	strb	r3, [r7, #7]
	switch(Color)
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d008      	beq.n	8000f06 <SSD1306_Clear+0x22>
 8000ef4:	2b01      	cmp	r3, #1
 8000ef6:	d10d      	bne.n	8000f14 <SSD1306_Clear+0x30>
	{
	case WHITE:
		memset(Buffer, 0xFF, SSD1306_BUFFER_SIZE);
 8000ef8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000efc:	21ff      	movs	r1, #255	@ 0xff
 8000efe:	4807      	ldr	r0, [pc, #28]	@ (8000f1c <SSD1306_Clear+0x38>)
 8000f00:	f003 f832 	bl	8003f68 <memset>
		break;
 8000f04:	e006      	b.n	8000f14 <SSD1306_Clear+0x30>

	case BLACK:
		memset(Buffer, 0x00, SSD1306_BUFFER_SIZE);
 8000f06:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f0a:	2100      	movs	r1, #0
 8000f0c:	4803      	ldr	r0, [pc, #12]	@ (8000f1c <SSD1306_Clear+0x38>)
 8000f0e:	f003 f82b 	bl	8003f68 <memset>
		break;
 8000f12:	bf00      	nop

	}
}
 8000f14:	bf00      	nop
 8000f16:	3708      	adds	r7, #8
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	20000098 	.word	0x20000098

08000f20 <SSD1306_Display>:
//
//Display
//
void SSD1306_Display(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
	SSD1306_Command(SSD1306_PAGEADDR);
 8000f24:	2022      	movs	r0, #34	@ 0x22
 8000f26:	f7ff ff19 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(0);                   	// Page start address
 8000f2a:	2000      	movs	r0, #0
 8000f2c:	f7ff ff16 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(0xFF);             		// Page end (not really, but works here)
 8000f30:	20ff      	movs	r0, #255	@ 0xff
 8000f32:	f7ff ff13 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(SSD1306_COLUMNADDR); 	// Column start address
 8000f36:	2021      	movs	r0, #33	@ 0x21
 8000f38:	f7ff ff10 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(0);
 8000f3c:	2000      	movs	r0, #0
 8000f3e:	f7ff ff0d 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(SSD1306_LCDWIDTH - 1);	//Column stop address
 8000f42:	207f      	movs	r0, #127	@ 0x7f
 8000f44:	f7ff ff0a 	bl	8000d5c <SSD1306_Command>

	SSD1306_Command(0);           			// Column start
 8000f48:	2000      	movs	r0, #0
 8000f4a:	f7ff ff07 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command((SSD1306_LCDWIDTH - 1)); // Column end address
 8000f4e:	207f      	movs	r0, #127	@ 0x7f
 8000f50:	f7ff ff04 	bl	8000d5c <SSD1306_Command>

	SSD1306_Data(Buffer, SSD1306_BUFFER_SIZE);
 8000f54:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f58:	4802      	ldr	r0, [pc, #8]	@ (8000f64 <SSD1306_Display+0x44>)
 8000f5a:	f7ff ff19 	bl	8000d90 <SSD1306_Data>
}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	20000098 	.word	0x20000098

08000f68 <SSD1306_Init>:

void SSD1306_Init(I2C_HandleTypeDef *i2c)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
	SSD1306_i2c = i2c;
 8000f70:	4a2a      	ldr	r2, [pc, #168]	@ (800101c <SSD1306_Init+0xb4>)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6013      	str	r3, [r2, #0]
	SSD1306_Command(SSD1306_DISPLAYOFF);
 8000f76:	20ae      	movs	r0, #174	@ 0xae
 8000f78:	f7ff fef0 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(SSD1306_SETDISPLAYCLOCKDIV);
 8000f7c:	20d5      	movs	r0, #213	@ 0xd5
 8000f7e:	f7ff feed 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(0x80);
 8000f82:	2080      	movs	r0, #128	@ 0x80
 8000f84:	f7ff feea 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(SSD1306_SETMULTIPLEX);
 8000f88:	20a8      	movs	r0, #168	@ 0xa8
 8000f8a:	f7ff fee7 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(SSD1306_LCDHEIGHT -1);
 8000f8e:	203f      	movs	r0, #63	@ 0x3f
 8000f90:	f7ff fee4 	bl	8000d5c <SSD1306_Command>

	SSD1306_Command(SSD1306_SETDISPLAYOFFSET);
 8000f94:	20d3      	movs	r0, #211	@ 0xd3
 8000f96:	f7ff fee1 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(0x0);
 8000f9a:	2000      	movs	r0, #0
 8000f9c:	f7ff fede 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(SSD1306_SETSTARTLINE);
 8000fa0:	2040      	movs	r0, #64	@ 0x40
 8000fa2:	f7ff fedb 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(SSD1306_CHARGEPUMP);
 8000fa6:	208d      	movs	r0, #141	@ 0x8d
 8000fa8:	f7ff fed8 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(0x14);							//internal power
 8000fac:	2014      	movs	r0, #20
 8000fae:	f7ff fed5 	bl	8000d5c <SSD1306_Command>

	SSD1306_Command(SSD1306_MEMORYMODE);
 8000fb2:	2020      	movs	r0, #32
 8000fb4:	f7ff fed2 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(0x00);
 8000fb8:	2000      	movs	r0, #0
 8000fba:	f7ff fecf 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(SSD1306_SEGREMAP | 0x1);
 8000fbe:	20a1      	movs	r0, #161	@ 0xa1
 8000fc0:	f7ff fecc 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(SSD1306_COMSCANDEC);
 8000fc4:	20c8      	movs	r0, #200	@ 0xc8
 8000fc6:	f7ff fec9 	bl	8000d5c <SSD1306_Command>

	SSD1306_Command(SSD1306_SETCOMPINS);
 8000fca:	20da      	movs	r0, #218	@ 0xda
 8000fcc:	f7ff fec6 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(0x12);
 8000fd0:	2012      	movs	r0, #18
 8000fd2:	f7ff fec3 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(SSD1306_SETCONTRAST);
 8000fd6:	2081      	movs	r0, #129	@ 0x81
 8000fd8:	f7ff fec0 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(0xFF);							//contrast value from 0 t0 255
 8000fdc:	20ff      	movs	r0, #255	@ 0xff
 8000fde:	f7ff febd 	bl	8000d5c <SSD1306_Command>

	SSD1306_Command(SSD1306_SETPRECHARGE); // 0xd9
 8000fe2:	20d9      	movs	r0, #217	@ 0xd9
 8000fe4:	f7ff feba 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(0xF1);
 8000fe8:	20f1      	movs	r0, #241	@ 0xf1
 8000fea:	f7ff feb7 	bl	8000d5c <SSD1306_Command>

	SSD1306_Command(SSD1306_SETVCOMDETECT); // 0xDB
 8000fee:	20db      	movs	r0, #219	@ 0xdb
 8000ff0:	f7ff feb4 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(0x40);
 8000ff4:	2040      	movs	r0, #64	@ 0x40
 8000ff6:	f7ff feb1 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(SSD1306_DISPLAYALLON_RESUME); // 0xA4
 8000ffa:	20a4      	movs	r0, #164	@ 0xa4
 8000ffc:	f7ff feae 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(SSD1306_NORMALDISPLAY);       // 0xA6
 8001000:	20a6      	movs	r0, #166	@ 0xa6
 8001002:	f7ff feab 	bl	8000d5c <SSD1306_Command>
	SSD1306_Command(SSD1306_DEACTIVATE_SCROLL);
 8001006:	202e      	movs	r0, #46	@ 0x2e
 8001008:	f7ff fea8 	bl	8000d5c <SSD1306_Command>

	SSD1306_Command(SSD1306_DISPLAYON); // Main screen turn on
 800100c:	20af      	movs	r0, #175	@ 0xaf
 800100e:	f7ff fea5 	bl	8000d5c <SSD1306_Command>

}
 8001012:	bf00      	nop
 8001014:	3708      	adds	r7, #8
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20000094 	.word	0x20000094

08001020 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b08a      	sub	sp, #40	@ 0x28
 8001024:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001026:	f107 0314 	add.w	r3, r7, #20
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	605a      	str	r2, [r3, #4]
 8001030:	609a      	str	r2, [r3, #8]
 8001032:	60da      	str	r2, [r3, #12]
 8001034:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001036:	2300      	movs	r3, #0
 8001038:	613b      	str	r3, [r7, #16]
 800103a:	4b33      	ldr	r3, [pc, #204]	@ (8001108 <MX_GPIO_Init+0xe8>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	4a32      	ldr	r2, [pc, #200]	@ (8001108 <MX_GPIO_Init+0xe8>)
 8001040:	f043 0304 	orr.w	r3, r3, #4
 8001044:	6313      	str	r3, [r2, #48]	@ 0x30
 8001046:	4b30      	ldr	r3, [pc, #192]	@ (8001108 <MX_GPIO_Init+0xe8>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	f003 0304 	and.w	r3, r3, #4
 800104e:	613b      	str	r3, [r7, #16]
 8001050:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001052:	2300      	movs	r3, #0
 8001054:	60fb      	str	r3, [r7, #12]
 8001056:	4b2c      	ldr	r3, [pc, #176]	@ (8001108 <MX_GPIO_Init+0xe8>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	4a2b      	ldr	r2, [pc, #172]	@ (8001108 <MX_GPIO_Init+0xe8>)
 800105c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001060:	6313      	str	r3, [r2, #48]	@ 0x30
 8001062:	4b29      	ldr	r3, [pc, #164]	@ (8001108 <MX_GPIO_Init+0xe8>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001066:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800106a:	60fb      	str	r3, [r7, #12]
 800106c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800106e:	2300      	movs	r3, #0
 8001070:	60bb      	str	r3, [r7, #8]
 8001072:	4b25      	ldr	r3, [pc, #148]	@ (8001108 <MX_GPIO_Init+0xe8>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001076:	4a24      	ldr	r2, [pc, #144]	@ (8001108 <MX_GPIO_Init+0xe8>)
 8001078:	f043 0301 	orr.w	r3, r3, #1
 800107c:	6313      	str	r3, [r2, #48]	@ 0x30
 800107e:	4b22      	ldr	r3, [pc, #136]	@ (8001108 <MX_GPIO_Init+0xe8>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	f003 0301 	and.w	r3, r3, #1
 8001086:	60bb      	str	r3, [r7, #8]
 8001088:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800108a:	2300      	movs	r3, #0
 800108c:	607b      	str	r3, [r7, #4]
 800108e:	4b1e      	ldr	r3, [pc, #120]	@ (8001108 <MX_GPIO_Init+0xe8>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001092:	4a1d      	ldr	r2, [pc, #116]	@ (8001108 <MX_GPIO_Init+0xe8>)
 8001094:	f043 0302 	orr.w	r3, r3, #2
 8001098:	6313      	str	r3, [r2, #48]	@ 0x30
 800109a:	4b1b      	ldr	r3, [pc, #108]	@ (8001108 <MX_GPIO_Init+0xe8>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109e:	f003 0302 	and.w	r3, r3, #2
 80010a2:	607b      	str	r3, [r7, #4]
 80010a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80010a6:	2200      	movs	r2, #0
 80010a8:	2120      	movs	r1, #32
 80010aa:	4818      	ldr	r0, [pc, #96]	@ (800110c <MX_GPIO_Init+0xec>)
 80010ac:	f001 f83e 	bl	800212c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010b6:	2300      	movs	r3, #0
 80010b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ba:	2300      	movs	r3, #0
 80010bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010be:	f107 0314 	add.w	r3, r7, #20
 80010c2:	4619      	mov	r1, r3
 80010c4:	4812      	ldr	r0, [pc, #72]	@ (8001110 <MX_GPIO_Init+0xf0>)
 80010c6:	f000 fe95 	bl	8001df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ButtonMiddle_Pin ButtonTop_Pin ButtonBottom_Pin */
  GPIO_InitStruct.Pin = ButtonMiddle_Pin|ButtonTop_Pin|ButtonBottom_Pin;
 80010ca:	2313      	movs	r3, #19
 80010cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010ce:	2300      	movs	r3, #0
 80010d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010d2:	2301      	movs	r3, #1
 80010d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d6:	f107 0314 	add.w	r3, r7, #20
 80010da:	4619      	mov	r1, r3
 80010dc:	480b      	ldr	r0, [pc, #44]	@ (800110c <MX_GPIO_Init+0xec>)
 80010de:	f000 fe89 	bl	8001df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80010e2:	2320      	movs	r3, #32
 80010e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e6:	2301      	movs	r3, #1
 80010e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ea:	2300      	movs	r3, #0
 80010ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ee:	2300      	movs	r3, #0
 80010f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80010f2:	f107 0314 	add.w	r3, r7, #20
 80010f6:	4619      	mov	r1, r3
 80010f8:	4804      	ldr	r0, [pc, #16]	@ (800110c <MX_GPIO_Init+0xec>)
 80010fa:	f000 fe7b 	bl	8001df4 <HAL_GPIO_Init>

}
 80010fe:	bf00      	nop
 8001100:	3728      	adds	r7, #40	@ 0x28
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	40023800 	.word	0x40023800
 800110c:	40020000 	.word	0x40020000
 8001110:	40020800 	.word	0x40020800

08001114 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001118:	4b12      	ldr	r3, [pc, #72]	@ (8001164 <MX_I2C1_Init+0x50>)
 800111a:	4a13      	ldr	r2, [pc, #76]	@ (8001168 <MX_I2C1_Init+0x54>)
 800111c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800111e:	4b11      	ldr	r3, [pc, #68]	@ (8001164 <MX_I2C1_Init+0x50>)
 8001120:	4a12      	ldr	r2, [pc, #72]	@ (800116c <MX_I2C1_Init+0x58>)
 8001122:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001124:	4b0f      	ldr	r3, [pc, #60]	@ (8001164 <MX_I2C1_Init+0x50>)
 8001126:	2200      	movs	r2, #0
 8001128:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800112a:	4b0e      	ldr	r3, [pc, #56]	@ (8001164 <MX_I2C1_Init+0x50>)
 800112c:	2200      	movs	r2, #0
 800112e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001130:	4b0c      	ldr	r3, [pc, #48]	@ (8001164 <MX_I2C1_Init+0x50>)
 8001132:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001136:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001138:	4b0a      	ldr	r3, [pc, #40]	@ (8001164 <MX_I2C1_Init+0x50>)
 800113a:	2200      	movs	r2, #0
 800113c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800113e:	4b09      	ldr	r3, [pc, #36]	@ (8001164 <MX_I2C1_Init+0x50>)
 8001140:	2200      	movs	r2, #0
 8001142:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001144:	4b07      	ldr	r3, [pc, #28]	@ (8001164 <MX_I2C1_Init+0x50>)
 8001146:	2200      	movs	r2, #0
 8001148:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800114a:	4b06      	ldr	r3, [pc, #24]	@ (8001164 <MX_I2C1_Init+0x50>)
 800114c:	2200      	movs	r2, #0
 800114e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001150:	4804      	ldr	r0, [pc, #16]	@ (8001164 <MX_I2C1_Init+0x50>)
 8001152:	f001 f81f 	bl	8002194 <HAL_I2C_Init>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800115c:	f000 fb5e 	bl	800181c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001160:	bf00      	nop
 8001162:	bd80      	pop	{r7, pc}
 8001164:	20000498 	.word	0x20000498
 8001168:	40005400 	.word	0x40005400
 800116c:	000186a0 	.word	0x000186a0

08001170 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b08a      	sub	sp, #40	@ 0x28
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001178:	f107 0314 	add.w	r3, r7, #20
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	605a      	str	r2, [r3, #4]
 8001182:	609a      	str	r2, [r3, #8]
 8001184:	60da      	str	r2, [r3, #12]
 8001186:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a19      	ldr	r2, [pc, #100]	@ (80011f4 <HAL_I2C_MspInit+0x84>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d12c      	bne.n	80011ec <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001192:	2300      	movs	r3, #0
 8001194:	613b      	str	r3, [r7, #16]
 8001196:	4b18      	ldr	r3, [pc, #96]	@ (80011f8 <HAL_I2C_MspInit+0x88>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119a:	4a17      	ldr	r2, [pc, #92]	@ (80011f8 <HAL_I2C_MspInit+0x88>)
 800119c:	f043 0302 	orr.w	r3, r3, #2
 80011a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011a2:	4b15      	ldr	r3, [pc, #84]	@ (80011f8 <HAL_I2C_MspInit+0x88>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a6:	f003 0302 	and.w	r3, r3, #2
 80011aa:	613b      	str	r3, [r7, #16]
 80011ac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80011ae:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80011b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011b4:	2312      	movs	r3, #18
 80011b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b8:	2300      	movs	r3, #0
 80011ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011bc:	2303      	movs	r3, #3
 80011be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011c0:	2304      	movs	r3, #4
 80011c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011c4:	f107 0314 	add.w	r3, r7, #20
 80011c8:	4619      	mov	r1, r3
 80011ca:	480c      	ldr	r0, [pc, #48]	@ (80011fc <HAL_I2C_MspInit+0x8c>)
 80011cc:	f000 fe12 	bl	8001df4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011d0:	2300      	movs	r3, #0
 80011d2:	60fb      	str	r3, [r7, #12]
 80011d4:	4b08      	ldr	r3, [pc, #32]	@ (80011f8 <HAL_I2C_MspInit+0x88>)
 80011d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d8:	4a07      	ldr	r2, [pc, #28]	@ (80011f8 <HAL_I2C_MspInit+0x88>)
 80011da:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80011de:	6413      	str	r3, [r2, #64]	@ 0x40
 80011e0:	4b05      	ldr	r3, [pc, #20]	@ (80011f8 <HAL_I2C_MspInit+0x88>)
 80011e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011e8:	60fb      	str	r3, [r7, #12]
 80011ea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80011ec:	bf00      	nop
 80011ee:	3728      	adds	r7, #40	@ 0x28
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	40005400 	.word	0x40005400
 80011f8:	40023800 	.word	0x40023800
 80011fc:	40020400 	.word	0x40020400

08001200 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001206:	f000 fc9d 	bl	8001b44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800120a:	f000 f8bb 	bl	8001384 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800120e:	f7ff ff07 	bl	8001020 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001212:	f000 fbfb 	bl	8001a0c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001216:	f7ff ff7d 	bl	8001114 <MX_I2C1_Init>
  MX_RTC_Init();
 800121a:	f000 fb05 	bl	8001828 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  //Init middle button
  ButtonInit(&ButtonMiddle, ButtonMiddle_GPIO_Port, ButtonMiddle_Pin, TimerDebounce,TimerLongPress, TimerRepeat);
 800121e:	4b41      	ldr	r3, [pc, #260]	@ (8001324 <main+0x124>)
 8001220:	6819      	ldr	r1, [r3, #0]
 8001222:	4b41      	ldr	r3, [pc, #260]	@ (8001328 <main+0x128>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a41      	ldr	r2, [pc, #260]	@ (800132c <main+0x12c>)
 8001228:	6812      	ldr	r2, [r2, #0]
 800122a:	9201      	str	r2, [sp, #4]
 800122c:	9300      	str	r3, [sp, #0]
 800122e:	460b      	mov	r3, r1
 8001230:	2201      	movs	r2, #1
 8001232:	493f      	ldr	r1, [pc, #252]	@ (8001330 <main+0x130>)
 8001234:	483f      	ldr	r0, [pc, #252]	@ (8001334 <main+0x134>)
 8001236:	f7ff f9b9 	bl	80005ac <ButtonInit>
  ButtonRegisterPressCallback(&ButtonMiddle, ButtonMidPress);
 800123a:	493f      	ldr	r1, [pc, #252]	@ (8001338 <main+0x138>)
 800123c:	483d      	ldr	r0, [pc, #244]	@ (8001334 <main+0x134>)
 800123e:	f7ff f9d5 	bl	80005ec <ButtonRegisterPressCallback>
  ButtonRegisterLongPressCallback(&ButtonMiddle, ButtonMidLongPress);
 8001242:	493e      	ldr	r1, [pc, #248]	@ (800133c <main+0x13c>)
 8001244:	483b      	ldr	r0, [pc, #236]	@ (8001334 <main+0x134>)
 8001246:	f7ff f9df 	bl	8000608 <ButtonRegisterLongPressCallback>
  ButtonRegisterRepeatCallback(&ButtonMiddle, ToggleLed);
 800124a:	493d      	ldr	r1, [pc, #244]	@ (8001340 <main+0x140>)
 800124c:	4839      	ldr	r0, [pc, #228]	@ (8001334 <main+0x134>)
 800124e:	f7ff f9e9 	bl	8000624 <ButtonRegisterRepeatCallback>
  ButtonRegisterGoToIdleCallback(&ButtonMiddle, TurnOffLed);
 8001252:	493c      	ldr	r1, [pc, #240]	@ (8001344 <main+0x144>)
 8001254:	4837      	ldr	r0, [pc, #220]	@ (8001334 <main+0x134>)
 8001256:	f7ff f9f3 	bl	8000640 <ButtonRegisterGoToIdleCallback>

  //Init top button
  ButtonInit(&ButtonTop, ButtonTop_GPIO_Port, ButtonTop_Pin, TimerDebounce, TimerLongPress, TimerRepeat);
 800125a:	4b32      	ldr	r3, [pc, #200]	@ (8001324 <main+0x124>)
 800125c:	6819      	ldr	r1, [r3, #0]
 800125e:	4b32      	ldr	r3, [pc, #200]	@ (8001328 <main+0x128>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4a32      	ldr	r2, [pc, #200]	@ (800132c <main+0x12c>)
 8001264:	6812      	ldr	r2, [r2, #0]
 8001266:	9201      	str	r2, [sp, #4]
 8001268:	9300      	str	r3, [sp, #0]
 800126a:	460b      	mov	r3, r1
 800126c:	2202      	movs	r2, #2
 800126e:	4930      	ldr	r1, [pc, #192]	@ (8001330 <main+0x130>)
 8001270:	4835      	ldr	r0, [pc, #212]	@ (8001348 <main+0x148>)
 8001272:	f7ff f99b 	bl	80005ac <ButtonInit>
  ButtonRegisterPressCallback(&ButtonTop, ButtonTopPress);
 8001276:	4935      	ldr	r1, [pc, #212]	@ (800134c <main+0x14c>)
 8001278:	4833      	ldr	r0, [pc, #204]	@ (8001348 <main+0x148>)
 800127a:	f7ff f9b7 	bl	80005ec <ButtonRegisterPressCallback>
  ButtonRegisterLongPressCallback(&ButtonTop, ButtonTopLongPress);
 800127e:	4934      	ldr	r1, [pc, #208]	@ (8001350 <main+0x150>)
 8001280:	4831      	ldr	r0, [pc, #196]	@ (8001348 <main+0x148>)
 8001282:	f7ff f9c1 	bl	8000608 <ButtonRegisterLongPressCallback>
  ButtonRegisterRepeatCallback(&ButtonTop, ButtonTopRepeat);
 8001286:	4933      	ldr	r1, [pc, #204]	@ (8001354 <main+0x154>)
 8001288:	482f      	ldr	r0, [pc, #188]	@ (8001348 <main+0x148>)
 800128a:	f7ff f9cb 	bl	8000624 <ButtonRegisterRepeatCallback>
  ButtonRegisterGoToIdleCallback(&ButtonTop, TurnOffLed);
 800128e:	492d      	ldr	r1, [pc, #180]	@ (8001344 <main+0x144>)
 8001290:	482d      	ldr	r0, [pc, #180]	@ (8001348 <main+0x148>)
 8001292:	f7ff f9d5 	bl	8000640 <ButtonRegisterGoToIdleCallback>

  //Init Bottom Button
  ButtonInit(&ButtonBottom, ButtonBottom_GPIO_Port, ButtonBottom_Pin, TimerDebounce, TimerLongPress, TimerRepeat);
 8001296:	4b23      	ldr	r3, [pc, #140]	@ (8001324 <main+0x124>)
 8001298:	6819      	ldr	r1, [r3, #0]
 800129a:	4b23      	ldr	r3, [pc, #140]	@ (8001328 <main+0x128>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4a23      	ldr	r2, [pc, #140]	@ (800132c <main+0x12c>)
 80012a0:	6812      	ldr	r2, [r2, #0]
 80012a2:	9201      	str	r2, [sp, #4]
 80012a4:	9300      	str	r3, [sp, #0]
 80012a6:	460b      	mov	r3, r1
 80012a8:	2210      	movs	r2, #16
 80012aa:	4921      	ldr	r1, [pc, #132]	@ (8001330 <main+0x130>)
 80012ac:	482a      	ldr	r0, [pc, #168]	@ (8001358 <main+0x158>)
 80012ae:	f7ff f97d 	bl	80005ac <ButtonInit>
  ButtonRegisterPressCallback(&ButtonBottom, ButtonBottomPress);
 80012b2:	492a      	ldr	r1, [pc, #168]	@ (800135c <main+0x15c>)
 80012b4:	4828      	ldr	r0, [pc, #160]	@ (8001358 <main+0x158>)
 80012b6:	f7ff f999 	bl	80005ec <ButtonRegisterPressCallback>
  ButtonRegisterLongPressCallback(&ButtonBottom, ButtonBottomLongPress);
 80012ba:	4929      	ldr	r1, [pc, #164]	@ (8001360 <main+0x160>)
 80012bc:	4826      	ldr	r0, [pc, #152]	@ (8001358 <main+0x158>)
 80012be:	f7ff f9a3 	bl	8000608 <ButtonRegisterLongPressCallback>
  ButtonRegisterRepeatCallback(&ButtonBottom, ButtonBottomRepeat);
 80012c2:	4928      	ldr	r1, [pc, #160]	@ (8001364 <main+0x164>)
 80012c4:	4824      	ldr	r0, [pc, #144]	@ (8001358 <main+0x158>)
 80012c6:	f7ff f9ad 	bl	8000624 <ButtonRegisterRepeatCallback>
  ButtonRegisterGoToIdleCallback(&ButtonBottom, TurnOffLed);
 80012ca:	491e      	ldr	r1, [pc, #120]	@ (8001344 <main+0x144>)
 80012cc:	4822      	ldr	r0, [pc, #136]	@ (8001358 <main+0x158>)
 80012ce:	f7ff f9b7 	bl	8000640 <ButtonRegisterGoToIdleCallback>

  //Pomodoro FSM init
  PomodoroInit(&Pomodoro);
 80012d2:	4825      	ldr	r0, [pc, #148]	@ (8001368 <main+0x168>)
 80012d4:	f7ff fd0c 	bl	8000cf0 <PomodoroInit>

  GFX_SetFont(font_8x5);
 80012d8:	4824      	ldr	r0, [pc, #144]	@ (800136c <main+0x16c>)
 80012da:	f7ff fad7 	bl	800088c <GFX_SetFont>
  SSD1306_Init(&hi2c1);
 80012de:	4824      	ldr	r0, [pc, #144]	@ (8001370 <main+0x170>)
 80012e0:	f7ff fe42 	bl	8000f68 <SSD1306_Init>
  UpdateDisplay();
 80012e4:	f000 f8ba 	bl	800145c <UpdateDisplay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 // HAL_GPIO_WritePin( , GPIO_Pin, PinState), GPIO_Pin, PinState);
	 ButtonTask (&ButtonMiddle);
 80012e8:	4812      	ldr	r0, [pc, #72]	@ (8001334 <main+0x134>)
 80012ea:	f7ff faa1 	bl	8000830 <ButtonTask>
	 ButtonTask (&ButtonTop);
 80012ee:	4816      	ldr	r0, [pc, #88]	@ (8001348 <main+0x148>)
 80012f0:	f7ff fa9e 	bl	8000830 <ButtonTask>
	 ButtonTask (&ButtonBottom);
 80012f4:	4818      	ldr	r0, [pc, #96]	@ (8001358 <main+0x158>)
 80012f6:	f7ff fa9b 	bl	8000830 <ButtonTask>
	 if(App.DispalyNeedsUpdate == 1)
 80012fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001374 <main+0x174>)
 80012fc:	791b      	ldrb	r3, [r3, #4]
 80012fe:	2b01      	cmp	r3, #1
 8001300:	d104      	bne.n	800130c <main+0x10c>
	 {
		 App.DispalyNeedsUpdate = 0;
 8001302:	4b1c      	ldr	r3, [pc, #112]	@ (8001374 <main+0x174>)
 8001304:	2200      	movs	r2, #0
 8001306:	711a      	strb	r2, [r3, #4]
		 UpdateDisplay();
 8001308:	f000 f8a8 	bl	800145c <UpdateDisplay>
	 }

	 HAL_RTC_GetTime(&hrtc, &Time, RTC_FORMAT_BIN);
 800130c:	2200      	movs	r2, #0
 800130e:	491a      	ldr	r1, [pc, #104]	@ (8001378 <main+0x178>)
 8001310:	481a      	ldr	r0, [pc, #104]	@ (800137c <main+0x17c>)
 8001312:	f002 f9f6 	bl	8003702 <HAL_RTC_GetTime>
	 HAL_RTC_GetDate(&hrtc, &Date, RTC_FORMAT_BIN);
 8001316:	2200      	movs	r2, #0
 8001318:	4919      	ldr	r1, [pc, #100]	@ (8001380 <main+0x180>)
 800131a:	4818      	ldr	r0, [pc, #96]	@ (800137c <main+0x17c>)
 800131c:	f002 fa4f 	bl	80037be <HAL_RTC_GetDate>
	 ButtonTask (&ButtonMiddle);
 8001320:	e7e2      	b.n	80012e8 <main+0xe8>
 8001322:	bf00      	nop
 8001324:	20000004 	.word	0x20000004
 8001328:	20000008 	.word	0x20000008
 800132c:	2000000c 	.word	0x2000000c
 8001330:	40020000 	.word	0x40020000
 8001334:	200004ec 	.word	0x200004ec
 8001338:	08001701 	.word	0x08001701
 800133c:	08001719 	.word	0x08001719
 8001340:	080017d9 	.word	0x080017d9
 8001344:	08001805 	.word	0x08001805
 8001348:	20000518 	.word	0x20000518
 800134c:	08001731 	.word	0x08001731
 8001350:	0800174d 	.word	0x0800174d
 8001354:	08001769 	.word	0x08001769
 8001358:	20000544 	.word	0x20000544
 800135c:	08001785 	.word	0x08001785
 8001360:	080017a1 	.word	0x080017a1
 8001364:	080017bd 	.word	0x080017bd
 8001368:	20000588 	.word	0x20000588
 800136c:	0800492c 	.word	0x0800492c
 8001370:	20000498 	.word	0x20000498
 8001374:	20000010 	.word	0x20000010
 8001378:	20000570 	.word	0x20000570
 800137c:	200005a4 	.word	0x200005a4
 8001380:	20000584 	.word	0x20000584

08001384 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b094      	sub	sp, #80	@ 0x50
 8001388:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800138a:	f107 0320 	add.w	r3, r7, #32
 800138e:	2230      	movs	r2, #48	@ 0x30
 8001390:	2100      	movs	r1, #0
 8001392:	4618      	mov	r0, r3
 8001394:	f002 fde8 	bl	8003f68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001398:	f107 030c 	add.w	r3, r7, #12
 800139c:	2200      	movs	r2, #0
 800139e:	601a      	str	r2, [r3, #0]
 80013a0:	605a      	str	r2, [r3, #4]
 80013a2:	609a      	str	r2, [r3, #8]
 80013a4:	60da      	str	r2, [r3, #12]
 80013a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013a8:	2300      	movs	r3, #0
 80013aa:	60bb      	str	r3, [r7, #8]
 80013ac:	4b29      	ldr	r3, [pc, #164]	@ (8001454 <SystemClock_Config+0xd0>)
 80013ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b0:	4a28      	ldr	r2, [pc, #160]	@ (8001454 <SystemClock_Config+0xd0>)
 80013b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80013b8:	4b26      	ldr	r3, [pc, #152]	@ (8001454 <SystemClock_Config+0xd0>)
 80013ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013c0:	60bb      	str	r3, [r7, #8]
 80013c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013c4:	2300      	movs	r3, #0
 80013c6:	607b      	str	r3, [r7, #4]
 80013c8:	4b23      	ldr	r3, [pc, #140]	@ (8001458 <SystemClock_Config+0xd4>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a22      	ldr	r2, [pc, #136]	@ (8001458 <SystemClock_Config+0xd4>)
 80013ce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80013d2:	6013      	str	r3, [r2, #0]
 80013d4:	4b20      	ldr	r3, [pc, #128]	@ (8001458 <SystemClock_Config+0xd4>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80013dc:	607b      	str	r3, [r7, #4]
 80013de:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80013e0:	2306      	movs	r3, #6
 80013e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80013e4:	2301      	movs	r3, #1
 80013e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013e8:	2301      	movs	r3, #1
 80013ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013ec:	2310      	movs	r3, #16
 80013ee:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013f0:	2302      	movs	r3, #2
 80013f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013f4:	2300      	movs	r3, #0
 80013f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80013f8:	2310      	movs	r3, #16
 80013fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80013fc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001400:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001402:	2304      	movs	r3, #4
 8001404:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001406:	2304      	movs	r3, #4
 8001408:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800140a:	f107 0320 	add.w	r3, r7, #32
 800140e:	4618      	mov	r0, r3
 8001410:	f001 fb6e 	bl	8002af0 <HAL_RCC_OscConfig>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800141a:	f000 f9ff 	bl	800181c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800141e:	230f      	movs	r3, #15
 8001420:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001422:	2302      	movs	r3, #2
 8001424:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001426:	2300      	movs	r3, #0
 8001428:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800142a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800142e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001430:	2300      	movs	r3, #0
 8001432:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001434:	f107 030c 	add.w	r3, r7, #12
 8001438:	2102      	movs	r1, #2
 800143a:	4618      	mov	r0, r3
 800143c:	f001 fdd0 	bl	8002fe0 <HAL_RCC_ClockConfig>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001446:	f000 f9e9 	bl	800181c <Error_Handler>
  }
}
 800144a:	bf00      	nop
 800144c:	3750      	adds	r7, #80	@ 0x50
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	40023800 	.word	0x40023800
 8001458:	40007000 	.word	0x40007000

0800145c <UpdateDisplay>:

/* USER CODE BEGIN 4 */
void UpdateDisplay()
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af02      	add	r7, sp, #8
	switch(Pomodoro.CurrentState)
 8001462:	4b71      	ldr	r3, [pc, #452]	@ (8001628 <UpdateDisplay+0x1cc>)
 8001464:	795b      	ldrb	r3, [r3, #5]
 8001466:	2b04      	cmp	r3, #4
 8001468:	f200 80db 	bhi.w	8001622 <UpdateDisplay+0x1c6>
 800146c:	a201      	add	r2, pc, #4	@ (adr r2, 8001474 <UpdateDisplay+0x18>)
 800146e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001472:	bf00      	nop
 8001474:	08001489 	.word	0x08001489
 8001478:	080014db 	.word	0x080014db
 800147c:	0800152d 	.word	0x0800152d
 8001480:	0800157b 	.word	0x0800157b
 8001484:	080015bf 	.word	0x080015bf
	{
	case POMO_STATE_IDLE:		//draw idle
			SSD1306_Clear(BLACK);
 8001488:	2000      	movs	r0, #0
 800148a:	f7ff fd2b 	bl	8000ee4 <SSD1306_Clear>
			GFX_DrawRectangle(0, 0, 128, 63, PIXEL_WHITE);
 800148e:	2301      	movs	r3, #1
 8001490:	9300      	str	r3, [sp, #0]
 8001492:	233f      	movs	r3, #63	@ 0x3f
 8001494:	2280      	movs	r2, #128	@ 0x80
 8001496:	2100      	movs	r1, #0
 8001498:	2000      	movs	r0, #0
 800149a:	f7ff fbd9 	bl	8000c50 <GFX_DrawRectangle>

			DrawMenuItem(5, "IDLE", Pomodoro.CfgWorkTime, 0);
 800149e:	4b62      	ldr	r3, [pc, #392]	@ (8001628 <UpdateDisplay+0x1cc>)
 80014a0:	881a      	ldrh	r2, [r3, #0]
 80014a2:	2300      	movs	r3, #0
 80014a4:	4961      	ldr	r1, [pc, #388]	@ (800162c <UpdateDisplay+0x1d0>)
 80014a6:	2005      	movs	r0, #5
 80014a8:	f000 f8de 	bl	8001668 <DrawMenuItem>
			DrawMenuItem(17, "WORK", Pomodoro.CfgWorkTime, 0);
 80014ac:	4b5e      	ldr	r3, [pc, #376]	@ (8001628 <UpdateDisplay+0x1cc>)
 80014ae:	881a      	ldrh	r2, [r3, #0]
 80014b0:	2300      	movs	r3, #0
 80014b2:	495f      	ldr	r1, [pc, #380]	@ (8001630 <UpdateDisplay+0x1d4>)
 80014b4:	2011      	movs	r0, #17
 80014b6:	f000 f8d7 	bl	8001668 <DrawMenuItem>
			DrawMenuItem(29, "RELAX", Pomodoro.CfgRelaxTime, 0);
 80014ba:	4b5b      	ldr	r3, [pc, #364]	@ (8001628 <UpdateDisplay+0x1cc>)
 80014bc:	885a      	ldrh	r2, [r3, #2]
 80014be:	2300      	movs	r3, #0
 80014c0:	495c      	ldr	r1, [pc, #368]	@ (8001634 <UpdateDisplay+0x1d8>)
 80014c2:	201d      	movs	r0, #29
 80014c4:	f000 f8d0 	bl	8001668 <DrawMenuItem>
			DrawMenuItem(37, "START / IDLE", 0, 0);
 80014c8:	2300      	movs	r3, #0
 80014ca:	2200      	movs	r2, #0
 80014cc:	495a      	ldr	r1, [pc, #360]	@ (8001638 <UpdateDisplay+0x1dc>)
 80014ce:	2025      	movs	r0, #37	@ 0x25
 80014d0:	f000 f8ca 	bl	8001668 <DrawMenuItem>

			SSD1306_Display();
 80014d4:	f7ff fd24 	bl	8000f20 <SSD1306_Display>
		break;
 80014d8:	e0a3      	b.n	8001622 <UpdateDisplay+0x1c6>
	case POMO_STATE_RUNNING:	//draw running
			SSD1306_Clear(BLACK);
 80014da:	2000      	movs	r0, #0
 80014dc:	f7ff fd02 	bl	8000ee4 <SSD1306_Clear>
			GFX_DrawRectangle(0, 0, 128, 63, PIXEL_WHITE);
 80014e0:	2301      	movs	r3, #1
 80014e2:	9300      	str	r3, [sp, #0]
 80014e4:	233f      	movs	r3, #63	@ 0x3f
 80014e6:	2280      	movs	r2, #128	@ 0x80
 80014e8:	2100      	movs	r1, #0
 80014ea:	2000      	movs	r0, #0
 80014ec:	f7ff fbb0 	bl	8000c50 <GFX_DrawRectangle>
			DrawMenuItem(5, "RUNNING", 0, 0);
 80014f0:	2300      	movs	r3, #0
 80014f2:	2200      	movs	r2, #0
 80014f4:	4951      	ldr	r1, [pc, #324]	@ (800163c <UpdateDisplay+0x1e0>)
 80014f6:	2005      	movs	r0, #5
 80014f8:	f000 f8b6 	bl	8001668 <DrawMenuItem>

			if (Pomodoro.EditTarget == POMO_EDIT_WORK)
 80014fc:	4b4a      	ldr	r3, [pc, #296]	@ (8001628 <UpdateDisplay+0x1cc>)
 80014fe:	79db      	ldrb	r3, [r3, #7]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d108      	bne.n	8001516 <UpdateDisplay+0xba>
			{
				DrawMenuItem(17, "WORK REMAINED", Pomodoro.SavedTimeLeft, 0);
 8001504:	4b48      	ldr	r3, [pc, #288]	@ (8001628 <UpdateDisplay+0x1cc>)
 8001506:	695b      	ldr	r3, [r3, #20]
 8001508:	b29a      	uxth	r2, r3
 800150a:	2300      	movs	r3, #0
 800150c:	494c      	ldr	r1, [pc, #304]	@ (8001640 <UpdateDisplay+0x1e4>)
 800150e:	2011      	movs	r0, #17
 8001510:	f000 f8aa 	bl	8001668 <DrawMenuItem>
 8001514:	e007      	b.n	8001526 <UpdateDisplay+0xca>
			}
			else
			{
				DrawMenuItem(17, "RELAX REMAINED", Pomodoro.SavedTimeLeft, 0);
 8001516:	4b44      	ldr	r3, [pc, #272]	@ (8001628 <UpdateDisplay+0x1cc>)
 8001518:	695b      	ldr	r3, [r3, #20]
 800151a:	b29a      	uxth	r2, r3
 800151c:	2300      	movs	r3, #0
 800151e:	4949      	ldr	r1, [pc, #292]	@ (8001644 <UpdateDisplay+0x1e8>)
 8001520:	2011      	movs	r0, #17
 8001522:	f000 f8a1 	bl	8001668 <DrawMenuItem>
			}

			SSD1306_Display();
 8001526:	f7ff fcfb 	bl	8000f20 <SSD1306_Display>
		break;
 800152a:	e07a      	b.n	8001622 <UpdateDisplay+0x1c6>
	case POMO_STATE_PAUSED:		//draw paused
			SSD1306_Clear(BLACK);
 800152c:	2000      	movs	r0, #0
 800152e:	f7ff fcd9 	bl	8000ee4 <SSD1306_Clear>

			DrawMenuItem(5, "PAUSED", 0, 0);
 8001532:	2300      	movs	r3, #0
 8001534:	2200      	movs	r2, #0
 8001536:	4944      	ldr	r1, [pc, #272]	@ (8001648 <UpdateDisplay+0x1ec>)
 8001538:	2005      	movs	r0, #5
 800153a:	f000 f895 	bl	8001668 <DrawMenuItem>

			if (Pomodoro.EditTarget == POMO_EDIT_WORK)
 800153e:	4b3a      	ldr	r3, [pc, #232]	@ (8001628 <UpdateDisplay+0x1cc>)
 8001540:	79db      	ldrb	r3, [r3, #7]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d108      	bne.n	8001558 <UpdateDisplay+0xfc>
			{
				DrawMenuItem(17, "WORK REMAINED", Pomodoro.SavedTimeLeft, 0);
 8001546:	4b38      	ldr	r3, [pc, #224]	@ (8001628 <UpdateDisplay+0x1cc>)
 8001548:	695b      	ldr	r3, [r3, #20]
 800154a:	b29a      	uxth	r2, r3
 800154c:	2300      	movs	r3, #0
 800154e:	493c      	ldr	r1, [pc, #240]	@ (8001640 <UpdateDisplay+0x1e4>)
 8001550:	2011      	movs	r0, #17
 8001552:	f000 f889 	bl	8001668 <DrawMenuItem>
 8001556:	e007      	b.n	8001568 <UpdateDisplay+0x10c>
			}
			else
			{
				DrawMenuItem(17, "RELAX REMAINED", Pomodoro.SavedTimeLeft, 0);
 8001558:	4b33      	ldr	r3, [pc, #204]	@ (8001628 <UpdateDisplay+0x1cc>)
 800155a:	695b      	ldr	r3, [r3, #20]
 800155c:	b29a      	uxth	r2, r3
 800155e:	2300      	movs	r3, #0
 8001560:	4938      	ldr	r1, [pc, #224]	@ (8001644 <UpdateDisplay+0x1e8>)
 8001562:	2011      	movs	r0, #17
 8001564:	f000 f880 	bl	8001668 <DrawMenuItem>
			}
			DrawMenuItem(37, "RESUME", 0, 0);
 8001568:	2300      	movs	r3, #0
 800156a:	2200      	movs	r2, #0
 800156c:	4937      	ldr	r1, [pc, #220]	@ (800164c <UpdateDisplay+0x1f0>)
 800156e:	2025      	movs	r0, #37	@ 0x25
 8001570:	f000 f87a 	bl	8001668 <DrawMenuItem>

			SSD1306_Display();
 8001574:	f7ff fcd4 	bl	8000f20 <SSD1306_Display>
		break;
 8001578:	e053      	b.n	8001622 <UpdateDisplay+0x1c6>
	case POMO_STATE_ALARM:		//draw alarm
			SSD1306_Clear(BLACK);
 800157a:	2000      	movs	r0, #0
 800157c:	f7ff fcb2 	bl	8000ee4 <SSD1306_Clear>

			DrawMenuItem(5, "ALARM!", Pomodoro.CfgWorkTime, 0);
 8001580:	4b29      	ldr	r3, [pc, #164]	@ (8001628 <UpdateDisplay+0x1cc>)
 8001582:	881a      	ldrh	r2, [r3, #0]
 8001584:	2300      	movs	r3, #0
 8001586:	4932      	ldr	r1, [pc, #200]	@ (8001650 <UpdateDisplay+0x1f4>)
 8001588:	2005      	movs	r0, #5
 800158a:	f000 f86d 	bl	8001668 <DrawMenuItem>

			if (Pomodoro.EditTarget == POMO_EDIT_WORK)
 800158e:	4b26      	ldr	r3, [pc, #152]	@ (8001628 <UpdateDisplay+0x1cc>)
 8001590:	79db      	ldrb	r3, [r3, #7]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d108      	bne.n	80015a8 <UpdateDisplay+0x14c>
			{
				GFX_DrawString(5, 17, "Be ready to: relax!", PIXEL_WHITE, 0);
 8001596:	2300      	movs	r3, #0
 8001598:	9300      	str	r3, [sp, #0]
 800159a:	2301      	movs	r3, #1
 800159c:	4a2d      	ldr	r2, [pc, #180]	@ (8001654 <UpdateDisplay+0x1f8>)
 800159e:	2111      	movs	r1, #17
 80015a0:	2005      	movs	r0, #5
 80015a2:	f7ff fa3d 	bl	8000a20 <GFX_DrawString>
 80015a6:	e007      	b.n	80015b8 <UpdateDisplay+0x15c>
			}
			else
			{
				GFX_DrawString(5, 17, "Be ready to: work!", PIXEL_WHITE, 0);
 80015a8:	2300      	movs	r3, #0
 80015aa:	9300      	str	r3, [sp, #0]
 80015ac:	2301      	movs	r3, #1
 80015ae:	4a2a      	ldr	r2, [pc, #168]	@ (8001658 <UpdateDisplay+0x1fc>)
 80015b0:	2111      	movs	r1, #17
 80015b2:	2005      	movs	r0, #5
 80015b4:	f7ff fa34 	bl	8000a20 <GFX_DrawString>
			}

			SSD1306_Display();
 80015b8:	f7ff fcb2 	bl	8000f20 <SSD1306_Display>
		break;
 80015bc:	e031      	b.n	8001622 <UpdateDisplay+0x1c6>
	case POMO_STATE_EDIT:		//draw edit
			if (Pomodoro.EditTarget == POMO_EDIT_WORK)
 80015be:	4b1a      	ldr	r3, [pc, #104]	@ (8001628 <UpdateDisplay+0x1cc>)
 80015c0:	79db      	ldrb	r3, [r3, #7]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d116      	bne.n	80015f4 <UpdateDisplay+0x198>
			{
				SSD1306_Clear(BLACK);
 80015c6:	2000      	movs	r0, #0
 80015c8:	f7ff fc8c 	bl	8000ee4 <SSD1306_Clear>
				//GFX_DrawRectangle(0, 0, 128, 63, PIXEL_WHITE);;
				GFX_SetFont(font_8x5);
 80015cc:	4823      	ldr	r0, [pc, #140]	@ (800165c <UpdateDisplay+0x200>)
 80015ce:	f7ff f95d 	bl	800088c <GFX_SetFont>
				DrawMenuItem(5, "WORK TIME:", Pomodoro.CfgWorkTime, 1);
 80015d2:	4b15      	ldr	r3, [pc, #84]	@ (8001628 <UpdateDisplay+0x1cc>)
 80015d4:	881a      	ldrh	r2, [r3, #0]
 80015d6:	2301      	movs	r3, #1
 80015d8:	4921      	ldr	r1, [pc, #132]	@ (8001660 <UpdateDisplay+0x204>)
 80015da:	2005      	movs	r0, #5
 80015dc:	f000 f844 	bl	8001668 <DrawMenuItem>
				DrawMenuItem(17, "RELAX TIME:", Pomodoro.CfgRelaxTime, 0);
 80015e0:	4b11      	ldr	r3, [pc, #68]	@ (8001628 <UpdateDisplay+0x1cc>)
 80015e2:	885a      	ldrh	r2, [r3, #2]
 80015e4:	2300      	movs	r3, #0
 80015e6:	491f      	ldr	r1, [pc, #124]	@ (8001664 <UpdateDisplay+0x208>)
 80015e8:	2011      	movs	r0, #17
 80015ea:	f000 f83d 	bl	8001668 <DrawMenuItem>

				SSD1306_Display();
 80015ee:	f7ff fc97 	bl	8000f20 <SSD1306_Display>
				DrawMenuItem(5, "WORK TIME:", Pomodoro.CfgWorkTime, 0);
				DrawMenuItem(17, "RELAX TIME:", Pomodoro.CfgRelaxTime, 1);

				SSD1306_Display();
			}
		break;
 80015f2:	e015      	b.n	8001620 <UpdateDisplay+0x1c4>
				SSD1306_Clear(BLACK);
 80015f4:	2000      	movs	r0, #0
 80015f6:	f7ff fc75 	bl	8000ee4 <SSD1306_Clear>
				GFX_SetFont(font_8x5);
 80015fa:	4818      	ldr	r0, [pc, #96]	@ (800165c <UpdateDisplay+0x200>)
 80015fc:	f7ff f946 	bl	800088c <GFX_SetFont>
				DrawMenuItem(5, "WORK TIME:", Pomodoro.CfgWorkTime, 0);
 8001600:	4b09      	ldr	r3, [pc, #36]	@ (8001628 <UpdateDisplay+0x1cc>)
 8001602:	881a      	ldrh	r2, [r3, #0]
 8001604:	2300      	movs	r3, #0
 8001606:	4916      	ldr	r1, [pc, #88]	@ (8001660 <UpdateDisplay+0x204>)
 8001608:	2005      	movs	r0, #5
 800160a:	f000 f82d 	bl	8001668 <DrawMenuItem>
				DrawMenuItem(17, "RELAX TIME:", Pomodoro.CfgRelaxTime, 1);
 800160e:	4b06      	ldr	r3, [pc, #24]	@ (8001628 <UpdateDisplay+0x1cc>)
 8001610:	885a      	ldrh	r2, [r3, #2]
 8001612:	2301      	movs	r3, #1
 8001614:	4913      	ldr	r1, [pc, #76]	@ (8001664 <UpdateDisplay+0x208>)
 8001616:	2011      	movs	r0, #17
 8001618:	f000 f826 	bl	8001668 <DrawMenuItem>
				SSD1306_Display();
 800161c:	f7ff fc80 	bl	8000f20 <SSD1306_Display>
		break;
 8001620:	bf00      	nop
	}
}
 8001622:	bf00      	nop
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	20000588 	.word	0x20000588
 800162c:	0800487c 	.word	0x0800487c
 8001630:	08004884 	.word	0x08004884
 8001634:	0800488c 	.word	0x0800488c
 8001638:	08004894 	.word	0x08004894
 800163c:	080048a4 	.word	0x080048a4
 8001640:	080048ac 	.word	0x080048ac
 8001644:	080048bc 	.word	0x080048bc
 8001648:	080048cc 	.word	0x080048cc
 800164c:	080048d4 	.word	0x080048d4
 8001650:	080048dc 	.word	0x080048dc
 8001654:	080048e4 	.word	0x080048e4
 8001658:	080048f8 	.word	0x080048f8
 800165c:	0800492c 	.word	0x0800492c
 8001660:	0800490c 	.word	0x0800490c
 8001664:	08004918 	.word	0x08004918

08001668 <DrawMenuItem>:
void DrawMenuItem(uint8_t y, char* Label, uint16_t Value, uint8_t IsSelected)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b08e      	sub	sp, #56	@ 0x38
 800166c:	af02      	add	r7, sp, #8
 800166e:	6039      	str	r1, [r7, #0]
 8001670:	4611      	mov	r1, r2
 8001672:	461a      	mov	r2, r3
 8001674:	4603      	mov	r3, r0
 8001676:	71fb      	strb	r3, [r7, #7]
 8001678:	460b      	mov	r3, r1
 800167a:	80bb      	strh	r3, [r7, #4]
 800167c:	4613      	mov	r3, r2
 800167e:	71bb      	strb	r3, [r7, #6]
	char TempBuffer[32];
	uint8_t Length;
	uint8_t x = 10;
 8001680:	230a      	movs	r3, #10
 8001682:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	Length = sprintf(TempBuffer, "%s: %d", Label, Value);
 8001686:	88bb      	ldrh	r3, [r7, #4]
 8001688:	f107 000c 	add.w	r0, r7, #12
 800168c:	683a      	ldr	r2, [r7, #0]
 800168e:	491b      	ldr	r1, [pc, #108]	@ (80016fc <DrawMenuItem+0x94>)
 8001690:	f002 fc48 	bl	8003f24 <siprintf>
 8001694:	4603      	mov	r3, r0
 8001696:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

	if(IsSelected)
 800169a:	79bb      	ldrb	r3, [r7, #6]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d01e      	beq.n	80016de <DrawMenuItem+0x76>
	{
		GFX_DrawFillRectangle(x - 2 , y - 2, Length * 6 + 4, 8 + 4, PIXEL_WHITE);
 80016a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80016a4:	1e98      	subs	r0, r3, #2
 80016a6:	79fb      	ldrb	r3, [r7, #7]
 80016a8:	1e99      	subs	r1, r3, #2
 80016aa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80016ae:	b29b      	uxth	r3, r3
 80016b0:	461a      	mov	r2, r3
 80016b2:	0052      	lsls	r2, r2, #1
 80016b4:	4413      	add	r3, r2
 80016b6:	005b      	lsls	r3, r3, #1
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	3304      	adds	r3, #4
 80016bc:	b29a      	uxth	r2, r3
 80016be:	2301      	movs	r3, #1
 80016c0:	9300      	str	r3, [sp, #0]
 80016c2:	230c      	movs	r3, #12
 80016c4:	f7ff faf1 	bl	8000caa <GFX_DrawFillRectangle>
		GFX_DrawString(x, y, TempBuffer, PIXEL_BLACK, 1);	//black text
 80016c8:	f897 002f 	ldrb.w	r0, [r7, #47]	@ 0x2f
 80016cc:	79f9      	ldrb	r1, [r7, #7]
 80016ce:	f107 020c 	add.w	r2, r7, #12
 80016d2:	2301      	movs	r3, #1
 80016d4:	9300      	str	r3, [sp, #0]
 80016d6:	2300      	movs	r3, #0
 80016d8:	f7ff f9a2 	bl	8000a20 <GFX_DrawString>
	}
	else
	{
		GFX_DrawString(x, y, TempBuffer, PIXEL_WHITE, 0);	//white text
	}
}
 80016dc:	e009      	b.n	80016f2 <DrawMenuItem+0x8a>
		GFX_DrawString(x, y, TempBuffer, PIXEL_WHITE, 0);	//white text
 80016de:	f897 002f 	ldrb.w	r0, [r7, #47]	@ 0x2f
 80016e2:	79f9      	ldrb	r1, [r7, #7]
 80016e4:	f107 020c 	add.w	r2, r7, #12
 80016e8:	2300      	movs	r3, #0
 80016ea:	9300      	str	r3, [sp, #0]
 80016ec:	2301      	movs	r3, #1
 80016ee:	f7ff f997 	bl	8000a20 <GFX_DrawString>
}
 80016f2:	bf00      	nop
 80016f4:	3730      	adds	r7, #48	@ 0x30
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	08004924 	.word	0x08004924

08001700 <ButtonMidPress>:
{
	Seconds = Time.Seconds + Time.Minutes * 60 + Time.Hours * 3600;
}
*/
void ButtonMidPress()
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
	TurnOnLed();
 8001704:	f000 f872 	bl	80017ec <TurnOnLed>
	Pomodoro.Event = POMO_EVENT_ACTION;
 8001708:	4b02      	ldr	r3, [pc, #8]	@ (8001714 <ButtonMidPress+0x14>)
 800170a:	2201      	movs	r2, #1
 800170c:	721a      	strb	r2, [r3, #8]
}
 800170e:	bf00      	nop
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000588 	.word	0x20000588

08001718 <ButtonMidLongPress>:
void ButtonMidLongPress()
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
	TurnOffLed();
 800171c:	f000 f872 	bl	8001804 <TurnOffLed>
	Pomodoro.Event = POMO_EVENT_ACTION_2;
 8001720:	4b02      	ldr	r3, [pc, #8]	@ (800172c <ButtonMidLongPress+0x14>)
 8001722:	2202      	movs	r2, #2
 8001724:	721a      	strb	r2, [r3, #8]
}
 8001726:	bf00      	nop
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	20000588 	.word	0x20000588

08001730 <ButtonTopPress>:
void ButtonTopPress()
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
	TurnOnLed();
 8001734:	f000 f85a 	bl	80017ec <TurnOnLed>
	Pomodoro.Event = POMO_EVENT_INC;
 8001738:	4b03      	ldr	r3, [pc, #12]	@ (8001748 <ButtonTopPress+0x18>)
 800173a:	2203      	movs	r2, #3
 800173c:	721a      	strb	r2, [r3, #8]
	Pomodoro.EventParam = 1;
 800173e:	4b02      	ldr	r3, [pc, #8]	@ (8001748 <ButtonTopPress+0x18>)
 8001740:	2201      	movs	r2, #1
 8001742:	711a      	strb	r2, [r3, #4]
}
 8001744:	bf00      	nop
 8001746:	bd80      	pop	{r7, pc}
 8001748:	20000588 	.word	0x20000588

0800174c <ButtonTopLongPress>:
void ButtonTopLongPress()
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
	TurnOffLed();
 8001750:	f000 f858 	bl	8001804 <TurnOffLed>
	Pomodoro.Event = POMO_EVENT_INC;
 8001754:	4b03      	ldr	r3, [pc, #12]	@ (8001764 <ButtonTopLongPress+0x18>)
 8001756:	2203      	movs	r2, #3
 8001758:	721a      	strb	r2, [r3, #8]
	Pomodoro.EventParam = 4;
 800175a:	4b02      	ldr	r3, [pc, #8]	@ (8001764 <ButtonTopLongPress+0x18>)
 800175c:	2204      	movs	r2, #4
 800175e:	711a      	strb	r2, [r3, #4]
}
 8001760:	bf00      	nop
 8001762:	bd80      	pop	{r7, pc}
 8001764:	20000588 	.word	0x20000588

08001768 <ButtonTopRepeat>:
void ButtonTopRepeat()
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
	ToggleLed();
 800176c:	f000 f834 	bl	80017d8 <ToggleLed>
	Pomodoro.Event = POMO_EVENT_INC;
 8001770:	4b03      	ldr	r3, [pc, #12]	@ (8001780 <ButtonTopRepeat+0x18>)
 8001772:	2203      	movs	r2, #3
 8001774:	721a      	strb	r2, [r3, #8]
	Pomodoro.EventParam = 5;
 8001776:	4b02      	ldr	r3, [pc, #8]	@ (8001780 <ButtonTopRepeat+0x18>)
 8001778:	2205      	movs	r2, #5
 800177a:	711a      	strb	r2, [r3, #4]
}
 800177c:	bf00      	nop
 800177e:	bd80      	pop	{r7, pc}
 8001780:	20000588 	.word	0x20000588

08001784 <ButtonBottomPress>:
void ButtonBottomPress()
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
	TurnOnLed();
 8001788:	f000 f830 	bl	80017ec <TurnOnLed>
	Pomodoro.Event = POMO_EVENT_INC;
 800178c:	4b03      	ldr	r3, [pc, #12]	@ (800179c <ButtonBottomPress+0x18>)
 800178e:	2203      	movs	r2, #3
 8001790:	721a      	strb	r2, [r3, #8]
	Pomodoro.EventParam = -1;
 8001792:	4b02      	ldr	r3, [pc, #8]	@ (800179c <ButtonBottomPress+0x18>)
 8001794:	22ff      	movs	r2, #255	@ 0xff
 8001796:	711a      	strb	r2, [r3, #4]
}
 8001798:	bf00      	nop
 800179a:	bd80      	pop	{r7, pc}
 800179c:	20000588 	.word	0x20000588

080017a0 <ButtonBottomLongPress>:
void ButtonBottomLongPress()
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
	TurnOffLed();
 80017a4:	f000 f82e 	bl	8001804 <TurnOffLed>
	Pomodoro.Event = POMO_EVENT_INC;
 80017a8:	4b03      	ldr	r3, [pc, #12]	@ (80017b8 <ButtonBottomLongPress+0x18>)
 80017aa:	2203      	movs	r2, #3
 80017ac:	721a      	strb	r2, [r3, #8]
	Pomodoro.EventParam = -4;
 80017ae:	4b02      	ldr	r3, [pc, #8]	@ (80017b8 <ButtonBottomLongPress+0x18>)
 80017b0:	22fc      	movs	r2, #252	@ 0xfc
 80017b2:	711a      	strb	r2, [r3, #4]
}
 80017b4:	bf00      	nop
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	20000588 	.word	0x20000588

080017bc <ButtonBottomRepeat>:
void ButtonBottomRepeat()
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
	ToggleLed();
 80017c0:	f000 f80a 	bl	80017d8 <ToggleLed>
	Pomodoro.Event = POMO_EVENT_INC;
 80017c4:	4b03      	ldr	r3, [pc, #12]	@ (80017d4 <ButtonBottomRepeat+0x18>)
 80017c6:	2203      	movs	r2, #3
 80017c8:	721a      	strb	r2, [r3, #8]
	Pomodoro.EventParam = -5;
 80017ca:	4b02      	ldr	r3, [pc, #8]	@ (80017d4 <ButtonBottomRepeat+0x18>)
 80017cc:	22fb      	movs	r2, #251	@ 0xfb
 80017ce:	711a      	strb	r2, [r3, #4]
}
 80017d0:	bf00      	nop
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	20000588 	.word	0x20000588

080017d8 <ToggleLed>:

void ToggleLed()
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80017dc:	2120      	movs	r1, #32
 80017de:	4802      	ldr	r0, [pc, #8]	@ (80017e8 <ToggleLed+0x10>)
 80017e0:	f000 fcbd 	bl	800215e <HAL_GPIO_TogglePin>
}
 80017e4:	bf00      	nop
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	40020000 	.word	0x40020000

080017ec <TurnOnLed>:
void TurnOnLed()
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80017f0:	2201      	movs	r2, #1
 80017f2:	2120      	movs	r1, #32
 80017f4:	4802      	ldr	r0, [pc, #8]	@ (8001800 <TurnOnLed+0x14>)
 80017f6:	f000 fc99 	bl	800212c <HAL_GPIO_WritePin>
}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	40020000 	.word	0x40020000

08001804 <TurnOffLed>:
void TurnOffLed()
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_RESET);
 8001808:	2200      	movs	r2, #0
 800180a:	2120      	movs	r1, #32
 800180c:	4802      	ldr	r0, [pc, #8]	@ (8001818 <TurnOffLed+0x14>)
 800180e:	f000 fc8d 	bl	800212c <HAL_GPIO_WritePin>
}
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	40020000 	.word	0x40020000

0800181c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001820:	b672      	cpsid	i
}
 8001822:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001824:	bf00      	nop
 8001826:	e7fd      	b.n	8001824 <Error_Handler+0x8>

08001828 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800182c:	4b0f      	ldr	r3, [pc, #60]	@ (800186c <MX_RTC_Init+0x44>)
 800182e:	4a10      	ldr	r2, [pc, #64]	@ (8001870 <MX_RTC_Init+0x48>)
 8001830:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001832:	4b0e      	ldr	r3, [pc, #56]	@ (800186c <MX_RTC_Init+0x44>)
 8001834:	2200      	movs	r2, #0
 8001836:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001838:	4b0c      	ldr	r3, [pc, #48]	@ (800186c <MX_RTC_Init+0x44>)
 800183a:	227f      	movs	r2, #127	@ 0x7f
 800183c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800183e:	4b0b      	ldr	r3, [pc, #44]	@ (800186c <MX_RTC_Init+0x44>)
 8001840:	22ff      	movs	r2, #255	@ 0xff
 8001842:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001844:	4b09      	ldr	r3, [pc, #36]	@ (800186c <MX_RTC_Init+0x44>)
 8001846:	2200      	movs	r2, #0
 8001848:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800184a:	4b08      	ldr	r3, [pc, #32]	@ (800186c <MX_RTC_Init+0x44>)
 800184c:	2200      	movs	r2, #0
 800184e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001850:	4b06      	ldr	r3, [pc, #24]	@ (800186c <MX_RTC_Init+0x44>)
 8001852:	2200      	movs	r2, #0
 8001854:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001856:	4805      	ldr	r0, [pc, #20]	@ (800186c <MX_RTC_Init+0x44>)
 8001858:	f001 fed2 	bl	8003600 <HAL_RTC_Init>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8001862:	f7ff ffdb 	bl	800181c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001866:	bf00      	nop
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	200005a4 	.word	0x200005a4
 8001870:	40002800 	.word	0x40002800

08001874 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b088      	sub	sp, #32
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800187c:	f107 0308 	add.w	r3, r7, #8
 8001880:	2200      	movs	r2, #0
 8001882:	601a      	str	r2, [r3, #0]
 8001884:	605a      	str	r2, [r3, #4]
 8001886:	609a      	str	r2, [r3, #8]
 8001888:	60da      	str	r2, [r3, #12]
 800188a:	611a      	str	r2, [r3, #16]
 800188c:	615a      	str	r2, [r3, #20]
  if(rtcHandle->Instance==RTC)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a0c      	ldr	r2, [pc, #48]	@ (80018c4 <HAL_RTC_MspInit+0x50>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d111      	bne.n	80018bc <HAL_RTC_MspInit+0x48>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001898:	2302      	movs	r3, #2
 800189a:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800189c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018a0:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018a2:	f107 0308 	add.w	r3, r7, #8
 80018a6:	4618      	mov	r0, r3
 80018a8:	f001 fdba 	bl	8003420 <HAL_RCCEx_PeriphCLKConfig>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80018b2:	f7ff ffb3 	bl	800181c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80018b6:	4b04      	ldr	r3, [pc, #16]	@ (80018c8 <HAL_RTC_MspInit+0x54>)
 80018b8:	2201      	movs	r2, #1
 80018ba:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80018bc:	bf00      	nop
 80018be:	3720      	adds	r7, #32
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	40002800 	.word	0x40002800
 80018c8:	42470e3c 	.word	0x42470e3c

080018cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	607b      	str	r3, [r7, #4]
 80018d6:	4b10      	ldr	r3, [pc, #64]	@ (8001918 <HAL_MspInit+0x4c>)
 80018d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018da:	4a0f      	ldr	r2, [pc, #60]	@ (8001918 <HAL_MspInit+0x4c>)
 80018dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80018e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001918 <HAL_MspInit+0x4c>)
 80018e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018ea:	607b      	str	r3, [r7, #4]
 80018ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018ee:	2300      	movs	r3, #0
 80018f0:	603b      	str	r3, [r7, #0]
 80018f2:	4b09      	ldr	r3, [pc, #36]	@ (8001918 <HAL_MspInit+0x4c>)
 80018f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f6:	4a08      	ldr	r2, [pc, #32]	@ (8001918 <HAL_MspInit+0x4c>)
 80018f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80018fe:	4b06      	ldr	r3, [pc, #24]	@ (8001918 <HAL_MspInit+0x4c>)
 8001900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001902:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001906:	603b      	str	r3, [r7, #0]
 8001908:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800190a:	2007      	movs	r0, #7
 800190c:	f000 fa3e 	bl	8001d8c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001910:	bf00      	nop
 8001912:	3708      	adds	r7, #8
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	40023800 	.word	0x40023800

0800191c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001920:	bf00      	nop
 8001922:	e7fd      	b.n	8001920 <NMI_Handler+0x4>

08001924 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001928:	bf00      	nop
 800192a:	e7fd      	b.n	8001928 <HardFault_Handler+0x4>

0800192c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001930:	bf00      	nop
 8001932:	e7fd      	b.n	8001930 <MemManage_Handler+0x4>

08001934 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001938:	bf00      	nop
 800193a:	e7fd      	b.n	8001938 <BusFault_Handler+0x4>

0800193c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001940:	bf00      	nop
 8001942:	e7fd      	b.n	8001940 <UsageFault_Handler+0x4>

08001944 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001948:	bf00      	nop
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr

08001952 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001952:	b480      	push	{r7}
 8001954:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001956:	bf00      	nop
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr

08001960 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001964:	bf00      	nop
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr

0800196e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800196e:	b580      	push	{r7, lr}
 8001970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001972:	f000 f939 	bl	8001be8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001976:	bf00      	nop
 8001978:	bd80      	pop	{r7, pc}
	...

0800197c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b086      	sub	sp, #24
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001984:	4a14      	ldr	r2, [pc, #80]	@ (80019d8 <_sbrk+0x5c>)
 8001986:	4b15      	ldr	r3, [pc, #84]	@ (80019dc <_sbrk+0x60>)
 8001988:	1ad3      	subs	r3, r2, r3
 800198a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001990:	4b13      	ldr	r3, [pc, #76]	@ (80019e0 <_sbrk+0x64>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d102      	bne.n	800199e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001998:	4b11      	ldr	r3, [pc, #68]	@ (80019e0 <_sbrk+0x64>)
 800199a:	4a12      	ldr	r2, [pc, #72]	@ (80019e4 <_sbrk+0x68>)
 800199c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800199e:	4b10      	ldr	r3, [pc, #64]	@ (80019e0 <_sbrk+0x64>)
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4413      	add	r3, r2
 80019a6:	693a      	ldr	r2, [r7, #16]
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d207      	bcs.n	80019bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019ac:	f002 fae4 	bl	8003f78 <__errno>
 80019b0:	4603      	mov	r3, r0
 80019b2:	220c      	movs	r2, #12
 80019b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019b6:	f04f 33ff 	mov.w	r3, #4294967295
 80019ba:	e009      	b.n	80019d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019bc:	4b08      	ldr	r3, [pc, #32]	@ (80019e0 <_sbrk+0x64>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019c2:	4b07      	ldr	r3, [pc, #28]	@ (80019e0 <_sbrk+0x64>)
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4413      	add	r3, r2
 80019ca:	4a05      	ldr	r2, [pc, #20]	@ (80019e0 <_sbrk+0x64>)
 80019cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019ce:	68fb      	ldr	r3, [r7, #12]
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3718      	adds	r7, #24
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	20020000 	.word	0x20020000
 80019dc:	00000400 	.word	0x00000400
 80019e0:	200005c4 	.word	0x200005c4
 80019e4:	20000760 	.word	0x20000760

080019e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019ec:	4b06      	ldr	r3, [pc, #24]	@ (8001a08 <SystemInit+0x20>)
 80019ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019f2:	4a05      	ldr	r2, [pc, #20]	@ (8001a08 <SystemInit+0x20>)
 80019f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019fc:	bf00      	nop
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	e000ed00 	.word	0xe000ed00

08001a0c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a10:	4b11      	ldr	r3, [pc, #68]	@ (8001a58 <MX_USART2_UART_Init+0x4c>)
 8001a12:	4a12      	ldr	r2, [pc, #72]	@ (8001a5c <MX_USART2_UART_Init+0x50>)
 8001a14:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a16:	4b10      	ldr	r3, [pc, #64]	@ (8001a58 <MX_USART2_UART_Init+0x4c>)
 8001a18:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a1c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a1e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a58 <MX_USART2_UART_Init+0x4c>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a24:	4b0c      	ldr	r3, [pc, #48]	@ (8001a58 <MX_USART2_UART_Init+0x4c>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a2a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a58 <MX_USART2_UART_Init+0x4c>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a30:	4b09      	ldr	r3, [pc, #36]	@ (8001a58 <MX_USART2_UART_Init+0x4c>)
 8001a32:	220c      	movs	r2, #12
 8001a34:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a36:	4b08      	ldr	r3, [pc, #32]	@ (8001a58 <MX_USART2_UART_Init+0x4c>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a3c:	4b06      	ldr	r3, [pc, #24]	@ (8001a58 <MX_USART2_UART_Init+0x4c>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a42:	4805      	ldr	r0, [pc, #20]	@ (8001a58 <MX_USART2_UART_Init+0x4c>)
 8001a44:	f001 ffaa 	bl	800399c <HAL_UART_Init>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001a4e:	f7ff fee5 	bl	800181c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a52:	bf00      	nop
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	200005c8 	.word	0x200005c8
 8001a5c:	40004400 	.word	0x40004400

08001a60 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b08a      	sub	sp, #40	@ 0x28
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a68:	f107 0314 	add.w	r3, r7, #20
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	601a      	str	r2, [r3, #0]
 8001a70:	605a      	str	r2, [r3, #4]
 8001a72:	609a      	str	r2, [r3, #8]
 8001a74:	60da      	str	r2, [r3, #12]
 8001a76:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a19      	ldr	r2, [pc, #100]	@ (8001ae4 <HAL_UART_MspInit+0x84>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d12b      	bne.n	8001ada <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a82:	2300      	movs	r3, #0
 8001a84:	613b      	str	r3, [r7, #16]
 8001a86:	4b18      	ldr	r3, [pc, #96]	@ (8001ae8 <HAL_UART_MspInit+0x88>)
 8001a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a8a:	4a17      	ldr	r2, [pc, #92]	@ (8001ae8 <HAL_UART_MspInit+0x88>)
 8001a8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a90:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a92:	4b15      	ldr	r3, [pc, #84]	@ (8001ae8 <HAL_UART_MspInit+0x88>)
 8001a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a9a:	613b      	str	r3, [r7, #16]
 8001a9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	60fb      	str	r3, [r7, #12]
 8001aa2:	4b11      	ldr	r3, [pc, #68]	@ (8001ae8 <HAL_UART_MspInit+0x88>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa6:	4a10      	ldr	r2, [pc, #64]	@ (8001ae8 <HAL_UART_MspInit+0x88>)
 8001aa8:	f043 0301 	orr.w	r3, r3, #1
 8001aac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aae:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae8 <HAL_UART_MspInit+0x88>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab2:	f003 0301 	and.w	r3, r3, #1
 8001ab6:	60fb      	str	r3, [r7, #12]
 8001ab8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001aba:	230c      	movs	r3, #12
 8001abc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001abe:	2302      	movs	r3, #2
 8001ac0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001aca:	2307      	movs	r3, #7
 8001acc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ace:	f107 0314 	add.w	r3, r7, #20
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4805      	ldr	r0, [pc, #20]	@ (8001aec <HAL_UART_MspInit+0x8c>)
 8001ad6:	f000 f98d 	bl	8001df4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001ada:	bf00      	nop
 8001adc:	3728      	adds	r7, #40	@ 0x28
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	40004400 	.word	0x40004400
 8001ae8:	40023800 	.word	0x40023800
 8001aec:	40020000 	.word	0x40020000

08001af0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001af0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b28 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001af4:	f7ff ff78 	bl	80019e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001af8:	480c      	ldr	r0, [pc, #48]	@ (8001b2c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001afa:	490d      	ldr	r1, [pc, #52]	@ (8001b30 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001afc:	4a0d      	ldr	r2, [pc, #52]	@ (8001b34 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001afe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b00:	e002      	b.n	8001b08 <LoopCopyDataInit>

08001b02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b06:	3304      	adds	r3, #4

08001b08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b0c:	d3f9      	bcc.n	8001b02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b0e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b38 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b10:	4c0a      	ldr	r4, [pc, #40]	@ (8001b3c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b14:	e001      	b.n	8001b1a <LoopFillZerobss>

08001b16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b18:	3204      	adds	r2, #4

08001b1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b1c:	d3fb      	bcc.n	8001b16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b1e:	f002 fa31 	bl	8003f84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b22:	f7ff fb6d 	bl	8001200 <main>
  bx  lr    
 8001b26:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b30:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001b34:	08004b68 	.word	0x08004b68
  ldr r2, =_sbss
 8001b38:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001b3c:	2000075c 	.word	0x2000075c

08001b40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b40:	e7fe      	b.n	8001b40 <ADC_IRQHandler>
	...

08001b44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b48:	4b0e      	ldr	r3, [pc, #56]	@ (8001b84 <HAL_Init+0x40>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001b84 <HAL_Init+0x40>)
 8001b4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b54:	4b0b      	ldr	r3, [pc, #44]	@ (8001b84 <HAL_Init+0x40>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a0a      	ldr	r2, [pc, #40]	@ (8001b84 <HAL_Init+0x40>)
 8001b5a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b60:	4b08      	ldr	r3, [pc, #32]	@ (8001b84 <HAL_Init+0x40>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a07      	ldr	r2, [pc, #28]	@ (8001b84 <HAL_Init+0x40>)
 8001b66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b6c:	2003      	movs	r0, #3
 8001b6e:	f000 f90d 	bl	8001d8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b72:	2000      	movs	r0, #0
 8001b74:	f000 f808 	bl	8001b88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b78:	f7ff fea8 	bl	80018cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b7c:	2300      	movs	r3, #0
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	40023c00 	.word	0x40023c00

08001b88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b90:	4b12      	ldr	r3, [pc, #72]	@ (8001bdc <HAL_InitTick+0x54>)
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	4b12      	ldr	r3, [pc, #72]	@ (8001be0 <HAL_InitTick+0x58>)
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	4619      	mov	r1, r3
 8001b9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ba2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f000 f917 	bl	8001dda <HAL_SYSTICK_Config>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e00e      	b.n	8001bd4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2b0f      	cmp	r3, #15
 8001bba:	d80a      	bhi.n	8001bd2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	6879      	ldr	r1, [r7, #4]
 8001bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8001bc4:	f000 f8ed 	bl	8001da2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bc8:	4a06      	ldr	r2, [pc, #24]	@ (8001be4 <HAL_InitTick+0x5c>)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	e000      	b.n	8001bd4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3708      	adds	r7, #8
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	20000018 	.word	0x20000018
 8001be0:	20000020 	.word	0x20000020
 8001be4:	2000001c 	.word	0x2000001c

08001be8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bec:	4b06      	ldr	r3, [pc, #24]	@ (8001c08 <HAL_IncTick+0x20>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	461a      	mov	r2, r3
 8001bf2:	4b06      	ldr	r3, [pc, #24]	@ (8001c0c <HAL_IncTick+0x24>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4413      	add	r3, r2
 8001bf8:	4a04      	ldr	r2, [pc, #16]	@ (8001c0c <HAL_IncTick+0x24>)
 8001bfa:	6013      	str	r3, [r2, #0]
}
 8001bfc:	bf00      	nop
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	20000020 	.word	0x20000020
 8001c0c:	20000610 	.word	0x20000610

08001c10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  return uwTick;
 8001c14:	4b03      	ldr	r3, [pc, #12]	@ (8001c24 <HAL_GetTick+0x14>)
 8001c16:	681b      	ldr	r3, [r3, #0]
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
 8001c22:	bf00      	nop
 8001c24:	20000610 	.word	0x20000610

08001c28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	f003 0307 	and.w	r3, r3, #7
 8001c36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c38:	4b0c      	ldr	r3, [pc, #48]	@ (8001c6c <__NVIC_SetPriorityGrouping+0x44>)
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c3e:	68ba      	ldr	r2, [r7, #8]
 8001c40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c44:	4013      	ands	r3, r2
 8001c46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c5a:	4a04      	ldr	r2, [pc, #16]	@ (8001c6c <__NVIC_SetPriorityGrouping+0x44>)
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	60d3      	str	r3, [r2, #12]
}
 8001c60:	bf00      	nop
 8001c62:	3714      	adds	r7, #20
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr
 8001c6c:	e000ed00 	.word	0xe000ed00

08001c70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c74:	4b04      	ldr	r3, [pc, #16]	@ (8001c88 <__NVIC_GetPriorityGrouping+0x18>)
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	0a1b      	lsrs	r3, r3, #8
 8001c7a:	f003 0307 	and.w	r3, r3, #7
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr
 8001c88:	e000ed00 	.word	0xe000ed00

08001c8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	6039      	str	r1, [r7, #0]
 8001c96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	db0a      	blt.n	8001cb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	b2da      	uxtb	r2, r3
 8001ca4:	490c      	ldr	r1, [pc, #48]	@ (8001cd8 <__NVIC_SetPriority+0x4c>)
 8001ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001caa:	0112      	lsls	r2, r2, #4
 8001cac:	b2d2      	uxtb	r2, r2
 8001cae:	440b      	add	r3, r1
 8001cb0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cb4:	e00a      	b.n	8001ccc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	b2da      	uxtb	r2, r3
 8001cba:	4908      	ldr	r1, [pc, #32]	@ (8001cdc <__NVIC_SetPriority+0x50>)
 8001cbc:	79fb      	ldrb	r3, [r7, #7]
 8001cbe:	f003 030f 	and.w	r3, r3, #15
 8001cc2:	3b04      	subs	r3, #4
 8001cc4:	0112      	lsls	r2, r2, #4
 8001cc6:	b2d2      	uxtb	r2, r2
 8001cc8:	440b      	add	r3, r1
 8001cca:	761a      	strb	r2, [r3, #24]
}
 8001ccc:	bf00      	nop
 8001cce:	370c      	adds	r7, #12
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr
 8001cd8:	e000e100 	.word	0xe000e100
 8001cdc:	e000ed00 	.word	0xe000ed00

08001ce0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b089      	sub	sp, #36	@ 0x24
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	60f8      	str	r0, [r7, #12]
 8001ce8:	60b9      	str	r1, [r7, #8]
 8001cea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	f003 0307 	and.w	r3, r3, #7
 8001cf2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	f1c3 0307 	rsb	r3, r3, #7
 8001cfa:	2b04      	cmp	r3, #4
 8001cfc:	bf28      	it	cs
 8001cfe:	2304      	movcs	r3, #4
 8001d00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	3304      	adds	r3, #4
 8001d06:	2b06      	cmp	r3, #6
 8001d08:	d902      	bls.n	8001d10 <NVIC_EncodePriority+0x30>
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	3b03      	subs	r3, #3
 8001d0e:	e000      	b.n	8001d12 <NVIC_EncodePriority+0x32>
 8001d10:	2300      	movs	r3, #0
 8001d12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d14:	f04f 32ff 	mov.w	r2, #4294967295
 8001d18:	69bb      	ldr	r3, [r7, #24]
 8001d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1e:	43da      	mvns	r2, r3
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	401a      	ands	r2, r3
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d28:	f04f 31ff 	mov.w	r1, #4294967295
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d32:	43d9      	mvns	r1, r3
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d38:	4313      	orrs	r3, r2
         );
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3724      	adds	r7, #36	@ 0x24
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr
	...

08001d48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	3b01      	subs	r3, #1
 8001d54:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d58:	d301      	bcc.n	8001d5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e00f      	b.n	8001d7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d88 <SysTick_Config+0x40>)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	3b01      	subs	r3, #1
 8001d64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d66:	210f      	movs	r1, #15
 8001d68:	f04f 30ff 	mov.w	r0, #4294967295
 8001d6c:	f7ff ff8e 	bl	8001c8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d70:	4b05      	ldr	r3, [pc, #20]	@ (8001d88 <SysTick_Config+0x40>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d76:	4b04      	ldr	r3, [pc, #16]	@ (8001d88 <SysTick_Config+0x40>)
 8001d78:	2207      	movs	r2, #7
 8001d7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d7c:	2300      	movs	r3, #0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3708      	adds	r7, #8
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	e000e010 	.word	0xe000e010

08001d8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b082      	sub	sp, #8
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f7ff ff47 	bl	8001c28 <__NVIC_SetPriorityGrouping>
}
 8001d9a:	bf00      	nop
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}

08001da2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001da2:	b580      	push	{r7, lr}
 8001da4:	b086      	sub	sp, #24
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	4603      	mov	r3, r0
 8001daa:	60b9      	str	r1, [r7, #8]
 8001dac:	607a      	str	r2, [r7, #4]
 8001dae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001db0:	2300      	movs	r3, #0
 8001db2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001db4:	f7ff ff5c 	bl	8001c70 <__NVIC_GetPriorityGrouping>
 8001db8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	68b9      	ldr	r1, [r7, #8]
 8001dbe:	6978      	ldr	r0, [r7, #20]
 8001dc0:	f7ff ff8e 	bl	8001ce0 <NVIC_EncodePriority>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dca:	4611      	mov	r1, r2
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7ff ff5d 	bl	8001c8c <__NVIC_SetPriority>
}
 8001dd2:	bf00      	nop
 8001dd4:	3718      	adds	r7, #24
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}

08001dda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dda:	b580      	push	{r7, lr}
 8001ddc:	b082      	sub	sp, #8
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f7ff ffb0 	bl	8001d48 <SysTick_Config>
 8001de8:	4603      	mov	r3, r0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
	...

08001df4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b089      	sub	sp, #36	@ 0x24
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e02:	2300      	movs	r3, #0
 8001e04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e06:	2300      	movs	r3, #0
 8001e08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	61fb      	str	r3, [r7, #28]
 8001e0e:	e159      	b.n	80020c4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e10:	2201      	movs	r2, #1
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	fa02 f303 	lsl.w	r3, r2, r3
 8001e18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	697a      	ldr	r2, [r7, #20]
 8001e20:	4013      	ands	r3, r2
 8001e22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e24:	693a      	ldr	r2, [r7, #16]
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	f040 8148 	bne.w	80020be <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	f003 0303 	and.w	r3, r3, #3
 8001e36:	2b01      	cmp	r3, #1
 8001e38:	d005      	beq.n	8001e46 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d130      	bne.n	8001ea8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	2203      	movs	r2, #3
 8001e52:	fa02 f303 	lsl.w	r3, r2, r3
 8001e56:	43db      	mvns	r3, r3
 8001e58:	69ba      	ldr	r2, [r7, #24]
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	68da      	ldr	r2, [r3, #12]
 8001e62:	69fb      	ldr	r3, [r7, #28]
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6a:	69ba      	ldr	r2, [r7, #24]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	69ba      	ldr	r2, [r7, #24]
 8001e74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	fa02 f303 	lsl.w	r3, r2, r3
 8001e84:	43db      	mvns	r3, r3
 8001e86:	69ba      	ldr	r2, [r7, #24]
 8001e88:	4013      	ands	r3, r2
 8001e8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	091b      	lsrs	r3, r3, #4
 8001e92:	f003 0201 	and.w	r2, r3, #1
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	69ba      	ldr	r2, [r7, #24]
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	69ba      	ldr	r2, [r7, #24]
 8001ea6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f003 0303 	and.w	r3, r3, #3
 8001eb0:	2b03      	cmp	r3, #3
 8001eb2:	d017      	beq.n	8001ee4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	005b      	lsls	r3, r3, #1
 8001ebe:	2203      	movs	r2, #3
 8001ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec4:	43db      	mvns	r3, r3
 8001ec6:	69ba      	ldr	r2, [r7, #24]
 8001ec8:	4013      	ands	r3, r2
 8001eca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	689a      	ldr	r2, [r3, #8]
 8001ed0:	69fb      	ldr	r3, [r7, #28]
 8001ed2:	005b      	lsls	r3, r3, #1
 8001ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed8:	69ba      	ldr	r2, [r7, #24]
 8001eda:	4313      	orrs	r3, r2
 8001edc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	69ba      	ldr	r2, [r7, #24]
 8001ee2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f003 0303 	and.w	r3, r3, #3
 8001eec:	2b02      	cmp	r3, #2
 8001eee:	d123      	bne.n	8001f38 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	08da      	lsrs	r2, r3, #3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	3208      	adds	r2, #8
 8001ef8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001efc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	f003 0307 	and.w	r3, r3, #7
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	220f      	movs	r2, #15
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	43db      	mvns	r3, r3
 8001f0e:	69ba      	ldr	r2, [r7, #24]
 8001f10:	4013      	ands	r3, r2
 8001f12:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	691a      	ldr	r2, [r3, #16]
 8001f18:	69fb      	ldr	r3, [r7, #28]
 8001f1a:	f003 0307 	and.w	r3, r3, #7
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	fa02 f303 	lsl.w	r3, r2, r3
 8001f24:	69ba      	ldr	r2, [r7, #24]
 8001f26:	4313      	orrs	r3, r2
 8001f28:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	08da      	lsrs	r2, r3, #3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	3208      	adds	r2, #8
 8001f32:	69b9      	ldr	r1, [r7, #24]
 8001f34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	005b      	lsls	r3, r3, #1
 8001f42:	2203      	movs	r2, #3
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	43db      	mvns	r3, r3
 8001f4a:	69ba      	ldr	r2, [r7, #24]
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f003 0203 	and.w	r2, r3, #3
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	005b      	lsls	r3, r3, #1
 8001f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f60:	69ba      	ldr	r2, [r7, #24]
 8001f62:	4313      	orrs	r3, r2
 8001f64:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	69ba      	ldr	r2, [r7, #24]
 8001f6a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	f000 80a2 	beq.w	80020be <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	60fb      	str	r3, [r7, #12]
 8001f7e:	4b57      	ldr	r3, [pc, #348]	@ (80020dc <HAL_GPIO_Init+0x2e8>)
 8001f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f82:	4a56      	ldr	r2, [pc, #344]	@ (80020dc <HAL_GPIO_Init+0x2e8>)
 8001f84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f88:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f8a:	4b54      	ldr	r3, [pc, #336]	@ (80020dc <HAL_GPIO_Init+0x2e8>)
 8001f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f92:	60fb      	str	r3, [r7, #12]
 8001f94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f96:	4a52      	ldr	r2, [pc, #328]	@ (80020e0 <HAL_GPIO_Init+0x2ec>)
 8001f98:	69fb      	ldr	r3, [r7, #28]
 8001f9a:	089b      	lsrs	r3, r3, #2
 8001f9c:	3302      	adds	r3, #2
 8001f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	f003 0303 	and.w	r3, r3, #3
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	220f      	movs	r2, #15
 8001fae:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb2:	43db      	mvns	r3, r3
 8001fb4:	69ba      	ldr	r2, [r7, #24]
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a49      	ldr	r2, [pc, #292]	@ (80020e4 <HAL_GPIO_Init+0x2f0>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d019      	beq.n	8001ff6 <HAL_GPIO_Init+0x202>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4a48      	ldr	r2, [pc, #288]	@ (80020e8 <HAL_GPIO_Init+0x2f4>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d013      	beq.n	8001ff2 <HAL_GPIO_Init+0x1fe>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a47      	ldr	r2, [pc, #284]	@ (80020ec <HAL_GPIO_Init+0x2f8>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d00d      	beq.n	8001fee <HAL_GPIO_Init+0x1fa>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4a46      	ldr	r2, [pc, #280]	@ (80020f0 <HAL_GPIO_Init+0x2fc>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d007      	beq.n	8001fea <HAL_GPIO_Init+0x1f6>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4a45      	ldr	r2, [pc, #276]	@ (80020f4 <HAL_GPIO_Init+0x300>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d101      	bne.n	8001fe6 <HAL_GPIO_Init+0x1f2>
 8001fe2:	2304      	movs	r3, #4
 8001fe4:	e008      	b.n	8001ff8 <HAL_GPIO_Init+0x204>
 8001fe6:	2307      	movs	r3, #7
 8001fe8:	e006      	b.n	8001ff8 <HAL_GPIO_Init+0x204>
 8001fea:	2303      	movs	r3, #3
 8001fec:	e004      	b.n	8001ff8 <HAL_GPIO_Init+0x204>
 8001fee:	2302      	movs	r3, #2
 8001ff0:	e002      	b.n	8001ff8 <HAL_GPIO_Init+0x204>
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e000      	b.n	8001ff8 <HAL_GPIO_Init+0x204>
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	69fa      	ldr	r2, [r7, #28]
 8001ffa:	f002 0203 	and.w	r2, r2, #3
 8001ffe:	0092      	lsls	r2, r2, #2
 8002000:	4093      	lsls	r3, r2
 8002002:	69ba      	ldr	r2, [r7, #24]
 8002004:	4313      	orrs	r3, r2
 8002006:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002008:	4935      	ldr	r1, [pc, #212]	@ (80020e0 <HAL_GPIO_Init+0x2ec>)
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	089b      	lsrs	r3, r3, #2
 800200e:	3302      	adds	r3, #2
 8002010:	69ba      	ldr	r2, [r7, #24]
 8002012:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002016:	4b38      	ldr	r3, [pc, #224]	@ (80020f8 <HAL_GPIO_Init+0x304>)
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800201c:	693b      	ldr	r3, [r7, #16]
 800201e:	43db      	mvns	r3, r3
 8002020:	69ba      	ldr	r2, [r7, #24]
 8002022:	4013      	ands	r3, r2
 8002024:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d003      	beq.n	800203a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002032:	69ba      	ldr	r2, [r7, #24]
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	4313      	orrs	r3, r2
 8002038:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800203a:	4a2f      	ldr	r2, [pc, #188]	@ (80020f8 <HAL_GPIO_Init+0x304>)
 800203c:	69bb      	ldr	r3, [r7, #24]
 800203e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002040:	4b2d      	ldr	r3, [pc, #180]	@ (80020f8 <HAL_GPIO_Init+0x304>)
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	43db      	mvns	r3, r3
 800204a:	69ba      	ldr	r2, [r7, #24]
 800204c:	4013      	ands	r3, r2
 800204e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d003      	beq.n	8002064 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800205c:	69ba      	ldr	r2, [r7, #24]
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	4313      	orrs	r3, r2
 8002062:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002064:	4a24      	ldr	r2, [pc, #144]	@ (80020f8 <HAL_GPIO_Init+0x304>)
 8002066:	69bb      	ldr	r3, [r7, #24]
 8002068:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800206a:	4b23      	ldr	r3, [pc, #140]	@ (80020f8 <HAL_GPIO_Init+0x304>)
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	43db      	mvns	r3, r3
 8002074:	69ba      	ldr	r2, [r7, #24]
 8002076:	4013      	ands	r3, r2
 8002078:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d003      	beq.n	800208e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002086:	69ba      	ldr	r2, [r7, #24]
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	4313      	orrs	r3, r2
 800208c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800208e:	4a1a      	ldr	r2, [pc, #104]	@ (80020f8 <HAL_GPIO_Init+0x304>)
 8002090:	69bb      	ldr	r3, [r7, #24]
 8002092:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002094:	4b18      	ldr	r3, [pc, #96]	@ (80020f8 <HAL_GPIO_Init+0x304>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	43db      	mvns	r3, r3
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	4013      	ands	r3, r2
 80020a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d003      	beq.n	80020b8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80020b0:	69ba      	ldr	r2, [r7, #24]
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80020b8:	4a0f      	ldr	r2, [pc, #60]	@ (80020f8 <HAL_GPIO_Init+0x304>)
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	3301      	adds	r3, #1
 80020c2:	61fb      	str	r3, [r7, #28]
 80020c4:	69fb      	ldr	r3, [r7, #28]
 80020c6:	2b0f      	cmp	r3, #15
 80020c8:	f67f aea2 	bls.w	8001e10 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80020cc:	bf00      	nop
 80020ce:	bf00      	nop
 80020d0:	3724      	adds	r7, #36	@ 0x24
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	40023800 	.word	0x40023800
 80020e0:	40013800 	.word	0x40013800
 80020e4:	40020000 	.word	0x40020000
 80020e8:	40020400 	.word	0x40020400
 80020ec:	40020800 	.word	0x40020800
 80020f0:	40020c00 	.word	0x40020c00
 80020f4:	40021000 	.word	0x40021000
 80020f8:	40013c00 	.word	0x40013c00

080020fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b085      	sub	sp, #20
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	460b      	mov	r3, r1
 8002106:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	691a      	ldr	r2, [r3, #16]
 800210c:	887b      	ldrh	r3, [r7, #2]
 800210e:	4013      	ands	r3, r2
 8002110:	2b00      	cmp	r3, #0
 8002112:	d002      	beq.n	800211a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002114:	2301      	movs	r3, #1
 8002116:	73fb      	strb	r3, [r7, #15]
 8002118:	e001      	b.n	800211e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800211a:	2300      	movs	r3, #0
 800211c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800211e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002120:	4618      	mov	r0, r3
 8002122:	3714      	adds	r7, #20
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr

0800212c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800212c:	b480      	push	{r7}
 800212e:	b083      	sub	sp, #12
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	460b      	mov	r3, r1
 8002136:	807b      	strh	r3, [r7, #2]
 8002138:	4613      	mov	r3, r2
 800213a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800213c:	787b      	ldrb	r3, [r7, #1]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d003      	beq.n	800214a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002142:	887a      	ldrh	r2, [r7, #2]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002148:	e003      	b.n	8002152 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800214a:	887b      	ldrh	r3, [r7, #2]
 800214c:	041a      	lsls	r2, r3, #16
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	619a      	str	r2, [r3, #24]
}
 8002152:	bf00      	nop
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr

0800215e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800215e:	b480      	push	{r7}
 8002160:	b085      	sub	sp, #20
 8002162:	af00      	add	r7, sp, #0
 8002164:	6078      	str	r0, [r7, #4]
 8002166:	460b      	mov	r3, r1
 8002168:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	695b      	ldr	r3, [r3, #20]
 800216e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002170:	887a      	ldrh	r2, [r7, #2]
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	4013      	ands	r3, r2
 8002176:	041a      	lsls	r2, r3, #16
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	43d9      	mvns	r1, r3
 800217c:	887b      	ldrh	r3, [r7, #2]
 800217e:	400b      	ands	r3, r1
 8002180:	431a      	orrs	r2, r3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	619a      	str	r2, [r3, #24]
}
 8002186:	bf00      	nop
 8002188:	3714      	adds	r7, #20
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
	...

08002194 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d101      	bne.n	80021a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e12b      	b.n	80023fe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d106      	bne.n	80021c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2200      	movs	r2, #0
 80021b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f7fe ffd8 	bl	8001170 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2224      	movs	r2, #36	@ 0x24
 80021c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f022 0201 	bic.w	r2, r2, #1
 80021d6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80021e6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80021f6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80021f8:	f001 f8ea 	bl	80033d0 <HAL_RCC_GetPCLK1Freq>
 80021fc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	4a81      	ldr	r2, [pc, #516]	@ (8002408 <HAL_I2C_Init+0x274>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d807      	bhi.n	8002218 <HAL_I2C_Init+0x84>
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	4a80      	ldr	r2, [pc, #512]	@ (800240c <HAL_I2C_Init+0x278>)
 800220c:	4293      	cmp	r3, r2
 800220e:	bf94      	ite	ls
 8002210:	2301      	movls	r3, #1
 8002212:	2300      	movhi	r3, #0
 8002214:	b2db      	uxtb	r3, r3
 8002216:	e006      	b.n	8002226 <HAL_I2C_Init+0x92>
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	4a7d      	ldr	r2, [pc, #500]	@ (8002410 <HAL_I2C_Init+0x27c>)
 800221c:	4293      	cmp	r3, r2
 800221e:	bf94      	ite	ls
 8002220:	2301      	movls	r3, #1
 8002222:	2300      	movhi	r3, #0
 8002224:	b2db      	uxtb	r3, r3
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e0e7      	b.n	80023fe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	4a78      	ldr	r2, [pc, #480]	@ (8002414 <HAL_I2C_Init+0x280>)
 8002232:	fba2 2303 	umull	r2, r3, r2, r3
 8002236:	0c9b      	lsrs	r3, r3, #18
 8002238:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	68ba      	ldr	r2, [r7, #8]
 800224a:	430a      	orrs	r2, r1
 800224c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	6a1b      	ldr	r3, [r3, #32]
 8002254:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	4a6a      	ldr	r2, [pc, #424]	@ (8002408 <HAL_I2C_Init+0x274>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d802      	bhi.n	8002268 <HAL_I2C_Init+0xd4>
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	3301      	adds	r3, #1
 8002266:	e009      	b.n	800227c <HAL_I2C_Init+0xe8>
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800226e:	fb02 f303 	mul.w	r3, r2, r3
 8002272:	4a69      	ldr	r2, [pc, #420]	@ (8002418 <HAL_I2C_Init+0x284>)
 8002274:	fba2 2303 	umull	r2, r3, r2, r3
 8002278:	099b      	lsrs	r3, r3, #6
 800227a:	3301      	adds	r3, #1
 800227c:	687a      	ldr	r2, [r7, #4]
 800227e:	6812      	ldr	r2, [r2, #0]
 8002280:	430b      	orrs	r3, r1
 8002282:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	69db      	ldr	r3, [r3, #28]
 800228a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800228e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	495c      	ldr	r1, [pc, #368]	@ (8002408 <HAL_I2C_Init+0x274>)
 8002298:	428b      	cmp	r3, r1
 800229a:	d819      	bhi.n	80022d0 <HAL_I2C_Init+0x13c>
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	1e59      	subs	r1, r3, #1
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	005b      	lsls	r3, r3, #1
 80022a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80022aa:	1c59      	adds	r1, r3, #1
 80022ac:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80022b0:	400b      	ands	r3, r1
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d00a      	beq.n	80022cc <HAL_I2C_Init+0x138>
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	1e59      	subs	r1, r3, #1
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	005b      	lsls	r3, r3, #1
 80022c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80022c4:	3301      	adds	r3, #1
 80022c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022ca:	e051      	b.n	8002370 <HAL_I2C_Init+0x1dc>
 80022cc:	2304      	movs	r3, #4
 80022ce:	e04f      	b.n	8002370 <HAL_I2C_Init+0x1dc>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d111      	bne.n	80022fc <HAL_I2C_Init+0x168>
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	1e58      	subs	r0, r3, #1
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6859      	ldr	r1, [r3, #4]
 80022e0:	460b      	mov	r3, r1
 80022e2:	005b      	lsls	r3, r3, #1
 80022e4:	440b      	add	r3, r1
 80022e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80022ea:	3301      	adds	r3, #1
 80022ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	bf0c      	ite	eq
 80022f4:	2301      	moveq	r3, #1
 80022f6:	2300      	movne	r3, #0
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	e012      	b.n	8002322 <HAL_I2C_Init+0x18e>
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	1e58      	subs	r0, r3, #1
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6859      	ldr	r1, [r3, #4]
 8002304:	460b      	mov	r3, r1
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	440b      	add	r3, r1
 800230a:	0099      	lsls	r1, r3, #2
 800230c:	440b      	add	r3, r1
 800230e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002312:	3301      	adds	r3, #1
 8002314:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002318:	2b00      	cmp	r3, #0
 800231a:	bf0c      	ite	eq
 800231c:	2301      	moveq	r3, #1
 800231e:	2300      	movne	r3, #0
 8002320:	b2db      	uxtb	r3, r3
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <HAL_I2C_Init+0x196>
 8002326:	2301      	movs	r3, #1
 8002328:	e022      	b.n	8002370 <HAL_I2C_Init+0x1dc>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d10e      	bne.n	8002350 <HAL_I2C_Init+0x1bc>
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	1e58      	subs	r0, r3, #1
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6859      	ldr	r1, [r3, #4]
 800233a:	460b      	mov	r3, r1
 800233c:	005b      	lsls	r3, r3, #1
 800233e:	440b      	add	r3, r1
 8002340:	fbb0 f3f3 	udiv	r3, r0, r3
 8002344:	3301      	adds	r3, #1
 8002346:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800234a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800234e:	e00f      	b.n	8002370 <HAL_I2C_Init+0x1dc>
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	1e58      	subs	r0, r3, #1
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6859      	ldr	r1, [r3, #4]
 8002358:	460b      	mov	r3, r1
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	440b      	add	r3, r1
 800235e:	0099      	lsls	r1, r3, #2
 8002360:	440b      	add	r3, r1
 8002362:	fbb0 f3f3 	udiv	r3, r0, r3
 8002366:	3301      	adds	r3, #1
 8002368:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800236c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002370:	6879      	ldr	r1, [r7, #4]
 8002372:	6809      	ldr	r1, [r1, #0]
 8002374:	4313      	orrs	r3, r2
 8002376:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	69da      	ldr	r2, [r3, #28]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6a1b      	ldr	r3, [r3, #32]
 800238a:	431a      	orrs	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	430a      	orrs	r2, r1
 8002392:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800239e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80023a2:	687a      	ldr	r2, [r7, #4]
 80023a4:	6911      	ldr	r1, [r2, #16]
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	68d2      	ldr	r2, [r2, #12]
 80023aa:	4311      	orrs	r1, r2
 80023ac:	687a      	ldr	r2, [r7, #4]
 80023ae:	6812      	ldr	r2, [r2, #0]
 80023b0:	430b      	orrs	r3, r1
 80023b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	68db      	ldr	r3, [r3, #12]
 80023ba:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	695a      	ldr	r2, [r3, #20]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	699b      	ldr	r3, [r3, #24]
 80023c6:	431a      	orrs	r2, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	430a      	orrs	r2, r1
 80023ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f042 0201 	orr.w	r2, r2, #1
 80023de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2220      	movs	r2, #32
 80023ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2200      	movs	r2, #0
 80023f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80023fc:	2300      	movs	r3, #0
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3710      	adds	r7, #16
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	000186a0 	.word	0x000186a0
 800240c:	001e847f 	.word	0x001e847f
 8002410:	003d08ff 	.word	0x003d08ff
 8002414:	431bde83 	.word	0x431bde83
 8002418:	10624dd3 	.word	0x10624dd3

0800241c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b088      	sub	sp, #32
 8002420:	af02      	add	r7, sp, #8
 8002422:	60f8      	str	r0, [r7, #12]
 8002424:	4608      	mov	r0, r1
 8002426:	4611      	mov	r1, r2
 8002428:	461a      	mov	r2, r3
 800242a:	4603      	mov	r3, r0
 800242c:	817b      	strh	r3, [r7, #10]
 800242e:	460b      	mov	r3, r1
 8002430:	813b      	strh	r3, [r7, #8]
 8002432:	4613      	mov	r3, r2
 8002434:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002436:	f7ff fbeb 	bl	8001c10 <HAL_GetTick>
 800243a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002442:	b2db      	uxtb	r3, r3
 8002444:	2b20      	cmp	r3, #32
 8002446:	f040 80d9 	bne.w	80025fc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	9300      	str	r3, [sp, #0]
 800244e:	2319      	movs	r3, #25
 8002450:	2201      	movs	r2, #1
 8002452:	496d      	ldr	r1, [pc, #436]	@ (8002608 <HAL_I2C_Mem_Write+0x1ec>)
 8002454:	68f8      	ldr	r0, [r7, #12]
 8002456:	f000 f971 	bl	800273c <I2C_WaitOnFlagUntilTimeout>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d001      	beq.n	8002464 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002460:	2302      	movs	r3, #2
 8002462:	e0cc      	b.n	80025fe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800246a:	2b01      	cmp	r3, #1
 800246c:	d101      	bne.n	8002472 <HAL_I2C_Mem_Write+0x56>
 800246e:	2302      	movs	r3, #2
 8002470:	e0c5      	b.n	80025fe <HAL_I2C_Mem_Write+0x1e2>
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2201      	movs	r2, #1
 8002476:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0301 	and.w	r3, r3, #1
 8002484:	2b01      	cmp	r3, #1
 8002486:	d007      	beq.n	8002498 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f042 0201 	orr.w	r2, r2, #1
 8002496:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024a6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2221      	movs	r2, #33	@ 0x21
 80024ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2240      	movs	r2, #64	@ 0x40
 80024b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	2200      	movs	r2, #0
 80024bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	6a3a      	ldr	r2, [r7, #32]
 80024c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80024c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024ce:	b29a      	uxth	r2, r3
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	4a4d      	ldr	r2, [pc, #308]	@ (800260c <HAL_I2C_Mem_Write+0x1f0>)
 80024d8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80024da:	88f8      	ldrh	r0, [r7, #6]
 80024dc:	893a      	ldrh	r2, [r7, #8]
 80024de:	8979      	ldrh	r1, [r7, #10]
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	9301      	str	r3, [sp, #4]
 80024e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024e6:	9300      	str	r3, [sp, #0]
 80024e8:	4603      	mov	r3, r0
 80024ea:	68f8      	ldr	r0, [r7, #12]
 80024ec:	f000 f890 	bl	8002610 <I2C_RequestMemoryWrite>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d052      	beq.n	800259c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e081      	b.n	80025fe <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024fa:	697a      	ldr	r2, [r7, #20]
 80024fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80024fe:	68f8      	ldr	r0, [r7, #12]
 8002500:	f000 fa36 	bl	8002970 <I2C_WaitOnTXEFlagUntilTimeout>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d00d      	beq.n	8002526 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250e:	2b04      	cmp	r3, #4
 8002510:	d107      	bne.n	8002522 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002520:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e06b      	b.n	80025fe <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800252a:	781a      	ldrb	r2, [r3, #0]
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002536:	1c5a      	adds	r2, r3, #1
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002540:	3b01      	subs	r3, #1
 8002542:	b29a      	uxth	r2, r3
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800254c:	b29b      	uxth	r3, r3
 800254e:	3b01      	subs	r3, #1
 8002550:	b29a      	uxth	r2, r3
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	695b      	ldr	r3, [r3, #20]
 800255c:	f003 0304 	and.w	r3, r3, #4
 8002560:	2b04      	cmp	r3, #4
 8002562:	d11b      	bne.n	800259c <HAL_I2C_Mem_Write+0x180>
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002568:	2b00      	cmp	r3, #0
 800256a:	d017      	beq.n	800259c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002570:	781a      	ldrb	r2, [r3, #0]
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800257c:	1c5a      	adds	r2, r3, #1
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002586:	3b01      	subs	r3, #1
 8002588:	b29a      	uxth	r2, r3
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002592:	b29b      	uxth	r3, r3
 8002594:	3b01      	subs	r3, #1
 8002596:	b29a      	uxth	r2, r3
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d1aa      	bne.n	80024fa <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025a4:	697a      	ldr	r2, [r7, #20]
 80025a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80025a8:	68f8      	ldr	r0, [r7, #12]
 80025aa:	f000 fa29 	bl	8002a00 <I2C_WaitOnBTFFlagUntilTimeout>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d00d      	beq.n	80025d0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b8:	2b04      	cmp	r3, #4
 80025ba:	d107      	bne.n	80025cc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025ca:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	e016      	b.n	80025fe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2220      	movs	r2, #32
 80025e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2200      	movs	r2, #0
 80025f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80025f8:	2300      	movs	r3, #0
 80025fa:	e000      	b.n	80025fe <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80025fc:	2302      	movs	r3, #2
  }
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3718      	adds	r7, #24
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	00100002 	.word	0x00100002
 800260c:	ffff0000 	.word	0xffff0000

08002610 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b088      	sub	sp, #32
 8002614:	af02      	add	r7, sp, #8
 8002616:	60f8      	str	r0, [r7, #12]
 8002618:	4608      	mov	r0, r1
 800261a:	4611      	mov	r1, r2
 800261c:	461a      	mov	r2, r3
 800261e:	4603      	mov	r3, r0
 8002620:	817b      	strh	r3, [r7, #10]
 8002622:	460b      	mov	r3, r1
 8002624:	813b      	strh	r3, [r7, #8]
 8002626:	4613      	mov	r3, r2
 8002628:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002638:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800263a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800263c:	9300      	str	r3, [sp, #0]
 800263e:	6a3b      	ldr	r3, [r7, #32]
 8002640:	2200      	movs	r2, #0
 8002642:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002646:	68f8      	ldr	r0, [r7, #12]
 8002648:	f000 f878 	bl	800273c <I2C_WaitOnFlagUntilTimeout>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d00d      	beq.n	800266e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800265c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002660:	d103      	bne.n	800266a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002668:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800266a:	2303      	movs	r3, #3
 800266c:	e05f      	b.n	800272e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800266e:	897b      	ldrh	r3, [r7, #10]
 8002670:	b2db      	uxtb	r3, r3
 8002672:	461a      	mov	r2, r3
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800267c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800267e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002680:	6a3a      	ldr	r2, [r7, #32]
 8002682:	492d      	ldr	r1, [pc, #180]	@ (8002738 <I2C_RequestMemoryWrite+0x128>)
 8002684:	68f8      	ldr	r0, [r7, #12]
 8002686:	f000 f8d3 	bl	8002830 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d001      	beq.n	8002694 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	e04c      	b.n	800272e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002694:	2300      	movs	r3, #0
 8002696:	617b      	str	r3, [r7, #20]
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	695b      	ldr	r3, [r3, #20]
 800269e:	617b      	str	r3, [r7, #20]
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	699b      	ldr	r3, [r3, #24]
 80026a6:	617b      	str	r3, [r7, #20]
 80026a8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80026aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026ac:	6a39      	ldr	r1, [r7, #32]
 80026ae:	68f8      	ldr	r0, [r7, #12]
 80026b0:	f000 f95e 	bl	8002970 <I2C_WaitOnTXEFlagUntilTimeout>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d00d      	beq.n	80026d6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026be:	2b04      	cmp	r3, #4
 80026c0:	d107      	bne.n	80026d2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026d0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e02b      	b.n	800272e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80026d6:	88fb      	ldrh	r3, [r7, #6]
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d105      	bne.n	80026e8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80026dc:	893b      	ldrh	r3, [r7, #8]
 80026de:	b2da      	uxtb	r2, r3
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	611a      	str	r2, [r3, #16]
 80026e6:	e021      	b.n	800272c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80026e8:	893b      	ldrh	r3, [r7, #8]
 80026ea:	0a1b      	lsrs	r3, r3, #8
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	b2da      	uxtb	r2, r3
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80026f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026f8:	6a39      	ldr	r1, [r7, #32]
 80026fa:	68f8      	ldr	r0, [r7, #12]
 80026fc:	f000 f938 	bl	8002970 <I2C_WaitOnTXEFlagUntilTimeout>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d00d      	beq.n	8002722 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270a:	2b04      	cmp	r3, #4
 800270c:	d107      	bne.n	800271e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800271c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e005      	b.n	800272e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002722:	893b      	ldrh	r3, [r7, #8]
 8002724:	b2da      	uxtb	r2, r3
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800272c:	2300      	movs	r3, #0
}
 800272e:	4618      	mov	r0, r3
 8002730:	3718      	adds	r7, #24
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	00010002 	.word	0x00010002

0800273c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b084      	sub	sp, #16
 8002740:	af00      	add	r7, sp, #0
 8002742:	60f8      	str	r0, [r7, #12]
 8002744:	60b9      	str	r1, [r7, #8]
 8002746:	603b      	str	r3, [r7, #0]
 8002748:	4613      	mov	r3, r2
 800274a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800274c:	e048      	b.n	80027e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002754:	d044      	beq.n	80027e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002756:	f7ff fa5b 	bl	8001c10 <HAL_GetTick>
 800275a:	4602      	mov	r2, r0
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	683a      	ldr	r2, [r7, #0]
 8002762:	429a      	cmp	r2, r3
 8002764:	d302      	bcc.n	800276c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d139      	bne.n	80027e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	0c1b      	lsrs	r3, r3, #16
 8002770:	b2db      	uxtb	r3, r3
 8002772:	2b01      	cmp	r3, #1
 8002774:	d10d      	bne.n	8002792 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	695b      	ldr	r3, [r3, #20]
 800277c:	43da      	mvns	r2, r3
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	4013      	ands	r3, r2
 8002782:	b29b      	uxth	r3, r3
 8002784:	2b00      	cmp	r3, #0
 8002786:	bf0c      	ite	eq
 8002788:	2301      	moveq	r3, #1
 800278a:	2300      	movne	r3, #0
 800278c:	b2db      	uxtb	r3, r3
 800278e:	461a      	mov	r2, r3
 8002790:	e00c      	b.n	80027ac <I2C_WaitOnFlagUntilTimeout+0x70>
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	699b      	ldr	r3, [r3, #24]
 8002798:	43da      	mvns	r2, r3
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	4013      	ands	r3, r2
 800279e:	b29b      	uxth	r3, r3
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	bf0c      	ite	eq
 80027a4:	2301      	moveq	r3, #1
 80027a6:	2300      	movne	r3, #0
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	461a      	mov	r2, r3
 80027ac:	79fb      	ldrb	r3, [r7, #7]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d116      	bne.n	80027e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2200      	movs	r2, #0
 80027b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2220      	movs	r2, #32
 80027bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2200      	movs	r2, #0
 80027c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027cc:	f043 0220 	orr.w	r2, r3, #32
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e023      	b.n	8002828 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	0c1b      	lsrs	r3, r3, #16
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d10d      	bne.n	8002806 <I2C_WaitOnFlagUntilTimeout+0xca>
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	695b      	ldr	r3, [r3, #20]
 80027f0:	43da      	mvns	r2, r3
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	4013      	ands	r3, r2
 80027f6:	b29b      	uxth	r3, r3
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	bf0c      	ite	eq
 80027fc:	2301      	moveq	r3, #1
 80027fe:	2300      	movne	r3, #0
 8002800:	b2db      	uxtb	r3, r3
 8002802:	461a      	mov	r2, r3
 8002804:	e00c      	b.n	8002820 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	699b      	ldr	r3, [r3, #24]
 800280c:	43da      	mvns	r2, r3
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	4013      	ands	r3, r2
 8002812:	b29b      	uxth	r3, r3
 8002814:	2b00      	cmp	r3, #0
 8002816:	bf0c      	ite	eq
 8002818:	2301      	moveq	r3, #1
 800281a:	2300      	movne	r3, #0
 800281c:	b2db      	uxtb	r3, r3
 800281e:	461a      	mov	r2, r3
 8002820:	79fb      	ldrb	r3, [r7, #7]
 8002822:	429a      	cmp	r2, r3
 8002824:	d093      	beq.n	800274e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002826:	2300      	movs	r3, #0
}
 8002828:	4618      	mov	r0, r3
 800282a:	3710      	adds	r7, #16
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}

08002830 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	60f8      	str	r0, [r7, #12]
 8002838:	60b9      	str	r1, [r7, #8]
 800283a:	607a      	str	r2, [r7, #4]
 800283c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800283e:	e071      	b.n	8002924 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	695b      	ldr	r3, [r3, #20]
 8002846:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800284a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800284e:	d123      	bne.n	8002898 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800285e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002868:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2200      	movs	r2, #0
 800286e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2220      	movs	r2, #32
 8002874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2200      	movs	r2, #0
 800287c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002884:	f043 0204 	orr.w	r2, r3, #4
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2200      	movs	r2, #0
 8002890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e067      	b.n	8002968 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800289e:	d041      	beq.n	8002924 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028a0:	f7ff f9b6 	bl	8001c10 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	687a      	ldr	r2, [r7, #4]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d302      	bcc.n	80028b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d136      	bne.n	8002924 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	0c1b      	lsrs	r3, r3, #16
 80028ba:	b2db      	uxtb	r3, r3
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d10c      	bne.n	80028da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	695b      	ldr	r3, [r3, #20]
 80028c6:	43da      	mvns	r2, r3
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	4013      	ands	r3, r2
 80028cc:	b29b      	uxth	r3, r3
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	bf14      	ite	ne
 80028d2:	2301      	movne	r3, #1
 80028d4:	2300      	moveq	r3, #0
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	e00b      	b.n	80028f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	699b      	ldr	r3, [r3, #24]
 80028e0:	43da      	mvns	r2, r3
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	4013      	ands	r3, r2
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	bf14      	ite	ne
 80028ec:	2301      	movne	r3, #1
 80028ee:	2300      	moveq	r3, #0
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d016      	beq.n	8002924 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2200      	movs	r2, #0
 80028fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2220      	movs	r2, #32
 8002900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2200      	movs	r2, #0
 8002908:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002910:	f043 0220 	orr.w	r2, r3, #32
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2200      	movs	r2, #0
 800291c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002920:	2301      	movs	r3, #1
 8002922:	e021      	b.n	8002968 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	0c1b      	lsrs	r3, r3, #16
 8002928:	b2db      	uxtb	r3, r3
 800292a:	2b01      	cmp	r3, #1
 800292c:	d10c      	bne.n	8002948 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	695b      	ldr	r3, [r3, #20]
 8002934:	43da      	mvns	r2, r3
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	4013      	ands	r3, r2
 800293a:	b29b      	uxth	r3, r3
 800293c:	2b00      	cmp	r3, #0
 800293e:	bf14      	ite	ne
 8002940:	2301      	movne	r3, #1
 8002942:	2300      	moveq	r3, #0
 8002944:	b2db      	uxtb	r3, r3
 8002946:	e00b      	b.n	8002960 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	699b      	ldr	r3, [r3, #24]
 800294e:	43da      	mvns	r2, r3
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	4013      	ands	r3, r2
 8002954:	b29b      	uxth	r3, r3
 8002956:	2b00      	cmp	r3, #0
 8002958:	bf14      	ite	ne
 800295a:	2301      	movne	r3, #1
 800295c:	2300      	moveq	r3, #0
 800295e:	b2db      	uxtb	r3, r3
 8002960:	2b00      	cmp	r3, #0
 8002962:	f47f af6d 	bne.w	8002840 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002966:	2300      	movs	r3, #0
}
 8002968:	4618      	mov	r0, r3
 800296a:	3710      	adds	r7, #16
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}

08002970 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	60f8      	str	r0, [r7, #12]
 8002978:	60b9      	str	r1, [r7, #8]
 800297a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800297c:	e034      	b.n	80029e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800297e:	68f8      	ldr	r0, [r7, #12]
 8002980:	f000 f886 	bl	8002a90 <I2C_IsAcknowledgeFailed>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d001      	beq.n	800298e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e034      	b.n	80029f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002994:	d028      	beq.n	80029e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002996:	f7ff f93b 	bl	8001c10 <HAL_GetTick>
 800299a:	4602      	mov	r2, r0
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	1ad3      	subs	r3, r2, r3
 80029a0:	68ba      	ldr	r2, [r7, #8]
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d302      	bcc.n	80029ac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d11d      	bne.n	80029e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	695b      	ldr	r3, [r3, #20]
 80029b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029b6:	2b80      	cmp	r3, #128	@ 0x80
 80029b8:	d016      	beq.n	80029e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2200      	movs	r2, #0
 80029be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2220      	movs	r2, #32
 80029c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2200      	movs	r2, #0
 80029cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d4:	f043 0220 	orr.w	r2, r3, #32
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2200      	movs	r2, #0
 80029e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	e007      	b.n	80029f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	695b      	ldr	r3, [r3, #20]
 80029ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029f2:	2b80      	cmp	r3, #128	@ 0x80
 80029f4:	d1c3      	bne.n	800297e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80029f6:	2300      	movs	r3, #0
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3710      	adds	r7, #16
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b084      	sub	sp, #16
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a0c:	e034      	b.n	8002a78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002a0e:	68f8      	ldr	r0, [r7, #12]
 8002a10:	f000 f83e 	bl	8002a90 <I2C_IsAcknowledgeFailed>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d001      	beq.n	8002a1e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e034      	b.n	8002a88 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a24:	d028      	beq.n	8002a78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a26:	f7ff f8f3 	bl	8001c10 <HAL_GetTick>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	68ba      	ldr	r2, [r7, #8]
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d302      	bcc.n	8002a3c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d11d      	bne.n	8002a78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	695b      	ldr	r3, [r3, #20]
 8002a42:	f003 0304 	and.w	r3, r3, #4
 8002a46:	2b04      	cmp	r3, #4
 8002a48:	d016      	beq.n	8002a78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2220      	movs	r2, #32
 8002a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a64:	f043 0220 	orr.w	r2, r3, #32
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e007      	b.n	8002a88 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	695b      	ldr	r3, [r3, #20]
 8002a7e:	f003 0304 	and.w	r3, r3, #4
 8002a82:	2b04      	cmp	r3, #4
 8002a84:	d1c3      	bne.n	8002a0e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002a86:	2300      	movs	r3, #0
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3710      	adds	r7, #16
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}

08002a90 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	695b      	ldr	r3, [r3, #20]
 8002a9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002aa2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002aa6:	d11b      	bne.n	8002ae0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002ab0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2220      	movs	r2, #32
 8002abc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002acc:	f043 0204 	orr.w	r2, r3, #4
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e000      	b.n	8002ae2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002ae0:	2300      	movs	r3, #0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	370c      	adds	r7, #12
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr
	...

08002af0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b086      	sub	sp, #24
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d101      	bne.n	8002b02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e267      	b.n	8002fd2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 0301 	and.w	r3, r3, #1
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d075      	beq.n	8002bfa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b0e:	4b88      	ldr	r3, [pc, #544]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	f003 030c 	and.w	r3, r3, #12
 8002b16:	2b04      	cmp	r3, #4
 8002b18:	d00c      	beq.n	8002b34 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b1a:	4b85      	ldr	r3, [pc, #532]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b22:	2b08      	cmp	r3, #8
 8002b24:	d112      	bne.n	8002b4c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b26:	4b82      	ldr	r3, [pc, #520]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b2e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b32:	d10b      	bne.n	8002b4c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b34:	4b7e      	ldr	r3, [pc, #504]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d05b      	beq.n	8002bf8 <HAL_RCC_OscConfig+0x108>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d157      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e242      	b.n	8002fd2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b54:	d106      	bne.n	8002b64 <HAL_RCC_OscConfig+0x74>
 8002b56:	4b76      	ldr	r3, [pc, #472]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a75      	ldr	r2, [pc, #468]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002b5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b60:	6013      	str	r3, [r2, #0]
 8002b62:	e01d      	b.n	8002ba0 <HAL_RCC_OscConfig+0xb0>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b6c:	d10c      	bne.n	8002b88 <HAL_RCC_OscConfig+0x98>
 8002b6e:	4b70      	ldr	r3, [pc, #448]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a6f      	ldr	r2, [pc, #444]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002b74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b78:	6013      	str	r3, [r2, #0]
 8002b7a:	4b6d      	ldr	r3, [pc, #436]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a6c      	ldr	r2, [pc, #432]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002b80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b84:	6013      	str	r3, [r2, #0]
 8002b86:	e00b      	b.n	8002ba0 <HAL_RCC_OscConfig+0xb0>
 8002b88:	4b69      	ldr	r3, [pc, #420]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a68      	ldr	r2, [pc, #416]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002b8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b92:	6013      	str	r3, [r2, #0]
 8002b94:	4b66      	ldr	r3, [pc, #408]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a65      	ldr	r2, [pc, #404]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002b9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d013      	beq.n	8002bd0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba8:	f7ff f832 	bl	8001c10 <HAL_GetTick>
 8002bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bae:	e008      	b.n	8002bc2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bb0:	f7ff f82e 	bl	8001c10 <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	2b64      	cmp	r3, #100	@ 0x64
 8002bbc:	d901      	bls.n	8002bc2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	e207      	b.n	8002fd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bc2:	4b5b      	ldr	r3, [pc, #364]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d0f0      	beq.n	8002bb0 <HAL_RCC_OscConfig+0xc0>
 8002bce:	e014      	b.n	8002bfa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bd0:	f7ff f81e 	bl	8001c10 <HAL_GetTick>
 8002bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bd6:	e008      	b.n	8002bea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bd8:	f7ff f81a 	bl	8001c10 <HAL_GetTick>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	2b64      	cmp	r3, #100	@ 0x64
 8002be4:	d901      	bls.n	8002bea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e1f3      	b.n	8002fd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bea:	4b51      	ldr	r3, [pc, #324]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d1f0      	bne.n	8002bd8 <HAL_RCC_OscConfig+0xe8>
 8002bf6:	e000      	b.n	8002bfa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0302 	and.w	r3, r3, #2
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d063      	beq.n	8002cce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002c06:	4b4a      	ldr	r3, [pc, #296]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	f003 030c 	and.w	r3, r3, #12
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d00b      	beq.n	8002c2a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c12:	4b47      	ldr	r3, [pc, #284]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002c1a:	2b08      	cmp	r3, #8
 8002c1c:	d11c      	bne.n	8002c58 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c1e:	4b44      	ldr	r3, [pc, #272]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d116      	bne.n	8002c58 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c2a:	4b41      	ldr	r3, [pc, #260]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 0302 	and.w	r3, r3, #2
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d005      	beq.n	8002c42 <HAL_RCC_OscConfig+0x152>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d001      	beq.n	8002c42 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e1c7      	b.n	8002fd2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c42:	4b3b      	ldr	r3, [pc, #236]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	691b      	ldr	r3, [r3, #16]
 8002c4e:	00db      	lsls	r3, r3, #3
 8002c50:	4937      	ldr	r1, [pc, #220]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002c52:	4313      	orrs	r3, r2
 8002c54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c56:	e03a      	b.n	8002cce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d020      	beq.n	8002ca2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c60:	4b34      	ldr	r3, [pc, #208]	@ (8002d34 <HAL_RCC_OscConfig+0x244>)
 8002c62:	2201      	movs	r2, #1
 8002c64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c66:	f7fe ffd3 	bl	8001c10 <HAL_GetTick>
 8002c6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c6c:	e008      	b.n	8002c80 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c6e:	f7fe ffcf 	bl	8001c10 <HAL_GetTick>
 8002c72:	4602      	mov	r2, r0
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	1ad3      	subs	r3, r2, r3
 8002c78:	2b02      	cmp	r3, #2
 8002c7a:	d901      	bls.n	8002c80 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002c7c:	2303      	movs	r3, #3
 8002c7e:	e1a8      	b.n	8002fd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c80:	4b2b      	ldr	r3, [pc, #172]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0302 	and.w	r3, r3, #2
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d0f0      	beq.n	8002c6e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c8c:	4b28      	ldr	r3, [pc, #160]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	691b      	ldr	r3, [r3, #16]
 8002c98:	00db      	lsls	r3, r3, #3
 8002c9a:	4925      	ldr	r1, [pc, #148]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	600b      	str	r3, [r1, #0]
 8002ca0:	e015      	b.n	8002cce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ca2:	4b24      	ldr	r3, [pc, #144]	@ (8002d34 <HAL_RCC_OscConfig+0x244>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca8:	f7fe ffb2 	bl	8001c10 <HAL_GetTick>
 8002cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cae:	e008      	b.n	8002cc2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cb0:	f7fe ffae 	bl	8001c10 <HAL_GetTick>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	2b02      	cmp	r3, #2
 8002cbc:	d901      	bls.n	8002cc2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	e187      	b.n	8002fd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cc2:	4b1b      	ldr	r3, [pc, #108]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0302 	and.w	r3, r3, #2
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d1f0      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 0308 	and.w	r3, r3, #8
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d036      	beq.n	8002d48 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	695b      	ldr	r3, [r3, #20]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d016      	beq.n	8002d10 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ce2:	4b15      	ldr	r3, [pc, #84]	@ (8002d38 <HAL_RCC_OscConfig+0x248>)
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ce8:	f7fe ff92 	bl	8001c10 <HAL_GetTick>
 8002cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cee:	e008      	b.n	8002d02 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cf0:	f7fe ff8e 	bl	8001c10 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d901      	bls.n	8002d02 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e167      	b.n	8002fd2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d02:	4b0b      	ldr	r3, [pc, #44]	@ (8002d30 <HAL_RCC_OscConfig+0x240>)
 8002d04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d06:	f003 0302 	and.w	r3, r3, #2
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d0f0      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x200>
 8002d0e:	e01b      	b.n	8002d48 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d10:	4b09      	ldr	r3, [pc, #36]	@ (8002d38 <HAL_RCC_OscConfig+0x248>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d16:	f7fe ff7b 	bl	8001c10 <HAL_GetTick>
 8002d1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d1c:	e00e      	b.n	8002d3c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d1e:	f7fe ff77 	bl	8001c10 <HAL_GetTick>
 8002d22:	4602      	mov	r2, r0
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	1ad3      	subs	r3, r2, r3
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	d907      	bls.n	8002d3c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002d2c:	2303      	movs	r3, #3
 8002d2e:	e150      	b.n	8002fd2 <HAL_RCC_OscConfig+0x4e2>
 8002d30:	40023800 	.word	0x40023800
 8002d34:	42470000 	.word	0x42470000
 8002d38:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d3c:	4b88      	ldr	r3, [pc, #544]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002d3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d40:	f003 0302 	and.w	r3, r3, #2
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d1ea      	bne.n	8002d1e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 0304 	and.w	r3, r3, #4
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	f000 8097 	beq.w	8002e84 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d56:	2300      	movs	r3, #0
 8002d58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d5a:	4b81      	ldr	r3, [pc, #516]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d10f      	bne.n	8002d86 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d66:	2300      	movs	r3, #0
 8002d68:	60bb      	str	r3, [r7, #8]
 8002d6a:	4b7d      	ldr	r3, [pc, #500]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6e:	4a7c      	ldr	r2, [pc, #496]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002d70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d74:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d76:	4b7a      	ldr	r3, [pc, #488]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d7e:	60bb      	str	r3, [r7, #8]
 8002d80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d82:	2301      	movs	r3, #1
 8002d84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d86:	4b77      	ldr	r3, [pc, #476]	@ (8002f64 <HAL_RCC_OscConfig+0x474>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d118      	bne.n	8002dc4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d92:	4b74      	ldr	r3, [pc, #464]	@ (8002f64 <HAL_RCC_OscConfig+0x474>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a73      	ldr	r2, [pc, #460]	@ (8002f64 <HAL_RCC_OscConfig+0x474>)
 8002d98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d9e:	f7fe ff37 	bl	8001c10 <HAL_GetTick>
 8002da2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002da4:	e008      	b.n	8002db8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002da6:	f7fe ff33 	bl	8001c10 <HAL_GetTick>
 8002daa:	4602      	mov	r2, r0
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	1ad3      	subs	r3, r2, r3
 8002db0:	2b02      	cmp	r3, #2
 8002db2:	d901      	bls.n	8002db8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002db4:	2303      	movs	r3, #3
 8002db6:	e10c      	b.n	8002fd2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002db8:	4b6a      	ldr	r3, [pc, #424]	@ (8002f64 <HAL_RCC_OscConfig+0x474>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d0f0      	beq.n	8002da6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d106      	bne.n	8002dda <HAL_RCC_OscConfig+0x2ea>
 8002dcc:	4b64      	ldr	r3, [pc, #400]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002dce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dd0:	4a63      	ldr	r2, [pc, #396]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002dd2:	f043 0301 	orr.w	r3, r3, #1
 8002dd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dd8:	e01c      	b.n	8002e14 <HAL_RCC_OscConfig+0x324>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	2b05      	cmp	r3, #5
 8002de0:	d10c      	bne.n	8002dfc <HAL_RCC_OscConfig+0x30c>
 8002de2:	4b5f      	ldr	r3, [pc, #380]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002de4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002de6:	4a5e      	ldr	r2, [pc, #376]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002de8:	f043 0304 	orr.w	r3, r3, #4
 8002dec:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dee:	4b5c      	ldr	r3, [pc, #368]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002df0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002df2:	4a5b      	ldr	r2, [pc, #364]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002df4:	f043 0301 	orr.w	r3, r3, #1
 8002df8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dfa:	e00b      	b.n	8002e14 <HAL_RCC_OscConfig+0x324>
 8002dfc:	4b58      	ldr	r3, [pc, #352]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002dfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e00:	4a57      	ldr	r2, [pc, #348]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002e02:	f023 0301 	bic.w	r3, r3, #1
 8002e06:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e08:	4b55      	ldr	r3, [pc, #340]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002e0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e0c:	4a54      	ldr	r2, [pc, #336]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002e0e:	f023 0304 	bic.w	r3, r3, #4
 8002e12:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d015      	beq.n	8002e48 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e1c:	f7fe fef8 	bl	8001c10 <HAL_GetTick>
 8002e20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e22:	e00a      	b.n	8002e3a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e24:	f7fe fef4 	bl	8001c10 <HAL_GetTick>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d901      	bls.n	8002e3a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e0cb      	b.n	8002fd2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e3a:	4b49      	ldr	r3, [pc, #292]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002e3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e3e:	f003 0302 	and.w	r3, r3, #2
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d0ee      	beq.n	8002e24 <HAL_RCC_OscConfig+0x334>
 8002e46:	e014      	b.n	8002e72 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e48:	f7fe fee2 	bl	8001c10 <HAL_GetTick>
 8002e4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e4e:	e00a      	b.n	8002e66 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e50:	f7fe fede 	bl	8001c10 <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d901      	bls.n	8002e66 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002e62:	2303      	movs	r3, #3
 8002e64:	e0b5      	b.n	8002fd2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e66:	4b3e      	ldr	r3, [pc, #248]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002e68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e6a:	f003 0302 	and.w	r3, r3, #2
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d1ee      	bne.n	8002e50 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e72:	7dfb      	ldrb	r3, [r7, #23]
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d105      	bne.n	8002e84 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e78:	4b39      	ldr	r3, [pc, #228]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e7c:	4a38      	ldr	r2, [pc, #224]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002e7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e82:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	699b      	ldr	r3, [r3, #24]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	f000 80a1 	beq.w	8002fd0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e8e:	4b34      	ldr	r3, [pc, #208]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	f003 030c 	and.w	r3, r3, #12
 8002e96:	2b08      	cmp	r3, #8
 8002e98:	d05c      	beq.n	8002f54 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	699b      	ldr	r3, [r3, #24]
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d141      	bne.n	8002f26 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ea2:	4b31      	ldr	r3, [pc, #196]	@ (8002f68 <HAL_RCC_OscConfig+0x478>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ea8:	f7fe feb2 	bl	8001c10 <HAL_GetTick>
 8002eac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eae:	e008      	b.n	8002ec2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eb0:	f7fe feae 	bl	8001c10 <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	2b02      	cmp	r3, #2
 8002ebc:	d901      	bls.n	8002ec2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	e087      	b.n	8002fd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ec2:	4b27      	ldr	r3, [pc, #156]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d1f0      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	69da      	ldr	r2, [r3, #28]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6a1b      	ldr	r3, [r3, #32]
 8002ed6:	431a      	orrs	r2, r3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002edc:	019b      	lsls	r3, r3, #6
 8002ede:	431a      	orrs	r2, r3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ee4:	085b      	lsrs	r3, r3, #1
 8002ee6:	3b01      	subs	r3, #1
 8002ee8:	041b      	lsls	r3, r3, #16
 8002eea:	431a      	orrs	r2, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ef0:	061b      	lsls	r3, r3, #24
 8002ef2:	491b      	ldr	r1, [pc, #108]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ef8:	4b1b      	ldr	r3, [pc, #108]	@ (8002f68 <HAL_RCC_OscConfig+0x478>)
 8002efa:	2201      	movs	r2, #1
 8002efc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002efe:	f7fe fe87 	bl	8001c10 <HAL_GetTick>
 8002f02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f04:	e008      	b.n	8002f18 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f06:	f7fe fe83 	bl	8001c10 <HAL_GetTick>
 8002f0a:	4602      	mov	r2, r0
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	1ad3      	subs	r3, r2, r3
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d901      	bls.n	8002f18 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	e05c      	b.n	8002fd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f18:	4b11      	ldr	r3, [pc, #68]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d0f0      	beq.n	8002f06 <HAL_RCC_OscConfig+0x416>
 8002f24:	e054      	b.n	8002fd0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f26:	4b10      	ldr	r3, [pc, #64]	@ (8002f68 <HAL_RCC_OscConfig+0x478>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f2c:	f7fe fe70 	bl	8001c10 <HAL_GetTick>
 8002f30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f32:	e008      	b.n	8002f46 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f34:	f7fe fe6c 	bl	8001c10 <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d901      	bls.n	8002f46 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e045      	b.n	8002fd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f46:	4b06      	ldr	r3, [pc, #24]	@ (8002f60 <HAL_RCC_OscConfig+0x470>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d1f0      	bne.n	8002f34 <HAL_RCC_OscConfig+0x444>
 8002f52:	e03d      	b.n	8002fd0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	699b      	ldr	r3, [r3, #24]
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d107      	bne.n	8002f6c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e038      	b.n	8002fd2 <HAL_RCC_OscConfig+0x4e2>
 8002f60:	40023800 	.word	0x40023800
 8002f64:	40007000 	.word	0x40007000
 8002f68:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f6c:	4b1b      	ldr	r3, [pc, #108]	@ (8002fdc <HAL_RCC_OscConfig+0x4ec>)
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	699b      	ldr	r3, [r3, #24]
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d028      	beq.n	8002fcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d121      	bne.n	8002fcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d11a      	bne.n	8002fcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f96:	68fa      	ldr	r2, [r7, #12]
 8002f98:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002fa2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d111      	bne.n	8002fcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb2:	085b      	lsrs	r3, r3, #1
 8002fb4:	3b01      	subs	r3, #1
 8002fb6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d107      	bne.n	8002fcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fc6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d001      	beq.n	8002fd0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e000      	b.n	8002fd2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3718      	adds	r7, #24
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	40023800 	.word	0x40023800

08002fe0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b084      	sub	sp, #16
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d101      	bne.n	8002ff4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e0cc      	b.n	800318e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ff4:	4b68      	ldr	r3, [pc, #416]	@ (8003198 <HAL_RCC_ClockConfig+0x1b8>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0307 	and.w	r3, r3, #7
 8002ffc:	683a      	ldr	r2, [r7, #0]
 8002ffe:	429a      	cmp	r2, r3
 8003000:	d90c      	bls.n	800301c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003002:	4b65      	ldr	r3, [pc, #404]	@ (8003198 <HAL_RCC_ClockConfig+0x1b8>)
 8003004:	683a      	ldr	r2, [r7, #0]
 8003006:	b2d2      	uxtb	r2, r2
 8003008:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800300a:	4b63      	ldr	r3, [pc, #396]	@ (8003198 <HAL_RCC_ClockConfig+0x1b8>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 0307 	and.w	r3, r3, #7
 8003012:	683a      	ldr	r2, [r7, #0]
 8003014:	429a      	cmp	r2, r3
 8003016:	d001      	beq.n	800301c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e0b8      	b.n	800318e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0302 	and.w	r3, r3, #2
 8003024:	2b00      	cmp	r3, #0
 8003026:	d020      	beq.n	800306a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0304 	and.w	r3, r3, #4
 8003030:	2b00      	cmp	r3, #0
 8003032:	d005      	beq.n	8003040 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003034:	4b59      	ldr	r3, [pc, #356]	@ (800319c <HAL_RCC_ClockConfig+0x1bc>)
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	4a58      	ldr	r2, [pc, #352]	@ (800319c <HAL_RCC_ClockConfig+0x1bc>)
 800303a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800303e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0308 	and.w	r3, r3, #8
 8003048:	2b00      	cmp	r3, #0
 800304a:	d005      	beq.n	8003058 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800304c:	4b53      	ldr	r3, [pc, #332]	@ (800319c <HAL_RCC_ClockConfig+0x1bc>)
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	4a52      	ldr	r2, [pc, #328]	@ (800319c <HAL_RCC_ClockConfig+0x1bc>)
 8003052:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003056:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003058:	4b50      	ldr	r3, [pc, #320]	@ (800319c <HAL_RCC_ClockConfig+0x1bc>)
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	494d      	ldr	r1, [pc, #308]	@ (800319c <HAL_RCC_ClockConfig+0x1bc>)
 8003066:	4313      	orrs	r3, r2
 8003068:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0301 	and.w	r3, r3, #1
 8003072:	2b00      	cmp	r3, #0
 8003074:	d044      	beq.n	8003100 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	2b01      	cmp	r3, #1
 800307c:	d107      	bne.n	800308e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800307e:	4b47      	ldr	r3, [pc, #284]	@ (800319c <HAL_RCC_ClockConfig+0x1bc>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003086:	2b00      	cmp	r3, #0
 8003088:	d119      	bne.n	80030be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e07f      	b.n	800318e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	2b02      	cmp	r3, #2
 8003094:	d003      	beq.n	800309e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800309a:	2b03      	cmp	r3, #3
 800309c:	d107      	bne.n	80030ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800309e:	4b3f      	ldr	r3, [pc, #252]	@ (800319c <HAL_RCC_ClockConfig+0x1bc>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d109      	bne.n	80030be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e06f      	b.n	800318e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030ae:	4b3b      	ldr	r3, [pc, #236]	@ (800319c <HAL_RCC_ClockConfig+0x1bc>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0302 	and.w	r3, r3, #2
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d101      	bne.n	80030be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e067      	b.n	800318e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030be:	4b37      	ldr	r3, [pc, #220]	@ (800319c <HAL_RCC_ClockConfig+0x1bc>)
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f023 0203 	bic.w	r2, r3, #3
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	4934      	ldr	r1, [pc, #208]	@ (800319c <HAL_RCC_ClockConfig+0x1bc>)
 80030cc:	4313      	orrs	r3, r2
 80030ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030d0:	f7fe fd9e 	bl	8001c10 <HAL_GetTick>
 80030d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030d6:	e00a      	b.n	80030ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030d8:	f7fe fd9a 	bl	8001c10 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d901      	bls.n	80030ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e04f      	b.n	800318e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ee:	4b2b      	ldr	r3, [pc, #172]	@ (800319c <HAL_RCC_ClockConfig+0x1bc>)
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	f003 020c 	and.w	r2, r3, #12
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d1eb      	bne.n	80030d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003100:	4b25      	ldr	r3, [pc, #148]	@ (8003198 <HAL_RCC_ClockConfig+0x1b8>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0307 	and.w	r3, r3, #7
 8003108:	683a      	ldr	r2, [r7, #0]
 800310a:	429a      	cmp	r2, r3
 800310c:	d20c      	bcs.n	8003128 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800310e:	4b22      	ldr	r3, [pc, #136]	@ (8003198 <HAL_RCC_ClockConfig+0x1b8>)
 8003110:	683a      	ldr	r2, [r7, #0]
 8003112:	b2d2      	uxtb	r2, r2
 8003114:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003116:	4b20      	ldr	r3, [pc, #128]	@ (8003198 <HAL_RCC_ClockConfig+0x1b8>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0307 	and.w	r3, r3, #7
 800311e:	683a      	ldr	r2, [r7, #0]
 8003120:	429a      	cmp	r2, r3
 8003122:	d001      	beq.n	8003128 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	e032      	b.n	800318e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0304 	and.w	r3, r3, #4
 8003130:	2b00      	cmp	r3, #0
 8003132:	d008      	beq.n	8003146 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003134:	4b19      	ldr	r3, [pc, #100]	@ (800319c <HAL_RCC_ClockConfig+0x1bc>)
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	4916      	ldr	r1, [pc, #88]	@ (800319c <HAL_RCC_ClockConfig+0x1bc>)
 8003142:	4313      	orrs	r3, r2
 8003144:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0308 	and.w	r3, r3, #8
 800314e:	2b00      	cmp	r3, #0
 8003150:	d009      	beq.n	8003166 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003152:	4b12      	ldr	r3, [pc, #72]	@ (800319c <HAL_RCC_ClockConfig+0x1bc>)
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	691b      	ldr	r3, [r3, #16]
 800315e:	00db      	lsls	r3, r3, #3
 8003160:	490e      	ldr	r1, [pc, #56]	@ (800319c <HAL_RCC_ClockConfig+0x1bc>)
 8003162:	4313      	orrs	r3, r2
 8003164:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003166:	f000 f821 	bl	80031ac <HAL_RCC_GetSysClockFreq>
 800316a:	4602      	mov	r2, r0
 800316c:	4b0b      	ldr	r3, [pc, #44]	@ (800319c <HAL_RCC_ClockConfig+0x1bc>)
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	091b      	lsrs	r3, r3, #4
 8003172:	f003 030f 	and.w	r3, r3, #15
 8003176:	490a      	ldr	r1, [pc, #40]	@ (80031a0 <HAL_RCC_ClockConfig+0x1c0>)
 8003178:	5ccb      	ldrb	r3, [r1, r3]
 800317a:	fa22 f303 	lsr.w	r3, r2, r3
 800317e:	4a09      	ldr	r2, [pc, #36]	@ (80031a4 <HAL_RCC_ClockConfig+0x1c4>)
 8003180:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003182:	4b09      	ldr	r3, [pc, #36]	@ (80031a8 <HAL_RCC_ClockConfig+0x1c8>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4618      	mov	r0, r3
 8003188:	f7fe fcfe 	bl	8001b88 <HAL_InitTick>

  return HAL_OK;
 800318c:	2300      	movs	r3, #0
}
 800318e:	4618      	mov	r0, r3
 8003190:	3710      	adds	r7, #16
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	40023c00 	.word	0x40023c00
 800319c:	40023800 	.word	0x40023800
 80031a0:	08004b0c 	.word	0x08004b0c
 80031a4:	20000018 	.word	0x20000018
 80031a8:	2000001c 	.word	0x2000001c

080031ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031b0:	b094      	sub	sp, #80	@ 0x50
 80031b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80031b4:	2300      	movs	r3, #0
 80031b6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80031b8:	2300      	movs	r3, #0
 80031ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80031bc:	2300      	movs	r3, #0
 80031be:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80031c0:	2300      	movs	r3, #0
 80031c2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031c4:	4b79      	ldr	r3, [pc, #484]	@ (80033ac <HAL_RCC_GetSysClockFreq+0x200>)
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	f003 030c 	and.w	r3, r3, #12
 80031cc:	2b08      	cmp	r3, #8
 80031ce:	d00d      	beq.n	80031ec <HAL_RCC_GetSysClockFreq+0x40>
 80031d0:	2b08      	cmp	r3, #8
 80031d2:	f200 80e1 	bhi.w	8003398 <HAL_RCC_GetSysClockFreq+0x1ec>
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d002      	beq.n	80031e0 <HAL_RCC_GetSysClockFreq+0x34>
 80031da:	2b04      	cmp	r3, #4
 80031dc:	d003      	beq.n	80031e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80031de:	e0db      	b.n	8003398 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031e0:	4b73      	ldr	r3, [pc, #460]	@ (80033b0 <HAL_RCC_GetSysClockFreq+0x204>)
 80031e2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031e4:	e0db      	b.n	800339e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031e6:	4b73      	ldr	r3, [pc, #460]	@ (80033b4 <HAL_RCC_GetSysClockFreq+0x208>)
 80031e8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031ea:	e0d8      	b.n	800339e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031ec:	4b6f      	ldr	r3, [pc, #444]	@ (80033ac <HAL_RCC_GetSysClockFreq+0x200>)
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80031f4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031f6:	4b6d      	ldr	r3, [pc, #436]	@ (80033ac <HAL_RCC_GetSysClockFreq+0x200>)
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d063      	beq.n	80032ca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003202:	4b6a      	ldr	r3, [pc, #424]	@ (80033ac <HAL_RCC_GetSysClockFreq+0x200>)
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	099b      	lsrs	r3, r3, #6
 8003208:	2200      	movs	r2, #0
 800320a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800320c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800320e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003210:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003214:	633b      	str	r3, [r7, #48]	@ 0x30
 8003216:	2300      	movs	r3, #0
 8003218:	637b      	str	r3, [r7, #52]	@ 0x34
 800321a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800321e:	4622      	mov	r2, r4
 8003220:	462b      	mov	r3, r5
 8003222:	f04f 0000 	mov.w	r0, #0
 8003226:	f04f 0100 	mov.w	r1, #0
 800322a:	0159      	lsls	r1, r3, #5
 800322c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003230:	0150      	lsls	r0, r2, #5
 8003232:	4602      	mov	r2, r0
 8003234:	460b      	mov	r3, r1
 8003236:	4621      	mov	r1, r4
 8003238:	1a51      	subs	r1, r2, r1
 800323a:	6139      	str	r1, [r7, #16]
 800323c:	4629      	mov	r1, r5
 800323e:	eb63 0301 	sbc.w	r3, r3, r1
 8003242:	617b      	str	r3, [r7, #20]
 8003244:	f04f 0200 	mov.w	r2, #0
 8003248:	f04f 0300 	mov.w	r3, #0
 800324c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003250:	4659      	mov	r1, fp
 8003252:	018b      	lsls	r3, r1, #6
 8003254:	4651      	mov	r1, sl
 8003256:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800325a:	4651      	mov	r1, sl
 800325c:	018a      	lsls	r2, r1, #6
 800325e:	4651      	mov	r1, sl
 8003260:	ebb2 0801 	subs.w	r8, r2, r1
 8003264:	4659      	mov	r1, fp
 8003266:	eb63 0901 	sbc.w	r9, r3, r1
 800326a:	f04f 0200 	mov.w	r2, #0
 800326e:	f04f 0300 	mov.w	r3, #0
 8003272:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003276:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800327a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800327e:	4690      	mov	r8, r2
 8003280:	4699      	mov	r9, r3
 8003282:	4623      	mov	r3, r4
 8003284:	eb18 0303 	adds.w	r3, r8, r3
 8003288:	60bb      	str	r3, [r7, #8]
 800328a:	462b      	mov	r3, r5
 800328c:	eb49 0303 	adc.w	r3, r9, r3
 8003290:	60fb      	str	r3, [r7, #12]
 8003292:	f04f 0200 	mov.w	r2, #0
 8003296:	f04f 0300 	mov.w	r3, #0
 800329a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800329e:	4629      	mov	r1, r5
 80032a0:	024b      	lsls	r3, r1, #9
 80032a2:	4621      	mov	r1, r4
 80032a4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80032a8:	4621      	mov	r1, r4
 80032aa:	024a      	lsls	r2, r1, #9
 80032ac:	4610      	mov	r0, r2
 80032ae:	4619      	mov	r1, r3
 80032b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032b2:	2200      	movs	r2, #0
 80032b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80032b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80032b8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80032bc:	f7fc ffe0 	bl	8000280 <__aeabi_uldivmod>
 80032c0:	4602      	mov	r2, r0
 80032c2:	460b      	mov	r3, r1
 80032c4:	4613      	mov	r3, r2
 80032c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032c8:	e058      	b.n	800337c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032ca:	4b38      	ldr	r3, [pc, #224]	@ (80033ac <HAL_RCC_GetSysClockFreq+0x200>)
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	099b      	lsrs	r3, r3, #6
 80032d0:	2200      	movs	r2, #0
 80032d2:	4618      	mov	r0, r3
 80032d4:	4611      	mov	r1, r2
 80032d6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80032da:	623b      	str	r3, [r7, #32]
 80032dc:	2300      	movs	r3, #0
 80032de:	627b      	str	r3, [r7, #36]	@ 0x24
 80032e0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80032e4:	4642      	mov	r2, r8
 80032e6:	464b      	mov	r3, r9
 80032e8:	f04f 0000 	mov.w	r0, #0
 80032ec:	f04f 0100 	mov.w	r1, #0
 80032f0:	0159      	lsls	r1, r3, #5
 80032f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032f6:	0150      	lsls	r0, r2, #5
 80032f8:	4602      	mov	r2, r0
 80032fa:	460b      	mov	r3, r1
 80032fc:	4641      	mov	r1, r8
 80032fe:	ebb2 0a01 	subs.w	sl, r2, r1
 8003302:	4649      	mov	r1, r9
 8003304:	eb63 0b01 	sbc.w	fp, r3, r1
 8003308:	f04f 0200 	mov.w	r2, #0
 800330c:	f04f 0300 	mov.w	r3, #0
 8003310:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003314:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003318:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800331c:	ebb2 040a 	subs.w	r4, r2, sl
 8003320:	eb63 050b 	sbc.w	r5, r3, fp
 8003324:	f04f 0200 	mov.w	r2, #0
 8003328:	f04f 0300 	mov.w	r3, #0
 800332c:	00eb      	lsls	r3, r5, #3
 800332e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003332:	00e2      	lsls	r2, r4, #3
 8003334:	4614      	mov	r4, r2
 8003336:	461d      	mov	r5, r3
 8003338:	4643      	mov	r3, r8
 800333a:	18e3      	adds	r3, r4, r3
 800333c:	603b      	str	r3, [r7, #0]
 800333e:	464b      	mov	r3, r9
 8003340:	eb45 0303 	adc.w	r3, r5, r3
 8003344:	607b      	str	r3, [r7, #4]
 8003346:	f04f 0200 	mov.w	r2, #0
 800334a:	f04f 0300 	mov.w	r3, #0
 800334e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003352:	4629      	mov	r1, r5
 8003354:	028b      	lsls	r3, r1, #10
 8003356:	4621      	mov	r1, r4
 8003358:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800335c:	4621      	mov	r1, r4
 800335e:	028a      	lsls	r2, r1, #10
 8003360:	4610      	mov	r0, r2
 8003362:	4619      	mov	r1, r3
 8003364:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003366:	2200      	movs	r2, #0
 8003368:	61bb      	str	r3, [r7, #24]
 800336a:	61fa      	str	r2, [r7, #28]
 800336c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003370:	f7fc ff86 	bl	8000280 <__aeabi_uldivmod>
 8003374:	4602      	mov	r2, r0
 8003376:	460b      	mov	r3, r1
 8003378:	4613      	mov	r3, r2
 800337a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800337c:	4b0b      	ldr	r3, [pc, #44]	@ (80033ac <HAL_RCC_GetSysClockFreq+0x200>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	0c1b      	lsrs	r3, r3, #16
 8003382:	f003 0303 	and.w	r3, r3, #3
 8003386:	3301      	adds	r3, #1
 8003388:	005b      	lsls	r3, r3, #1
 800338a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800338c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800338e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003390:	fbb2 f3f3 	udiv	r3, r2, r3
 8003394:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003396:	e002      	b.n	800339e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003398:	4b05      	ldr	r3, [pc, #20]	@ (80033b0 <HAL_RCC_GetSysClockFreq+0x204>)
 800339a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800339c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800339e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3750      	adds	r7, #80	@ 0x50
 80033a4:	46bd      	mov	sp, r7
 80033a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033aa:	bf00      	nop
 80033ac:	40023800 	.word	0x40023800
 80033b0:	00f42400 	.word	0x00f42400
 80033b4:	007a1200 	.word	0x007a1200

080033b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033b8:	b480      	push	{r7}
 80033ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033bc:	4b03      	ldr	r3, [pc, #12]	@ (80033cc <HAL_RCC_GetHCLKFreq+0x14>)
 80033be:	681b      	ldr	r3, [r3, #0]
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	20000018 	.word	0x20000018

080033d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80033d4:	f7ff fff0 	bl	80033b8 <HAL_RCC_GetHCLKFreq>
 80033d8:	4602      	mov	r2, r0
 80033da:	4b05      	ldr	r3, [pc, #20]	@ (80033f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	0a9b      	lsrs	r3, r3, #10
 80033e0:	f003 0307 	and.w	r3, r3, #7
 80033e4:	4903      	ldr	r1, [pc, #12]	@ (80033f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033e6:	5ccb      	ldrb	r3, [r1, r3]
 80033e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	40023800 	.word	0x40023800
 80033f4:	08004b1c 	.word	0x08004b1c

080033f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80033fc:	f7ff ffdc 	bl	80033b8 <HAL_RCC_GetHCLKFreq>
 8003400:	4602      	mov	r2, r0
 8003402:	4b05      	ldr	r3, [pc, #20]	@ (8003418 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	0b5b      	lsrs	r3, r3, #13
 8003408:	f003 0307 	and.w	r3, r3, #7
 800340c:	4903      	ldr	r1, [pc, #12]	@ (800341c <HAL_RCC_GetPCLK2Freq+0x24>)
 800340e:	5ccb      	ldrb	r3, [r1, r3]
 8003410:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003414:	4618      	mov	r0, r3
 8003416:	bd80      	pop	{r7, pc}
 8003418:	40023800 	.word	0x40023800
 800341c:	08004b1c 	.word	0x08004b1c

08003420 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b086      	sub	sp, #24
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003428:	2300      	movs	r3, #0
 800342a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800342c:	2300      	movs	r3, #0
 800342e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0301 	and.w	r3, r3, #1
 8003438:	2b00      	cmp	r3, #0
 800343a:	d105      	bne.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003444:	2b00      	cmp	r3, #0
 8003446:	d038      	beq.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003448:	4b68      	ldr	r3, [pc, #416]	@ (80035ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800344a:	2200      	movs	r2, #0
 800344c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800344e:	f7fe fbdf 	bl	8001c10 <HAL_GetTick>
 8003452:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003454:	e008      	b.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003456:	f7fe fbdb 	bl	8001c10 <HAL_GetTick>
 800345a:	4602      	mov	r2, r0
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	2b02      	cmp	r3, #2
 8003462:	d901      	bls.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003464:	2303      	movs	r3, #3
 8003466:	e0bd      	b.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003468:	4b61      	ldr	r3, [pc, #388]	@ (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003470:	2b00      	cmp	r3, #0
 8003472:	d1f0      	bne.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	685a      	ldr	r2, [r3, #4]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	019b      	lsls	r3, r3, #6
 800347e:	431a      	orrs	r2, r3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	071b      	lsls	r3, r3, #28
 8003486:	495a      	ldr	r1, [pc, #360]	@ (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003488:	4313      	orrs	r3, r2
 800348a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800348e:	4b57      	ldr	r3, [pc, #348]	@ (80035ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003490:	2201      	movs	r2, #1
 8003492:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003494:	f7fe fbbc 	bl	8001c10 <HAL_GetTick>
 8003498:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800349a:	e008      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800349c:	f7fe fbb8 	bl	8001c10 <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d901      	bls.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e09a      	b.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80034ae:	4b50      	ldr	r3, [pc, #320]	@ (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d0f0      	beq.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0302 	and.w	r3, r3, #2
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	f000 8083 	beq.w	80035ce <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80034c8:	2300      	movs	r3, #0
 80034ca:	60fb      	str	r3, [r7, #12]
 80034cc:	4b48      	ldr	r3, [pc, #288]	@ (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d0:	4a47      	ldr	r2, [pc, #284]	@ (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80034d8:	4b45      	ldr	r3, [pc, #276]	@ (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034e0:	60fb      	str	r3, [r7, #12]
 80034e2:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80034e4:	4b43      	ldr	r3, [pc, #268]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a42      	ldr	r2, [pc, #264]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80034ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034ee:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80034f0:	f7fe fb8e 	bl	8001c10 <HAL_GetTick>
 80034f4:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80034f6:	e008      	b.n	800350a <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034f8:	f7fe fb8a 	bl	8001c10 <HAL_GetTick>
 80034fc:	4602      	mov	r2, r0
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	2b02      	cmp	r3, #2
 8003504:	d901      	bls.n	800350a <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e06c      	b.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800350a:	4b3a      	ldr	r3, [pc, #232]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003512:	2b00      	cmp	r3, #0
 8003514:	d0f0      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003516:	4b36      	ldr	r3, [pc, #216]	@ (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003518:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800351a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800351e:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d02f      	beq.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	691b      	ldr	r3, [r3, #16]
 800352a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800352e:	693a      	ldr	r2, [r7, #16]
 8003530:	429a      	cmp	r2, r3
 8003532:	d028      	beq.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003534:	4b2e      	ldr	r3, [pc, #184]	@ (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003536:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003538:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800353c:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800353e:	4b2e      	ldr	r3, [pc, #184]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003540:	2201      	movs	r2, #1
 8003542:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003544:	4b2c      	ldr	r3, [pc, #176]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003546:	2200      	movs	r2, #0
 8003548:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800354a:	4a29      	ldr	r2, [pc, #164]	@ (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003550:	4b27      	ldr	r3, [pc, #156]	@ (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003552:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003554:	f003 0301 	and.w	r3, r3, #1
 8003558:	2b01      	cmp	r3, #1
 800355a:	d114      	bne.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800355c:	f7fe fb58 	bl	8001c10 <HAL_GetTick>
 8003560:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003562:	e00a      	b.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003564:	f7fe fb54 	bl	8001c10 <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003572:	4293      	cmp	r3, r2
 8003574:	d901      	bls.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8003576:	2303      	movs	r3, #3
 8003578:	e034      	b.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800357a:	4b1d      	ldr	r3, [pc, #116]	@ (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800357c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800357e:	f003 0302 	and.w	r3, r3, #2
 8003582:	2b00      	cmp	r3, #0
 8003584:	d0ee      	beq.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	691b      	ldr	r3, [r3, #16]
 800358a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800358e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003592:	d10d      	bne.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8003594:	4b16      	ldr	r3, [pc, #88]	@ (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80035a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035a8:	4911      	ldr	r1, [pc, #68]	@ (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035aa:	4313      	orrs	r3, r2
 80035ac:	608b      	str	r3, [r1, #8]
 80035ae:	e005      	b.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80035b0:	4b0f      	ldr	r3, [pc, #60]	@ (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	4a0e      	ldr	r2, [pc, #56]	@ (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035b6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80035ba:	6093      	str	r3, [r2, #8]
 80035bc:	4b0c      	ldr	r3, [pc, #48]	@ (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035be:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	691b      	ldr	r3, [r3, #16]
 80035c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035c8:	4909      	ldr	r1, [pc, #36]	@ (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035ca:	4313      	orrs	r3, r2
 80035cc:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 0308 	and.w	r3, r3, #8
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d003      	beq.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	7d1a      	ldrb	r2, [r3, #20]
 80035de:	4b07      	ldr	r3, [pc, #28]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80035e0:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80035e2:	2300      	movs	r3, #0
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	3718      	adds	r7, #24
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	42470068 	.word	0x42470068
 80035f0:	40023800 	.word	0x40023800
 80035f4:	40007000 	.word	0x40007000
 80035f8:	42470e40 	.word	0x42470e40
 80035fc:	424711e0 	.word	0x424711e0

08003600 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d101      	bne.n	8003612 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e073      	b.n	80036fa <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	7f5b      	ldrb	r3, [r3, #29]
 8003616:	b2db      	uxtb	r3, r3
 8003618:	2b00      	cmp	r3, #0
 800361a:	d105      	bne.n	8003628 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2200      	movs	r2, #0
 8003620:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f7fe f926 	bl	8001874 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2202      	movs	r2, #2
 800362c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	68db      	ldr	r3, [r3, #12]
 8003634:	f003 0310 	and.w	r3, r3, #16
 8003638:	2b10      	cmp	r3, #16
 800363a:	d055      	beq.n	80036e8 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	22ca      	movs	r2, #202	@ 0xca
 8003642:	625a      	str	r2, [r3, #36]	@ 0x24
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	2253      	movs	r2, #83	@ 0x53
 800364a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f000 f92b 	bl	80038a8 <RTC_EnterInitMode>
 8003652:	4603      	mov	r3, r0
 8003654:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8003656:	7bfb      	ldrb	r3, [r7, #15]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d12c      	bne.n	80036b6 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	6812      	ldr	r2, [r2, #0]
 8003666:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800366a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800366e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	6899      	ldr	r1, [r3, #8]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	685a      	ldr	r2, [r3, #4]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	431a      	orrs	r2, r3
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	695b      	ldr	r3, [r3, #20]
 8003684:	431a      	orrs	r2, r3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	430a      	orrs	r2, r1
 800368c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	687a      	ldr	r2, [r7, #4]
 8003694:	68d2      	ldr	r2, [r2, #12]
 8003696:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	6919      	ldr	r1, [r3, #16]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	041a      	lsls	r2, r3, #16
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	430a      	orrs	r2, r1
 80036aa:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	f000 f932 	bl	8003916 <RTC_ExitInitMode>
 80036b2:	4603      	mov	r3, r0
 80036b4:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80036b6:	7bfb      	ldrb	r3, [r7, #15]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d110      	bne.n	80036de <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80036ca:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	699a      	ldr	r2, [r3, #24]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	430a      	orrs	r2, r1
 80036dc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	22ff      	movs	r2, #255	@ 0xff
 80036e4:	625a      	str	r2, [r3, #36]	@ 0x24
 80036e6:	e001      	b.n	80036ec <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80036e8:	2300      	movs	r3, #0
 80036ea:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80036ec:	7bfb      	ldrb	r3, [r7, #15]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d102      	bne.n	80036f8 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2201      	movs	r2, #1
 80036f6:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80036f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3710      	adds	r7, #16
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}

08003702 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003702:	b580      	push	{r7, lr}
 8003704:	b086      	sub	sp, #24
 8003706:	af00      	add	r7, sp, #0
 8003708:	60f8      	str	r0, [r7, #12]
 800370a:	60b9      	str	r1, [r7, #8]
 800370c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800370e:	2300      	movs	r3, #0
 8003710:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8003734:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8003738:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	0c1b      	lsrs	r3, r3, #16
 800373e:	b2db      	uxtb	r3, r3
 8003740:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003744:	b2da      	uxtb	r2, r3
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	0a1b      	lsrs	r3, r3, #8
 800374e:	b2db      	uxtb	r3, r3
 8003750:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003754:	b2da      	uxtb	r2, r3
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	b2db      	uxtb	r3, r3
 800375e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003762:	b2da      	uxtb	r2, r3
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	0d9b      	lsrs	r3, r3, #22
 800376c:	b2db      	uxtb	r3, r3
 800376e:	f003 0301 	and.w	r3, r3, #1
 8003772:	b2da      	uxtb	r2, r3
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d11a      	bne.n	80037b4 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	781b      	ldrb	r3, [r3, #0]
 8003782:	4618      	mov	r0, r3
 8003784:	f000 f8ec 	bl	8003960 <RTC_Bcd2ToByte>
 8003788:	4603      	mov	r3, r0
 800378a:	461a      	mov	r2, r3
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	785b      	ldrb	r3, [r3, #1]
 8003794:	4618      	mov	r0, r3
 8003796:	f000 f8e3 	bl	8003960 <RTC_Bcd2ToByte>
 800379a:	4603      	mov	r3, r0
 800379c:	461a      	mov	r2, r3
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	789b      	ldrb	r3, [r3, #2]
 80037a6:	4618      	mov	r0, r3
 80037a8:	f000 f8da 	bl	8003960 <RTC_Bcd2ToByte>
 80037ac:	4603      	mov	r3, r0
 80037ae:	461a      	mov	r2, r3
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80037b4:	2300      	movs	r3, #0
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3718      	adds	r7, #24
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}

080037be <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80037be:	b580      	push	{r7, lr}
 80037c0:	b086      	sub	sp, #24
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	60f8      	str	r0, [r7, #12]
 80037c6:	60b9      	str	r1, [r7, #8]
 80037c8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80037ca:	2300      	movs	r3, #0
 80037cc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80037d8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80037dc:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	0c1b      	lsrs	r3, r3, #16
 80037e2:	b2da      	uxtb	r2, r3
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	0a1b      	lsrs	r3, r3, #8
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	f003 031f 	and.w	r3, r3, #31
 80037f2:	b2da      	uxtb	r2, r3
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003800:	b2da      	uxtb	r2, r3
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	0b5b      	lsrs	r3, r3, #13
 800380a:	b2db      	uxtb	r3, r3
 800380c:	f003 0307 	and.w	r3, r3, #7
 8003810:	b2da      	uxtb	r2, r3
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d11a      	bne.n	8003852 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	78db      	ldrb	r3, [r3, #3]
 8003820:	4618      	mov	r0, r3
 8003822:	f000 f89d 	bl	8003960 <RTC_Bcd2ToByte>
 8003826:	4603      	mov	r3, r0
 8003828:	461a      	mov	r2, r3
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	785b      	ldrb	r3, [r3, #1]
 8003832:	4618      	mov	r0, r3
 8003834:	f000 f894 	bl	8003960 <RTC_Bcd2ToByte>
 8003838:	4603      	mov	r3, r0
 800383a:	461a      	mov	r2, r3
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	789b      	ldrb	r3, [r3, #2]
 8003844:	4618      	mov	r0, r3
 8003846:	f000 f88b 	bl	8003960 <RTC_Bcd2ToByte>
 800384a:	4603      	mov	r3, r0
 800384c:	461a      	mov	r2, r3
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003852:	2300      	movs	r3, #0
}
 8003854:	4618      	mov	r0, r3
 8003856:	3718      	adds	r7, #24
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}

0800385c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b084      	sub	sp, #16
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003864:	2300      	movs	r3, #0
 8003866:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a0d      	ldr	r2, [pc, #52]	@ (80038a4 <HAL_RTC_WaitForSynchro+0x48>)
 800386e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003870:	f7fe f9ce 	bl	8001c10 <HAL_GetTick>
 8003874:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003876:	e009      	b.n	800388c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003878:	f7fe f9ca 	bl	8001c10 <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003886:	d901      	bls.n	800388c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8003888:	2303      	movs	r3, #3
 800388a:	e007      	b.n	800389c <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	f003 0320 	and.w	r3, r3, #32
 8003896:	2b00      	cmp	r3, #0
 8003898:	d0ee      	beq.n	8003878 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800389a:	2300      	movs	r3, #0
}
 800389c:	4618      	mov	r0, r3
 800389e:	3710      	adds	r7, #16
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	00013f5f 	.word	0x00013f5f

080038a8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80038b0:	2300      	movs	r3, #0
 80038b2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80038b4:	2300      	movs	r3, #0
 80038b6:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d122      	bne.n	800390c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	68da      	ldr	r2, [r3, #12]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80038d4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80038d6:	f7fe f99b 	bl	8001c10 <HAL_GetTick>
 80038da:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80038dc:	e00c      	b.n	80038f8 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80038de:	f7fe f997 	bl	8001c10 <HAL_GetTick>
 80038e2:	4602      	mov	r2, r0
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	1ad3      	subs	r3, r2, r3
 80038e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80038ec:	d904      	bls.n	80038f8 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2204      	movs	r2, #4
 80038f2:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003902:	2b00      	cmp	r3, #0
 8003904:	d102      	bne.n	800390c <RTC_EnterInitMode+0x64>
 8003906:	7bfb      	ldrb	r3, [r7, #15]
 8003908:	2b01      	cmp	r3, #1
 800390a:	d1e8      	bne.n	80038de <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800390c:	7bfb      	ldrb	r3, [r7, #15]
}
 800390e:	4618      	mov	r0, r3
 8003910:	3710      	adds	r7, #16
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}

08003916 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003916:	b580      	push	{r7, lr}
 8003918:	b084      	sub	sp, #16
 800391a:	af00      	add	r7, sp, #0
 800391c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800391e:	2300      	movs	r3, #0
 8003920:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	68da      	ldr	r2, [r3, #12]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003930:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	f003 0320 	and.w	r3, r3, #32
 800393c:	2b00      	cmp	r3, #0
 800393e:	d10a      	bne.n	8003956 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	f7ff ff8b 	bl	800385c <HAL_RTC_WaitForSynchro>
 8003946:	4603      	mov	r3, r0
 8003948:	2b00      	cmp	r3, #0
 800394a:	d004      	beq.n	8003956 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2204      	movs	r2, #4
 8003950:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003956:	7bfb      	ldrb	r3, [r7, #15]
}
 8003958:	4618      	mov	r0, r3
 800395a:	3710      	adds	r7, #16
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}

08003960 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8003960:	b480      	push	{r7}
 8003962:	b085      	sub	sp, #20
 8003964:	af00      	add	r7, sp, #0
 8003966:	4603      	mov	r3, r0
 8003968:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800396a:	2300      	movs	r3, #0
 800396c:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800396e:	79fb      	ldrb	r3, [r7, #7]
 8003970:	091b      	lsrs	r3, r3, #4
 8003972:	b2db      	uxtb	r3, r3
 8003974:	461a      	mov	r2, r3
 8003976:	4613      	mov	r3, r2
 8003978:	009b      	lsls	r3, r3, #2
 800397a:	4413      	add	r3, r2
 800397c:	005b      	lsls	r3, r3, #1
 800397e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	b2da      	uxtb	r2, r3
 8003984:	79fb      	ldrb	r3, [r7, #7]
 8003986:	f003 030f 	and.w	r3, r3, #15
 800398a:	b2db      	uxtb	r3, r3
 800398c:	4413      	add	r3, r2
 800398e:	b2db      	uxtb	r3, r3
}
 8003990:	4618      	mov	r0, r3
 8003992:	3714      	adds	r7, #20
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr

0800399c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b082      	sub	sp, #8
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d101      	bne.n	80039ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e042      	b.n	8003a34 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d106      	bne.n	80039c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2200      	movs	r2, #0
 80039be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f7fe f84c 	bl	8001a60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2224      	movs	r2, #36	@ 0x24
 80039cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	68da      	ldr	r2, [r3, #12]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80039de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f000 f82b 	bl	8003a3c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	691a      	ldr	r2, [r3, #16]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80039f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	695a      	ldr	r2, [r3, #20]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003a04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	68da      	ldr	r2, [r3, #12]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003a14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2220      	movs	r2, #32
 8003a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2220      	movs	r2, #32
 8003a28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003a32:	2300      	movs	r3, #0
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3708      	adds	r7, #8
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a40:	b0c0      	sub	sp, #256	@ 0x100
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	691b      	ldr	r3, [r3, #16]
 8003a50:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a58:	68d9      	ldr	r1, [r3, #12]
 8003a5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	ea40 0301 	orr.w	r3, r0, r1
 8003a64:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003a66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a6a:	689a      	ldr	r2, [r3, #8]
 8003a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	431a      	orrs	r2, r3
 8003a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a78:	695b      	ldr	r3, [r3, #20]
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a80:	69db      	ldr	r3, [r3, #28]
 8003a82:	4313      	orrs	r3, r2
 8003a84:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	68db      	ldr	r3, [r3, #12]
 8003a90:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003a94:	f021 010c 	bic.w	r1, r1, #12
 8003a98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003aa2:	430b      	orrs	r3, r1
 8003aa4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	695b      	ldr	r3, [r3, #20]
 8003aae:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003ab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ab6:	6999      	ldr	r1, [r3, #24]
 8003ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	ea40 0301 	orr.w	r3, r0, r1
 8003ac2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	4b8f      	ldr	r3, [pc, #572]	@ (8003d08 <UART_SetConfig+0x2cc>)
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d005      	beq.n	8003adc <UART_SetConfig+0xa0>
 8003ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	4b8d      	ldr	r3, [pc, #564]	@ (8003d0c <UART_SetConfig+0x2d0>)
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d104      	bne.n	8003ae6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003adc:	f7ff fc8c 	bl	80033f8 <HAL_RCC_GetPCLK2Freq>
 8003ae0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003ae4:	e003      	b.n	8003aee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003ae6:	f7ff fc73 	bl	80033d0 <HAL_RCC_GetPCLK1Freq>
 8003aea:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003aee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003af2:	69db      	ldr	r3, [r3, #28]
 8003af4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003af8:	f040 810c 	bne.w	8003d14 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003afc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b00:	2200      	movs	r2, #0
 8003b02:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003b06:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003b0a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003b0e:	4622      	mov	r2, r4
 8003b10:	462b      	mov	r3, r5
 8003b12:	1891      	adds	r1, r2, r2
 8003b14:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003b16:	415b      	adcs	r3, r3
 8003b18:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b1a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003b1e:	4621      	mov	r1, r4
 8003b20:	eb12 0801 	adds.w	r8, r2, r1
 8003b24:	4629      	mov	r1, r5
 8003b26:	eb43 0901 	adc.w	r9, r3, r1
 8003b2a:	f04f 0200 	mov.w	r2, #0
 8003b2e:	f04f 0300 	mov.w	r3, #0
 8003b32:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b36:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b3a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b3e:	4690      	mov	r8, r2
 8003b40:	4699      	mov	r9, r3
 8003b42:	4623      	mov	r3, r4
 8003b44:	eb18 0303 	adds.w	r3, r8, r3
 8003b48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003b4c:	462b      	mov	r3, r5
 8003b4e:	eb49 0303 	adc.w	r3, r9, r3
 8003b52:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003b56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003b62:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003b66:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003b6a:	460b      	mov	r3, r1
 8003b6c:	18db      	adds	r3, r3, r3
 8003b6e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003b70:	4613      	mov	r3, r2
 8003b72:	eb42 0303 	adc.w	r3, r2, r3
 8003b76:	657b      	str	r3, [r7, #84]	@ 0x54
 8003b78:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003b7c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003b80:	f7fc fb7e 	bl	8000280 <__aeabi_uldivmod>
 8003b84:	4602      	mov	r2, r0
 8003b86:	460b      	mov	r3, r1
 8003b88:	4b61      	ldr	r3, [pc, #388]	@ (8003d10 <UART_SetConfig+0x2d4>)
 8003b8a:	fba3 2302 	umull	r2, r3, r3, r2
 8003b8e:	095b      	lsrs	r3, r3, #5
 8003b90:	011c      	lsls	r4, r3, #4
 8003b92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b96:	2200      	movs	r2, #0
 8003b98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003b9c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003ba0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003ba4:	4642      	mov	r2, r8
 8003ba6:	464b      	mov	r3, r9
 8003ba8:	1891      	adds	r1, r2, r2
 8003baa:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003bac:	415b      	adcs	r3, r3
 8003bae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003bb0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003bb4:	4641      	mov	r1, r8
 8003bb6:	eb12 0a01 	adds.w	sl, r2, r1
 8003bba:	4649      	mov	r1, r9
 8003bbc:	eb43 0b01 	adc.w	fp, r3, r1
 8003bc0:	f04f 0200 	mov.w	r2, #0
 8003bc4:	f04f 0300 	mov.w	r3, #0
 8003bc8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003bcc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003bd0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003bd4:	4692      	mov	sl, r2
 8003bd6:	469b      	mov	fp, r3
 8003bd8:	4643      	mov	r3, r8
 8003bda:	eb1a 0303 	adds.w	r3, sl, r3
 8003bde:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003be2:	464b      	mov	r3, r9
 8003be4:	eb4b 0303 	adc.w	r3, fp, r3
 8003be8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003bf8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003bfc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003c00:	460b      	mov	r3, r1
 8003c02:	18db      	adds	r3, r3, r3
 8003c04:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c06:	4613      	mov	r3, r2
 8003c08:	eb42 0303 	adc.w	r3, r2, r3
 8003c0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c0e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003c12:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003c16:	f7fc fb33 	bl	8000280 <__aeabi_uldivmod>
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	460b      	mov	r3, r1
 8003c1e:	4611      	mov	r1, r2
 8003c20:	4b3b      	ldr	r3, [pc, #236]	@ (8003d10 <UART_SetConfig+0x2d4>)
 8003c22:	fba3 2301 	umull	r2, r3, r3, r1
 8003c26:	095b      	lsrs	r3, r3, #5
 8003c28:	2264      	movs	r2, #100	@ 0x64
 8003c2a:	fb02 f303 	mul.w	r3, r2, r3
 8003c2e:	1acb      	subs	r3, r1, r3
 8003c30:	00db      	lsls	r3, r3, #3
 8003c32:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003c36:	4b36      	ldr	r3, [pc, #216]	@ (8003d10 <UART_SetConfig+0x2d4>)
 8003c38:	fba3 2302 	umull	r2, r3, r3, r2
 8003c3c:	095b      	lsrs	r3, r3, #5
 8003c3e:	005b      	lsls	r3, r3, #1
 8003c40:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003c44:	441c      	add	r4, r3
 8003c46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003c50:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003c54:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003c58:	4642      	mov	r2, r8
 8003c5a:	464b      	mov	r3, r9
 8003c5c:	1891      	adds	r1, r2, r2
 8003c5e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003c60:	415b      	adcs	r3, r3
 8003c62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c64:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003c68:	4641      	mov	r1, r8
 8003c6a:	1851      	adds	r1, r2, r1
 8003c6c:	6339      	str	r1, [r7, #48]	@ 0x30
 8003c6e:	4649      	mov	r1, r9
 8003c70:	414b      	adcs	r3, r1
 8003c72:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c74:	f04f 0200 	mov.w	r2, #0
 8003c78:	f04f 0300 	mov.w	r3, #0
 8003c7c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003c80:	4659      	mov	r1, fp
 8003c82:	00cb      	lsls	r3, r1, #3
 8003c84:	4651      	mov	r1, sl
 8003c86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c8a:	4651      	mov	r1, sl
 8003c8c:	00ca      	lsls	r2, r1, #3
 8003c8e:	4610      	mov	r0, r2
 8003c90:	4619      	mov	r1, r3
 8003c92:	4603      	mov	r3, r0
 8003c94:	4642      	mov	r2, r8
 8003c96:	189b      	adds	r3, r3, r2
 8003c98:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003c9c:	464b      	mov	r3, r9
 8003c9e:	460a      	mov	r2, r1
 8003ca0:	eb42 0303 	adc.w	r3, r2, r3
 8003ca4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003cb4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003cb8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003cbc:	460b      	mov	r3, r1
 8003cbe:	18db      	adds	r3, r3, r3
 8003cc0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003cc2:	4613      	mov	r3, r2
 8003cc4:	eb42 0303 	adc.w	r3, r2, r3
 8003cc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003cce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003cd2:	f7fc fad5 	bl	8000280 <__aeabi_uldivmod>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	460b      	mov	r3, r1
 8003cda:	4b0d      	ldr	r3, [pc, #52]	@ (8003d10 <UART_SetConfig+0x2d4>)
 8003cdc:	fba3 1302 	umull	r1, r3, r3, r2
 8003ce0:	095b      	lsrs	r3, r3, #5
 8003ce2:	2164      	movs	r1, #100	@ 0x64
 8003ce4:	fb01 f303 	mul.w	r3, r1, r3
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	00db      	lsls	r3, r3, #3
 8003cec:	3332      	adds	r3, #50	@ 0x32
 8003cee:	4a08      	ldr	r2, [pc, #32]	@ (8003d10 <UART_SetConfig+0x2d4>)
 8003cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf4:	095b      	lsrs	r3, r3, #5
 8003cf6:	f003 0207 	and.w	r2, r3, #7
 8003cfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4422      	add	r2, r4
 8003d02:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003d04:	e106      	b.n	8003f14 <UART_SetConfig+0x4d8>
 8003d06:	bf00      	nop
 8003d08:	40011000 	.word	0x40011000
 8003d0c:	40011400 	.word	0x40011400
 8003d10:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003d14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003d1e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003d22:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003d26:	4642      	mov	r2, r8
 8003d28:	464b      	mov	r3, r9
 8003d2a:	1891      	adds	r1, r2, r2
 8003d2c:	6239      	str	r1, [r7, #32]
 8003d2e:	415b      	adcs	r3, r3
 8003d30:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d32:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003d36:	4641      	mov	r1, r8
 8003d38:	1854      	adds	r4, r2, r1
 8003d3a:	4649      	mov	r1, r9
 8003d3c:	eb43 0501 	adc.w	r5, r3, r1
 8003d40:	f04f 0200 	mov.w	r2, #0
 8003d44:	f04f 0300 	mov.w	r3, #0
 8003d48:	00eb      	lsls	r3, r5, #3
 8003d4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d4e:	00e2      	lsls	r2, r4, #3
 8003d50:	4614      	mov	r4, r2
 8003d52:	461d      	mov	r5, r3
 8003d54:	4643      	mov	r3, r8
 8003d56:	18e3      	adds	r3, r4, r3
 8003d58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003d5c:	464b      	mov	r3, r9
 8003d5e:	eb45 0303 	adc.w	r3, r5, r3
 8003d62:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003d66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003d72:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003d76:	f04f 0200 	mov.w	r2, #0
 8003d7a:	f04f 0300 	mov.w	r3, #0
 8003d7e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003d82:	4629      	mov	r1, r5
 8003d84:	008b      	lsls	r3, r1, #2
 8003d86:	4621      	mov	r1, r4
 8003d88:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d8c:	4621      	mov	r1, r4
 8003d8e:	008a      	lsls	r2, r1, #2
 8003d90:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003d94:	f7fc fa74 	bl	8000280 <__aeabi_uldivmod>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	460b      	mov	r3, r1
 8003d9c:	4b60      	ldr	r3, [pc, #384]	@ (8003f20 <UART_SetConfig+0x4e4>)
 8003d9e:	fba3 2302 	umull	r2, r3, r3, r2
 8003da2:	095b      	lsrs	r3, r3, #5
 8003da4:	011c      	lsls	r4, r3, #4
 8003da6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003daa:	2200      	movs	r2, #0
 8003dac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003db0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003db4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003db8:	4642      	mov	r2, r8
 8003dba:	464b      	mov	r3, r9
 8003dbc:	1891      	adds	r1, r2, r2
 8003dbe:	61b9      	str	r1, [r7, #24]
 8003dc0:	415b      	adcs	r3, r3
 8003dc2:	61fb      	str	r3, [r7, #28]
 8003dc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003dc8:	4641      	mov	r1, r8
 8003dca:	1851      	adds	r1, r2, r1
 8003dcc:	6139      	str	r1, [r7, #16]
 8003dce:	4649      	mov	r1, r9
 8003dd0:	414b      	adcs	r3, r1
 8003dd2:	617b      	str	r3, [r7, #20]
 8003dd4:	f04f 0200 	mov.w	r2, #0
 8003dd8:	f04f 0300 	mov.w	r3, #0
 8003ddc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003de0:	4659      	mov	r1, fp
 8003de2:	00cb      	lsls	r3, r1, #3
 8003de4:	4651      	mov	r1, sl
 8003de6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003dea:	4651      	mov	r1, sl
 8003dec:	00ca      	lsls	r2, r1, #3
 8003dee:	4610      	mov	r0, r2
 8003df0:	4619      	mov	r1, r3
 8003df2:	4603      	mov	r3, r0
 8003df4:	4642      	mov	r2, r8
 8003df6:	189b      	adds	r3, r3, r2
 8003df8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003dfc:	464b      	mov	r3, r9
 8003dfe:	460a      	mov	r2, r1
 8003e00:	eb42 0303 	adc.w	r3, r2, r3
 8003e04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003e12:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003e14:	f04f 0200 	mov.w	r2, #0
 8003e18:	f04f 0300 	mov.w	r3, #0
 8003e1c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003e20:	4649      	mov	r1, r9
 8003e22:	008b      	lsls	r3, r1, #2
 8003e24:	4641      	mov	r1, r8
 8003e26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e2a:	4641      	mov	r1, r8
 8003e2c:	008a      	lsls	r2, r1, #2
 8003e2e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003e32:	f7fc fa25 	bl	8000280 <__aeabi_uldivmod>
 8003e36:	4602      	mov	r2, r0
 8003e38:	460b      	mov	r3, r1
 8003e3a:	4611      	mov	r1, r2
 8003e3c:	4b38      	ldr	r3, [pc, #224]	@ (8003f20 <UART_SetConfig+0x4e4>)
 8003e3e:	fba3 2301 	umull	r2, r3, r3, r1
 8003e42:	095b      	lsrs	r3, r3, #5
 8003e44:	2264      	movs	r2, #100	@ 0x64
 8003e46:	fb02 f303 	mul.w	r3, r2, r3
 8003e4a:	1acb      	subs	r3, r1, r3
 8003e4c:	011b      	lsls	r3, r3, #4
 8003e4e:	3332      	adds	r3, #50	@ 0x32
 8003e50:	4a33      	ldr	r2, [pc, #204]	@ (8003f20 <UART_SetConfig+0x4e4>)
 8003e52:	fba2 2303 	umull	r2, r3, r2, r3
 8003e56:	095b      	lsrs	r3, r3, #5
 8003e58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e5c:	441c      	add	r4, r3
 8003e5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e62:	2200      	movs	r2, #0
 8003e64:	673b      	str	r3, [r7, #112]	@ 0x70
 8003e66:	677a      	str	r2, [r7, #116]	@ 0x74
 8003e68:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003e6c:	4642      	mov	r2, r8
 8003e6e:	464b      	mov	r3, r9
 8003e70:	1891      	adds	r1, r2, r2
 8003e72:	60b9      	str	r1, [r7, #8]
 8003e74:	415b      	adcs	r3, r3
 8003e76:	60fb      	str	r3, [r7, #12]
 8003e78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003e7c:	4641      	mov	r1, r8
 8003e7e:	1851      	adds	r1, r2, r1
 8003e80:	6039      	str	r1, [r7, #0]
 8003e82:	4649      	mov	r1, r9
 8003e84:	414b      	adcs	r3, r1
 8003e86:	607b      	str	r3, [r7, #4]
 8003e88:	f04f 0200 	mov.w	r2, #0
 8003e8c:	f04f 0300 	mov.w	r3, #0
 8003e90:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003e94:	4659      	mov	r1, fp
 8003e96:	00cb      	lsls	r3, r1, #3
 8003e98:	4651      	mov	r1, sl
 8003e9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e9e:	4651      	mov	r1, sl
 8003ea0:	00ca      	lsls	r2, r1, #3
 8003ea2:	4610      	mov	r0, r2
 8003ea4:	4619      	mov	r1, r3
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	4642      	mov	r2, r8
 8003eaa:	189b      	adds	r3, r3, r2
 8003eac:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003eae:	464b      	mov	r3, r9
 8003eb0:	460a      	mov	r2, r1
 8003eb2:	eb42 0303 	adc.w	r3, r2, r3
 8003eb6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ec2:	667a      	str	r2, [r7, #100]	@ 0x64
 8003ec4:	f04f 0200 	mov.w	r2, #0
 8003ec8:	f04f 0300 	mov.w	r3, #0
 8003ecc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003ed0:	4649      	mov	r1, r9
 8003ed2:	008b      	lsls	r3, r1, #2
 8003ed4:	4641      	mov	r1, r8
 8003ed6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003eda:	4641      	mov	r1, r8
 8003edc:	008a      	lsls	r2, r1, #2
 8003ede:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003ee2:	f7fc f9cd 	bl	8000280 <__aeabi_uldivmod>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	460b      	mov	r3, r1
 8003eea:	4b0d      	ldr	r3, [pc, #52]	@ (8003f20 <UART_SetConfig+0x4e4>)
 8003eec:	fba3 1302 	umull	r1, r3, r3, r2
 8003ef0:	095b      	lsrs	r3, r3, #5
 8003ef2:	2164      	movs	r1, #100	@ 0x64
 8003ef4:	fb01 f303 	mul.w	r3, r1, r3
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	011b      	lsls	r3, r3, #4
 8003efc:	3332      	adds	r3, #50	@ 0x32
 8003efe:	4a08      	ldr	r2, [pc, #32]	@ (8003f20 <UART_SetConfig+0x4e4>)
 8003f00:	fba2 2303 	umull	r2, r3, r2, r3
 8003f04:	095b      	lsrs	r3, r3, #5
 8003f06:	f003 020f 	and.w	r2, r3, #15
 8003f0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4422      	add	r2, r4
 8003f12:	609a      	str	r2, [r3, #8]
}
 8003f14:	bf00      	nop
 8003f16:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f20:	51eb851f 	.word	0x51eb851f

08003f24 <siprintf>:
 8003f24:	b40e      	push	{r1, r2, r3}
 8003f26:	b510      	push	{r4, lr}
 8003f28:	b09d      	sub	sp, #116	@ 0x74
 8003f2a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003f2c:	9002      	str	r0, [sp, #8]
 8003f2e:	9006      	str	r0, [sp, #24]
 8003f30:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003f34:	480a      	ldr	r0, [pc, #40]	@ (8003f60 <siprintf+0x3c>)
 8003f36:	9107      	str	r1, [sp, #28]
 8003f38:	9104      	str	r1, [sp, #16]
 8003f3a:	490a      	ldr	r1, [pc, #40]	@ (8003f64 <siprintf+0x40>)
 8003f3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003f40:	9105      	str	r1, [sp, #20]
 8003f42:	2400      	movs	r4, #0
 8003f44:	a902      	add	r1, sp, #8
 8003f46:	6800      	ldr	r0, [r0, #0]
 8003f48:	9301      	str	r3, [sp, #4]
 8003f4a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003f4c:	f000 f994 	bl	8004278 <_svfiprintf_r>
 8003f50:	9b02      	ldr	r3, [sp, #8]
 8003f52:	701c      	strb	r4, [r3, #0]
 8003f54:	b01d      	add	sp, #116	@ 0x74
 8003f56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f5a:	b003      	add	sp, #12
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	20000024 	.word	0x20000024
 8003f64:	ffff0208 	.word	0xffff0208

08003f68 <memset>:
 8003f68:	4402      	add	r2, r0
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d100      	bne.n	8003f72 <memset+0xa>
 8003f70:	4770      	bx	lr
 8003f72:	f803 1b01 	strb.w	r1, [r3], #1
 8003f76:	e7f9      	b.n	8003f6c <memset+0x4>

08003f78 <__errno>:
 8003f78:	4b01      	ldr	r3, [pc, #4]	@ (8003f80 <__errno+0x8>)
 8003f7a:	6818      	ldr	r0, [r3, #0]
 8003f7c:	4770      	bx	lr
 8003f7e:	bf00      	nop
 8003f80:	20000024 	.word	0x20000024

08003f84 <__libc_init_array>:
 8003f84:	b570      	push	{r4, r5, r6, lr}
 8003f86:	4d0d      	ldr	r5, [pc, #52]	@ (8003fbc <__libc_init_array+0x38>)
 8003f88:	4c0d      	ldr	r4, [pc, #52]	@ (8003fc0 <__libc_init_array+0x3c>)
 8003f8a:	1b64      	subs	r4, r4, r5
 8003f8c:	10a4      	asrs	r4, r4, #2
 8003f8e:	2600      	movs	r6, #0
 8003f90:	42a6      	cmp	r6, r4
 8003f92:	d109      	bne.n	8003fa8 <__libc_init_array+0x24>
 8003f94:	4d0b      	ldr	r5, [pc, #44]	@ (8003fc4 <__libc_init_array+0x40>)
 8003f96:	4c0c      	ldr	r4, [pc, #48]	@ (8003fc8 <__libc_init_array+0x44>)
 8003f98:	f000 fc64 	bl	8004864 <_init>
 8003f9c:	1b64      	subs	r4, r4, r5
 8003f9e:	10a4      	asrs	r4, r4, #2
 8003fa0:	2600      	movs	r6, #0
 8003fa2:	42a6      	cmp	r6, r4
 8003fa4:	d105      	bne.n	8003fb2 <__libc_init_array+0x2e>
 8003fa6:	bd70      	pop	{r4, r5, r6, pc}
 8003fa8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fac:	4798      	blx	r3
 8003fae:	3601      	adds	r6, #1
 8003fb0:	e7ee      	b.n	8003f90 <__libc_init_array+0xc>
 8003fb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fb6:	4798      	blx	r3
 8003fb8:	3601      	adds	r6, #1
 8003fba:	e7f2      	b.n	8003fa2 <__libc_init_array+0x1e>
 8003fbc:	08004b60 	.word	0x08004b60
 8003fc0:	08004b60 	.word	0x08004b60
 8003fc4:	08004b60 	.word	0x08004b60
 8003fc8:	08004b64 	.word	0x08004b64

08003fcc <__retarget_lock_acquire_recursive>:
 8003fcc:	4770      	bx	lr

08003fce <__retarget_lock_release_recursive>:
 8003fce:	4770      	bx	lr

08003fd0 <_free_r>:
 8003fd0:	b538      	push	{r3, r4, r5, lr}
 8003fd2:	4605      	mov	r5, r0
 8003fd4:	2900      	cmp	r1, #0
 8003fd6:	d041      	beq.n	800405c <_free_r+0x8c>
 8003fd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003fdc:	1f0c      	subs	r4, r1, #4
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	bfb8      	it	lt
 8003fe2:	18e4      	addlt	r4, r4, r3
 8003fe4:	f000 f8e0 	bl	80041a8 <__malloc_lock>
 8003fe8:	4a1d      	ldr	r2, [pc, #116]	@ (8004060 <_free_r+0x90>)
 8003fea:	6813      	ldr	r3, [r2, #0]
 8003fec:	b933      	cbnz	r3, 8003ffc <_free_r+0x2c>
 8003fee:	6063      	str	r3, [r4, #4]
 8003ff0:	6014      	str	r4, [r2, #0]
 8003ff2:	4628      	mov	r0, r5
 8003ff4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003ff8:	f000 b8dc 	b.w	80041b4 <__malloc_unlock>
 8003ffc:	42a3      	cmp	r3, r4
 8003ffe:	d908      	bls.n	8004012 <_free_r+0x42>
 8004000:	6820      	ldr	r0, [r4, #0]
 8004002:	1821      	adds	r1, r4, r0
 8004004:	428b      	cmp	r3, r1
 8004006:	bf01      	itttt	eq
 8004008:	6819      	ldreq	r1, [r3, #0]
 800400a:	685b      	ldreq	r3, [r3, #4]
 800400c:	1809      	addeq	r1, r1, r0
 800400e:	6021      	streq	r1, [r4, #0]
 8004010:	e7ed      	b.n	8003fee <_free_r+0x1e>
 8004012:	461a      	mov	r2, r3
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	b10b      	cbz	r3, 800401c <_free_r+0x4c>
 8004018:	42a3      	cmp	r3, r4
 800401a:	d9fa      	bls.n	8004012 <_free_r+0x42>
 800401c:	6811      	ldr	r1, [r2, #0]
 800401e:	1850      	adds	r0, r2, r1
 8004020:	42a0      	cmp	r0, r4
 8004022:	d10b      	bne.n	800403c <_free_r+0x6c>
 8004024:	6820      	ldr	r0, [r4, #0]
 8004026:	4401      	add	r1, r0
 8004028:	1850      	adds	r0, r2, r1
 800402a:	4283      	cmp	r3, r0
 800402c:	6011      	str	r1, [r2, #0]
 800402e:	d1e0      	bne.n	8003ff2 <_free_r+0x22>
 8004030:	6818      	ldr	r0, [r3, #0]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	6053      	str	r3, [r2, #4]
 8004036:	4408      	add	r0, r1
 8004038:	6010      	str	r0, [r2, #0]
 800403a:	e7da      	b.n	8003ff2 <_free_r+0x22>
 800403c:	d902      	bls.n	8004044 <_free_r+0x74>
 800403e:	230c      	movs	r3, #12
 8004040:	602b      	str	r3, [r5, #0]
 8004042:	e7d6      	b.n	8003ff2 <_free_r+0x22>
 8004044:	6820      	ldr	r0, [r4, #0]
 8004046:	1821      	adds	r1, r4, r0
 8004048:	428b      	cmp	r3, r1
 800404a:	bf04      	itt	eq
 800404c:	6819      	ldreq	r1, [r3, #0]
 800404e:	685b      	ldreq	r3, [r3, #4]
 8004050:	6063      	str	r3, [r4, #4]
 8004052:	bf04      	itt	eq
 8004054:	1809      	addeq	r1, r1, r0
 8004056:	6021      	streq	r1, [r4, #0]
 8004058:	6054      	str	r4, [r2, #4]
 800405a:	e7ca      	b.n	8003ff2 <_free_r+0x22>
 800405c:	bd38      	pop	{r3, r4, r5, pc}
 800405e:	bf00      	nop
 8004060:	20000758 	.word	0x20000758

08004064 <sbrk_aligned>:
 8004064:	b570      	push	{r4, r5, r6, lr}
 8004066:	4e0f      	ldr	r6, [pc, #60]	@ (80040a4 <sbrk_aligned+0x40>)
 8004068:	460c      	mov	r4, r1
 800406a:	6831      	ldr	r1, [r6, #0]
 800406c:	4605      	mov	r5, r0
 800406e:	b911      	cbnz	r1, 8004076 <sbrk_aligned+0x12>
 8004070:	f000 fba4 	bl	80047bc <_sbrk_r>
 8004074:	6030      	str	r0, [r6, #0]
 8004076:	4621      	mov	r1, r4
 8004078:	4628      	mov	r0, r5
 800407a:	f000 fb9f 	bl	80047bc <_sbrk_r>
 800407e:	1c43      	adds	r3, r0, #1
 8004080:	d103      	bne.n	800408a <sbrk_aligned+0x26>
 8004082:	f04f 34ff 	mov.w	r4, #4294967295
 8004086:	4620      	mov	r0, r4
 8004088:	bd70      	pop	{r4, r5, r6, pc}
 800408a:	1cc4      	adds	r4, r0, #3
 800408c:	f024 0403 	bic.w	r4, r4, #3
 8004090:	42a0      	cmp	r0, r4
 8004092:	d0f8      	beq.n	8004086 <sbrk_aligned+0x22>
 8004094:	1a21      	subs	r1, r4, r0
 8004096:	4628      	mov	r0, r5
 8004098:	f000 fb90 	bl	80047bc <_sbrk_r>
 800409c:	3001      	adds	r0, #1
 800409e:	d1f2      	bne.n	8004086 <sbrk_aligned+0x22>
 80040a0:	e7ef      	b.n	8004082 <sbrk_aligned+0x1e>
 80040a2:	bf00      	nop
 80040a4:	20000754 	.word	0x20000754

080040a8 <_malloc_r>:
 80040a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80040ac:	1ccd      	adds	r5, r1, #3
 80040ae:	f025 0503 	bic.w	r5, r5, #3
 80040b2:	3508      	adds	r5, #8
 80040b4:	2d0c      	cmp	r5, #12
 80040b6:	bf38      	it	cc
 80040b8:	250c      	movcc	r5, #12
 80040ba:	2d00      	cmp	r5, #0
 80040bc:	4606      	mov	r6, r0
 80040be:	db01      	blt.n	80040c4 <_malloc_r+0x1c>
 80040c0:	42a9      	cmp	r1, r5
 80040c2:	d904      	bls.n	80040ce <_malloc_r+0x26>
 80040c4:	230c      	movs	r3, #12
 80040c6:	6033      	str	r3, [r6, #0]
 80040c8:	2000      	movs	r0, #0
 80040ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80040ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80041a4 <_malloc_r+0xfc>
 80040d2:	f000 f869 	bl	80041a8 <__malloc_lock>
 80040d6:	f8d8 3000 	ldr.w	r3, [r8]
 80040da:	461c      	mov	r4, r3
 80040dc:	bb44      	cbnz	r4, 8004130 <_malloc_r+0x88>
 80040de:	4629      	mov	r1, r5
 80040e0:	4630      	mov	r0, r6
 80040e2:	f7ff ffbf 	bl	8004064 <sbrk_aligned>
 80040e6:	1c43      	adds	r3, r0, #1
 80040e8:	4604      	mov	r4, r0
 80040ea:	d158      	bne.n	800419e <_malloc_r+0xf6>
 80040ec:	f8d8 4000 	ldr.w	r4, [r8]
 80040f0:	4627      	mov	r7, r4
 80040f2:	2f00      	cmp	r7, #0
 80040f4:	d143      	bne.n	800417e <_malloc_r+0xd6>
 80040f6:	2c00      	cmp	r4, #0
 80040f8:	d04b      	beq.n	8004192 <_malloc_r+0xea>
 80040fa:	6823      	ldr	r3, [r4, #0]
 80040fc:	4639      	mov	r1, r7
 80040fe:	4630      	mov	r0, r6
 8004100:	eb04 0903 	add.w	r9, r4, r3
 8004104:	f000 fb5a 	bl	80047bc <_sbrk_r>
 8004108:	4581      	cmp	r9, r0
 800410a:	d142      	bne.n	8004192 <_malloc_r+0xea>
 800410c:	6821      	ldr	r1, [r4, #0]
 800410e:	1a6d      	subs	r5, r5, r1
 8004110:	4629      	mov	r1, r5
 8004112:	4630      	mov	r0, r6
 8004114:	f7ff ffa6 	bl	8004064 <sbrk_aligned>
 8004118:	3001      	adds	r0, #1
 800411a:	d03a      	beq.n	8004192 <_malloc_r+0xea>
 800411c:	6823      	ldr	r3, [r4, #0]
 800411e:	442b      	add	r3, r5
 8004120:	6023      	str	r3, [r4, #0]
 8004122:	f8d8 3000 	ldr.w	r3, [r8]
 8004126:	685a      	ldr	r2, [r3, #4]
 8004128:	bb62      	cbnz	r2, 8004184 <_malloc_r+0xdc>
 800412a:	f8c8 7000 	str.w	r7, [r8]
 800412e:	e00f      	b.n	8004150 <_malloc_r+0xa8>
 8004130:	6822      	ldr	r2, [r4, #0]
 8004132:	1b52      	subs	r2, r2, r5
 8004134:	d420      	bmi.n	8004178 <_malloc_r+0xd0>
 8004136:	2a0b      	cmp	r2, #11
 8004138:	d917      	bls.n	800416a <_malloc_r+0xc2>
 800413a:	1961      	adds	r1, r4, r5
 800413c:	42a3      	cmp	r3, r4
 800413e:	6025      	str	r5, [r4, #0]
 8004140:	bf18      	it	ne
 8004142:	6059      	strne	r1, [r3, #4]
 8004144:	6863      	ldr	r3, [r4, #4]
 8004146:	bf08      	it	eq
 8004148:	f8c8 1000 	streq.w	r1, [r8]
 800414c:	5162      	str	r2, [r4, r5]
 800414e:	604b      	str	r3, [r1, #4]
 8004150:	4630      	mov	r0, r6
 8004152:	f000 f82f 	bl	80041b4 <__malloc_unlock>
 8004156:	f104 000b 	add.w	r0, r4, #11
 800415a:	1d23      	adds	r3, r4, #4
 800415c:	f020 0007 	bic.w	r0, r0, #7
 8004160:	1ac2      	subs	r2, r0, r3
 8004162:	bf1c      	itt	ne
 8004164:	1a1b      	subne	r3, r3, r0
 8004166:	50a3      	strne	r3, [r4, r2]
 8004168:	e7af      	b.n	80040ca <_malloc_r+0x22>
 800416a:	6862      	ldr	r2, [r4, #4]
 800416c:	42a3      	cmp	r3, r4
 800416e:	bf0c      	ite	eq
 8004170:	f8c8 2000 	streq.w	r2, [r8]
 8004174:	605a      	strne	r2, [r3, #4]
 8004176:	e7eb      	b.n	8004150 <_malloc_r+0xa8>
 8004178:	4623      	mov	r3, r4
 800417a:	6864      	ldr	r4, [r4, #4]
 800417c:	e7ae      	b.n	80040dc <_malloc_r+0x34>
 800417e:	463c      	mov	r4, r7
 8004180:	687f      	ldr	r7, [r7, #4]
 8004182:	e7b6      	b.n	80040f2 <_malloc_r+0x4a>
 8004184:	461a      	mov	r2, r3
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	42a3      	cmp	r3, r4
 800418a:	d1fb      	bne.n	8004184 <_malloc_r+0xdc>
 800418c:	2300      	movs	r3, #0
 800418e:	6053      	str	r3, [r2, #4]
 8004190:	e7de      	b.n	8004150 <_malloc_r+0xa8>
 8004192:	230c      	movs	r3, #12
 8004194:	6033      	str	r3, [r6, #0]
 8004196:	4630      	mov	r0, r6
 8004198:	f000 f80c 	bl	80041b4 <__malloc_unlock>
 800419c:	e794      	b.n	80040c8 <_malloc_r+0x20>
 800419e:	6005      	str	r5, [r0, #0]
 80041a0:	e7d6      	b.n	8004150 <_malloc_r+0xa8>
 80041a2:	bf00      	nop
 80041a4:	20000758 	.word	0x20000758

080041a8 <__malloc_lock>:
 80041a8:	4801      	ldr	r0, [pc, #4]	@ (80041b0 <__malloc_lock+0x8>)
 80041aa:	f7ff bf0f 	b.w	8003fcc <__retarget_lock_acquire_recursive>
 80041ae:	bf00      	nop
 80041b0:	20000750 	.word	0x20000750

080041b4 <__malloc_unlock>:
 80041b4:	4801      	ldr	r0, [pc, #4]	@ (80041bc <__malloc_unlock+0x8>)
 80041b6:	f7ff bf0a 	b.w	8003fce <__retarget_lock_release_recursive>
 80041ba:	bf00      	nop
 80041bc:	20000750 	.word	0x20000750

080041c0 <__ssputs_r>:
 80041c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041c4:	688e      	ldr	r6, [r1, #8]
 80041c6:	461f      	mov	r7, r3
 80041c8:	42be      	cmp	r6, r7
 80041ca:	680b      	ldr	r3, [r1, #0]
 80041cc:	4682      	mov	sl, r0
 80041ce:	460c      	mov	r4, r1
 80041d0:	4690      	mov	r8, r2
 80041d2:	d82d      	bhi.n	8004230 <__ssputs_r+0x70>
 80041d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80041d8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80041dc:	d026      	beq.n	800422c <__ssputs_r+0x6c>
 80041de:	6965      	ldr	r5, [r4, #20]
 80041e0:	6909      	ldr	r1, [r1, #16]
 80041e2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80041e6:	eba3 0901 	sub.w	r9, r3, r1
 80041ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80041ee:	1c7b      	adds	r3, r7, #1
 80041f0:	444b      	add	r3, r9
 80041f2:	106d      	asrs	r5, r5, #1
 80041f4:	429d      	cmp	r5, r3
 80041f6:	bf38      	it	cc
 80041f8:	461d      	movcc	r5, r3
 80041fa:	0553      	lsls	r3, r2, #21
 80041fc:	d527      	bpl.n	800424e <__ssputs_r+0x8e>
 80041fe:	4629      	mov	r1, r5
 8004200:	f7ff ff52 	bl	80040a8 <_malloc_r>
 8004204:	4606      	mov	r6, r0
 8004206:	b360      	cbz	r0, 8004262 <__ssputs_r+0xa2>
 8004208:	6921      	ldr	r1, [r4, #16]
 800420a:	464a      	mov	r2, r9
 800420c:	f000 fae6 	bl	80047dc <memcpy>
 8004210:	89a3      	ldrh	r3, [r4, #12]
 8004212:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004216:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800421a:	81a3      	strh	r3, [r4, #12]
 800421c:	6126      	str	r6, [r4, #16]
 800421e:	6165      	str	r5, [r4, #20]
 8004220:	444e      	add	r6, r9
 8004222:	eba5 0509 	sub.w	r5, r5, r9
 8004226:	6026      	str	r6, [r4, #0]
 8004228:	60a5      	str	r5, [r4, #8]
 800422a:	463e      	mov	r6, r7
 800422c:	42be      	cmp	r6, r7
 800422e:	d900      	bls.n	8004232 <__ssputs_r+0x72>
 8004230:	463e      	mov	r6, r7
 8004232:	6820      	ldr	r0, [r4, #0]
 8004234:	4632      	mov	r2, r6
 8004236:	4641      	mov	r1, r8
 8004238:	f000 faa6 	bl	8004788 <memmove>
 800423c:	68a3      	ldr	r3, [r4, #8]
 800423e:	1b9b      	subs	r3, r3, r6
 8004240:	60a3      	str	r3, [r4, #8]
 8004242:	6823      	ldr	r3, [r4, #0]
 8004244:	4433      	add	r3, r6
 8004246:	6023      	str	r3, [r4, #0]
 8004248:	2000      	movs	r0, #0
 800424a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800424e:	462a      	mov	r2, r5
 8004250:	f000 fad2 	bl	80047f8 <_realloc_r>
 8004254:	4606      	mov	r6, r0
 8004256:	2800      	cmp	r0, #0
 8004258:	d1e0      	bne.n	800421c <__ssputs_r+0x5c>
 800425a:	6921      	ldr	r1, [r4, #16]
 800425c:	4650      	mov	r0, sl
 800425e:	f7ff feb7 	bl	8003fd0 <_free_r>
 8004262:	230c      	movs	r3, #12
 8004264:	f8ca 3000 	str.w	r3, [sl]
 8004268:	89a3      	ldrh	r3, [r4, #12]
 800426a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800426e:	81a3      	strh	r3, [r4, #12]
 8004270:	f04f 30ff 	mov.w	r0, #4294967295
 8004274:	e7e9      	b.n	800424a <__ssputs_r+0x8a>
	...

08004278 <_svfiprintf_r>:
 8004278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800427c:	4698      	mov	r8, r3
 800427e:	898b      	ldrh	r3, [r1, #12]
 8004280:	061b      	lsls	r3, r3, #24
 8004282:	b09d      	sub	sp, #116	@ 0x74
 8004284:	4607      	mov	r7, r0
 8004286:	460d      	mov	r5, r1
 8004288:	4614      	mov	r4, r2
 800428a:	d510      	bpl.n	80042ae <_svfiprintf_r+0x36>
 800428c:	690b      	ldr	r3, [r1, #16]
 800428e:	b973      	cbnz	r3, 80042ae <_svfiprintf_r+0x36>
 8004290:	2140      	movs	r1, #64	@ 0x40
 8004292:	f7ff ff09 	bl	80040a8 <_malloc_r>
 8004296:	6028      	str	r0, [r5, #0]
 8004298:	6128      	str	r0, [r5, #16]
 800429a:	b930      	cbnz	r0, 80042aa <_svfiprintf_r+0x32>
 800429c:	230c      	movs	r3, #12
 800429e:	603b      	str	r3, [r7, #0]
 80042a0:	f04f 30ff 	mov.w	r0, #4294967295
 80042a4:	b01d      	add	sp, #116	@ 0x74
 80042a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042aa:	2340      	movs	r3, #64	@ 0x40
 80042ac:	616b      	str	r3, [r5, #20]
 80042ae:	2300      	movs	r3, #0
 80042b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80042b2:	2320      	movs	r3, #32
 80042b4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80042b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80042bc:	2330      	movs	r3, #48	@ 0x30
 80042be:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800445c <_svfiprintf_r+0x1e4>
 80042c2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80042c6:	f04f 0901 	mov.w	r9, #1
 80042ca:	4623      	mov	r3, r4
 80042cc:	469a      	mov	sl, r3
 80042ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80042d2:	b10a      	cbz	r2, 80042d8 <_svfiprintf_r+0x60>
 80042d4:	2a25      	cmp	r2, #37	@ 0x25
 80042d6:	d1f9      	bne.n	80042cc <_svfiprintf_r+0x54>
 80042d8:	ebba 0b04 	subs.w	fp, sl, r4
 80042dc:	d00b      	beq.n	80042f6 <_svfiprintf_r+0x7e>
 80042de:	465b      	mov	r3, fp
 80042e0:	4622      	mov	r2, r4
 80042e2:	4629      	mov	r1, r5
 80042e4:	4638      	mov	r0, r7
 80042e6:	f7ff ff6b 	bl	80041c0 <__ssputs_r>
 80042ea:	3001      	adds	r0, #1
 80042ec:	f000 80a7 	beq.w	800443e <_svfiprintf_r+0x1c6>
 80042f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80042f2:	445a      	add	r2, fp
 80042f4:	9209      	str	r2, [sp, #36]	@ 0x24
 80042f6:	f89a 3000 	ldrb.w	r3, [sl]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	f000 809f 	beq.w	800443e <_svfiprintf_r+0x1c6>
 8004300:	2300      	movs	r3, #0
 8004302:	f04f 32ff 	mov.w	r2, #4294967295
 8004306:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800430a:	f10a 0a01 	add.w	sl, sl, #1
 800430e:	9304      	str	r3, [sp, #16]
 8004310:	9307      	str	r3, [sp, #28]
 8004312:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004316:	931a      	str	r3, [sp, #104]	@ 0x68
 8004318:	4654      	mov	r4, sl
 800431a:	2205      	movs	r2, #5
 800431c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004320:	484e      	ldr	r0, [pc, #312]	@ (800445c <_svfiprintf_r+0x1e4>)
 8004322:	f7fb ff5d 	bl	80001e0 <memchr>
 8004326:	9a04      	ldr	r2, [sp, #16]
 8004328:	b9d8      	cbnz	r0, 8004362 <_svfiprintf_r+0xea>
 800432a:	06d0      	lsls	r0, r2, #27
 800432c:	bf44      	itt	mi
 800432e:	2320      	movmi	r3, #32
 8004330:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004334:	0711      	lsls	r1, r2, #28
 8004336:	bf44      	itt	mi
 8004338:	232b      	movmi	r3, #43	@ 0x2b
 800433a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800433e:	f89a 3000 	ldrb.w	r3, [sl]
 8004342:	2b2a      	cmp	r3, #42	@ 0x2a
 8004344:	d015      	beq.n	8004372 <_svfiprintf_r+0xfa>
 8004346:	9a07      	ldr	r2, [sp, #28]
 8004348:	4654      	mov	r4, sl
 800434a:	2000      	movs	r0, #0
 800434c:	f04f 0c0a 	mov.w	ip, #10
 8004350:	4621      	mov	r1, r4
 8004352:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004356:	3b30      	subs	r3, #48	@ 0x30
 8004358:	2b09      	cmp	r3, #9
 800435a:	d94b      	bls.n	80043f4 <_svfiprintf_r+0x17c>
 800435c:	b1b0      	cbz	r0, 800438c <_svfiprintf_r+0x114>
 800435e:	9207      	str	r2, [sp, #28]
 8004360:	e014      	b.n	800438c <_svfiprintf_r+0x114>
 8004362:	eba0 0308 	sub.w	r3, r0, r8
 8004366:	fa09 f303 	lsl.w	r3, r9, r3
 800436a:	4313      	orrs	r3, r2
 800436c:	9304      	str	r3, [sp, #16]
 800436e:	46a2      	mov	sl, r4
 8004370:	e7d2      	b.n	8004318 <_svfiprintf_r+0xa0>
 8004372:	9b03      	ldr	r3, [sp, #12]
 8004374:	1d19      	adds	r1, r3, #4
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	9103      	str	r1, [sp, #12]
 800437a:	2b00      	cmp	r3, #0
 800437c:	bfbb      	ittet	lt
 800437e:	425b      	neglt	r3, r3
 8004380:	f042 0202 	orrlt.w	r2, r2, #2
 8004384:	9307      	strge	r3, [sp, #28]
 8004386:	9307      	strlt	r3, [sp, #28]
 8004388:	bfb8      	it	lt
 800438a:	9204      	strlt	r2, [sp, #16]
 800438c:	7823      	ldrb	r3, [r4, #0]
 800438e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004390:	d10a      	bne.n	80043a8 <_svfiprintf_r+0x130>
 8004392:	7863      	ldrb	r3, [r4, #1]
 8004394:	2b2a      	cmp	r3, #42	@ 0x2a
 8004396:	d132      	bne.n	80043fe <_svfiprintf_r+0x186>
 8004398:	9b03      	ldr	r3, [sp, #12]
 800439a:	1d1a      	adds	r2, r3, #4
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	9203      	str	r2, [sp, #12]
 80043a0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80043a4:	3402      	adds	r4, #2
 80043a6:	9305      	str	r3, [sp, #20]
 80043a8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800446c <_svfiprintf_r+0x1f4>
 80043ac:	7821      	ldrb	r1, [r4, #0]
 80043ae:	2203      	movs	r2, #3
 80043b0:	4650      	mov	r0, sl
 80043b2:	f7fb ff15 	bl	80001e0 <memchr>
 80043b6:	b138      	cbz	r0, 80043c8 <_svfiprintf_r+0x150>
 80043b8:	9b04      	ldr	r3, [sp, #16]
 80043ba:	eba0 000a 	sub.w	r0, r0, sl
 80043be:	2240      	movs	r2, #64	@ 0x40
 80043c0:	4082      	lsls	r2, r0
 80043c2:	4313      	orrs	r3, r2
 80043c4:	3401      	adds	r4, #1
 80043c6:	9304      	str	r3, [sp, #16]
 80043c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043cc:	4824      	ldr	r0, [pc, #144]	@ (8004460 <_svfiprintf_r+0x1e8>)
 80043ce:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80043d2:	2206      	movs	r2, #6
 80043d4:	f7fb ff04 	bl	80001e0 <memchr>
 80043d8:	2800      	cmp	r0, #0
 80043da:	d036      	beq.n	800444a <_svfiprintf_r+0x1d2>
 80043dc:	4b21      	ldr	r3, [pc, #132]	@ (8004464 <_svfiprintf_r+0x1ec>)
 80043de:	bb1b      	cbnz	r3, 8004428 <_svfiprintf_r+0x1b0>
 80043e0:	9b03      	ldr	r3, [sp, #12]
 80043e2:	3307      	adds	r3, #7
 80043e4:	f023 0307 	bic.w	r3, r3, #7
 80043e8:	3308      	adds	r3, #8
 80043ea:	9303      	str	r3, [sp, #12]
 80043ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043ee:	4433      	add	r3, r6
 80043f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80043f2:	e76a      	b.n	80042ca <_svfiprintf_r+0x52>
 80043f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80043f8:	460c      	mov	r4, r1
 80043fa:	2001      	movs	r0, #1
 80043fc:	e7a8      	b.n	8004350 <_svfiprintf_r+0xd8>
 80043fe:	2300      	movs	r3, #0
 8004400:	3401      	adds	r4, #1
 8004402:	9305      	str	r3, [sp, #20]
 8004404:	4619      	mov	r1, r3
 8004406:	f04f 0c0a 	mov.w	ip, #10
 800440a:	4620      	mov	r0, r4
 800440c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004410:	3a30      	subs	r2, #48	@ 0x30
 8004412:	2a09      	cmp	r2, #9
 8004414:	d903      	bls.n	800441e <_svfiprintf_r+0x1a6>
 8004416:	2b00      	cmp	r3, #0
 8004418:	d0c6      	beq.n	80043a8 <_svfiprintf_r+0x130>
 800441a:	9105      	str	r1, [sp, #20]
 800441c:	e7c4      	b.n	80043a8 <_svfiprintf_r+0x130>
 800441e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004422:	4604      	mov	r4, r0
 8004424:	2301      	movs	r3, #1
 8004426:	e7f0      	b.n	800440a <_svfiprintf_r+0x192>
 8004428:	ab03      	add	r3, sp, #12
 800442a:	9300      	str	r3, [sp, #0]
 800442c:	462a      	mov	r2, r5
 800442e:	4b0e      	ldr	r3, [pc, #56]	@ (8004468 <_svfiprintf_r+0x1f0>)
 8004430:	a904      	add	r1, sp, #16
 8004432:	4638      	mov	r0, r7
 8004434:	f3af 8000 	nop.w
 8004438:	1c42      	adds	r2, r0, #1
 800443a:	4606      	mov	r6, r0
 800443c:	d1d6      	bne.n	80043ec <_svfiprintf_r+0x174>
 800443e:	89ab      	ldrh	r3, [r5, #12]
 8004440:	065b      	lsls	r3, r3, #25
 8004442:	f53f af2d 	bmi.w	80042a0 <_svfiprintf_r+0x28>
 8004446:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004448:	e72c      	b.n	80042a4 <_svfiprintf_r+0x2c>
 800444a:	ab03      	add	r3, sp, #12
 800444c:	9300      	str	r3, [sp, #0]
 800444e:	462a      	mov	r2, r5
 8004450:	4b05      	ldr	r3, [pc, #20]	@ (8004468 <_svfiprintf_r+0x1f0>)
 8004452:	a904      	add	r1, sp, #16
 8004454:	4638      	mov	r0, r7
 8004456:	f000 f879 	bl	800454c <_printf_i>
 800445a:	e7ed      	b.n	8004438 <_svfiprintf_r+0x1c0>
 800445c:	08004b24 	.word	0x08004b24
 8004460:	08004b2e 	.word	0x08004b2e
 8004464:	00000000 	.word	0x00000000
 8004468:	080041c1 	.word	0x080041c1
 800446c:	08004b2a 	.word	0x08004b2a

08004470 <_printf_common>:
 8004470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004474:	4616      	mov	r6, r2
 8004476:	4698      	mov	r8, r3
 8004478:	688a      	ldr	r2, [r1, #8]
 800447a:	690b      	ldr	r3, [r1, #16]
 800447c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004480:	4293      	cmp	r3, r2
 8004482:	bfb8      	it	lt
 8004484:	4613      	movlt	r3, r2
 8004486:	6033      	str	r3, [r6, #0]
 8004488:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800448c:	4607      	mov	r7, r0
 800448e:	460c      	mov	r4, r1
 8004490:	b10a      	cbz	r2, 8004496 <_printf_common+0x26>
 8004492:	3301      	adds	r3, #1
 8004494:	6033      	str	r3, [r6, #0]
 8004496:	6823      	ldr	r3, [r4, #0]
 8004498:	0699      	lsls	r1, r3, #26
 800449a:	bf42      	ittt	mi
 800449c:	6833      	ldrmi	r3, [r6, #0]
 800449e:	3302      	addmi	r3, #2
 80044a0:	6033      	strmi	r3, [r6, #0]
 80044a2:	6825      	ldr	r5, [r4, #0]
 80044a4:	f015 0506 	ands.w	r5, r5, #6
 80044a8:	d106      	bne.n	80044b8 <_printf_common+0x48>
 80044aa:	f104 0a19 	add.w	sl, r4, #25
 80044ae:	68e3      	ldr	r3, [r4, #12]
 80044b0:	6832      	ldr	r2, [r6, #0]
 80044b2:	1a9b      	subs	r3, r3, r2
 80044b4:	42ab      	cmp	r3, r5
 80044b6:	dc26      	bgt.n	8004506 <_printf_common+0x96>
 80044b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80044bc:	6822      	ldr	r2, [r4, #0]
 80044be:	3b00      	subs	r3, #0
 80044c0:	bf18      	it	ne
 80044c2:	2301      	movne	r3, #1
 80044c4:	0692      	lsls	r2, r2, #26
 80044c6:	d42b      	bmi.n	8004520 <_printf_common+0xb0>
 80044c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80044cc:	4641      	mov	r1, r8
 80044ce:	4638      	mov	r0, r7
 80044d0:	47c8      	blx	r9
 80044d2:	3001      	adds	r0, #1
 80044d4:	d01e      	beq.n	8004514 <_printf_common+0xa4>
 80044d6:	6823      	ldr	r3, [r4, #0]
 80044d8:	6922      	ldr	r2, [r4, #16]
 80044da:	f003 0306 	and.w	r3, r3, #6
 80044de:	2b04      	cmp	r3, #4
 80044e0:	bf02      	ittt	eq
 80044e2:	68e5      	ldreq	r5, [r4, #12]
 80044e4:	6833      	ldreq	r3, [r6, #0]
 80044e6:	1aed      	subeq	r5, r5, r3
 80044e8:	68a3      	ldr	r3, [r4, #8]
 80044ea:	bf0c      	ite	eq
 80044ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80044f0:	2500      	movne	r5, #0
 80044f2:	4293      	cmp	r3, r2
 80044f4:	bfc4      	itt	gt
 80044f6:	1a9b      	subgt	r3, r3, r2
 80044f8:	18ed      	addgt	r5, r5, r3
 80044fa:	2600      	movs	r6, #0
 80044fc:	341a      	adds	r4, #26
 80044fe:	42b5      	cmp	r5, r6
 8004500:	d11a      	bne.n	8004538 <_printf_common+0xc8>
 8004502:	2000      	movs	r0, #0
 8004504:	e008      	b.n	8004518 <_printf_common+0xa8>
 8004506:	2301      	movs	r3, #1
 8004508:	4652      	mov	r2, sl
 800450a:	4641      	mov	r1, r8
 800450c:	4638      	mov	r0, r7
 800450e:	47c8      	blx	r9
 8004510:	3001      	adds	r0, #1
 8004512:	d103      	bne.n	800451c <_printf_common+0xac>
 8004514:	f04f 30ff 	mov.w	r0, #4294967295
 8004518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800451c:	3501      	adds	r5, #1
 800451e:	e7c6      	b.n	80044ae <_printf_common+0x3e>
 8004520:	18e1      	adds	r1, r4, r3
 8004522:	1c5a      	adds	r2, r3, #1
 8004524:	2030      	movs	r0, #48	@ 0x30
 8004526:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800452a:	4422      	add	r2, r4
 800452c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004530:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004534:	3302      	adds	r3, #2
 8004536:	e7c7      	b.n	80044c8 <_printf_common+0x58>
 8004538:	2301      	movs	r3, #1
 800453a:	4622      	mov	r2, r4
 800453c:	4641      	mov	r1, r8
 800453e:	4638      	mov	r0, r7
 8004540:	47c8      	blx	r9
 8004542:	3001      	adds	r0, #1
 8004544:	d0e6      	beq.n	8004514 <_printf_common+0xa4>
 8004546:	3601      	adds	r6, #1
 8004548:	e7d9      	b.n	80044fe <_printf_common+0x8e>
	...

0800454c <_printf_i>:
 800454c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004550:	7e0f      	ldrb	r7, [r1, #24]
 8004552:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004554:	2f78      	cmp	r7, #120	@ 0x78
 8004556:	4691      	mov	r9, r2
 8004558:	4680      	mov	r8, r0
 800455a:	460c      	mov	r4, r1
 800455c:	469a      	mov	sl, r3
 800455e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004562:	d807      	bhi.n	8004574 <_printf_i+0x28>
 8004564:	2f62      	cmp	r7, #98	@ 0x62
 8004566:	d80a      	bhi.n	800457e <_printf_i+0x32>
 8004568:	2f00      	cmp	r7, #0
 800456a:	f000 80d1 	beq.w	8004710 <_printf_i+0x1c4>
 800456e:	2f58      	cmp	r7, #88	@ 0x58
 8004570:	f000 80b8 	beq.w	80046e4 <_printf_i+0x198>
 8004574:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004578:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800457c:	e03a      	b.n	80045f4 <_printf_i+0xa8>
 800457e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004582:	2b15      	cmp	r3, #21
 8004584:	d8f6      	bhi.n	8004574 <_printf_i+0x28>
 8004586:	a101      	add	r1, pc, #4	@ (adr r1, 800458c <_printf_i+0x40>)
 8004588:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800458c:	080045e5 	.word	0x080045e5
 8004590:	080045f9 	.word	0x080045f9
 8004594:	08004575 	.word	0x08004575
 8004598:	08004575 	.word	0x08004575
 800459c:	08004575 	.word	0x08004575
 80045a0:	08004575 	.word	0x08004575
 80045a4:	080045f9 	.word	0x080045f9
 80045a8:	08004575 	.word	0x08004575
 80045ac:	08004575 	.word	0x08004575
 80045b0:	08004575 	.word	0x08004575
 80045b4:	08004575 	.word	0x08004575
 80045b8:	080046f7 	.word	0x080046f7
 80045bc:	08004623 	.word	0x08004623
 80045c0:	080046b1 	.word	0x080046b1
 80045c4:	08004575 	.word	0x08004575
 80045c8:	08004575 	.word	0x08004575
 80045cc:	08004719 	.word	0x08004719
 80045d0:	08004575 	.word	0x08004575
 80045d4:	08004623 	.word	0x08004623
 80045d8:	08004575 	.word	0x08004575
 80045dc:	08004575 	.word	0x08004575
 80045e0:	080046b9 	.word	0x080046b9
 80045e4:	6833      	ldr	r3, [r6, #0]
 80045e6:	1d1a      	adds	r2, r3, #4
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	6032      	str	r2, [r6, #0]
 80045ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80045f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80045f4:	2301      	movs	r3, #1
 80045f6:	e09c      	b.n	8004732 <_printf_i+0x1e6>
 80045f8:	6833      	ldr	r3, [r6, #0]
 80045fa:	6820      	ldr	r0, [r4, #0]
 80045fc:	1d19      	adds	r1, r3, #4
 80045fe:	6031      	str	r1, [r6, #0]
 8004600:	0606      	lsls	r6, r0, #24
 8004602:	d501      	bpl.n	8004608 <_printf_i+0xbc>
 8004604:	681d      	ldr	r5, [r3, #0]
 8004606:	e003      	b.n	8004610 <_printf_i+0xc4>
 8004608:	0645      	lsls	r5, r0, #25
 800460a:	d5fb      	bpl.n	8004604 <_printf_i+0xb8>
 800460c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004610:	2d00      	cmp	r5, #0
 8004612:	da03      	bge.n	800461c <_printf_i+0xd0>
 8004614:	232d      	movs	r3, #45	@ 0x2d
 8004616:	426d      	negs	r5, r5
 8004618:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800461c:	4858      	ldr	r0, [pc, #352]	@ (8004780 <_printf_i+0x234>)
 800461e:	230a      	movs	r3, #10
 8004620:	e011      	b.n	8004646 <_printf_i+0xfa>
 8004622:	6821      	ldr	r1, [r4, #0]
 8004624:	6833      	ldr	r3, [r6, #0]
 8004626:	0608      	lsls	r0, r1, #24
 8004628:	f853 5b04 	ldr.w	r5, [r3], #4
 800462c:	d402      	bmi.n	8004634 <_printf_i+0xe8>
 800462e:	0649      	lsls	r1, r1, #25
 8004630:	bf48      	it	mi
 8004632:	b2ad      	uxthmi	r5, r5
 8004634:	2f6f      	cmp	r7, #111	@ 0x6f
 8004636:	4852      	ldr	r0, [pc, #328]	@ (8004780 <_printf_i+0x234>)
 8004638:	6033      	str	r3, [r6, #0]
 800463a:	bf14      	ite	ne
 800463c:	230a      	movne	r3, #10
 800463e:	2308      	moveq	r3, #8
 8004640:	2100      	movs	r1, #0
 8004642:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004646:	6866      	ldr	r6, [r4, #4]
 8004648:	60a6      	str	r6, [r4, #8]
 800464a:	2e00      	cmp	r6, #0
 800464c:	db05      	blt.n	800465a <_printf_i+0x10e>
 800464e:	6821      	ldr	r1, [r4, #0]
 8004650:	432e      	orrs	r6, r5
 8004652:	f021 0104 	bic.w	r1, r1, #4
 8004656:	6021      	str	r1, [r4, #0]
 8004658:	d04b      	beq.n	80046f2 <_printf_i+0x1a6>
 800465a:	4616      	mov	r6, r2
 800465c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004660:	fb03 5711 	mls	r7, r3, r1, r5
 8004664:	5dc7      	ldrb	r7, [r0, r7]
 8004666:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800466a:	462f      	mov	r7, r5
 800466c:	42bb      	cmp	r3, r7
 800466e:	460d      	mov	r5, r1
 8004670:	d9f4      	bls.n	800465c <_printf_i+0x110>
 8004672:	2b08      	cmp	r3, #8
 8004674:	d10b      	bne.n	800468e <_printf_i+0x142>
 8004676:	6823      	ldr	r3, [r4, #0]
 8004678:	07df      	lsls	r7, r3, #31
 800467a:	d508      	bpl.n	800468e <_printf_i+0x142>
 800467c:	6923      	ldr	r3, [r4, #16]
 800467e:	6861      	ldr	r1, [r4, #4]
 8004680:	4299      	cmp	r1, r3
 8004682:	bfde      	ittt	le
 8004684:	2330      	movle	r3, #48	@ 0x30
 8004686:	f806 3c01 	strble.w	r3, [r6, #-1]
 800468a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800468e:	1b92      	subs	r2, r2, r6
 8004690:	6122      	str	r2, [r4, #16]
 8004692:	f8cd a000 	str.w	sl, [sp]
 8004696:	464b      	mov	r3, r9
 8004698:	aa03      	add	r2, sp, #12
 800469a:	4621      	mov	r1, r4
 800469c:	4640      	mov	r0, r8
 800469e:	f7ff fee7 	bl	8004470 <_printf_common>
 80046a2:	3001      	adds	r0, #1
 80046a4:	d14a      	bne.n	800473c <_printf_i+0x1f0>
 80046a6:	f04f 30ff 	mov.w	r0, #4294967295
 80046aa:	b004      	add	sp, #16
 80046ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046b0:	6823      	ldr	r3, [r4, #0]
 80046b2:	f043 0320 	orr.w	r3, r3, #32
 80046b6:	6023      	str	r3, [r4, #0]
 80046b8:	4832      	ldr	r0, [pc, #200]	@ (8004784 <_printf_i+0x238>)
 80046ba:	2778      	movs	r7, #120	@ 0x78
 80046bc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80046c0:	6823      	ldr	r3, [r4, #0]
 80046c2:	6831      	ldr	r1, [r6, #0]
 80046c4:	061f      	lsls	r7, r3, #24
 80046c6:	f851 5b04 	ldr.w	r5, [r1], #4
 80046ca:	d402      	bmi.n	80046d2 <_printf_i+0x186>
 80046cc:	065f      	lsls	r7, r3, #25
 80046ce:	bf48      	it	mi
 80046d0:	b2ad      	uxthmi	r5, r5
 80046d2:	6031      	str	r1, [r6, #0]
 80046d4:	07d9      	lsls	r1, r3, #31
 80046d6:	bf44      	itt	mi
 80046d8:	f043 0320 	orrmi.w	r3, r3, #32
 80046dc:	6023      	strmi	r3, [r4, #0]
 80046de:	b11d      	cbz	r5, 80046e8 <_printf_i+0x19c>
 80046e0:	2310      	movs	r3, #16
 80046e2:	e7ad      	b.n	8004640 <_printf_i+0xf4>
 80046e4:	4826      	ldr	r0, [pc, #152]	@ (8004780 <_printf_i+0x234>)
 80046e6:	e7e9      	b.n	80046bc <_printf_i+0x170>
 80046e8:	6823      	ldr	r3, [r4, #0]
 80046ea:	f023 0320 	bic.w	r3, r3, #32
 80046ee:	6023      	str	r3, [r4, #0]
 80046f0:	e7f6      	b.n	80046e0 <_printf_i+0x194>
 80046f2:	4616      	mov	r6, r2
 80046f4:	e7bd      	b.n	8004672 <_printf_i+0x126>
 80046f6:	6833      	ldr	r3, [r6, #0]
 80046f8:	6825      	ldr	r5, [r4, #0]
 80046fa:	6961      	ldr	r1, [r4, #20]
 80046fc:	1d18      	adds	r0, r3, #4
 80046fe:	6030      	str	r0, [r6, #0]
 8004700:	062e      	lsls	r6, r5, #24
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	d501      	bpl.n	800470a <_printf_i+0x1be>
 8004706:	6019      	str	r1, [r3, #0]
 8004708:	e002      	b.n	8004710 <_printf_i+0x1c4>
 800470a:	0668      	lsls	r0, r5, #25
 800470c:	d5fb      	bpl.n	8004706 <_printf_i+0x1ba>
 800470e:	8019      	strh	r1, [r3, #0]
 8004710:	2300      	movs	r3, #0
 8004712:	6123      	str	r3, [r4, #16]
 8004714:	4616      	mov	r6, r2
 8004716:	e7bc      	b.n	8004692 <_printf_i+0x146>
 8004718:	6833      	ldr	r3, [r6, #0]
 800471a:	1d1a      	adds	r2, r3, #4
 800471c:	6032      	str	r2, [r6, #0]
 800471e:	681e      	ldr	r6, [r3, #0]
 8004720:	6862      	ldr	r2, [r4, #4]
 8004722:	2100      	movs	r1, #0
 8004724:	4630      	mov	r0, r6
 8004726:	f7fb fd5b 	bl	80001e0 <memchr>
 800472a:	b108      	cbz	r0, 8004730 <_printf_i+0x1e4>
 800472c:	1b80      	subs	r0, r0, r6
 800472e:	6060      	str	r0, [r4, #4]
 8004730:	6863      	ldr	r3, [r4, #4]
 8004732:	6123      	str	r3, [r4, #16]
 8004734:	2300      	movs	r3, #0
 8004736:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800473a:	e7aa      	b.n	8004692 <_printf_i+0x146>
 800473c:	6923      	ldr	r3, [r4, #16]
 800473e:	4632      	mov	r2, r6
 8004740:	4649      	mov	r1, r9
 8004742:	4640      	mov	r0, r8
 8004744:	47d0      	blx	sl
 8004746:	3001      	adds	r0, #1
 8004748:	d0ad      	beq.n	80046a6 <_printf_i+0x15a>
 800474a:	6823      	ldr	r3, [r4, #0]
 800474c:	079b      	lsls	r3, r3, #30
 800474e:	d413      	bmi.n	8004778 <_printf_i+0x22c>
 8004750:	68e0      	ldr	r0, [r4, #12]
 8004752:	9b03      	ldr	r3, [sp, #12]
 8004754:	4298      	cmp	r0, r3
 8004756:	bfb8      	it	lt
 8004758:	4618      	movlt	r0, r3
 800475a:	e7a6      	b.n	80046aa <_printf_i+0x15e>
 800475c:	2301      	movs	r3, #1
 800475e:	4632      	mov	r2, r6
 8004760:	4649      	mov	r1, r9
 8004762:	4640      	mov	r0, r8
 8004764:	47d0      	blx	sl
 8004766:	3001      	adds	r0, #1
 8004768:	d09d      	beq.n	80046a6 <_printf_i+0x15a>
 800476a:	3501      	adds	r5, #1
 800476c:	68e3      	ldr	r3, [r4, #12]
 800476e:	9903      	ldr	r1, [sp, #12]
 8004770:	1a5b      	subs	r3, r3, r1
 8004772:	42ab      	cmp	r3, r5
 8004774:	dcf2      	bgt.n	800475c <_printf_i+0x210>
 8004776:	e7eb      	b.n	8004750 <_printf_i+0x204>
 8004778:	2500      	movs	r5, #0
 800477a:	f104 0619 	add.w	r6, r4, #25
 800477e:	e7f5      	b.n	800476c <_printf_i+0x220>
 8004780:	08004b35 	.word	0x08004b35
 8004784:	08004b46 	.word	0x08004b46

08004788 <memmove>:
 8004788:	4288      	cmp	r0, r1
 800478a:	b510      	push	{r4, lr}
 800478c:	eb01 0402 	add.w	r4, r1, r2
 8004790:	d902      	bls.n	8004798 <memmove+0x10>
 8004792:	4284      	cmp	r4, r0
 8004794:	4623      	mov	r3, r4
 8004796:	d807      	bhi.n	80047a8 <memmove+0x20>
 8004798:	1e43      	subs	r3, r0, #1
 800479a:	42a1      	cmp	r1, r4
 800479c:	d008      	beq.n	80047b0 <memmove+0x28>
 800479e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80047a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80047a6:	e7f8      	b.n	800479a <memmove+0x12>
 80047a8:	4402      	add	r2, r0
 80047aa:	4601      	mov	r1, r0
 80047ac:	428a      	cmp	r2, r1
 80047ae:	d100      	bne.n	80047b2 <memmove+0x2a>
 80047b0:	bd10      	pop	{r4, pc}
 80047b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80047b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80047ba:	e7f7      	b.n	80047ac <memmove+0x24>

080047bc <_sbrk_r>:
 80047bc:	b538      	push	{r3, r4, r5, lr}
 80047be:	4d06      	ldr	r5, [pc, #24]	@ (80047d8 <_sbrk_r+0x1c>)
 80047c0:	2300      	movs	r3, #0
 80047c2:	4604      	mov	r4, r0
 80047c4:	4608      	mov	r0, r1
 80047c6:	602b      	str	r3, [r5, #0]
 80047c8:	f7fd f8d8 	bl	800197c <_sbrk>
 80047cc:	1c43      	adds	r3, r0, #1
 80047ce:	d102      	bne.n	80047d6 <_sbrk_r+0x1a>
 80047d0:	682b      	ldr	r3, [r5, #0]
 80047d2:	b103      	cbz	r3, 80047d6 <_sbrk_r+0x1a>
 80047d4:	6023      	str	r3, [r4, #0]
 80047d6:	bd38      	pop	{r3, r4, r5, pc}
 80047d8:	2000074c 	.word	0x2000074c

080047dc <memcpy>:
 80047dc:	440a      	add	r2, r1
 80047de:	4291      	cmp	r1, r2
 80047e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80047e4:	d100      	bne.n	80047e8 <memcpy+0xc>
 80047e6:	4770      	bx	lr
 80047e8:	b510      	push	{r4, lr}
 80047ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80047ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80047f2:	4291      	cmp	r1, r2
 80047f4:	d1f9      	bne.n	80047ea <memcpy+0xe>
 80047f6:	bd10      	pop	{r4, pc}

080047f8 <_realloc_r>:
 80047f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047fc:	4607      	mov	r7, r0
 80047fe:	4614      	mov	r4, r2
 8004800:	460d      	mov	r5, r1
 8004802:	b921      	cbnz	r1, 800480e <_realloc_r+0x16>
 8004804:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004808:	4611      	mov	r1, r2
 800480a:	f7ff bc4d 	b.w	80040a8 <_malloc_r>
 800480e:	b92a      	cbnz	r2, 800481c <_realloc_r+0x24>
 8004810:	f7ff fbde 	bl	8003fd0 <_free_r>
 8004814:	4625      	mov	r5, r4
 8004816:	4628      	mov	r0, r5
 8004818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800481c:	f000 f81a 	bl	8004854 <_malloc_usable_size_r>
 8004820:	4284      	cmp	r4, r0
 8004822:	4606      	mov	r6, r0
 8004824:	d802      	bhi.n	800482c <_realloc_r+0x34>
 8004826:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800482a:	d8f4      	bhi.n	8004816 <_realloc_r+0x1e>
 800482c:	4621      	mov	r1, r4
 800482e:	4638      	mov	r0, r7
 8004830:	f7ff fc3a 	bl	80040a8 <_malloc_r>
 8004834:	4680      	mov	r8, r0
 8004836:	b908      	cbnz	r0, 800483c <_realloc_r+0x44>
 8004838:	4645      	mov	r5, r8
 800483a:	e7ec      	b.n	8004816 <_realloc_r+0x1e>
 800483c:	42b4      	cmp	r4, r6
 800483e:	4622      	mov	r2, r4
 8004840:	4629      	mov	r1, r5
 8004842:	bf28      	it	cs
 8004844:	4632      	movcs	r2, r6
 8004846:	f7ff ffc9 	bl	80047dc <memcpy>
 800484a:	4629      	mov	r1, r5
 800484c:	4638      	mov	r0, r7
 800484e:	f7ff fbbf 	bl	8003fd0 <_free_r>
 8004852:	e7f1      	b.n	8004838 <_realloc_r+0x40>

08004854 <_malloc_usable_size_r>:
 8004854:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004858:	1f18      	subs	r0, r3, #4
 800485a:	2b00      	cmp	r3, #0
 800485c:	bfbc      	itt	lt
 800485e:	580b      	ldrlt	r3, [r1, r0]
 8004860:	18c0      	addlt	r0, r0, r3
 8004862:	4770      	bx	lr

08004864 <_init>:
 8004864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004866:	bf00      	nop
 8004868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800486a:	bc08      	pop	{r3}
 800486c:	469e      	mov	lr, r3
 800486e:	4770      	bx	lr

08004870 <_fini>:
 8004870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004872:	bf00      	nop
 8004874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004876:	bc08      	pop	{r3}
 8004878:	469e      	mov	lr, r3
 800487a:	4770      	bx	lr
