{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415517866028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.1 Build 205 08/13/2014 SJ Full Version " "Version 14.0.1 Build 205 08/13/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415517866029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 09 02:24:23 2014 " "Processing started: Sun Nov 09 02:24:23 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415517866029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415517866029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta chip -c chip " "Command: quartus_sta chip -c chip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415517866029 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1415517866756 ""}
{ "Critical Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "2 " "User specified to use only one processors but 2 processors were detected which could be used to decrease run time." {  } {  } 1 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Quartus II" 0 -1 1415517876435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1415517877212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1415517877212 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_csr_common " "Entity alt_xcvr_csr_common" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_10gbaser_phy_1588_latency " "Entity altera_10gbaser_phy_1588_latency" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers *stratixv_10gbaser_1588_ppm_counter*sync_rst_b_n*\] " "set_false_path -to \[get_registers *stratixv_10gbaser_1588_ppm_counter*sync_rst_b_n*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "av_xcvr_10gbaser_nr " "Entity av_xcvr_10gbaser_nr" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_block_lock\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_block_lock\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_block_lock\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_block_lock\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_hi_ber\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_hi_ber\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_hi_ber\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_hi_ber\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_rx_data_ready\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_rx_data_ready\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_rx_data_ready\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_rx_data_ready\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "csr_indexed_read_only_reg " "Entity csr_indexed_read_only_reg" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[1\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[1\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "csr_pcs10gbaser " "Entity csr_pcs10gbaser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*altshift_taps*porta_datain_reg*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*altshift_taps*porta_datain_reg*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_pkp1 " "Entity dcfifo_pkp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_tkp1 " "Entity dcfifo_tkp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_kd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_kd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "stratixv_10gbaser_1588_ppm_counter " "Entity stratixv_10gbaser_1588_ppm_counter" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *stratixv_10gbaser_1588_ppm_counter*cntr_a\] -to \[get_registers *bitsync2_1588*sync_regs\[*\]\] " "set_false_path -from \[get_registers *stratixv_10gbaser_1588_ppm_counter*cntr_a\] -to \[get_registers *bitsync2_1588*sync_regs\[*\]\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415517893244 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1415517893244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1117 *stratixv_10gbaser_1588_ppm_counter*sync_rst_b_n* register " "Ignored filter at qsta_default_script.tcl(1117): *stratixv_10gbaser_1588_ppm_counter*sync_rst_b_n* could not be matched with a register" {  } { { "C:/altera/14.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/14.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517894888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1117 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1117): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/14.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/14.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415517894890 ""}  } { { "C:/altera/14.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/14.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517894890 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1117 *stratixv_10gbaser_1588_ppm_counter*cntr_a register " "Ignored filter at qsta_default_script.tcl(1117): *stratixv_10gbaser_1588_ppm_counter*cntr_a could not be matched with a register" {  } { { "C:/altera/14.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/14.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517895572 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1117 *bitsync2_1588*sync_regs\[*\] register " "Ignored filter at qsta_default_script.tcl(1117): *bitsync2_1588*sync_regs\[*\] could not be matched with a register" {  } { { "C:/altera/14.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/14.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517895605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1117 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/14.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/14.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415517895606 ""}  } { { "C:/altera/14.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/14.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517895606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1117 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1117): Argument <to> is an empty collection" {  } { { "C:/altera/14.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/14.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517895606 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_sysctrl/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avalon_sysctrl/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1415517895608 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_dc_fifo/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avalon_dc_fifo/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1415517896082 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_dc_fifo/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'avalon_dc_fifo/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1415517896147 ""}
{ "Info" "ISTA_SDC_FOUND" "CHIP.sdc " "Reading SDC File: 'CHIP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1415517896647 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.193 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.193 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.193 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.193 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 16 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} " "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 16 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 4 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 4 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 4 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 4 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 8 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 8 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 16 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 16 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 32 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 32 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 4 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 4 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 4 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 4 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 8 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 8 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 16 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 16 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 32 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 32 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 64 -multiply_by 2 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 64 -multiply_by 2 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 64 -multiply_by 2 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 64 -multiply_by 2 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin\} -divide_by 33 -multiply_by 32 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin\} -divide_by 33 -multiply_by 32 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|clkdivrx\[0\]~CLKENA0\|inclk\}\] " "set_false_path -from \[get_pins \{ ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|clkdivrx\[0\]~CLKENA0\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|clkdivrx\[0\]~CLKENA0\|inclk\}\] " "set_false_path -from \[get_pins \{ ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|clkdivrx\[0\]~CLKENA0\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000 " "set_max_delay -to \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000 " "set_min_delay -to \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000 " "set_max_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000 " "set_min_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 21 *altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at CHIP.sdc(21): *altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517896901 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock CHIP.sdc 21 Argument -source is an empty collection " "Ignored create_generated_clock at CHIP.sdc(21): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name pll_mac_clk -source \[get_pins -compatibility_mode \{*altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "create_generated_clock -name pll_mac_clk -source \[get_pins -compatibility_mode \{*altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896901 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517896901 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 22 *siv_alt_pma\|pma_direct\|auto_generated\|transmit_pcs0\|clkout pin " "Ignored filter at CHIP.sdc(22): *siv_alt_pma\|pma_direct\|auto_generated\|transmit_pcs0\|clkout could not be matched with a pin" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517896986 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock CHIP.sdc 22 Argument -source is an empty collection " "Ignored create_generated_clock at CHIP.sdc(22): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name pma_tx_clk -source \[get_pins -compatibility_mode \{*siv_alt_pma\|pma_direct\|auto_generated\|transmit_pcs0\|clkout\}\] " "create_generated_clock -name pma_tx_clk -source \[get_pins -compatibility_mode \{*siv_alt_pma\|pma_direct\|auto_generated\|transmit_pcs0\|clkout\}\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415517896986 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517896986 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1415517896987 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 29 *siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout clock " "Ignored filter at CHIP.sdc(29): *siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517897030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty CHIP.sdc 29 Argument -from with value \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\}\] contains zero elements " "Ignored set_clock_uncertainty at CHIP.sdc(29): Argument -from with value \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -from \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\}\] -to REFCLK -setup 0.1 " "set_clock_uncertainty -from \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\}\] -to REFCLK -setup 0.1" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415517897031 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517897031 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 30 *siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout clock " "Ignored filter at CHIP.sdc(30): *siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517897031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty CHIP.sdc 30 Argument -from with value \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}\] contains zero elements " "Ignored set_clock_uncertainty at CHIP.sdc(30): Argument -from with value \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -from \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}\] -to REFCLK -setup 0.08 " "set_clock_uncertainty -from \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}\] -to REFCLK -setup 0.08" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415517897031 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517897031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty CHIP.sdc 31 Argument -from with value \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\}\] contains zero elements " "Ignored set_clock_uncertainty at CHIP.sdc(31): Argument -from with value \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -from \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\}\] -to REFCLK -hold 0.1 " "set_clock_uncertainty -from \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\}\] -to REFCLK -hold 0.1" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415517897031 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517897031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty CHIP.sdc 32 Argument -from with value \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}\] contains zero elements " "Ignored set_clock_uncertainty at CHIP.sdc(32): Argument -from with value \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -from \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}\] -to REFCLK -hold 0.08 " "set_clock_uncertainty -from \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}\] -to REFCLK -hold 0.08" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415517897032 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517897032 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 37 system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at CHIP.sdc(37): system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517897032 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 40 *pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at CHIP.sdc(40): *pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517897032 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 45 *pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at CHIP.sdc(45): *pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517897032 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 45 *siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout clock " "Ignored filter at CHIP.sdc(45): *siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517897032 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 45 *siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout clock " "Ignored filter at CHIP.sdc(45): *siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517897032 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 45 system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at CHIP.sdc(45): system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517897032 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 45 *siv_10gbaser_xcvr*clk_reset_ctrl\|rx_pma_rstn clock or keeper or register or port or pin or cell or partition " "Ignored filter at CHIP.sdc(45): *siv_10gbaser_xcvr*clk_reset_ctrl\|rx_pma_rstn could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517897061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 45 Argument <from> is not an object ID " "Ignored set_false_path at CHIP.sdc(45): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{*siv_10gbaser_xcvr*clk_reset_ctrl\|rx_pma_rstn\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\} \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\] " "set_false_path -from \{*siv_10gbaser_xcvr*clk_reset_ctrl\|rx_pma_rstn\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\} \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415517897062 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517897062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 45 Argument <to> is an empty collection " "Ignored set_false_path at CHIP.sdc(45): Argument <to> is an empty collection" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517897062 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 46 *pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at CHIP.sdc(46): *pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517897062 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 46 *siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout clock " "Ignored filter at CHIP.sdc(46): *siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517897062 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 46 system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at CHIP.sdc(46): system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517897062 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 46 *siv_10gbaser_xcvr*clk_reset_ctrl\|rx_usr_rstn clock or keeper or register or port or pin or cell or partition " "Ignored filter at CHIP.sdc(46): *siv_10gbaser_xcvr*clk_reset_ctrl\|rx_usr_rstn could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517897090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 46 Argument <from> is not an object ID " "Ignored set_false_path at CHIP.sdc(46): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{*siv_10gbaser_xcvr*clk_reset_ctrl\|rx_usr_rstn\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}  \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\] " "set_false_path -from \{*siv_10gbaser_xcvr*clk_reset_ctrl\|rx_usr_rstn\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}  \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415517897090 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517897090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at CHIP.sdc(46): Argument <to> is an empty collection" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517897090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 47 *pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at CHIP.sdc(47): *pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517897091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 47 *siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout clock " "Ignored filter at CHIP.sdc(47): *siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517897091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 47 *siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout clock " "Ignored filter at CHIP.sdc(47): *siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517897091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 47 system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at CHIP.sdc(47): system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517897091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 47 *siv_10gbaser_xcvr*clk_reset_ctrl\|tx_pma_rstn clock or keeper or register or port or pin or cell or partition " "Ignored filter at CHIP.sdc(47): *siv_10gbaser_xcvr*clk_reset_ctrl\|tx_pma_rstn could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517897121 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 47 Argument <from> is not an object ID " "Ignored set_false_path at CHIP.sdc(47): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{*siv_10gbaser_xcvr*clk_reset_ctrl\|tx_pma_rstn\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}  \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\] " "set_false_path -from \{*siv_10gbaser_xcvr*clk_reset_ctrl\|tx_pma_rstn\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}  \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415517897122 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517897122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at CHIP.sdc(47): Argument <to> is an empty collection" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517897122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 48 *siv_10gbaser_xcvr*clk_reset_ctrl\|tx_usr_rstn clock or keeper or register or port or pin or cell or partition " "Ignored filter at CHIP.sdc(48): *siv_10gbaser_xcvr*clk_reset_ctrl\|tx_usr_rstn could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517897152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 48 Argument <from> is not an object ID " "Ignored set_false_path at CHIP.sdc(48): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{*siv_10gbaser_xcvr*clk_reset_ctrl\|tx_usr_rstn\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}  \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\] " "set_false_path -from \{*siv_10gbaser_xcvr*clk_reset_ctrl\|tx_usr_rstn\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}  \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415517897152 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517897152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at CHIP.sdc(48): Argument <to> is an empty collection" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517897152 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 49 *siv_10gbaser_xcvr*rx_analog_rst_lego\|rinit clock or keeper or register or port or pin or cell or partition " "Ignored filter at CHIP.sdc(49): *siv_10gbaser_xcvr*rx_analog_rst_lego\|rinit could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517897186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 49 Argument <from> is not an object ID " "Ignored set_false_path at CHIP.sdc(49): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{*siv_10gbaser_xcvr*rx_analog_rst_lego\|rinit\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}  \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\] " "set_false_path -from \{*siv_10gbaser_xcvr*rx_analog_rst_lego\|rinit\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}  \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415517897187 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517897187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at CHIP.sdc(49): Argument <to> is an empty collection" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517897187 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 50 *siv_10gbaser_xcvr*rx_digital_rst_lego\|rinit clock or keeper or register or port or pin or cell or partition " "Ignored filter at CHIP.sdc(50): *siv_10gbaser_xcvr*rx_digital_rst_lego\|rinit could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517897218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 50 Argument <from> is not an object ID " "Ignored set_false_path at CHIP.sdc(50): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{*siv_10gbaser_xcvr*rx_digital_rst_lego\|rinit\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}  \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\] " "set_false_path -from \{*siv_10gbaser_xcvr*rx_digital_rst_lego\|rinit\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}  \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415517897218 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517897218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at CHIP.sdc(50): Argument <to> is an empty collection" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517897218 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_mon/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avalon_mon/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1415517897221 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_gen/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avalon_gen/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1415517897419 ""}
{ "Info" "ISTA_SDC_FOUND" "jtag_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'jtag_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1415517897635 ""}
{ "Info" "ISTA_SDC_FOUND" "jtag_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'jtag_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1415517897827 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_10g/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys_10g/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1415517898077 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1415517898112 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc " "Reading SDC File: 'qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1415517898453 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_10gbaser_phy.sdc 40 *altera_10gbaser_phy_rx_fifo*octet_del_num* register " "Ignored filter at alt_10gbaser_phy.sdc(40): *altera_10gbaser_phy_rx_fifo*octet_del_num* could not be matched with a register" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517898682 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_10gbaser_phy.sdc 40 *altera_10gbaser_phy_rx_fifo*sync_del_en_rdclk*sync_regs\[0\] register " "Ignored filter at alt_10gbaser_phy.sdc(40): *altera_10gbaser_phy_rx_fifo*sync_del_en_rdclk*sync_regs\[0\] could not be matched with a register" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517898717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_10gbaser_phy.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at alt_10gbaser_phy.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from  \[get_registers *altera_10gbaser_phy_rx_fifo*octet_del_num*\] -to \[get_registers *altera_10gbaser_phy_rx_fifo*sync_del_en_rdclk*sync_regs\[0\]\] " "set_false_path -from  \[get_registers *altera_10gbaser_phy_rx_fifo*octet_del_num*\] -to \[get_registers *altera_10gbaser_phy_rx_fifo*sync_del_en_rdclk*sync_regs\[0\]\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415517898717 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517898717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_10gbaser_phy.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at alt_10gbaser_phy.sdc(40): Argument <to> is an empty collection" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517898717 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_10gbaser_phy.sdc 42 *pcs_map*mux_pcs_status* register " "Ignored filter at alt_10gbaser_phy.sdc(42): *pcs_map*mux_pcs_status* could not be matched with a register" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415517898762 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_10gbaser_phy.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at alt_10gbaser_phy.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from  \[get_registers *pcs_10g_top_0*blk_lock_*\] -to \[get_registers *pcs_map*mux_pcs_status*\] " "set_false_path -from  \[get_registers *pcs_10g_top_0*blk_lock_*\] -to \[get_registers *pcs_map*mux_pcs_status*\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415517898762 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517898762 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_10gbaser_phy.sdc 43 Argument <to> is an empty collection " "Ignored set_false_path at alt_10gbaser_phy.sdc(43): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from  \[get_registers *pcs_10g_top_0*data_out_valid*\] -to \[get_registers *pcs_map*mux_pcs_status*\] " "set_false_path -from  \[get_registers *pcs_10g_top_0*data_out_valid*\] -to \[get_registers *pcs_map*mux_pcs_status*\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415517898799 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517898799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_10gbaser_phy.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at alt_10gbaser_phy.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from  \[get_registers *pcs_10g_top_0*errblk_cnt*\] -to \[get_registers *pcs_map*mux_pcs_status*\] " "set_false_path -from  \[get_registers *pcs_10g_top_0*errblk_cnt*\] -to \[get_registers *pcs_map*mux_pcs_status*\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415517898838 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517898838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_10gbaser_phy.sdc 45 Argument <to> is an empty collection " "Ignored set_false_path at alt_10gbaser_phy.sdc(45): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from  \[get_registers *pcs_10g_top_0*ber_count*\] -to \[get_registers *pcs_map*mux_pcs_status*\] " "set_false_path -from  \[get_registers *pcs_10g_top_0*ber_count*\] -to \[get_registers *pcs_map*mux_pcs_status*\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415517898868 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517898868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_10gbaser_phy.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at alt_10gbaser_phy.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from  \[get_registers *pcs_10g_top_0*hi_ber*\] -to \[get_registers *pcs_map*mux_pcs_status*\] " "set_false_path -from  \[get_registers *pcs_10g_top_0*hi_ber*\] -to \[get_registers *pcs_map*mux_pcs_status*\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415517898905 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517898905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_10gbaser_phy.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at alt_10gbaser_phy.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from  \[get_registers *pcs_10g_top_0*async_fifo_fpga*\|wr_full\] -to \[get_registers *pcs_map*mux_pcs_status*\] " "set_false_path -from  \[get_registers *pcs_10g_top_0*async_fifo_fpga*\|wr_full\] -to \[get_registers *pcs_map*mux_pcs_status*\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415517898931 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415517898931 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AVALON_SYSCTRL_TOP_\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uve1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: AVALON_SYSCTRL_TOP_\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uve1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415517899828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA70 " "From: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA70" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415517899828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[2\]  to: qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA153 " "From: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[2\]  to: qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA153" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415517899828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA70 " "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA70" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415517899828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[2\]  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA153 " "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[2\]  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA153" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415517899828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID " "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415517899828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: plliqclkin  to: clkout " "Cell: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: plliqclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415517899828 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1415517899828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1415517935833 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr does not match the master clock period requirement: 3.103 " "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr does not match the master clock period requirement: 3.103" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415517935849 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout does not match the master clock period requirement: 3.103 " "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout does not match the master clock period requirement: 3.103" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415517935849 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout with master clock period: 1.551 found on PLL node: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout does not match the master clock period requirement: 3.103 " "Clock: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout with master clock period: 1.551 found on PLL node: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout does not match the master clock period requirement: 3.103" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415517935849 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 3.103 " "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 3.103" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415517935849 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415517935849 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1415517935854 ""}
{ "Info" "0" "" "Analyzing Slow 1150mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1150mV 100C Model" 0 0 "Quartus II" 0 0 1415517936106 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1415517941963 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1415517941963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.042 " "Worst-case setup slack is -9.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517941966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517941966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.042           -8273.529 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "   -9.042           -8273.529 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517941966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.615           -5239.569 CLK_100MHZ  " "   -7.615           -5239.569 CLK_100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517941966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.790            -270.950 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "   -1.790            -270.950 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517941966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.666            -334.550 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "   -1.666            -334.550 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517941966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.931               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    0.931               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517941966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.073               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    1.073               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517941966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.725               0.000 altera_reserved_tck  " "    9.725               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517941966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415517941966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.704 " "Worst-case hold slack is -4.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517942697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517942697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.704             -15.230 CLK_100MHZ  " "   -4.704             -15.230 CLK_100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517942697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 altera_reserved_tck  " "    0.174               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517942697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.224               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517942697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    0.231               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517942697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    0.256               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517942697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.283               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517942697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.318               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517942697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415517942697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.169 " "Worst-case recovery slack is -0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517942985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517942985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.169              -0.277 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "   -0.169              -0.277 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517942985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -0.117 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "   -0.083              -0.117 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517942985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.337               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517942985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.766               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    1.766               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517942985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.583               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.583               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517942985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.517               0.000 CLK_100MHZ  " "    3.517               0.000 CLK_100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517942985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.543               0.000 altera_reserved_tck  " "   15.543               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517942985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415517942985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.363 " "Worst-case removal slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    0.363               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    0.373               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 altera_reserved_tck  " "    0.388               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.431               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 CLK_100MHZ  " "    0.458               0.000 CLK_100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.659               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.659               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.785               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.785               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415517943276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.024 " "Worst-case minimum pulse width slack is 0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.024               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.048               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.096               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.096               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.396               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.482               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.770               0.000 REFCLK  " "    0.770               0.000 REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.799               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.136               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.136               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.142               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.142               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.956               0.000 CLK_100MHZ  " "    3.956               0.000 CLK_100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.428               0.000 altera_reserved_tck  " "   15.428               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415517943326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415517943326 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 200 synchronizer chains. " "Report Metastability: Found 200 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415517945317 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415517945317 ""}
{ "Info" "0" "" "Analyzing Slow 1150mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1150mV -40C Model" 0 0 "Quartus II" 0 0 1415517945351 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1415517945710 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1415517985397 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AVALON_SYSCTRL_TOP_\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uve1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: AVALON_SYSCTRL_TOP_\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uve1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415517988470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA70 " "From: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA70" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415517988470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[2\]  to: qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA153 " "From: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[2\]  to: qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA153" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415517988470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA70 " "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA70" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415517988470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[2\]  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA153 " "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[2\]  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA153" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415517988470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID " "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415517988470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: plliqclkin  to: clkout " "Cell: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: plliqclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415517988470 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1415517988470 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1415518023304 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr does not match the master clock period requirement: 3.103 " "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr does not match the master clock period requirement: 3.103" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415518023315 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout does not match the master clock period requirement: 3.103 " "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout does not match the master clock period requirement: 3.103" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415518023315 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout with master clock period: 1.551 found on PLL node: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout does not match the master clock period requirement: 3.103 " "Clock: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout with master clock period: 1.551 found on PLL node: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout does not match the master clock period requirement: 3.103" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415518023315 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 3.103 " "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 3.103" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415518023315 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415518023315 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1415518024733 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1415518024733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.296 " "Worst-case setup slack is -8.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518024741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518024741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.296           -6621.547 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "   -8.296           -6621.547 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518024741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.299           -4192.440 CLK_100MHZ  " "   -6.299           -4192.440 CLK_100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518024741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.308            -110.111 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "   -1.308            -110.111 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518024741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.203            -157.869 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "   -1.203            -157.869 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518024741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.504               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    1.504               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518024741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.670               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    1.670               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518024741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.619               0.000 altera_reserved_tck  " "   10.619               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518024741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415518024741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.483 " "Worst-case hold slack is -4.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.483             -37.412 CLK_100MHZ  " "   -4.483             -37.412 CLK_100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    0.123               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    0.173               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 altera_reserved_tck  " "    0.199               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.205               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.246               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.298               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415518025264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.224 " "Worst-case recovery slack is 0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.224               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.287               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.722               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.722               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.400               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.400               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.144               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    3.144               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.332               0.000 CLK_100MHZ  " "    4.332               0.000 CLK_100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.708               0.000 altera_reserved_tck  " "   15.708               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415518025450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.245 " "Worst-case removal slack is 0.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    0.245               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    0.260               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.300               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 CLK_100MHZ  " "    0.341               0.000 CLK_100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 altera_reserved_tck  " "    0.366               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.591               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.595               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415518025650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.024 " "Worst-case minimum pulse width slack is 0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.024               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.048               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.096               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.096               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.439               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.472               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.773               0.000 REFCLK  " "    0.773               0.000 REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.799               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.125               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.125               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.130               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.130               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.937               0.000 CLK_100MHZ  " "    3.937               0.000 CLK_100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.488               0.000 altera_reserved_tck  " "   15.488               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518025690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415518025690 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 200 synchronizer chains. " "Report Metastability: Found 200 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518026361 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518026361 ""}
{ "Info" "0" "" "Analyzing Fast 1150mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1150mV 100C Model" 0 0 "Quartus II" 0 0 1415518026393 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1415518026806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1415518055969 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AVALON_SYSCTRL_TOP_\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uve1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: AVALON_SYSCTRL_TOP_\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uve1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415518059023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA70 " "From: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA70" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415518059023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[2\]  to: qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA153 " "From: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[2\]  to: qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA153" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415518059023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA70 " "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA70" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415518059023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[2\]  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA153 " "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[2\]  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA153" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415518059023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID " "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415518059023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: plliqclkin  to: clkout " "Cell: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: plliqclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415518059023 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1415518059023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1415518093901 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr does not match the master clock period requirement: 3.103 " "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr does not match the master clock period requirement: 3.103" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415518093912 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout does not match the master clock period requirement: 3.103 " "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout does not match the master clock period requirement: 3.103" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415518093912 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout with master clock period: 1.551 found on PLL node: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout does not match the master clock period requirement: 3.103 " "Clock: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout with master clock period: 1.551 found on PLL node: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout does not match the master clock period requirement: 3.103" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415518093912 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 3.103 " "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 3.103" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415518093912 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415518093912 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1415518094851 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1415518094851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.725 " "Worst-case setup slack is -6.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518094876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518094876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.725           -4883.635 CLK_100MHZ  " "   -6.725           -4883.635 CLK_100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518094876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.681           -4072.046 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "   -5.681           -4072.046 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518094876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.632              -7.482 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "   -0.632              -7.482 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518094876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.428             -11.758 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "   -0.428             -11.758 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518094876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.689               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518094876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.760               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.760               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518094876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.840               0.000 altera_reserved_tck  " "   11.840               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518094876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415518094876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.538 " "Worst-case hold slack is -2.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518095633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518095633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.538              -8.129 CLK_100MHZ  " "   -2.538              -8.129 CLK_100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518095633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 altera_reserved_tck  " "    0.103               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518095633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    0.151               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518095633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.152               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518095633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    0.153               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518095633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.157               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518095633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.185               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518095633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415518095633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.784 " "Worst-case recovery slack is 0.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518095920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518095920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.784               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.784               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518095920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.894               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518095920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.049               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    1.049               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518095920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.776               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.776               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518095920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.452               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    3.452               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518095920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.079               0.000 CLK_100MHZ  " "    5.079               0.000 CLK_100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518095920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.283               0.000 altera_reserved_tck  " "   16.283               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518095920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415518095920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.250 " "Worst-case removal slack is 0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    0.250               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 altera_reserved_tck  " "    0.252               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    0.259               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.296               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 CLK_100MHZ  " "    0.308               0.000 CLK_100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.400               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.456               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415518096184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.024 " "Worst-case minimum pulse width slack is 0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.024               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.048               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.096               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.096               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.366               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.370               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.773               0.000 REFCLK  " "    0.773               0.000 REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.799               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.141               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.141               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.145               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.145               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.076               0.000 CLK_100MHZ  " "    4.076               0.000 CLK_100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.107               0.000 altera_reserved_tck  " "   15.107               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518096254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415518096254 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 200 synchronizer chains. " "Report Metastability: Found 200 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518097623 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518097623 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 200 " "Number of Synchronizer Chains Found: 200" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518097623 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518097623 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518097623 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2.650 ns " "Worst Case Available Settling Time: 2.650 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518097623 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518097623 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518097623 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 284.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 284.2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518097623 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518097623 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518097623 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518097623 ""}
{ "Info" "0" "" "Analyzing Fast 1150mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1150mV -40C Model" 0 0 "Quartus II" 0 0 1415518097662 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AVALON_SYSCTRL_TOP_\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uve1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: AVALON_SYSCTRL_TOP_\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uve1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415518099994 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA70 " "From: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA70" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415518099994 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[2\]  to: qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA153 " "From: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[2\]  to: qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA153" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415518099994 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA70 " "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA70" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415518099994 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[2\]  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA153 " "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[2\]  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA153" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415518099994 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID " "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415518099994 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: plliqclkin  to: clkout " "Cell: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: plliqclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415518099994 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1415518099994 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1415518133733 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr does not match the master clock period requirement: 3.103 " "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr does not match the master clock period requirement: 3.103" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415518133744 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout does not match the master clock period requirement: 3.103 " "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout does not match the master clock period requirement: 3.103" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415518133744 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout with master clock period: 1.551 found on PLL node: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout does not match the master clock period requirement: 3.103 " "Clock: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout with master clock period: 1.551 found on PLL node: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout does not match the master clock period requirement: 3.103" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415518133744 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 3.103 " "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 3.103" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415518133744 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415518133744 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1415518134496 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1415518134496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.322 " "Worst-case setup slack is -5.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518134515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518134515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.322           -3838.567 CLK_100MHZ  " "   -5.322           -3838.567 CLK_100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518134515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.882           -3569.945 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "   -4.882           -3569.945 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518134515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066              -0.156 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "   -0.066              -0.156 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518134515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.103               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518134515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.194               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    3.194               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518134515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.259               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    3.259               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518134515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.736               0.000 altera_reserved_tck  " "   12.736               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518134515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415518134515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.264 " "Worst-case hold slack is -2.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.264              -7.446 CLK_100MHZ  " "   -2.264              -7.446 CLK_100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    0.033               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    0.093               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 altera_reserved_tck  " "    0.107               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.116               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.132               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.151               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415518135048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.115 " "Worst-case recovery slack is 1.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.115               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    1.115               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.221               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    1.221               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.463               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    1.463               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.467               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    3.467               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.032               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    4.032               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.987               0.000 CLK_100MHZ  " "    5.987               0.000 CLK_100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.346               0.000 altera_reserved_tck  " "   16.346               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415518135267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.151 " "Worst-case removal slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    0.151               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    0.172               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 altera_reserved_tck  " "    0.191               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.193               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 CLK_100MHZ  " "    0.223               0.000 CLK_100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.279               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.322               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415518135466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.024 " "Worst-case minimum pulse width slack is 0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.024               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.048               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.096               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.096               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.457               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]  " "    0.490               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.773               0.000 REFCLK  " "    0.773               0.000 REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.799               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.164               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.164               0.000 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.170               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.170               0.000 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.078               0.000 CLK_100MHZ  " "    4.078               0.000 CLK_100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.179               0.000 altera_reserved_tck  " "   15.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415518135533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415518135533 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 200 synchronizer chains. " "Report Metastability: Found 200 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518136260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518136260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 200 " "Number of Synchronizer Chains Found: 200" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518136260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518136260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518136260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 3.288 ns " "Worst Case Available Settling Time: 3.288 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518136260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518136260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518136260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 13.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 13.7" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518136260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518136260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518136260 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415518136260 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1415518137481 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1415518137489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 83 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1821 " "Peak virtual memory: 1821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415518138809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 09 02:28:58 2014 " "Processing ended: Sun Nov 09 02:28:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415518138809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:35 " "Elapsed time: 00:04:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415518138809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:03 " "Total CPU time (on all processors): 00:04:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415518138809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415518138809 ""}
