// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "03/30/2023 00:22:56"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module ALU (
	A,
	B,
	ALU_Sel,
	trigger,
	reset,
	CarryOut,
	Zero,
	Negative,
	Overflow,
	display1,
	display2,
	oper,
	ALU_Out);
input 	[3:0] A;
input 	[3:0] B;
input 	[3:0] ALU_Sel;
input 	trigger;
input 	reset;
output 	CarryOut;
output 	Zero;
output 	Negative;
output 	Overflow;
output 	[6:0] display1;
output 	[6:0] display2;
output 	[3:0] oper;
output 	[3:0] ALU_Out;

// Design Ports Information
// CarryOut	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Zero	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Negative	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Overflow	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oper[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oper[1]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oper[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oper[3]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Out[0]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Out[1]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Out[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Out[3]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Sel[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Sel[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Sel[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Sel[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// trigger	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \multip|Mult0~8 ;
wire \multip|Mult0~9 ;
wire \multip|Mult0~10 ;
wire \multip|Mult0~11 ;
wire \multip|Mult0~12 ;
wire \multip|Mult0~13 ;
wire \multip|Mult0~14 ;
wire \multip|Mult0~15 ;
wire \multip|Mult0~16 ;
wire \multip|Mult0~17 ;
wire \multip|Mult0~18 ;
wire \multip|Mult0~19 ;
wire \multip|Mult0~20 ;
wire \multip|Mult0~21 ;
wire \multip|Mult0~22 ;
wire \multip|Mult0~23 ;
wire \multip|Mult0~24 ;
wire \multip|Mult0~25 ;
wire \multip|Mult0~26 ;
wire \multip|Mult0~27 ;
wire \multip|Mult0~28 ;
wire \multip|Mult0~29 ;
wire \multip|Mult0~30 ;
wire \multip|Mult0~31 ;
wire \multip|Mult0~32 ;
wire \multip|Mult0~33 ;
wire \multip|Mult0~34 ;
wire \multip|Mult0~35 ;
wire \multip|Mult0~36 ;
wire \multip|Mult0~37 ;
wire \multip|Mult0~38 ;
wire \multip|Mult0~39 ;
wire \multip|Mult0~40 ;
wire \multip|Mult0~41 ;
wire \multip|Mult0~42 ;
wire \multip|Mult0~43 ;
wire \multip|Mult0~44 ;
wire \multip|Mult0~45 ;
wire \multip|Mult0~46 ;
wire \multip|Mult0~47 ;
wire \multip|Mult0~48 ;
wire \multip|Mult0~49 ;
wire \multip|Mult0~50 ;
wire \multip|Mult0~51 ;
wire \multip|Mult0~52 ;
wire \multip|Mult0~53 ;
wire \multip|Mult0~54 ;
wire \multip|Mult0~55 ;
wire \multip|Mult0~56 ;
wire \multip|Mult0~57 ;
wire \multip|Mult0~58 ;
wire \multip|Mult0~59 ;
wire \multip|Mult0~60 ;
wire \multip|Mult0~61 ;
wire \multip|Mult0~62 ;
wire \multip|Mult0~63 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \A[3]~input_o ;
wire \B[3]~input_o ;
wire \A[2]~input_o ;
wire \B[2]~input_o ;
wire \B[1]~input_o ;
wire \A[1]~input_o ;
wire \A[0]~input_o ;
wire \B[0]~input_o ;
wire \adder|_~13 ;
wire \adder|_~14 ;
wire \adder|_~7 ;
wire \adder|_~8 ;
wire \adder|_~10 ;
wire \adder|_~11 ;
wire \adder|_~4 ;
wire \adder|_~5 ;
wire \adder|c_out~sumout ;
wire \divid|Equal0~0_combout ;
wire \tractor|LessThan0~0_combout ;
wire \tractor|LessThan0~1_combout ;
wire \reset~input_o ;
wire \trigger~input_o ;
wire \ALU_Sel[2]~input_o ;
wire \ALU_Sel[0]~input_o ;
wire \ALU_Sel[3]~input_o ;
wire \ALU_Sel[1]~input_o ;
wire \divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6 ;
wire \divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7 ;
wire \divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ;
wire \divid|Equal0~1_combout ;
wire \mux_1|Mux0~1_combout ;
wire \tractor|sub[0]~14 ;
wire \tractor|sub[0]~15 ;
wire \tractor|sub[1]~6 ;
wire \tractor|sub[1]~7 ;
wire \tractor|sub[2]~10 ;
wire \tractor|sub[2]~11 ;
wire \tractor|sub[3]~1_sumout ;
wire \mux_1|Mux0~0_combout ;
wire \moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ;
wire \moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ;
wire \moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ;
wire \moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ;
wire \moder|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout ;
wire \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ;
wire \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ;
wire \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~2 ;
wire \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~3 ;
wire \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ;
wire \moder|Mod0|auto_generated|divider|divider|StageOut[5]~2_combout ;
wire \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ;
wire \moder|Mod0|auto_generated|divider|divider|StageOut[5]~0_combout ;
wire \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ;
wire \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~10 ;
wire \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~11 ;
wire \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~14 ;
wire \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~15 ;
wire \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ;
wire \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ;
wire \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ;
wire \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ;
wire \mux_1|Mux0~2_combout ;
wire \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13_sumout ;
wire \moder|Mod0|auto_generated|divider|divider|StageOut[4]~4_combout ;
wire \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9_sumout ;
wire \moder|Mod0|auto_generated|divider|divider|op_4~22_cout ;
wire \moder|Mod0|auto_generated|divider|divider|op_4~18 ;
wire \moder|Mod0|auto_generated|divider|divider|op_4~10 ;
wire \moder|Mod0|auto_generated|divider|divider|op_4~14 ;
wire \moder|Mod0|auto_generated|divider|divider|op_4~1_sumout ;
wire \moder|Mod0|auto_generated|divider|divider|op_4~2 ;
wire \moder|Mod0|auto_generated|divider|divider|op_4~5_sumout ;
wire \mux_1|Mux0~3_combout ;
wire \mux_1|Mux0~4_combout ;
wire \mux_1|Mux0~5_combout ;
wire \mux_1|Mux0~6_combout ;
wire \mux_1|Mux1~0_combout ;
wire \mux_1|Mux1~1_combout ;
wire \moder|Mod0|auto_generated|divider|divider|op_4~13_sumout ;
wire \moder|Mod0|auto_generated|divider|divider|StageOut[14]~5_combout ;
wire \mux_1|Mux1~3_combout ;
wire \tractor|sub[2]~9_sumout ;
wire \mux_1|Mux1~2_combout ;
wire \divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ;
wire \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ;
wire \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ;
wire \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6 ;
wire \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7 ;
wire \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ;
wire \mux_1|Mux1~4_combout ;
wire \mux_1|Mux1~5_combout ;
wire \mux_1|Mux1~6_combout ;
wire \tractor|sub[0]~13_sumout ;
wire \mux_1|Mux3~0_combout ;
wire \divid|Div0|auto_generated|divider|divider|StageOut[0]~0_combout ;
wire \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ;
wire \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ;
wire \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ;
wire \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ;
wire \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ;
wire \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ;
wire \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ;
wire \divid|Div0|auto_generated|divider|divider|StageOut[5]~1_combout ;
wire \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ;
wire \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ;
wire \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ;
wire \divid|Div0|auto_generated|divider|divider|StageOut[5]~2_combout ;
wire \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ;
wire \divid|Div0|auto_generated|divider|divider|StageOut[4]~3_combout ;
wire \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ;
wire \divid|Div0|auto_generated|divider|divider|op_4~22_cout ;
wire \divid|Div0|auto_generated|divider|divider|op_4~18_cout ;
wire \divid|Div0|auto_generated|divider|divider|op_4~14_cout ;
wire \divid|Div0|auto_generated|divider|divider|op_4~10_cout ;
wire \divid|Div0|auto_generated|divider|divider|op_4~6_cout ;
wire \divid|Div0|auto_generated|divider|divider|op_4~1_sumout ;
wire \mux_1|Mux3~1_combout ;
wire \mux_1|Mux3~3_combout ;
wire \moder|Mod0|auto_generated|divider|divider|op_4~17_sumout ;
wire \mux_1|Mux3~2_combout ;
wire \mux_1|Mux3~4_combout ;
wire \mux_1|Mux3~5_combout ;
wire \tractor|sub[1]~5_sumout ;
wire \mux_1|Mux2~1_combout ;
wire \mux_1|Mux2~2_combout ;
wire \mux_1|Mux2~3_combout ;
wire \moder|Mod0|auto_generated|divider|divider|op_4~9_sumout ;
wire \moder|Mod0|auto_generated|divider|divider|StageOut[13]~3_combout ;
wire \mux_1|Mux2~0_combout ;
wire \mux_1|Mux2~4_combout ;
wire \converter1|segment[0]~0_combout ;
wire \converter1|segment[1]~1_combout ;
wire \converter1|segment[2]~2_combout ;
wire \converter1|segment[4]~3_combout ;
wire \converter1|segment[5]~4_combout ;
wire \converter1|segment[6]~5_combout ;
wire \mux_1|out_alu_aux~2_combout ;
wire \mux_1|out_alu_aux~0_combout ;
wire \mux_1|out_alu_aux~3_combout ;
wire \mux_1|out_alu_aux~1_combout ;
wire \converter2|segment[0]~0_combout ;
wire \converter2|segment[1]~1_combout ;
wire \converter2|segment[2]~2_combout ;
wire \converter2|segment[4]~3_combout ;
wire \converter2|segment[5]~4_combout ;
wire \converter2|segment[6]~5_combout ;
wire \opcode0|switch_state~q ;
wire \opcode0|switch_state~0_combout ;
wire \opcode0|switch_state~DUPLICATE_q ;
wire \opcode1|switch_state~0_combout ;
wire \opcode1|switch_state~q ;
wire \opcode2|switch_state~0_combout ;
wire \opcode2|switch_state~feeder_combout ;
wire \opcode2|switch_state~q ;
wire \opcode3|switch_state~q ;
wire \opcode3|switch_state~0_combout ;
wire \opcode3|switch_state~feeder_combout ;
wire \opcode3|switch_state~DUPLICATE_q ;
wire [3:0] \mux_1|out_alu_aux ;
wire [7:0] \multip|mult ;
wire [3:0] \adder|sum ;
wire [3:0] \mux_1|out_alu ;
wire [6:0] \converter1|segment ;
wire [19:0] \divid|Div0|auto_generated|divider|divider|selnose ;
wire [6:0] \converter2|segment ;
wire [19:0] \moder|Mod0|auto_generated|divider|divider|selnose ;

wire [63:0] \multip|Mult0~mac_RESULTA_bus ;

assign \multip|mult [0] = \multip|Mult0~mac_RESULTA_bus [0];
assign \multip|mult [1] = \multip|Mult0~mac_RESULTA_bus [1];
assign \multip|mult [2] = \multip|Mult0~mac_RESULTA_bus [2];
assign \multip|mult [3] = \multip|Mult0~mac_RESULTA_bus [3];
assign \multip|mult [4] = \multip|Mult0~mac_RESULTA_bus [4];
assign \multip|mult [5] = \multip|Mult0~mac_RESULTA_bus [5];
assign \multip|mult [6] = \multip|Mult0~mac_RESULTA_bus [6];
assign \multip|mult [7] = \multip|Mult0~mac_RESULTA_bus [7];
assign \multip|Mult0~8  = \multip|Mult0~mac_RESULTA_bus [8];
assign \multip|Mult0~9  = \multip|Mult0~mac_RESULTA_bus [9];
assign \multip|Mult0~10  = \multip|Mult0~mac_RESULTA_bus [10];
assign \multip|Mult0~11  = \multip|Mult0~mac_RESULTA_bus [11];
assign \multip|Mult0~12  = \multip|Mult0~mac_RESULTA_bus [12];
assign \multip|Mult0~13  = \multip|Mult0~mac_RESULTA_bus [13];
assign \multip|Mult0~14  = \multip|Mult0~mac_RESULTA_bus [14];
assign \multip|Mult0~15  = \multip|Mult0~mac_RESULTA_bus [15];
assign \multip|Mult0~16  = \multip|Mult0~mac_RESULTA_bus [16];
assign \multip|Mult0~17  = \multip|Mult0~mac_RESULTA_bus [17];
assign \multip|Mult0~18  = \multip|Mult0~mac_RESULTA_bus [18];
assign \multip|Mult0~19  = \multip|Mult0~mac_RESULTA_bus [19];
assign \multip|Mult0~20  = \multip|Mult0~mac_RESULTA_bus [20];
assign \multip|Mult0~21  = \multip|Mult0~mac_RESULTA_bus [21];
assign \multip|Mult0~22  = \multip|Mult0~mac_RESULTA_bus [22];
assign \multip|Mult0~23  = \multip|Mult0~mac_RESULTA_bus [23];
assign \multip|Mult0~24  = \multip|Mult0~mac_RESULTA_bus [24];
assign \multip|Mult0~25  = \multip|Mult0~mac_RESULTA_bus [25];
assign \multip|Mult0~26  = \multip|Mult0~mac_RESULTA_bus [26];
assign \multip|Mult0~27  = \multip|Mult0~mac_RESULTA_bus [27];
assign \multip|Mult0~28  = \multip|Mult0~mac_RESULTA_bus [28];
assign \multip|Mult0~29  = \multip|Mult0~mac_RESULTA_bus [29];
assign \multip|Mult0~30  = \multip|Mult0~mac_RESULTA_bus [30];
assign \multip|Mult0~31  = \multip|Mult0~mac_RESULTA_bus [31];
assign \multip|Mult0~32  = \multip|Mult0~mac_RESULTA_bus [32];
assign \multip|Mult0~33  = \multip|Mult0~mac_RESULTA_bus [33];
assign \multip|Mult0~34  = \multip|Mult0~mac_RESULTA_bus [34];
assign \multip|Mult0~35  = \multip|Mult0~mac_RESULTA_bus [35];
assign \multip|Mult0~36  = \multip|Mult0~mac_RESULTA_bus [36];
assign \multip|Mult0~37  = \multip|Mult0~mac_RESULTA_bus [37];
assign \multip|Mult0~38  = \multip|Mult0~mac_RESULTA_bus [38];
assign \multip|Mult0~39  = \multip|Mult0~mac_RESULTA_bus [39];
assign \multip|Mult0~40  = \multip|Mult0~mac_RESULTA_bus [40];
assign \multip|Mult0~41  = \multip|Mult0~mac_RESULTA_bus [41];
assign \multip|Mult0~42  = \multip|Mult0~mac_RESULTA_bus [42];
assign \multip|Mult0~43  = \multip|Mult0~mac_RESULTA_bus [43];
assign \multip|Mult0~44  = \multip|Mult0~mac_RESULTA_bus [44];
assign \multip|Mult0~45  = \multip|Mult0~mac_RESULTA_bus [45];
assign \multip|Mult0~46  = \multip|Mult0~mac_RESULTA_bus [46];
assign \multip|Mult0~47  = \multip|Mult0~mac_RESULTA_bus [47];
assign \multip|Mult0~48  = \multip|Mult0~mac_RESULTA_bus [48];
assign \multip|Mult0~49  = \multip|Mult0~mac_RESULTA_bus [49];
assign \multip|Mult0~50  = \multip|Mult0~mac_RESULTA_bus [50];
assign \multip|Mult0~51  = \multip|Mult0~mac_RESULTA_bus [51];
assign \multip|Mult0~52  = \multip|Mult0~mac_RESULTA_bus [52];
assign \multip|Mult0~53  = \multip|Mult0~mac_RESULTA_bus [53];
assign \multip|Mult0~54  = \multip|Mult0~mac_RESULTA_bus [54];
assign \multip|Mult0~55  = \multip|Mult0~mac_RESULTA_bus [55];
assign \multip|Mult0~56  = \multip|Mult0~mac_RESULTA_bus [56];
assign \multip|Mult0~57  = \multip|Mult0~mac_RESULTA_bus [57];
assign \multip|Mult0~58  = \multip|Mult0~mac_RESULTA_bus [58];
assign \multip|Mult0~59  = \multip|Mult0~mac_RESULTA_bus [59];
assign \multip|Mult0~60  = \multip|Mult0~mac_RESULTA_bus [60];
assign \multip|Mult0~61  = \multip|Mult0~mac_RESULTA_bus [61];
assign \multip|Mult0~62  = \multip|Mult0~mac_RESULTA_bus [62];
assign \multip|Mult0~63  = \multip|Mult0~mac_RESULTA_bus [63];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \CarryOut~output (
	.i(\adder|c_out~sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CarryOut),
	.obar());
// synopsys translate_off
defparam \CarryOut~output .bus_hold = "false";
defparam \CarryOut~output .open_drain_output = "false";
defparam \CarryOut~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \Zero~output (
	.i(\divid|Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Zero),
	.obar());
// synopsys translate_off
defparam \Zero~output .bus_hold = "false";
defparam \Zero~output .open_drain_output = "false";
defparam \Zero~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \Negative~output (
	.i(\tractor|LessThan0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Negative),
	.obar());
// synopsys translate_off
defparam \Negative~output .bus_hold = "false";
defparam \Negative~output .open_drain_output = "false";
defparam \Negative~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \Overflow~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Overflow),
	.obar());
// synopsys translate_off
defparam \Overflow~output .bus_hold = "false";
defparam \Overflow~output .open_drain_output = "false";
defparam \Overflow~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \display1[0]~output (
	.i(\converter1|segment[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[0]),
	.obar());
// synopsys translate_off
defparam \display1[0]~output .bus_hold = "false";
defparam \display1[0]~output .open_drain_output = "false";
defparam \display1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \display1[1]~output (
	.i(\converter1|segment[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[1]),
	.obar());
// synopsys translate_off
defparam \display1[1]~output .bus_hold = "false";
defparam \display1[1]~output .open_drain_output = "false";
defparam \display1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \display1[2]~output (
	.i(\converter1|segment[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[2]),
	.obar());
// synopsys translate_off
defparam \display1[2]~output .bus_hold = "false";
defparam \display1[2]~output .open_drain_output = "false";
defparam \display1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \display1[3]~output (
	.i(\converter1|segment [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[3]),
	.obar());
// synopsys translate_off
defparam \display1[3]~output .bus_hold = "false";
defparam \display1[3]~output .open_drain_output = "false";
defparam \display1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \display1[4]~output (
	.i(\converter1|segment[4]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[4]),
	.obar());
// synopsys translate_off
defparam \display1[4]~output .bus_hold = "false";
defparam \display1[4]~output .open_drain_output = "false";
defparam \display1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \display1[5]~output (
	.i(\converter1|segment[5]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[5]),
	.obar());
// synopsys translate_off
defparam \display1[5]~output .bus_hold = "false";
defparam \display1[5]~output .open_drain_output = "false";
defparam \display1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \display1[6]~output (
	.i(\converter1|segment[6]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[6]),
	.obar());
// synopsys translate_off
defparam \display1[6]~output .bus_hold = "false";
defparam \display1[6]~output .open_drain_output = "false";
defparam \display1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \display2[0]~output (
	.i(\converter2|segment[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[0]),
	.obar());
// synopsys translate_off
defparam \display2[0]~output .bus_hold = "false";
defparam \display2[0]~output .open_drain_output = "false";
defparam \display2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \display2[1]~output (
	.i(\converter2|segment[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[1]),
	.obar());
// synopsys translate_off
defparam \display2[1]~output .bus_hold = "false";
defparam \display2[1]~output .open_drain_output = "false";
defparam \display2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \display2[2]~output (
	.i(\converter2|segment[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[2]),
	.obar());
// synopsys translate_off
defparam \display2[2]~output .bus_hold = "false";
defparam \display2[2]~output .open_drain_output = "false";
defparam \display2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \display2[3]~output (
	.i(\converter2|segment [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[3]),
	.obar());
// synopsys translate_off
defparam \display2[3]~output .bus_hold = "false";
defparam \display2[3]~output .open_drain_output = "false";
defparam \display2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \display2[4]~output (
	.i(\converter2|segment[4]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[4]),
	.obar());
// synopsys translate_off
defparam \display2[4]~output .bus_hold = "false";
defparam \display2[4]~output .open_drain_output = "false";
defparam \display2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \display2[5]~output (
	.i(\converter2|segment[5]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[5]),
	.obar());
// synopsys translate_off
defparam \display2[5]~output .bus_hold = "false";
defparam \display2[5]~output .open_drain_output = "false";
defparam \display2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \display2[6]~output (
	.i(\converter2|segment[6]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[6]),
	.obar());
// synopsys translate_off
defparam \display2[6]~output .bus_hold = "false";
defparam \display2[6]~output .open_drain_output = "false";
defparam \display2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \oper[0]~output (
	.i(\opcode0|switch_state~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oper[0]),
	.obar());
// synopsys translate_off
defparam \oper[0]~output .bus_hold = "false";
defparam \oper[0]~output .open_drain_output = "false";
defparam \oper[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \oper[1]~output (
	.i(\opcode1|switch_state~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oper[1]),
	.obar());
// synopsys translate_off
defparam \oper[1]~output .bus_hold = "false";
defparam \oper[1]~output .open_drain_output = "false";
defparam \oper[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \oper[2]~output (
	.i(\opcode2|switch_state~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oper[2]),
	.obar());
// synopsys translate_off
defparam \oper[2]~output .bus_hold = "false";
defparam \oper[2]~output .open_drain_output = "false";
defparam \oper[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \oper[3]~output (
	.i(\opcode3|switch_state~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oper[3]),
	.obar());
// synopsys translate_off
defparam \oper[3]~output .bus_hold = "false";
defparam \oper[3]~output .open_drain_output = "false";
defparam \oper[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \ALU_Out[0]~output (
	.i(\mux_1|out_alu [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Out[0]),
	.obar());
// synopsys translate_off
defparam \ALU_Out[0]~output .bus_hold = "false";
defparam \ALU_Out[0]~output .open_drain_output = "false";
defparam \ALU_Out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \ALU_Out[1]~output (
	.i(\mux_1|out_alu [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Out[1]),
	.obar());
// synopsys translate_off
defparam \ALU_Out[1]~output .bus_hold = "false";
defparam \ALU_Out[1]~output .open_drain_output = "false";
defparam \ALU_Out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \ALU_Out[2]~output (
	.i(\mux_1|out_alu [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Out[2]),
	.obar());
// synopsys translate_off
defparam \ALU_Out[2]~output .bus_hold = "false";
defparam \ALU_Out[2]~output .open_drain_output = "false";
defparam \ALU_Out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \ALU_Out[3]~output (
	.i(\mux_1|out_alu [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_Out[3]),
	.obar());
// synopsys translate_off
defparam \ALU_Out[3]~output .bus_hold = "false";
defparam \ALU_Out[3]~output .open_drain_output = "false";
defparam \ALU_Out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \A[3]~input (
	.i(A[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[3]~input_o ));
// synopsys translate_off
defparam \A[3]~input .bus_hold = "false";
defparam \A[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \B[3]~input (
	.i(B[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[3]~input_o ));
// synopsys translate_off
defparam \B[3]~input .bus_hold = "false";
defparam \B[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \A[2]~input (
	.i(A[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[2]~input_o ));
// synopsys translate_off
defparam \A[2]~input .bus_hold = "false";
defparam \A[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \B[2]~input (
	.i(B[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[2]~input_o ));
// synopsys translate_off
defparam \B[2]~input .bus_hold = "false";
defparam \B[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \B[1]~input (
	.i(B[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[1]~input_o ));
// synopsys translate_off
defparam \B[1]~input .bus_hold = "false";
defparam \B[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \A[1]~input (
	.i(A[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[1]~input_o ));
// synopsys translate_off
defparam \A[1]~input .bus_hold = "false";
defparam \A[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \A[0]~input (
	.i(A[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[0]~input_o ));
// synopsys translate_off
defparam \A[0]~input .bus_hold = "false";
defparam \A[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \B[0]~input (
	.i(B[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[0]~input_o ));
// synopsys translate_off
defparam \B[0]~input .bus_hold = "false";
defparam \B[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N0
cyclonev_lcell_comb \adder|sum[0] (
// Equation(s):
// \adder|sum [0] = SUM(( !\A[0]~input_o  $ (!\B[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \adder|_~13  = CARRY(( !\A[0]~input_o  $ (!\B[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \adder|_~14  = SHARE((\A[0]~input_o  & \B[0]~input_o ))

	.dataa(gnd),
	.datab(!\A[0]~input_o ),
	.datac(!\B[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|sum [0]),
	.cout(\adder|_~13 ),
	.shareout(\adder|_~14 ));
// synopsys translate_off
defparam \adder|sum[0] .extended_lut = "off";
defparam \adder|sum[0] .lut_mask = 64'h0000030300003C3C;
defparam \adder|sum[0] .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N3
cyclonev_lcell_comb \adder|sum[1] (
// Equation(s):
// \adder|sum [1] = SUM(( !\B[1]~input_o  $ (!\A[1]~input_o ) ) + ( \adder|_~14  ) + ( \adder|_~13  ))
// \adder|_~7  = CARRY(( !\B[1]~input_o  $ (!\A[1]~input_o ) ) + ( \adder|_~14  ) + ( \adder|_~13  ))
// \adder|_~8  = SHARE((\B[1]~input_o  & \A[1]~input_o ))

	.dataa(!\B[1]~input_o ),
	.datab(gnd),
	.datac(!\A[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|_~13 ),
	.sharein(\adder|_~14 ),
	.combout(),
	.sumout(\adder|sum [1]),
	.cout(\adder|_~7 ),
	.shareout(\adder|_~8 ));
// synopsys translate_off
defparam \adder|sum[1] .extended_lut = "off";
defparam \adder|sum[1] .lut_mask = 64'h0000050500005A5A;
defparam \adder|sum[1] .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N6
cyclonev_lcell_comb \adder|sum[2] (
// Equation(s):
// \adder|sum [2] = SUM(( !\A[2]~input_o  $ (!\B[2]~input_o ) ) + ( \adder|_~8  ) + ( \adder|_~7  ))
// \adder|_~10  = CARRY(( !\A[2]~input_o  $ (!\B[2]~input_o ) ) + ( \adder|_~8  ) + ( \adder|_~7  ))
// \adder|_~11  = SHARE((\A[2]~input_o  & \B[2]~input_o ))

	.dataa(gnd),
	.datab(!\A[2]~input_o ),
	.datac(!\B[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|_~7 ),
	.sharein(\adder|_~8 ),
	.combout(),
	.sumout(\adder|sum [2]),
	.cout(\adder|_~10 ),
	.shareout(\adder|_~11 ));
// synopsys translate_off
defparam \adder|sum[2] .extended_lut = "off";
defparam \adder|sum[2] .lut_mask = 64'h0000030300003C3C;
defparam \adder|sum[2] .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N9
cyclonev_lcell_comb \adder|sum[3] (
// Equation(s):
// \adder|sum [3] = SUM(( !\A[3]~input_o  $ (!\B[3]~input_o ) ) + ( \adder|_~11  ) + ( \adder|_~10  ))
// \adder|_~4  = CARRY(( !\A[3]~input_o  $ (!\B[3]~input_o ) ) + ( \adder|_~11  ) + ( \adder|_~10  ))
// \adder|_~5  = SHARE((\A[3]~input_o  & \B[3]~input_o ))

	.dataa(!\A[3]~input_o ),
	.datab(gnd),
	.datac(!\B[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|_~10 ),
	.sharein(\adder|_~11 ),
	.combout(),
	.sumout(\adder|sum [3]),
	.cout(\adder|_~4 ),
	.shareout(\adder|_~5 ));
// synopsys translate_off
defparam \adder|sum[3] .extended_lut = "off";
defparam \adder|sum[3] .lut_mask = 64'h0000050500005A5A;
defparam \adder|sum[3] .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N12
cyclonev_lcell_comb \adder|c_out (
// Equation(s):
// \adder|c_out~sumout  = SUM(( GND ) + ( \adder|_~5  ) + ( \adder|_~4  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|_~4 ),
	.sharein(\adder|_~5 ),
	.combout(),
	.sumout(\adder|c_out~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adder|c_out .extended_lut = "off";
defparam \adder|c_out .lut_mask = 64'h0000000000000000;
defparam \adder|c_out .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N15
cyclonev_lcell_comb \divid|Equal0~0 (
// Equation(s):
// \divid|Equal0~0_combout  = ( !\B[0]~input_o  & ( (!\B[1]~input_o  & (!\B[2]~input_o  & !\B[3]~input_o )) ) )

	.dataa(!\B[1]~input_o ),
	.datab(gnd),
	.datac(!\B[2]~input_o ),
	.datad(!\B[3]~input_o ),
	.datae(gnd),
	.dataf(!\B[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divid|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divid|Equal0~0 .extended_lut = "off";
defparam \divid|Equal0~0 .lut_mask = 64'hA000A00000000000;
defparam \divid|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N36
cyclonev_lcell_comb \tractor|LessThan0~0 (
// Equation(s):
// \tractor|LessThan0~0_combout  = ( \B[0]~input_o  & ( (!\A[1]~input_o  & ((!\A[0]~input_o ) # (\B[1]~input_o ))) # (\A[1]~input_o  & (!\A[0]~input_o  & \B[1]~input_o )) ) ) # ( !\B[0]~input_o  & ( (!\A[1]~input_o  & \B[1]~input_o ) ) )

	.dataa(!\A[1]~input_o ),
	.datab(gnd),
	.datac(!\A[0]~input_o ),
	.datad(!\B[1]~input_o ),
	.datae(gnd),
	.dataf(!\B[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tractor|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tractor|LessThan0~0 .extended_lut = "off";
defparam \tractor|LessThan0~0 .lut_mask = 64'h00AA00AAA0FAA0FA;
defparam \tractor|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N45
cyclonev_lcell_comb \tractor|LessThan0~1 (
// Equation(s):
// \tractor|LessThan0~1_combout  = ( \A[3]~input_o  & ( (\B[3]~input_o  & ((!\B[2]~input_o  & (!\A[2]~input_o  & \tractor|LessThan0~0_combout )) # (\B[2]~input_o  & ((!\A[2]~input_o ) # (\tractor|LessThan0~0_combout ))))) ) ) # ( !\A[3]~input_o  & ( 
// ((!\B[2]~input_o  & (!\A[2]~input_o  & \tractor|LessThan0~0_combout )) # (\B[2]~input_o  & ((!\A[2]~input_o ) # (\tractor|LessThan0~0_combout )))) # (\B[3]~input_o ) ) )

	.dataa(!\B[3]~input_o ),
	.datab(!\B[2]~input_o ),
	.datac(!\A[2]~input_o ),
	.datad(!\tractor|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\A[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tractor|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tractor|LessThan0~1 .extended_lut = "off";
defparam \tractor|LessThan0~1 .lut_mask = 64'h75F775F710511051;
defparam \tractor|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \trigger~input (
	.i(trigger),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\trigger~input_o ));
// synopsys translate_off
defparam \trigger~input .bus_hold = "false";
defparam \trigger~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \ALU_Sel[2]~input (
	.i(ALU_Sel[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ALU_Sel[2]~input_o ));
// synopsys translate_off
defparam \ALU_Sel[2]~input .bus_hold = "false";
defparam \ALU_Sel[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \ALU_Sel[0]~input (
	.i(ALU_Sel[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ALU_Sel[0]~input_o ));
// synopsys translate_off
defparam \ALU_Sel[0]~input .bus_hold = "false";
defparam \ALU_Sel[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \ALU_Sel[3]~input (
	.i(ALU_Sel[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ALU_Sel[3]~input_o ));
// synopsys translate_off
defparam \ALU_Sel[3]~input .bus_hold = "false";
defparam \ALU_Sel[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \ALU_Sel[1]~input (
	.i(ALU_Sel[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ALU_Sel[1]~input_o ));
// synopsys translate_off
defparam \ALU_Sel[1]~input .bus_hold = "false";
defparam \ALU_Sel[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSP_X32_Y2_N0
cyclonev_mac \multip|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\A[3]~input_o ,\A[2]~input_o ,\A[1]~input_o ,\A[0]~input_o }),
	.ay({\B[3]~input_o ,\B[2]~input_o ,\B[1]~input_o ,\B[0]~input_o }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\multip|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \multip|Mult0~mac .accumulate_clock = "none";
defparam \multip|Mult0~mac .ax_clock = "none";
defparam \multip|Mult0~mac .ax_width = 4;
defparam \multip|Mult0~mac .ay_scan_in_clock = "none";
defparam \multip|Mult0~mac .ay_scan_in_width = 4;
defparam \multip|Mult0~mac .ay_use_scan_in = "false";
defparam \multip|Mult0~mac .az_clock = "none";
defparam \multip|Mult0~mac .bx_clock = "none";
defparam \multip|Mult0~mac .by_clock = "none";
defparam \multip|Mult0~mac .by_use_scan_in = "false";
defparam \multip|Mult0~mac .bz_clock = "none";
defparam \multip|Mult0~mac .coef_a_0 = 0;
defparam \multip|Mult0~mac .coef_a_1 = 0;
defparam \multip|Mult0~mac .coef_a_2 = 0;
defparam \multip|Mult0~mac .coef_a_3 = 0;
defparam \multip|Mult0~mac .coef_a_4 = 0;
defparam \multip|Mult0~mac .coef_a_5 = 0;
defparam \multip|Mult0~mac .coef_a_6 = 0;
defparam \multip|Mult0~mac .coef_a_7 = 0;
defparam \multip|Mult0~mac .coef_b_0 = 0;
defparam \multip|Mult0~mac .coef_b_1 = 0;
defparam \multip|Mult0~mac .coef_b_2 = 0;
defparam \multip|Mult0~mac .coef_b_3 = 0;
defparam \multip|Mult0~mac .coef_b_4 = 0;
defparam \multip|Mult0~mac .coef_b_5 = 0;
defparam \multip|Mult0~mac .coef_b_6 = 0;
defparam \multip|Mult0~mac .coef_b_7 = 0;
defparam \multip|Mult0~mac .coef_sel_a_clock = "none";
defparam \multip|Mult0~mac .coef_sel_b_clock = "none";
defparam \multip|Mult0~mac .delay_scan_out_ay = "false";
defparam \multip|Mult0~mac .delay_scan_out_by = "false";
defparam \multip|Mult0~mac .enable_double_accum = "false";
defparam \multip|Mult0~mac .load_const_clock = "none";
defparam \multip|Mult0~mac .load_const_value = 0;
defparam \multip|Mult0~mac .mode_sub_location = 0;
defparam \multip|Mult0~mac .negate_clock = "none";
defparam \multip|Mult0~mac .operand_source_max = "input";
defparam \multip|Mult0~mac .operand_source_may = "input";
defparam \multip|Mult0~mac .operand_source_mbx = "input";
defparam \multip|Mult0~mac .operand_source_mby = "input";
defparam \multip|Mult0~mac .operation_mode = "m9x9";
defparam \multip|Mult0~mac .output_clock = "none";
defparam \multip|Mult0~mac .preadder_subtract_a = "false";
defparam \multip|Mult0~mac .preadder_subtract_b = "false";
defparam \multip|Mult0~mac .result_a_width = 64;
defparam \multip|Mult0~mac .signed_max = "false";
defparam \multip|Mult0~mac .signed_may = "false";
defparam \multip|Mult0~mac .signed_mbx = "false";
defparam \multip|Mult0~mac .signed_mby = "false";
defparam \multip|Mult0~mac .sub_clock = "none";
defparam \multip|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N0
cyclonev_lcell_comb \divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 (
// Equation(s):
// \divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout  = SUM(( !\B[0]~input_o  $ (!\A[3]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6  = CARRY(( !\B[0]~input_o  $ (!\A[3]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7  = SHARE((!\B[0]~input_o ) # (\A[3]~input_o ))

	.dataa(gnd),
	.datab(!\B[0]~input_o ),
	.datac(!\A[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ),
	.cout(\divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6 ),
	.shareout(\divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7 ));
// synopsys translate_off
defparam \divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 .extended_lut = "off";
defparam \divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 .lut_mask = 64'h0000CFCF00003C3C;
defparam \divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N3
cyclonev_lcell_comb \divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 (
// Equation(s):
// \divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout  = SUM(( VCC ) + ( \divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7  ) + ( \divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6 ),
	.sharein(\divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7 ),
	.combout(),
	.sumout(\divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 .extended_lut = "off";
defparam \divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 .lut_mask = 64'h000000000000FFFF;
defparam \divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N51
cyclonev_lcell_comb \divid|Equal0~1 (
// Equation(s):
// \divid|Equal0~1_combout  = ( !\B[1]~input_o  & ( (!\B[2]~input_o  & !\B[3]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[2]~input_o ),
	.datad(!\B[3]~input_o ),
	.datae(gnd),
	.dataf(!\B[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divid|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divid|Equal0~1 .extended_lut = "off";
defparam \divid|Equal0~1 .lut_mask = 64'hF000F00000000000;
defparam \divid|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N57
cyclonev_lcell_comb \divid|Div0|auto_generated|divider|divider|selnose[0] (
// Equation(s):
// \divid|Div0|auto_generated|divider|divider|selnose [0] = ( \divid|Equal0~1_combout  & ( \divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout  ) ) # ( !\divid|Equal0~1_combout  )

	.dataa(!\divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\divid|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divid|Div0|auto_generated|divider|divider|selnose [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divid|Div0|auto_generated|divider|divider|selnose[0] .extended_lut = "off";
defparam \divid|Div0|auto_generated|divider|divider|selnose[0] .lut_mask = 64'hFFFFFFFF55555555;
defparam \divid|Div0|auto_generated|divider|divider|selnose[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N24
cyclonev_lcell_comb \mux_1|Mux0~1 (
// Equation(s):
// \mux_1|Mux0~1_combout  = ( \divid|Div0|auto_generated|divider|divider|selnose [0] & ( (!\ALU_Sel[0]~input_o  & \multip|mult [3]) ) ) # ( !\divid|Div0|auto_generated|divider|divider|selnose [0] & ( (!\ALU_Sel[0]~input_o  & ((\multip|mult [3]))) # 
// (\ALU_Sel[0]~input_o  & (!\divid|Equal0~0_combout )) ) )

	.dataa(!\ALU_Sel[0]~input_o ),
	.datab(gnd),
	.datac(!\divid|Equal0~0_combout ),
	.datad(!\multip|mult [3]),
	.datae(gnd),
	.dataf(!\divid|Div0|auto_generated|divider|divider|selnose [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux0~1 .extended_lut = "off";
defparam \mux_1|Mux0~1 .lut_mask = 64'h50FA50FA00AA00AA;
defparam \mux_1|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N30
cyclonev_lcell_comb \tractor|sub[0]~13 (
// Equation(s):
// \tractor|sub[0]~13_sumout  = SUM(( !\B[0]~input_o  $ (!\A[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \tractor|sub[0]~14  = CARRY(( !\B[0]~input_o  $ (!\A[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \tractor|sub[0]~15  = SHARE((!\B[0]~input_o ) # (\A[0]~input_o ))

	.dataa(!\B[0]~input_o ),
	.datab(gnd),
	.datac(!\A[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\tractor|sub[0]~13_sumout ),
	.cout(\tractor|sub[0]~14 ),
	.shareout(\tractor|sub[0]~15 ));
// synopsys translate_off
defparam \tractor|sub[0]~13 .extended_lut = "off";
defparam \tractor|sub[0]~13 .lut_mask = 64'h0000AFAF00005A5A;
defparam \tractor|sub[0]~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N33
cyclonev_lcell_comb \tractor|sub[1]~5 (
// Equation(s):
// \tractor|sub[1]~5_sumout  = SUM(( !\A[1]~input_o  $ (\B[1]~input_o ) ) + ( \tractor|sub[0]~15  ) + ( \tractor|sub[0]~14  ))
// \tractor|sub[1]~6  = CARRY(( !\A[1]~input_o  $ (\B[1]~input_o ) ) + ( \tractor|sub[0]~15  ) + ( \tractor|sub[0]~14  ))
// \tractor|sub[1]~7  = SHARE((\A[1]~input_o  & !\B[1]~input_o ))

	.dataa(gnd),
	.datab(!\A[1]~input_o ),
	.datac(!\B[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tractor|sub[0]~14 ),
	.sharein(\tractor|sub[0]~15 ),
	.combout(),
	.sumout(\tractor|sub[1]~5_sumout ),
	.cout(\tractor|sub[1]~6 ),
	.shareout(\tractor|sub[1]~7 ));
// synopsys translate_off
defparam \tractor|sub[1]~5 .extended_lut = "off";
defparam \tractor|sub[1]~5 .lut_mask = 64'h000030300000C3C3;
defparam \tractor|sub[1]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N36
cyclonev_lcell_comb \tractor|sub[2]~9 (
// Equation(s):
// \tractor|sub[2]~9_sumout  = SUM(( !\B[2]~input_o  $ (\A[2]~input_o ) ) + ( \tractor|sub[1]~7  ) + ( \tractor|sub[1]~6  ))
// \tractor|sub[2]~10  = CARRY(( !\B[2]~input_o  $ (\A[2]~input_o ) ) + ( \tractor|sub[1]~7  ) + ( \tractor|sub[1]~6  ))
// \tractor|sub[2]~11  = SHARE((!\B[2]~input_o  & \A[2]~input_o ))

	.dataa(gnd),
	.datab(!\B[2]~input_o ),
	.datac(!\A[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tractor|sub[1]~6 ),
	.sharein(\tractor|sub[1]~7 ),
	.combout(),
	.sumout(\tractor|sub[2]~9_sumout ),
	.cout(\tractor|sub[2]~10 ),
	.shareout(\tractor|sub[2]~11 ));
// synopsys translate_off
defparam \tractor|sub[2]~9 .extended_lut = "off";
defparam \tractor|sub[2]~9 .lut_mask = 64'h00000C0C0000C3C3;
defparam \tractor|sub[2]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N39
cyclonev_lcell_comb \tractor|sub[3]~1 (
// Equation(s):
// \tractor|sub[3]~1_sumout  = SUM(( !\B[3]~input_o  $ (\A[3]~input_o ) ) + ( \tractor|sub[2]~11  ) + ( \tractor|sub[2]~10  ))

	.dataa(!\B[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tractor|sub[2]~10 ),
	.sharein(\tractor|sub[2]~11 ),
	.combout(),
	.sumout(\tractor|sub[3]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tractor|sub[3]~1 .extended_lut = "off";
defparam \tractor|sub[3]~1 .lut_mask = 64'h000000000000AA55;
defparam \tractor|sub[3]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N27
cyclonev_lcell_comb \mux_1|Mux0~0 (
// Equation(s):
// \mux_1|Mux0~0_combout  = ( \tractor|sub[3]~1_sumout  & ( (\adder|sum [3]) # (\ALU_Sel[0]~input_o ) ) ) # ( !\tractor|sub[3]~1_sumout  & ( (!\ALU_Sel[0]~input_o  & \adder|sum [3]) ) )

	.dataa(!\ALU_Sel[0]~input_o ),
	.datab(gnd),
	.datac(!\adder|sum [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tractor|sub[3]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux0~0 .extended_lut = "off";
defparam \mux_1|Mux0~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \mux_1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N0
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout  = SUM(( !\A[3]~input_o  $ (!\B[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~2  = CARRY(( !\A[3]~input_o  $ (!\B[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~3  = SHARE((!\B[0]~input_o ) # (\A[3]~input_o ))

	.dataa(gnd),
	.datab(!\A[3]~input_o ),
	.datac(!\B[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.cout(\moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ),
	.shareout(\moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ));
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .lut_mask = 64'h0000F3F300003C3C;
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N3
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  = SUM(( VCC ) + ( \moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~3  ) + ( \moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ),
	.sharein(\moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ),
	.combout(),
	.sumout(\moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .lut_mask = 64'h000000000000FFFF;
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N18
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|StageOut[0]~1 (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout  = ( \A[3]~input_o  & ( (!\divid|Equal0~1_combout ) # ((\moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ) # 
// (\moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout )) ) ) # ( !\A[3]~input_o  & ( (\divid|Equal0~1_combout  & (!\moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  & 
// \moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\divid|Equal0~1_combout ),
	.datac(!\moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.datad(!\moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.datae(gnd),
	.dataf(!\A[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\moder|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|StageOut[0]~1 .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|StageOut[0]~1 .lut_mask = 64'h00300030CFFFCFFF;
defparam \moder|Mod0|auto_generated|divider|divider|StageOut[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N15
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|selnose[0] (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|selnose [0] = (!\divid|Equal0~1_combout ) # (\moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout )

	.dataa(!\moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.datab(gnd),
	.datac(!\divid|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\moder|Mod0|auto_generated|divider|divider|selnose [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|selnose[0] .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|selnose[0] .lut_mask = 64'hF5F5F5F5F5F5F5F5;
defparam \moder|Mod0|auto_generated|divider|divider|selnose[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N30
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout  = SUM(( !\A[2]~input_o  $ (!\B[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  = CARRY(( !\A[2]~input_o  $ (!\B[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  = SHARE((!\B[0]~input_o ) # (\A[2]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[2]~input_o ),
	.datad(!\B[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.cout(\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.shareout(\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ));
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .lut_mask = 64'h0000FF0F00000FF0;
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N33
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1 (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout  = SUM(( !\B[1]~input_o  $ (((!\moder|Mod0|auto_generated|divider|divider|selnose [0] & (\moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout )) # 
// (\moder|Mod0|auto_generated|divider|divider|selnose [0] & ((\A[3]~input_o ))))) ) + ( \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~2  = CARRY(( !\B[1]~input_o  $ (((!\moder|Mod0|auto_generated|divider|divider|selnose [0] & (\moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout )) # 
// (\moder|Mod0|auto_generated|divider|divider|selnose [0] & ((\A[3]~input_o ))))) ) + ( \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~3  = SHARE((!\B[1]~input_o  & ((!\moder|Mod0|auto_generated|divider|divider|selnose [0] & (\moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout )) # 
// (\moder|Mod0|auto_generated|divider|divider|selnose [0] & ((\A[3]~input_o ))))))

	.dataa(!\moder|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.datab(!\B[1]~input_o ),
	.datac(!\moder|Mod0|auto_generated|divider|divider|selnose [0]),
	.datad(!\A[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.sharein(\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ),
	.combout(),
	.sumout(\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ),
	.cout(\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~2 ),
	.shareout(\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~3 ));
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1 .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1 .lut_mask = 64'h0000404C00009C93;
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N36
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5 (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  = SUM(( VCC ) + ( \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~3  ) + ( \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~2 ),
	.sharein(\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~3 ),
	.combout(),
	.sumout(\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5 .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5 .lut_mask = 64'h000000000000FFFF;
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N42
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|StageOut[5]~2 (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|StageOut[5]~2_combout  = ( \B[3]~input_o  & ( \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  & ( \moder|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout  ) ) ) # ( 
// !\B[3]~input_o  & ( \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  & ( \moder|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout  ) ) ) # ( \B[3]~input_o  & ( 
// !\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  & ( \moder|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout  ) ) ) # ( !\B[3]~input_o  & ( !\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  
// & ( (\moder|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout  & \B[2]~input_o ) ) ) )

	.dataa(!\moder|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout ),
	.datab(!\B[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\B[3]~input_o ),
	.dataf(!\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\moder|Mod0|auto_generated|divider|divider|StageOut[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|StageOut[5]~2 .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|StageOut[5]~2 .lut_mask = 64'h1111555555555555;
defparam \moder|Mod0|auto_generated|divider|divider|StageOut[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N51
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|StageOut[5]~0 (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|StageOut[5]~0_combout  = (!\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  & (!\B[2]~input_o  & (\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout  & 
// !\B[3]~input_o )))

	.dataa(!\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.datab(!\B[2]~input_o ),
	.datac(!\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ),
	.datad(!\B[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\moder|Mod0|auto_generated|divider|divider|StageOut[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|StageOut[5]~0 .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|StageOut[5]~0 .lut_mask = 64'h0800080008000800;
defparam \moder|Mod0|auto_generated|divider|divider|StageOut[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N21
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|selnose[5] (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|selnose [5] = ( \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  ) # ( !\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  & ( (\B[2]~input_o ) # 
// (\B[3]~input_o ) ) )

	.dataa(!\B[3]~input_o ),
	.datab(gnd),
	.datac(!\B[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\moder|Mod0|auto_generated|divider|divider|selnose [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|selnose[5] .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|selnose[5] .lut_mask = 64'h5F5F5F5FFFFFFFFF;
defparam \moder|Mod0|auto_generated|divider|divider|selnose[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N0
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9 (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9_sumout  = SUM(( !\A[1]~input_o  $ (!\B[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~10  = CARRY(( !\A[1]~input_o  $ (!\B[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~11  = SHARE((!\B[0]~input_o ) # (\A[1]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[1]~input_o ),
	.datad(!\B[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9_sumout ),
	.cout(\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~10 ),
	.shareout(\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~11 ));
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9 .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9 .lut_mask = 64'h0000FF0F00000FF0;
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N3
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13 (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13_sumout  = SUM(( !\B[1]~input_o  $ (((!\moder|Mod0|auto_generated|divider|divider|selnose [5] & (\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout )) # 
// (\moder|Mod0|auto_generated|divider|divider|selnose [5] & ((\A[2]~input_o ))))) ) + ( \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~11  ) + ( \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~10  ))
// \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~14  = CARRY(( !\B[1]~input_o  $ (((!\moder|Mod0|auto_generated|divider|divider|selnose [5] & (\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout )) # 
// (\moder|Mod0|auto_generated|divider|divider|selnose [5] & ((\A[2]~input_o ))))) ) + ( \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~11  ) + ( \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~10  ))
// \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~15  = SHARE((!\B[1]~input_o  & ((!\moder|Mod0|auto_generated|divider|divider|selnose [5] & (\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout )) # 
// (\moder|Mod0|auto_generated|divider|divider|selnose [5] & ((\A[2]~input_o ))))))

	.dataa(!\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datab(!\A[2]~input_o ),
	.datac(!\B[1]~input_o ),
	.datad(!\moder|Mod0|auto_generated|divider|divider|selnose [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~10 ),
	.sharein(\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~11 ),
	.combout(),
	.sumout(\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13_sumout ),
	.cout(\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~14 ),
	.shareout(\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~15 ));
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13 .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13 .lut_mask = 64'h000050300000A5C3;
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N6
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout  = SUM(( !\B[2]~input_o  $ (((!\moder|Mod0|auto_generated|divider|divider|selnose [5] & ((\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ))) # 
// (\moder|Mod0|auto_generated|divider|divider|selnose [5] & (\moder|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout )))) ) + ( \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~15  ) + ( 
// \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~14  ))
// \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~6  = CARRY(( !\B[2]~input_o  $ (((!\moder|Mod0|auto_generated|divider|divider|selnose [5] & ((\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ))) # 
// (\moder|Mod0|auto_generated|divider|divider|selnose [5] & (\moder|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout )))) ) + ( \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~15  ) + ( 
// \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~14  ))
// \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~7  = SHARE((!\B[2]~input_o  & ((!\moder|Mod0|auto_generated|divider|divider|selnose [5] & ((\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ))) # 
// (\moder|Mod0|auto_generated|divider|divider|selnose [5] & (\moder|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout )))))

	.dataa(!\moder|Mod0|auto_generated|divider|divider|selnose [5]),
	.datab(!\B[2]~input_o ),
	.datac(!\moder|Mod0|auto_generated|divider|divider|StageOut[0]~1_combout ),
	.datad(!\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~14 ),
	.sharein(\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~15 ),
	.combout(),
	.sumout(\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.cout(\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ),
	.shareout(\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ));
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .lut_mask = 64'h0000048C0000C963;
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N9
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  = SUM(( VCC ) + ( \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~7  ) + ( \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ),
	.sharein(\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ),
	.combout(),
	.sumout(\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .lut_mask = 64'h000000000000FFFF;
defparam \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N18
cyclonev_lcell_comb \mux_1|Mux0~2 (
// Equation(s):
// \mux_1|Mux0~2_combout  = ( \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( (!\moder|Mod0|auto_generated|divider|divider|StageOut[5]~2_combout  & !\moder|Mod0|auto_generated|divider|divider|StageOut[5]~0_combout ) ) ) # ( 
// !\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( (!\B[3]~input_o  & (((!\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout )))) # (\B[3]~input_o  & 
// (!\moder|Mod0|auto_generated|divider|divider|StageOut[5]~2_combout  & (!\moder|Mod0|auto_generated|divider|divider|StageOut[5]~0_combout ))) ) )

	.dataa(!\B[3]~input_o ),
	.datab(!\moder|Mod0|auto_generated|divider|divider|StageOut[5]~2_combout ),
	.datac(!\moder|Mod0|auto_generated|divider|divider|StageOut[5]~0_combout ),
	.datad(!\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.datae(gnd),
	.dataf(!\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux0~2 .extended_lut = "off";
defparam \mux_1|Mux0~2 .lut_mask = 64'hEA40EA40C0C0C0C0;
defparam \mux_1|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N12
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|selnose[10] (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|selnose [10] = ( \B[3]~input_o  & ( \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  ) ) # ( !\B[3]~input_o  & ( 
// \moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  ) ) # ( \B[3]~input_o  & ( !\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\B[3]~input_o ),
	.dataf(!\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\moder|Mod0|auto_generated|divider|divider|selnose [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|selnose[10] .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|selnose[10] .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \moder|Mod0|auto_generated|divider|divider|selnose[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N48
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|StageOut[4]~4 (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|StageOut[4]~4_combout  = ( \moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout  & ( ((!\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout  & (!\B[2]~input_o  & 
// !\B[3]~input_o ))) # (\A[2]~input_o ) ) ) # ( !\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout  & ( (\A[2]~input_o  & (((\B[3]~input_o ) # (\B[2]~input_o )) # 
// (\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ))) ) )

	.dataa(!\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5_sumout ),
	.datab(!\B[2]~input_o ),
	.datac(!\B[3]~input_o ),
	.datad(!\A[2]~input_o ),
	.datae(gnd),
	.dataf(!\moder|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\moder|Mod0|auto_generated|divider|divider|StageOut[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|StageOut[4]~4 .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|StageOut[4]~4 .lut_mask = 64'h007F007F80FF80FF;
defparam \moder|Mod0|auto_generated|divider|divider|StageOut[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N24
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\moder|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \moder|Mod0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N27
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( !\B[0]~input_o  ) + ( \A[0]~input_o  ) + ( \moder|Mod0|auto_generated|divider|divider|op_4~22_cout  ))
// \moder|Mod0|auto_generated|divider|divider|op_4~18  = CARRY(( !\B[0]~input_o  ) + ( \A[0]~input_o  ) + ( \moder|Mod0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(gnd),
	.datab(!\A[0]~input_o ),
	.datac(!\B[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\moder|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\moder|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\moder|Mod0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000CCCC0000F0F0;
defparam \moder|Mod0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N30
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( !\B[1]~input_o  ) + ( (!\B[3]~input_o  & ((!\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & 
// (\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9_sumout )) # (\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\A[1]~input_o ))))) # (\B[3]~input_o  & (((\A[1]~input_o )))) ) + ( 
// \moder|Mod0|auto_generated|divider|divider|op_4~18  ))
// \moder|Mod0|auto_generated|divider|divider|op_4~10  = CARRY(( !\B[1]~input_o  ) + ( (!\B[3]~input_o  & ((!\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & 
// (\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9_sumout )) # (\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\A[1]~input_o ))))) # (\B[3]~input_o  & (((\A[1]~input_o )))) ) + ( 
// \moder|Mod0|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\B[3]~input_o ),
	.datab(!\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9_sumout ),
	.datad(!\B[1]~input_o ),
	.datae(gnd),
	.dataf(!\A[1]~input_o ),
	.datag(gnd),
	.cin(\moder|Mod0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\moder|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\moder|Mod0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000F7800000FF00;
defparam \moder|Mod0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N33
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( !\B[2]~input_o  ) + ( (!\B[3]~input_o  & ((!\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & 
// (\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13_sumout )) # (\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\moder|Mod0|auto_generated|divider|divider|StageOut[4]~4_combout ))))) # (\B[3]~input_o  & 
// (((\moder|Mod0|auto_generated|divider|divider|StageOut[4]~4_combout )))) ) + ( \moder|Mod0|auto_generated|divider|divider|op_4~10  ))
// \moder|Mod0|auto_generated|divider|divider|op_4~14  = CARRY(( !\B[2]~input_o  ) + ( (!\B[3]~input_o  & ((!\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & 
// (\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13_sumout )) # (\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\moder|Mod0|auto_generated|divider|divider|StageOut[4]~4_combout ))))) # (\B[3]~input_o  & 
// (((\moder|Mod0|auto_generated|divider|divider|StageOut[4]~4_combout )))) ) + ( \moder|Mod0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\B[3]~input_o ),
	.datab(!\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13_sumout ),
	.datad(!\B[2]~input_o ),
	.datae(gnd),
	.dataf(!\moder|Mod0|auto_generated|divider|divider|StageOut[4]~4_combout ),
	.datag(gnd),
	.cin(\moder|Mod0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\moder|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\moder|Mod0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000F7800000FF00;
defparam \moder|Mod0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N36
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( !\B[3]~input_o  ) + ( (!\moder|Mod0|auto_generated|divider|divider|selnose [10] & (((\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout )))) # 
// (\moder|Mod0|auto_generated|divider|divider|selnose [10] & (((\moder|Mod0|auto_generated|divider|divider|StageOut[5]~2_combout )) # (\moder|Mod0|auto_generated|divider|divider|StageOut[5]~0_combout ))) ) + ( 
// \moder|Mod0|auto_generated|divider|divider|op_4~14  ))
// \moder|Mod0|auto_generated|divider|divider|op_4~2  = CARRY(( !\B[3]~input_o  ) + ( (!\moder|Mod0|auto_generated|divider|divider|selnose [10] & (((\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout )))) # 
// (\moder|Mod0|auto_generated|divider|divider|selnose [10] & (((\moder|Mod0|auto_generated|divider|divider|StageOut[5]~2_combout )) # (\moder|Mod0|auto_generated|divider|divider|StageOut[5]~0_combout ))) ) + ( 
// \moder|Mod0|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\moder|Mod0|auto_generated|divider|divider|StageOut[5]~0_combout ),
	.datab(!\moder|Mod0|auto_generated|divider|divider|selnose [10]),
	.datac(!\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.datad(!\B[3]~input_o ),
	.datae(gnd),
	.dataf(!\moder|Mod0|auto_generated|divider|divider|StageOut[5]~2_combout ),
	.datag(gnd),
	.cin(\moder|Mod0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\moder|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(\moder|Mod0|auto_generated|divider|divider|op_4~2 ),
	.shareout());
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000E2C00000FF00;
defparam \moder|Mod0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N39
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( VCC ) + ( GND ) + ( \moder|Mod0|auto_generated|divider|divider|op_4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\moder|Mod0|auto_generated|divider|divider|op_4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\moder|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \moder|Mod0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N48
cyclonev_lcell_comb \mux_1|Mux0~3 (
// Equation(s):
// \mux_1|Mux0~3_combout  = ( \moder|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \moder|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( (!\ALU_Sel[0]~input_o  & (((!\mux_1|Mux0~2_combout )))) # (\ALU_Sel[0]~input_o  & (\A[3]~input_o  & 
// ((\B[3]~input_o )))) ) ) ) # ( !\moder|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \moder|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( (!\ALU_Sel[0]~input_o  & (((!\mux_1|Mux0~2_combout )))) # (\ALU_Sel[0]~input_o  & (\A[3]~input_o  & 
// ((\B[3]~input_o )))) ) ) ) # ( \moder|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( !\moder|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( (!\ALU_Sel[0]~input_o ) # ((\A[3]~input_o  & \B[3]~input_o )) ) ) ) # ( 
// !\moder|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( !\moder|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( (\ALU_Sel[0]~input_o  & (\A[3]~input_o  & \B[3]~input_o )) ) ) )

	.dataa(!\ALU_Sel[0]~input_o ),
	.datab(!\A[3]~input_o ),
	.datac(!\mux_1|Mux0~2_combout ),
	.datad(!\B[3]~input_o ),
	.datae(!\moder|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(!\moder|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux0~3 .extended_lut = "off";
defparam \mux_1|Mux0~3 .lut_mask = 64'h0011AABBA0B1A0B1;
defparam \mux_1|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N12
cyclonev_lcell_comb \mux_1|Mux0~4 (
// Equation(s):
// \mux_1|Mux0~4_combout  = ( \A[3]~input_o  & ( (\B[3]~input_o  & \ALU_Sel[0]~input_o ) ) ) # ( !\A[3]~input_o  & ( !\B[3]~input_o  ) )

	.dataa(gnd),
	.datab(!\B[3]~input_o ),
	.datac(!\ALU_Sel[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux0~4 .extended_lut = "off";
defparam \mux_1|Mux0~4 .lut_mask = 64'hCCCCCCCC03030303;
defparam \mux_1|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N42
cyclonev_lcell_comb \mux_1|Mux0~5 (
// Equation(s):
// \mux_1|Mux0~5_combout  = ( \mux_1|Mux0~3_combout  & ( \mux_1|Mux0~4_combout  & ( (!\ALU_Sel[2]~input_o  & ((!\ALU_Sel[1]~input_o  & ((\mux_1|Mux0~0_combout ))) # (\ALU_Sel[1]~input_o  & (\mux_1|Mux0~1_combout )))) # (\ALU_Sel[2]~input_o  & 
// (((!\ALU_Sel[1]~input_o )))) ) ) ) # ( !\mux_1|Mux0~3_combout  & ( \mux_1|Mux0~4_combout  & ( (!\ALU_Sel[2]~input_o  & ((!\ALU_Sel[1]~input_o  & ((\mux_1|Mux0~0_combout ))) # (\ALU_Sel[1]~input_o  & (\mux_1|Mux0~1_combout )))) ) ) ) # ( 
// \mux_1|Mux0~3_combout  & ( !\mux_1|Mux0~4_combout  & ( ((!\ALU_Sel[1]~input_o  & ((\mux_1|Mux0~0_combout ))) # (\ALU_Sel[1]~input_o  & (\mux_1|Mux0~1_combout ))) # (\ALU_Sel[2]~input_o ) ) ) ) # ( !\mux_1|Mux0~3_combout  & ( !\mux_1|Mux0~4_combout  & ( 
// (!\ALU_Sel[2]~input_o  & ((!\ALU_Sel[1]~input_o  & ((\mux_1|Mux0~0_combout ))) # (\ALU_Sel[1]~input_o  & (\mux_1|Mux0~1_combout )))) # (\ALU_Sel[2]~input_o  & (((\ALU_Sel[1]~input_o )))) ) ) )

	.dataa(!\mux_1|Mux0~1_combout ),
	.datab(!\ALU_Sel[2]~input_o ),
	.datac(!\ALU_Sel[1]~input_o ),
	.datad(!\mux_1|Mux0~0_combout ),
	.datae(!\mux_1|Mux0~3_combout ),
	.dataf(!\mux_1|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux0~5 .extended_lut = "off";
defparam \mux_1|Mux0~5 .lut_mask = 64'h07C737F704C434F4;
defparam \mux_1|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N6
cyclonev_lcell_comb \mux_1|Mux0~6 (
// Equation(s):
// \mux_1|Mux0~6_combout  = ( !\ALU_Sel[3]~input_o  & ( (((\mux_1|Mux0~5_combout ))) ) ) # ( \ALU_Sel[3]~input_o  & ( (!\ALU_Sel[2]~input_o  & ((!\ALU_Sel[1]~input_o  & (\A[2]~input_o  & (!\ALU_Sel[0]~input_o ))) # (\ALU_Sel[1]~input_o  & (((\adder|sum 
// [3])))))) # (\ALU_Sel[2]~input_o  & ((((\adder|sum [3]))))) ) )

	.dataa(!\A[2]~input_o ),
	.datab(!\ALU_Sel[2]~input_o ),
	.datac(!\ALU_Sel[0]~input_o ),
	.datad(!\adder|sum [3]),
	.datae(!\ALU_Sel[3]~input_o ),
	.dataf(!\ALU_Sel[1]~input_o ),
	.datag(!\mux_1|Mux0~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux0~6 .extended_lut = "on";
defparam \mux_1|Mux0~6 .lut_mask = 64'h0F0F40730F0F00FF;
defparam \mux_1|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N54
cyclonev_lcell_comb \mux_1|out_alu[3] (
// Equation(s):
// \mux_1|out_alu [3] = ( \mux_1|Mux0~6_combout  & ( (!\reset~input_o  & ((\trigger~input_o ) # (\mux_1|out_alu [3]))) ) ) # ( !\mux_1|Mux0~6_combout  & ( (!\reset~input_o  & (\mux_1|out_alu [3] & !\trigger~input_o )) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\mux_1|out_alu [3]),
	.datad(!\trigger~input_o ),
	.datae(gnd),
	.dataf(!\mux_1|Mux0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|out_alu [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|out_alu[3] .extended_lut = "off";
defparam \mux_1|out_alu[3] .lut_mask = 64'h0A000A000AAA0AAA;
defparam \mux_1|out_alu[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N39
cyclonev_lcell_comb \mux_1|Mux1~0 (
// Equation(s):
// \mux_1|Mux1~0_combout  = ( \ALU_Sel[3]~input_o  & ( (\ALU_Sel[1]~input_o ) # (\ALU_Sel[2]~input_o ) ) ) # ( !\ALU_Sel[3]~input_o  & ( (!\ALU_Sel[2]~input_o  & (!\ALU_Sel[1]~input_o  & !\ALU_Sel[0]~input_o )) ) )

	.dataa(gnd),
	.datab(!\ALU_Sel[2]~input_o ),
	.datac(!\ALU_Sel[1]~input_o ),
	.datad(!\ALU_Sel[0]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_Sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux1~0 .extended_lut = "off";
defparam \mux_1|Mux1~0 .lut_mask = 64'hC000C0003F3F3F3F;
defparam \mux_1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N51
cyclonev_lcell_comb \mux_1|Mux1~1 (
// Equation(s):
// \mux_1|Mux1~1_combout  = ( \ALU_Sel[2]~input_o  & ( !\ALU_Sel[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_Sel[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_Sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux1~1 .extended_lut = "off";
defparam \mux_1|Mux1~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mux_1|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N54
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|StageOut[14]~5 (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|StageOut[14]~5_combout  = ( \moder|Mod0|auto_generated|divider|divider|StageOut[4]~4_combout  & ( (!\moder|Mod0|auto_generated|divider|divider|op_4~5_sumout  & 
// (((\moder|Mod0|auto_generated|divider|divider|op_4~13_sumout )))) # (\moder|Mod0|auto_generated|divider|divider|op_4~5_sumout  & (((\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13_sumout )) # 
// (\moder|Mod0|auto_generated|divider|divider|selnose [10]))) ) ) # ( !\moder|Mod0|auto_generated|divider|divider|StageOut[4]~4_combout  & ( (!\moder|Mod0|auto_generated|divider|divider|op_4~5_sumout  & 
// (((\moder|Mod0|auto_generated|divider|divider|op_4~13_sumout )))) # (\moder|Mod0|auto_generated|divider|divider|op_4~5_sumout  & (!\moder|Mod0|auto_generated|divider|divider|selnose [10] & 
// ((\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13_sumout )))) ) )

	.dataa(!\moder|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datab(!\moder|Mod0|auto_generated|divider|divider|selnose [10]),
	.datac(!\moder|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datad(!\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~13_sumout ),
	.datae(gnd),
	.dataf(!\moder|Mod0|auto_generated|divider|divider|StageOut[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\moder|Mod0|auto_generated|divider|divider|StageOut[14]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|StageOut[14]~5 .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|StageOut[14]~5 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \moder|Mod0|auto_generated|divider|divider|StageOut[14]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N48
cyclonev_lcell_comb \mux_1|Mux1~3 (
// Equation(s):
// \mux_1|Mux1~3_combout  = ( \ALU_Sel[1]~input_o  & ( (!\B[2]~input_o  & ((\A[2]~input_o ))) # (\B[2]~input_o  & ((!\ALU_Sel[0]~input_o ) # (!\A[2]~input_o ))) ) ) # ( !\ALU_Sel[1]~input_o  & ( (!\ALU_Sel[0]~input_o  & 
// (((\moder|Mod0|auto_generated|divider|divider|StageOut[14]~5_combout )))) # (\ALU_Sel[0]~input_o  & (\B[2]~input_o  & ((\A[2]~input_o )))) ) )

	.dataa(!\ALU_Sel[0]~input_o ),
	.datab(!\B[2]~input_o ),
	.datac(!\moder|Mod0|auto_generated|divider|divider|StageOut[14]~5_combout ),
	.datad(!\A[2]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_Sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux1~3 .extended_lut = "off";
defparam \mux_1|Mux1~3 .lut_mask = 64'h0A1B0A1B33EE33EE;
defparam \mux_1|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N0
cyclonev_lcell_comb \mux_1|Mux1~2 (
// Equation(s):
// \mux_1|Mux1~2_combout  = ( \ALU_Sel[1]~input_o  & ( (\ALU_Sel[0]~input_o  & ((!\divid|Equal0~0_combout ) # (\ALU_Sel[2]~input_o ))) ) )

	.dataa(gnd),
	.datab(!\ALU_Sel[2]~input_o ),
	.datac(!\ALU_Sel[0]~input_o ),
	.datad(!\divid|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\ALU_Sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux1~2 .extended_lut = "off";
defparam \mux_1|Mux1~2 .lut_mask = 64'h000000000F030F03;
defparam \mux_1|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N30
cyclonev_lcell_comb \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 (
// Equation(s):
// \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout  = SUM(( !\A[2]~input_o  $ (!\B[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  = CARRY(( !\A[2]~input_o  $ (!\B[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  = SHARE((!\B[0]~input_o ) # (\A[2]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[2]~input_o ),
	.datad(!\B[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.cout(\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.shareout(\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ));
// synopsys translate_off
defparam \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .extended_lut = "off";
defparam \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .lut_mask = 64'h0000FF0F00000FF0;
defparam \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N33
cyclonev_lcell_comb \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 (
// Equation(s):
// \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout  = SUM(( !\B[1]~input_o  $ (((!\divid|Div0|auto_generated|divider|divider|selnose [0] & ((\divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ))) # 
// (\divid|Div0|auto_generated|divider|divider|selnose [0] & (\A[3]~input_o )))) ) + ( \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  = CARRY(( !\B[1]~input_o  $ (((!\divid|Div0|auto_generated|divider|divider|selnose [0] & ((\divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ))) # 
// (\divid|Div0|auto_generated|divider|divider|selnose [0] & (\A[3]~input_o )))) ) + ( \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7  = SHARE((!\B[1]~input_o  & ((!\divid|Div0|auto_generated|divider|divider|selnose [0] & ((\divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ))) # 
// (\divid|Div0|auto_generated|divider|divider|selnose [0] & (\A[3]~input_o )))))

	.dataa(!\divid|Div0|auto_generated|divider|divider|selnose [0]),
	.datab(!\A[3]~input_o ),
	.datac(!\B[1]~input_o ),
	.datad(!\divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.sharein(\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ),
	.combout(),
	.sumout(\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ),
	.cout(\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6 ),
	.shareout(\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7 ));
// synopsys translate_off
defparam \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 .extended_lut = "off";
defparam \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 .lut_mask = 64'h000010B00000E14B;
defparam \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N36
cyclonev_lcell_comb \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 (
// Equation(s):
// \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  = SUM(( VCC ) + ( \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7  ) + ( \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6 ),
	.sharein(\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7 ),
	.combout(),
	.sumout(\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .extended_lut = "off";
defparam \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .lut_mask = 64'h000000000000FFFF;
defparam \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N21
cyclonev_lcell_comb \divid|Div0|auto_generated|divider|divider|selnose[5] (
// Equation(s):
// \divid|Div0|auto_generated|divider|divider|selnose [5] = ( \B[2]~input_o  ) # ( !\B[2]~input_o  & ( (\B[3]~input_o ) # (\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ) ) )

	.dataa(!\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datab(gnd),
	.datac(!\B[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divid|Div0|auto_generated|divider|divider|selnose [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divid|Div0|auto_generated|divider|divider|selnose[5] .extended_lut = "off";
defparam \divid|Div0|auto_generated|divider|divider|selnose[5] .lut_mask = 64'h5F5F5F5FFFFFFFFF;
defparam \divid|Div0|auto_generated|divider|divider|selnose[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N30
cyclonev_lcell_comb \mux_1|Mux1~4 (
// Equation(s):
// \mux_1|Mux1~4_combout  = ( \divid|Div0|auto_generated|divider|divider|selnose [5] & ( \ALU_Sel[0]~input_o  & ( (!\tractor|sub[2]~9_sumout ) # (\ALU_Sel[1]~input_o ) ) ) ) # ( !\divid|Div0|auto_generated|divider|divider|selnose [5] & ( \ALU_Sel[0]~input_o  
// & ( (!\mux_1|Mux1~2_combout  & ((!\tractor|sub[2]~9_sumout ) # (\ALU_Sel[1]~input_o ))) ) ) ) # ( \divid|Div0|auto_generated|divider|divider|selnose [5] & ( !\ALU_Sel[0]~input_o  & ( (!\ALU_Sel[1]~input_o  & (!\tractor|sub[2]~9_sumout )) # 
// (\ALU_Sel[1]~input_o  & ((!\multip|mult [2]))) ) ) ) # ( !\divid|Div0|auto_generated|divider|divider|selnose [5] & ( !\ALU_Sel[0]~input_o  & ( (!\mux_1|Mux1~2_combout  & ((!\ALU_Sel[1]~input_o  & (!\tractor|sub[2]~9_sumout )) # (\ALU_Sel[1]~input_o  & 
// ((!\multip|mult [2]))))) ) ) )

	.dataa(!\tractor|sub[2]~9_sumout ),
	.datab(!\multip|mult [2]),
	.datac(!\mux_1|Mux1~2_combout ),
	.datad(!\ALU_Sel[1]~input_o ),
	.datae(!\divid|Div0|auto_generated|divider|divider|selnose [5]),
	.dataf(!\ALU_Sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux1~4 .extended_lut = "off";
defparam \mux_1|Mux1~4 .lut_mask = 64'hA0C0AACCA0F0AAFF;
defparam \mux_1|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N24
cyclonev_lcell_comb \mux_1|Mux1~5 (
// Equation(s):
// \mux_1|Mux1~5_combout  = ( \ALU_Sel[2]~input_o  & ( \ALU_Sel[3]~input_o  & ( (!\ALU_Sel[0]~input_o  & ((\A[1]~input_o ))) # (\ALU_Sel[0]~input_o  & (\A[3]~input_o )) ) ) ) # ( !\ALU_Sel[2]~input_o  & ( \ALU_Sel[3]~input_o  & ( (!\ALU_Sel[0]~input_o  & 
// ((\A[1]~input_o ))) # (\ALU_Sel[0]~input_o  & (\A[3]~input_o )) ) ) ) # ( !\ALU_Sel[2]~input_o  & ( !\ALU_Sel[3]~input_o  & ( !\mux_1|Mux1~4_combout  ) ) )

	.dataa(!\mux_1|Mux1~4_combout ),
	.datab(!\A[3]~input_o ),
	.datac(!\A[1]~input_o ),
	.datad(!\ALU_Sel[0]~input_o ),
	.datae(!\ALU_Sel[2]~input_o ),
	.dataf(!\ALU_Sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux1~5 .extended_lut = "off";
defparam \mux_1|Mux1~5 .lut_mask = 64'hAAAA00000F330F33;
defparam \mux_1|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N57
cyclonev_lcell_comb \mux_1|Mux1~6 (
// Equation(s):
// \mux_1|Mux1~6_combout  = ( \mux_1|Mux1~5_combout  & ( (!\mux_1|Mux1~0_combout ) # (((\mux_1|Mux1~1_combout  & \mux_1|Mux1~3_combout )) # (\adder|sum [2])) ) ) # ( !\mux_1|Mux1~5_combout  & ( (!\mux_1|Mux1~0_combout  & (\mux_1|Mux1~1_combout  & 
// (\mux_1|Mux1~3_combout ))) # (\mux_1|Mux1~0_combout  & (((\mux_1|Mux1~1_combout  & \mux_1|Mux1~3_combout )) # (\adder|sum [2]))) ) )

	.dataa(!\mux_1|Mux1~0_combout ),
	.datab(!\mux_1|Mux1~1_combout ),
	.datac(!\mux_1|Mux1~3_combout ),
	.datad(!\adder|sum [2]),
	.datae(gnd),
	.dataf(!\mux_1|Mux1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux1~6 .extended_lut = "off";
defparam \mux_1|Mux1~6 .lut_mask = 64'h03570357ABFFABFF;
defparam \mux_1|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N21
cyclonev_lcell_comb \mux_1|out_alu[2] (
// Equation(s):
// \mux_1|out_alu [2] = ( \mux_1|Mux1~6_combout  & ( (!\reset~input_o  & ((\mux_1|out_alu [2]) # (\trigger~input_o ))) ) ) # ( !\mux_1|Mux1~6_combout  & ( (!\trigger~input_o  & (!\reset~input_o  & \mux_1|out_alu [2])) ) )

	.dataa(!\trigger~input_o ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\mux_1|out_alu [2]),
	.datae(gnd),
	.dataf(!\mux_1|Mux1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|out_alu [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|out_alu[2] .extended_lut = "off";
defparam \mux_1|out_alu[2] .lut_mask = 64'h00A000A050F050F0;
defparam \mux_1|out_alu[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N12
cyclonev_lcell_comb \mux_1|Mux3~0 (
// Equation(s):
// \mux_1|Mux3~0_combout  = ( \tractor|sub[0]~13_sumout  & ( (\adder|sum [0]) # (\ALU_Sel[0]~input_o ) ) ) # ( !\tractor|sub[0]~13_sumout  & ( (!\ALU_Sel[0]~input_o  & \adder|sum [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_Sel[0]~input_o ),
	.datad(!\adder|sum [0]),
	.datae(gnd),
	.dataf(!\tractor|sub[0]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux3~0 .extended_lut = "off";
defparam \mux_1|Mux3~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \mux_1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N45
cyclonev_lcell_comb \divid|Div0|auto_generated|divider|divider|StageOut[0]~0 (
// Equation(s):
// \divid|Div0|auto_generated|divider|divider|StageOut[0]~0_combout  = ( \divid|Equal0~1_combout  & ( (!\divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout  & 
// (\divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout )) # (\divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout  & ((\A[3]~input_o ))) ) ) # ( !\divid|Equal0~1_combout  & ( \A[3]~input_o  ) )

	.dataa(!\divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ),
	.datab(gnd),
	.datac(!\A[3]~input_o ),
	.datad(!\divid|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ),
	.datae(gnd),
	.dataf(!\divid|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divid|Div0|auto_generated|divider|divider|StageOut[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divid|Div0|auto_generated|divider|divider|StageOut[0]~0 .extended_lut = "off";
defparam \divid|Div0|auto_generated|divider|divider|StageOut[0]~0 .lut_mask = 64'h0F0F0F0F550F550F;
defparam \divid|Div0|auto_generated|divider|divider|StageOut[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N30
cyclonev_lcell_comb \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 (
// Equation(s):
// \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout  = SUM(( !\B[0]~input_o  $ (!\A[1]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14  = CARRY(( !\B[0]~input_o  $ (!\A[1]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15  = SHARE((!\B[0]~input_o ) # (\A[1]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[0]~input_o ),
	.datad(!\A[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ),
	.cout(\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ),
	.shareout(\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ));
// synopsys translate_off
defparam \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .extended_lut = "off";
defparam \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .lut_mask = 64'h0000F0FF00000FF0;
defparam \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N33
cyclonev_lcell_comb \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 (
// Equation(s):
// \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout  = SUM(( !\B[1]~input_o  $ (((!\divid|Div0|auto_generated|divider|divider|selnose [5] & (\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout )) # 
// (\divid|Div0|auto_generated|divider|divider|selnose [5] & ((\A[2]~input_o ))))) ) + ( \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15  ) + ( \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14  ))
// \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  = CARRY(( !\B[1]~input_o  $ (((!\divid|Div0|auto_generated|divider|divider|selnose [5] & (\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout )) # 
// (\divid|Div0|auto_generated|divider|divider|selnose [5] & ((\A[2]~input_o ))))) ) + ( \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15  ) + ( \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14  ))
// \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  = SHARE((!\B[1]~input_o  & ((!\divid|Div0|auto_generated|divider|divider|selnose [5] & (\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout )) # 
// (\divid|Div0|auto_generated|divider|divider|selnose [5] & ((\A[2]~input_o ))))))

	.dataa(!\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datab(!\A[2]~input_o ),
	.datac(!\B[1]~input_o ),
	.datad(!\divid|Div0|auto_generated|divider|divider|selnose [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ),
	.sharein(\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ),
	.combout(),
	.sumout(\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.cout(\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ),
	.shareout(\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ));
// synopsys translate_off
defparam \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .extended_lut = "off";
defparam \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .lut_mask = 64'h000050300000A5C3;
defparam \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N36
cyclonev_lcell_comb \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 (
// Equation(s):
// \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout  = SUM(( !\B[2]~input_o  $ (((!\divid|Div0|auto_generated|divider|divider|selnose [5] & ((\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ))) # 
// (\divid|Div0|auto_generated|divider|divider|selnose [5] & (\divid|Div0|auto_generated|divider|divider|StageOut[0]~0_combout )))) ) + ( \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  ) + ( 
// \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  ))
// \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6  = CARRY(( !\B[2]~input_o  $ (((!\divid|Div0|auto_generated|divider|divider|selnose [5] & ((\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ))) # 
// (\divid|Div0|auto_generated|divider|divider|selnose [5] & (\divid|Div0|auto_generated|divider|divider|StageOut[0]~0_combout )))) ) + ( \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  ) + ( 
// \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  ))
// \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7  = SHARE((!\B[2]~input_o  & ((!\divid|Div0|auto_generated|divider|divider|selnose [5] & ((\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ))) # 
// (\divid|Div0|auto_generated|divider|divider|selnose [5] & (\divid|Div0|auto_generated|divider|divider|StageOut[0]~0_combout )))))

	.dataa(!\divid|Div0|auto_generated|divider|divider|StageOut[0]~0_combout ),
	.datab(!\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ),
	.datac(!\B[2]~input_o ),
	.datad(!\divid|Div0|auto_generated|divider|divider|selnose [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ),
	.sharein(\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ),
	.combout(),
	.sumout(\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.cout(\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ),
	.shareout(\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ));
// synopsys translate_off
defparam \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .extended_lut = "off";
defparam \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .lut_mask = 64'h000030500000C3A5;
defparam \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N24
cyclonev_lcell_comb \divid|Div0|auto_generated|divider|divider|StageOut[5]~1 (
// Equation(s):
// \divid|Div0|auto_generated|divider|divider|StageOut[5]~1_combout  = ( !\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( (!\B[3]~input_o  & (!\B[2]~input_o  & 
// \divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout )) ) )

	.dataa(gnd),
	.datab(!\B[3]~input_o ),
	.datac(!\B[2]~input_o ),
	.datad(!\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ),
	.datae(gnd),
	.dataf(!\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divid|Div0|auto_generated|divider|divider|StageOut[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divid|Div0|auto_generated|divider|divider|StageOut[5]~1 .extended_lut = "off";
defparam \divid|Div0|auto_generated|divider|divider|StageOut[5]~1 .lut_mask = 64'h00C000C000000000;
defparam \divid|Div0|auto_generated|divider|divider|StageOut[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N39
cyclonev_lcell_comb \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 (
// Equation(s):
// \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  = SUM(( VCC ) + ( \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7  ) + ( \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ),
	.sharein(\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ),
	.combout(),
	.sumout(\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .extended_lut = "off";
defparam \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .lut_mask = 64'h000000000000FFFF;
defparam \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N27
cyclonev_lcell_comb \divid|Div0|auto_generated|divider|divider|selnose[10] (
// Equation(s):
// \divid|Div0|auto_generated|divider|divider|selnose [10] = ( \divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  ) # ( !\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( \B[3]~input_o  ) )

	.dataa(gnd),
	.datab(!\B[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divid|Div0|auto_generated|divider|divider|selnose [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divid|Div0|auto_generated|divider|divider|selnose[10] .extended_lut = "off";
defparam \divid|Div0|auto_generated|divider|divider|selnose[10] .lut_mask = 64'h33333333FFFFFFFF;
defparam \divid|Div0|auto_generated|divider|divider|selnose[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N54
cyclonev_lcell_comb \divid|Div0|auto_generated|divider|divider|StageOut[5]~2 (
// Equation(s):
// \divid|Div0|auto_generated|divider|divider|StageOut[5]~2_combout  = ( \B[2]~input_o  & ( \divid|Div0|auto_generated|divider|divider|StageOut[0]~0_combout  ) ) # ( !\B[2]~input_o  & ( (\divid|Div0|auto_generated|divider|divider|StageOut[0]~0_combout  & 
// ((\B[3]~input_o ) # (\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ))) ) )

	.dataa(gnd),
	.datab(!\divid|Div0|auto_generated|divider|divider|StageOut[0]~0_combout ),
	.datac(!\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datad(!\B[3]~input_o ),
	.datae(gnd),
	.dataf(!\B[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divid|Div0|auto_generated|divider|divider|StageOut[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divid|Div0|auto_generated|divider|divider|StageOut[5]~2 .extended_lut = "off";
defparam \divid|Div0|auto_generated|divider|divider|StageOut[5]~2 .lut_mask = 64'h0333033333333333;
defparam \divid|Div0|auto_generated|divider|divider|StageOut[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N18
cyclonev_lcell_comb \divid|Div0|auto_generated|divider|divider|StageOut[4]~3 (
// Equation(s):
// \divid|Div0|auto_generated|divider|divider|StageOut[4]~3_combout  = ( \A[2]~input_o  & ( (((\B[3]~input_o ) # (\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout )) # (\B[2]~input_o )) # 
// (\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ) ) ) # ( !\A[2]~input_o  & ( (!\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & (!\B[2]~input_o  & 
// (\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout  & !\B[3]~input_o ))) ) )

	.dataa(!\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datab(!\B[2]~input_o ),
	.datac(!\divid|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datad(!\B[3]~input_o ),
	.datae(gnd),
	.dataf(!\A[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divid|Div0|auto_generated|divider|divider|StageOut[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divid|Div0|auto_generated|divider|divider|StageOut[4]~3 .extended_lut = "off";
defparam \divid|Div0|auto_generated|divider|divider|StageOut[4]~3 .lut_mask = 64'h080008007FFF7FFF;
defparam \divid|Div0|auto_generated|divider|divider|StageOut[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N42
cyclonev_lcell_comb \divid|Div0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \divid|Div0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\divid|Div0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \divid|Div0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \divid|Div0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \divid|Div0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N45
cyclonev_lcell_comb \divid|Div0|auto_generated|divider|divider|op_4~18 (
// Equation(s):
// \divid|Div0|auto_generated|divider|divider|op_4~18_cout  = CARRY(( !\B[0]~input_o  ) + ( \A[0]~input_o  ) + ( \divid|Div0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!\B[0]~input_o ),
	.datab(gnd),
	.datac(!\A[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divid|Div0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\divid|Div0|auto_generated|divider|divider|op_4~18_cout ),
	.shareout());
// synopsys translate_off
defparam \divid|Div0|auto_generated|divider|divider|op_4~18 .extended_lut = "off";
defparam \divid|Div0|auto_generated|divider|divider|op_4~18 .lut_mask = 64'h0000F0F00000AAAA;
defparam \divid|Div0|auto_generated|divider|divider|op_4~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N48
cyclonev_lcell_comb \divid|Div0|auto_generated|divider|divider|op_4~14 (
// Equation(s):
// \divid|Div0|auto_generated|divider|divider|op_4~14_cout  = CARRY(( (!\B[3]~input_o  & ((!\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout )) # 
// (\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\A[1]~input_o ))))) # (\B[3]~input_o  & (((\A[1]~input_o )))) ) + ( !\B[1]~input_o  ) + ( \divid|Div0|auto_generated|divider|divider|op_4~18_cout  ))

	.dataa(!\B[3]~input_o ),
	.datab(!\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ),
	.datad(!\A[1]~input_o ),
	.datae(gnd),
	.dataf(!\B[1]~input_o ),
	.datag(gnd),
	.cin(\divid|Div0|auto_generated|divider|divider|op_4~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\divid|Div0|auto_generated|divider|divider|op_4~14_cout ),
	.shareout());
// synopsys translate_off
defparam \divid|Div0|auto_generated|divider|divider|op_4~14 .extended_lut = "off";
defparam \divid|Div0|auto_generated|divider|divider|op_4~14 .lut_mask = 64'h000000FF0000087F;
defparam \divid|Div0|auto_generated|divider|divider|op_4~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N51
cyclonev_lcell_comb \divid|Div0|auto_generated|divider|divider|op_4~10 (
// Equation(s):
// \divid|Div0|auto_generated|divider|divider|op_4~10_cout  = CARRY(( !\B[2]~input_o  ) + ( (!\B[3]~input_o  & ((!\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & 
// (\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout )) # (\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\divid|Div0|auto_generated|divider|divider|StageOut[4]~3_combout ))))) # (\B[3]~input_o  & 
// (((\divid|Div0|auto_generated|divider|divider|StageOut[4]~3_combout )))) ) + ( \divid|Div0|auto_generated|divider|divider|op_4~14_cout  ))

	.dataa(!\B[3]~input_o ),
	.datab(!\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.datad(!\B[2]~input_o ),
	.datae(gnd),
	.dataf(!\divid|Div0|auto_generated|divider|divider|StageOut[4]~3_combout ),
	.datag(gnd),
	.cin(\divid|Div0|auto_generated|divider|divider|op_4~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\divid|Div0|auto_generated|divider|divider|op_4~10_cout ),
	.shareout());
// synopsys translate_off
defparam \divid|Div0|auto_generated|divider|divider|op_4~10 .extended_lut = "off";
defparam \divid|Div0|auto_generated|divider|divider|op_4~10 .lut_mask = 64'h0000F7800000FF00;
defparam \divid|Div0|auto_generated|divider|divider|op_4~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N54
cyclonev_lcell_comb \divid|Div0|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \divid|Div0|auto_generated|divider|divider|op_4~6_cout  = CARRY(( (!\divid|Div0|auto_generated|divider|divider|selnose [10] & (\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout )) # 
// (\divid|Div0|auto_generated|divider|divider|selnose [10] & (((\divid|Div0|auto_generated|divider|divider|StageOut[5]~2_combout ) # (\divid|Div0|auto_generated|divider|divider|StageOut[5]~1_combout )))) ) + ( !\B[3]~input_o  ) + ( 
// \divid|Div0|auto_generated|divider|divider|op_4~10_cout  ))

	.dataa(!\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.datab(!\divid|Div0|auto_generated|divider|divider|StageOut[5]~1_combout ),
	.datac(!\divid|Div0|auto_generated|divider|divider|selnose [10]),
	.datad(!\divid|Div0|auto_generated|divider|divider|StageOut[5]~2_combout ),
	.datae(gnd),
	.dataf(!\B[3]~input_o ),
	.datag(gnd),
	.cin(\divid|Div0|auto_generated|divider|divider|op_4~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\divid|Div0|auto_generated|divider|divider|op_4~6_cout ),
	.shareout());
// synopsys translate_off
defparam \divid|Div0|auto_generated|divider|divider|op_4~6 .extended_lut = "off";
defparam \divid|Div0|auto_generated|divider|divider|op_4~6 .lut_mask = 64'h000000FF0000535F;
defparam \divid|Div0|auto_generated|divider|divider|op_4~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N57
cyclonev_lcell_comb \divid|Div0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \divid|Div0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \divid|Div0|auto_generated|divider|divider|op_4~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divid|Div0|auto_generated|divider|divider|op_4~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\divid|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divid|Div0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \divid|Div0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \divid|Div0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N21
cyclonev_lcell_comb \mux_1|Mux3~1 (
// Equation(s):
// \mux_1|Mux3~1_combout  = ( \divid|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\ALU_Sel[0]~input_o  & \multip|mult [0]) ) ) # ( !\divid|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\ALU_Sel[0]~input_o  & ((\multip|mult [0]))) # 
// (\ALU_Sel[0]~input_o  & (!\divid|Equal0~0_combout )) ) )

	.dataa(!\ALU_Sel[0]~input_o ),
	.datab(gnd),
	.datac(!\divid|Equal0~0_combout ),
	.datad(!\multip|mult [0]),
	.datae(gnd),
	.dataf(!\divid|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux3~1 .extended_lut = "off";
defparam \mux_1|Mux3~1 .lut_mask = 64'h50FA50FA00AA00AA;
defparam \mux_1|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N48
cyclonev_lcell_comb \mux_1|Mux3~3 (
// Equation(s):
// \mux_1|Mux3~3_combout  = ( \B[0]~input_o  & ( (\A[0]~input_o  & \ALU_Sel[0]~input_o ) ) ) # ( !\B[0]~input_o  & ( !\A[0]~input_o  ) )

	.dataa(!\A[0]~input_o ),
	.datab(!\ALU_Sel[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux3~3 .extended_lut = "off";
defparam \mux_1|Mux3~3 .lut_mask = 64'hAAAAAAAA11111111;
defparam \mux_1|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N51
cyclonev_lcell_comb \mux_1|Mux3~2 (
// Equation(s):
// \mux_1|Mux3~2_combout  = ( \moder|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( (\A[0]~input_o  & ((!\ALU_Sel[0]~input_o ) # (\B[0]~input_o ))) ) ) # ( !\moder|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( (!\ALU_Sel[0]~input_o  & 
// (((\moder|Mod0|auto_generated|divider|divider|op_4~17_sumout )))) # (\ALU_Sel[0]~input_o  & (\A[0]~input_o  & ((\B[0]~input_o )))) ) )

	.dataa(!\A[0]~input_o ),
	.datab(!\ALU_Sel[0]~input_o ),
	.datac(!\moder|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datad(!\B[0]~input_o ),
	.datae(gnd),
	.dataf(!\moder|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux3~2 .extended_lut = "off";
defparam \mux_1|Mux3~2 .lut_mask = 64'h0C1D0C1D44554455;
defparam \mux_1|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N27
cyclonev_lcell_comb \mux_1|Mux3~4 (
// Equation(s):
// \mux_1|Mux3~4_combout  = ( \ALU_Sel[1]~input_o  & ( \mux_1|Mux3~2_combout  & ( (!\ALU_Sel[2]~input_o  & (\mux_1|Mux3~1_combout )) # (\ALU_Sel[2]~input_o  & ((!\mux_1|Mux3~3_combout ))) ) ) ) # ( !\ALU_Sel[1]~input_o  & ( \mux_1|Mux3~2_combout  & ( 
// (\mux_1|Mux3~0_combout ) # (\ALU_Sel[2]~input_o ) ) ) ) # ( \ALU_Sel[1]~input_o  & ( !\mux_1|Mux3~2_combout  & ( (!\ALU_Sel[2]~input_o  & (\mux_1|Mux3~1_combout )) # (\ALU_Sel[2]~input_o  & ((!\mux_1|Mux3~3_combout ))) ) ) ) # ( !\ALU_Sel[1]~input_o  & ( 
// !\mux_1|Mux3~2_combout  & ( (!\ALU_Sel[2]~input_o  & \mux_1|Mux3~0_combout ) ) ) )

	.dataa(!\ALU_Sel[2]~input_o ),
	.datab(!\mux_1|Mux3~0_combout ),
	.datac(!\mux_1|Mux3~1_combout ),
	.datad(!\mux_1|Mux3~3_combout ),
	.datae(!\ALU_Sel[1]~input_o ),
	.dataf(!\mux_1|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux3~4 .extended_lut = "off";
defparam \mux_1|Mux3~4 .lut_mask = 64'h22225F0A77775F0A;
defparam \mux_1|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N6
cyclonev_lcell_comb \mux_1|Mux3~5 (
// Equation(s):
// \mux_1|Mux3~5_combout  = ( !\ALU_Sel[3]~input_o  & ( (((\mux_1|Mux3~4_combout ))) ) ) # ( \ALU_Sel[3]~input_o  & ( (!\ALU_Sel[1]~input_o  & ((!\ALU_Sel[2]~input_o  & (\ALU_Sel[0]~input_o  & ((\A[1]~input_o )))) # (\ALU_Sel[2]~input_o  & (((\adder|sum 
// [0])))))) # (\ALU_Sel[1]~input_o  & (((\adder|sum [0])))) ) )

	.dataa(!\ALU_Sel[0]~input_o ),
	.datab(!\ALU_Sel[1]~input_o ),
	.datac(!\adder|sum [0]),
	.datad(!\A[1]~input_o ),
	.datae(!\ALU_Sel[3]~input_o ),
	.dataf(!\ALU_Sel[2]~input_o ),
	.datag(!\mux_1|Mux3~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux3~5 .extended_lut = "on";
defparam \mux_1|Mux3~5 .lut_mask = 64'h0F0F03470F0F0F0F;
defparam \mux_1|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N0
cyclonev_lcell_comb \mux_1|out_alu[0] (
// Equation(s):
// \mux_1|out_alu [0] = ( \mux_1|Mux3~5_combout  & ( (!\reset~input_o  & ((\mux_1|out_alu [0]) # (\trigger~input_o ))) ) ) # ( !\mux_1|Mux3~5_combout  & ( (!\reset~input_o  & (!\trigger~input_o  & \mux_1|out_alu [0])) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\trigger~input_o ),
	.datad(!\mux_1|out_alu [0]),
	.datae(gnd),
	.dataf(!\mux_1|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|out_alu [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|out_alu[0] .extended_lut = "off";
defparam \mux_1|out_alu[0] .lut_mask = 64'h00C000C00CCC0CCC;
defparam \mux_1|out_alu[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N57
cyclonev_lcell_comb \mux_1|Mux2~1 (
// Equation(s):
// \mux_1|Mux2~1_combout  = ( \ALU_Sel[1]~input_o  & ( (\multip|mult [1] & !\ALU_Sel[0]~input_o ) ) ) # ( !\ALU_Sel[1]~input_o  & ( \tractor|sub[1]~5_sumout  ) )

	.dataa(!\tractor|sub[1]~5_sumout ),
	.datab(gnd),
	.datac(!\multip|mult [1]),
	.datad(!\ALU_Sel[0]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_Sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux2~1 .extended_lut = "off";
defparam \mux_1|Mux2~1 .lut_mask = 64'h555555550F000F00;
defparam \mux_1|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N42
cyclonev_lcell_comb \mux_1|Mux2~2 (
// Equation(s):
// \mux_1|Mux2~2_combout  = ( !\mux_1|Mux2~1_combout  & ( ((!\mux_1|Mux1~2_combout ) # (\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout )) # (\B[3]~input_o ) ) )

	.dataa(!\B[3]~input_o ),
	.datab(gnd),
	.datac(!\mux_1|Mux1~2_combout ),
	.datad(!\divid|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datae(gnd),
	.dataf(!\mux_1|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux2~2 .extended_lut = "off";
defparam \mux_1|Mux2~2 .lut_mask = 64'hF5FFF5FF00000000;
defparam \mux_1|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N6
cyclonev_lcell_comb \mux_1|Mux2~3 (
// Equation(s):
// \mux_1|Mux2~3_combout  = ( \A[2]~input_o  & ( \ALU_Sel[3]~input_o  & ( (\ALU_Sel[0]~input_o ) # (\A[0]~input_o ) ) ) ) # ( !\A[2]~input_o  & ( \ALU_Sel[3]~input_o  & ( (\A[0]~input_o  & !\ALU_Sel[0]~input_o ) ) ) ) # ( \A[2]~input_o  & ( 
// !\ALU_Sel[3]~input_o  & ( (!\ALU_Sel[2]~input_o  & !\mux_1|Mux2~2_combout ) ) ) ) # ( !\A[2]~input_o  & ( !\ALU_Sel[3]~input_o  & ( (!\ALU_Sel[2]~input_o  & !\mux_1|Mux2~2_combout ) ) ) )

	.dataa(!\ALU_Sel[2]~input_o ),
	.datab(!\mux_1|Mux2~2_combout ),
	.datac(!\A[0]~input_o ),
	.datad(!\ALU_Sel[0]~input_o ),
	.datae(!\A[2]~input_o ),
	.dataf(!\ALU_Sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux2~3 .extended_lut = "off";
defparam \mux_1|Mux2~3 .lut_mask = 64'h888888880F000FFF;
defparam \mux_1|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N57
cyclonev_lcell_comb \moder|Mod0|auto_generated|divider|divider|StageOut[13]~3 (
// Equation(s):
// \moder|Mod0|auto_generated|divider|divider|StageOut[13]~3_combout  = ( \A[1]~input_o  & ( (!\moder|Mod0|auto_generated|divider|divider|op_4~5_sumout  & (((\moder|Mod0|auto_generated|divider|divider|op_4~9_sumout )))) # 
// (\moder|Mod0|auto_generated|divider|divider|op_4~5_sumout  & (((\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9_sumout )) # (\moder|Mod0|auto_generated|divider|divider|selnose [10]))) ) ) # ( !\A[1]~input_o  & ( 
// (!\moder|Mod0|auto_generated|divider|divider|op_4~5_sumout  & (((\moder|Mod0|auto_generated|divider|divider|op_4~9_sumout )))) # (\moder|Mod0|auto_generated|divider|divider|op_4~5_sumout  & (!\moder|Mod0|auto_generated|divider|divider|selnose [10] & 
// ((\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9_sumout )))) ) )

	.dataa(!\moder|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datab(!\moder|Mod0|auto_generated|divider|divider|selnose [10]),
	.datac(!\moder|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(!\moder|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~9_sumout ),
	.datae(gnd),
	.dataf(!\A[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\moder|Mod0|auto_generated|divider|divider|StageOut[13]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \moder|Mod0|auto_generated|divider|divider|StageOut[13]~3 .extended_lut = "off";
defparam \moder|Mod0|auto_generated|divider|divider|StageOut[13]~3 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \moder|Mod0|auto_generated|divider|divider|StageOut[13]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N12
cyclonev_lcell_comb \mux_1|Mux2~0 (
// Equation(s):
// \mux_1|Mux2~0_combout  = ( \A[1]~input_o  & ( (!\ALU_Sel[0]~input_o  & (((\moder|Mod0|auto_generated|divider|divider|StageOut[13]~3_combout ) # (\ALU_Sel[1]~input_o )))) # (\ALU_Sel[0]~input_o  & (!\B[1]~input_o  $ ((!\ALU_Sel[1]~input_o )))) ) ) # ( 
// !\A[1]~input_o  & ( (!\ALU_Sel[1]~input_o  & (((!\ALU_Sel[0]~input_o  & \moder|Mod0|auto_generated|divider|divider|StageOut[13]~3_combout )))) # (\ALU_Sel[1]~input_o  & (\B[1]~input_o )) ) )

	.dataa(!\B[1]~input_o ),
	.datab(!\ALU_Sel[1]~input_o ),
	.datac(!\ALU_Sel[0]~input_o ),
	.datad(!\moder|Mod0|auto_generated|divider|divider|StageOut[13]~3_combout ),
	.datae(gnd),
	.dataf(!\A[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux2~0 .extended_lut = "off";
defparam \mux_1|Mux2~0 .lut_mask = 64'h11D111D136F636F6;
defparam \mux_1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N54
cyclonev_lcell_comb \mux_1|Mux2~4 (
// Equation(s):
// \mux_1|Mux2~4_combout  = ( \mux_1|Mux2~0_combout  & ( ((!\mux_1|Mux1~0_combout  & (\mux_1|Mux2~3_combout )) # (\mux_1|Mux1~0_combout  & ((\adder|sum [1])))) # (\mux_1|Mux1~1_combout ) ) ) # ( !\mux_1|Mux2~0_combout  & ( (!\mux_1|Mux1~0_combout  & 
// (\mux_1|Mux2~3_combout )) # (\mux_1|Mux1~0_combout  & ((\adder|sum [1]))) ) )

	.dataa(!\mux_1|Mux1~0_combout ),
	.datab(!\mux_1|Mux1~1_combout ),
	.datac(!\mux_1|Mux2~3_combout ),
	.datad(!\adder|sum [1]),
	.datae(gnd),
	.dataf(!\mux_1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|Mux2~4 .extended_lut = "off";
defparam \mux_1|Mux2~4 .lut_mask = 64'h0A5F0A5F3B7F3B7F;
defparam \mux_1|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N18
cyclonev_lcell_comb \mux_1|out_alu[1] (
// Equation(s):
// \mux_1|out_alu [1] = ( \mux_1|out_alu [1] & ( (!\reset~input_o  & ((!\trigger~input_o ) # (\mux_1|Mux2~4_combout ))) ) ) # ( !\mux_1|out_alu [1] & ( (\mux_1|Mux2~4_combout  & (\trigger~input_o  & !\reset~input_o )) ) )

	.dataa(gnd),
	.datab(!\mux_1|Mux2~4_combout ),
	.datac(!\trigger~input_o ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\mux_1|out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|out_alu [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|out_alu[1] .extended_lut = "off";
defparam \mux_1|out_alu[1] .lut_mask = 64'h03000300F300F300;
defparam \mux_1|out_alu[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N27
cyclonev_lcell_comb \converter1|segment[0]~0 (
// Equation(s):
// \converter1|segment[0]~0_combout  = ( \mux_1|out_alu [0] & ( \mux_1|out_alu [1] & ( (\mux_1|out_alu [3] & !\mux_1|out_alu [2]) ) ) ) # ( \mux_1|out_alu [0] & ( !\mux_1|out_alu [1] & ( !\mux_1|out_alu [3] $ (\mux_1|out_alu [2]) ) ) ) # ( !\mux_1|out_alu 
// [0] & ( !\mux_1|out_alu [1] & ( (!\mux_1|out_alu [3] & \mux_1|out_alu [2]) ) ) )

	.dataa(!\mux_1|out_alu [3]),
	.datab(gnd),
	.datac(!\mux_1|out_alu [2]),
	.datad(gnd),
	.datae(!\mux_1|out_alu [0]),
	.dataf(!\mux_1|out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\converter1|segment[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \converter1|segment[0]~0 .extended_lut = "off";
defparam \converter1|segment[0]~0 .lut_mask = 64'h0A0AA5A500005050;
defparam \converter1|segment[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N42
cyclonev_lcell_comb \converter1|segment[1]~1 (
// Equation(s):
// \converter1|segment[1]~1_combout  = ( \mux_1|out_alu [0] & ( (!\mux_1|out_alu [1] & (\mux_1|out_alu [2] & !\mux_1|out_alu [3])) # (\mux_1|out_alu [1] & ((\mux_1|out_alu [3]))) ) ) # ( !\mux_1|out_alu [0] & ( (\mux_1|out_alu [2] & ((\mux_1|out_alu [3]) # 
// (\mux_1|out_alu [1]))) ) )

	.dataa(!\mux_1|out_alu [1]),
	.datab(!\mux_1|out_alu [2]),
	.datac(!\mux_1|out_alu [3]),
	.datad(gnd),
	.datae(!\mux_1|out_alu [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\converter1|segment[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \converter1|segment[1]~1 .extended_lut = "off";
defparam \converter1|segment[1]~1 .lut_mask = 64'h1313252513132525;
defparam \converter1|segment[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N15
cyclonev_lcell_comb \converter1|segment[2]~2 (
// Equation(s):
// \converter1|segment[2]~2_combout  = ( \mux_1|out_alu [0] & ( \mux_1|out_alu [1] & ( (\mux_1|out_alu [3] & \mux_1|out_alu [2]) ) ) ) # ( !\mux_1|out_alu [0] & ( \mux_1|out_alu [1] & ( !\mux_1|out_alu [3] $ (\mux_1|out_alu [2]) ) ) ) # ( !\mux_1|out_alu [0] 
// & ( !\mux_1|out_alu [1] & ( (\mux_1|out_alu [3] & \mux_1|out_alu [2]) ) ) )

	.dataa(!\mux_1|out_alu [3]),
	.datab(gnd),
	.datac(!\mux_1|out_alu [2]),
	.datad(gnd),
	.datae(!\mux_1|out_alu [0]),
	.dataf(!\mux_1|out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\converter1|segment[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \converter1|segment[2]~2 .extended_lut = "off";
defparam \converter1|segment[2]~2 .lut_mask = 64'h05050000A5A50505;
defparam \converter1|segment[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N54
cyclonev_lcell_comb \converter1|segment[3] (
// Equation(s):
// \converter1|segment [3] = ( \mux_1|out_alu [0] & ( !\mux_1|out_alu [1] $ (\mux_1|out_alu [2]) ) ) # ( !\mux_1|out_alu [0] & ( (!\mux_1|out_alu [1] & (\mux_1|out_alu [2] & !\mux_1|out_alu [3])) # (\mux_1|out_alu [1] & (!\mux_1|out_alu [2] & \mux_1|out_alu 
// [3])) ) )

	.dataa(!\mux_1|out_alu [1]),
	.datab(!\mux_1|out_alu [2]),
	.datac(!\mux_1|out_alu [3]),
	.datad(gnd),
	.datae(!\mux_1|out_alu [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\converter1|segment [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \converter1|segment[3] .extended_lut = "off";
defparam \converter1|segment[3] .lut_mask = 64'h2424999924249999;
defparam \converter1|segment[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N36
cyclonev_lcell_comb \converter1|segment[4]~3 (
// Equation(s):
// \converter1|segment[4]~3_combout  = ( \mux_1|out_alu [0] & ( (!\mux_1|out_alu [3]) # ((!\mux_1|out_alu [1] & !\mux_1|out_alu [2])) ) ) # ( !\mux_1|out_alu [0] & ( (!\mux_1|out_alu [1] & (\mux_1|out_alu [2] & !\mux_1|out_alu [3])) ) )

	.dataa(!\mux_1|out_alu [1]),
	.datab(!\mux_1|out_alu [2]),
	.datac(!\mux_1|out_alu [3]),
	.datad(gnd),
	.datae(!\mux_1|out_alu [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\converter1|segment[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \converter1|segment[4]~3 .extended_lut = "off";
defparam \converter1|segment[4]~3 .lut_mask = 64'h2020F8F82020F8F8;
defparam \converter1|segment[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N33
cyclonev_lcell_comb \converter1|segment[5]~4 (
// Equation(s):
// \converter1|segment[5]~4_combout  = ( \mux_1|out_alu [0] & ( \mux_1|out_alu [1] & ( !\mux_1|out_alu [3] ) ) ) # ( !\mux_1|out_alu [0] & ( \mux_1|out_alu [1] & ( (!\mux_1|out_alu [3] & !\mux_1|out_alu [2]) ) ) ) # ( \mux_1|out_alu [0] & ( !\mux_1|out_alu 
// [1] & ( !\mux_1|out_alu [3] $ (\mux_1|out_alu [2]) ) ) )

	.dataa(!\mux_1|out_alu [3]),
	.datab(gnd),
	.datac(!\mux_1|out_alu [2]),
	.datad(gnd),
	.datae(!\mux_1|out_alu [0]),
	.dataf(!\mux_1|out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\converter1|segment[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \converter1|segment[5]~4 .extended_lut = "off";
defparam \converter1|segment[5]~4 .lut_mask = 64'h0000A5A5A0A0AAAA;
defparam \converter1|segment[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N48
cyclonev_lcell_comb \converter1|segment[6]~5 (
// Equation(s):
// \converter1|segment[6]~5_combout  = ( \mux_1|out_alu [0] & ( (!\mux_1|out_alu [3] & (!\mux_1|out_alu [1] $ (\mux_1|out_alu [2]))) ) ) # ( !\mux_1|out_alu [0] & ( (!\mux_1|out_alu [1] & (!\mux_1|out_alu [2] $ (\mux_1|out_alu [3]))) ) )

	.dataa(!\mux_1|out_alu [1]),
	.datab(!\mux_1|out_alu [2]),
	.datac(!\mux_1|out_alu [3]),
	.datad(gnd),
	.datae(!\mux_1|out_alu [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\converter1|segment[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \converter1|segment[6]~5 .extended_lut = "off";
defparam \converter1|segment[6]~5 .lut_mask = 64'h8282909082829090;
defparam \converter1|segment[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N42
cyclonev_lcell_comb \mux_1|out_alu_aux~2 (
// Equation(s):
// \mux_1|out_alu_aux~2_combout  = ( !\ALU_Sel[3]~input_o  & ( (\ALU_Sel[1]~input_o  & (!\ALU_Sel[0]~input_o  & (\multip|mult [6] & !\ALU_Sel[2]~input_o ))) ) )

	.dataa(!\ALU_Sel[1]~input_o ),
	.datab(!\ALU_Sel[0]~input_o ),
	.datac(!\multip|mult [6]),
	.datad(!\ALU_Sel[2]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_Sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|out_alu_aux~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|out_alu_aux~2 .extended_lut = "off";
defparam \mux_1|out_alu_aux~2 .lut_mask = 64'h0400040000000000;
defparam \mux_1|out_alu_aux~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N3
cyclonev_lcell_comb \mux_1|out_alu_aux[2] (
// Equation(s):
// \mux_1|out_alu_aux [2] = ( \mux_1|out_alu_aux~2_combout  & ( (!\reset~input_o  & ((\mux_1|out_alu_aux [2]) # (\trigger~input_o ))) ) ) # ( !\mux_1|out_alu_aux~2_combout  & ( (!\trigger~input_o  & (!\reset~input_o  & \mux_1|out_alu_aux [2])) ) )

	.dataa(!\trigger~input_o ),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(!\mux_1|out_alu_aux [2]),
	.datae(gnd),
	.dataf(!\mux_1|out_alu_aux~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|out_alu_aux [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|out_alu_aux[2] .extended_lut = "off";
defparam \mux_1|out_alu_aux[2] .lut_mask = 64'h0088008844CC44CC;
defparam \mux_1|out_alu_aux[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N12
cyclonev_lcell_comb \mux_1|out_alu_aux~0 (
// Equation(s):
// \mux_1|out_alu_aux~0_combout  = ( !\ALU_Sel[3]~input_o  & ( (!\ALU_Sel[2]~input_o  & (\ALU_Sel[1]~input_o  & (!\ALU_Sel[0]~input_o  & \multip|mult [7]))) ) )

	.dataa(!\ALU_Sel[2]~input_o ),
	.datab(!\ALU_Sel[1]~input_o ),
	.datac(!\ALU_Sel[0]~input_o ),
	.datad(!\multip|mult [7]),
	.datae(gnd),
	.dataf(!\ALU_Sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|out_alu_aux~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|out_alu_aux~0 .extended_lut = "off";
defparam \mux_1|out_alu_aux~0 .lut_mask = 64'h0020002000000000;
defparam \mux_1|out_alu_aux~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N57
cyclonev_lcell_comb \mux_1|out_alu_aux[3] (
// Equation(s):
// \mux_1|out_alu_aux [3] = ( \mux_1|out_alu_aux [3] & ( \mux_1|out_alu_aux~0_combout  & ( !\reset~input_o  ) ) ) # ( !\mux_1|out_alu_aux [3] & ( \mux_1|out_alu_aux~0_combout  & ( (!\reset~input_o  & \trigger~input_o ) ) ) ) # ( \mux_1|out_alu_aux [3] & ( 
// !\mux_1|out_alu_aux~0_combout  & ( (!\reset~input_o  & !\trigger~input_o ) ) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\trigger~input_o ),
	.datae(!\mux_1|out_alu_aux [3]),
	.dataf(!\mux_1|out_alu_aux~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|out_alu_aux [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|out_alu_aux[3] .extended_lut = "off";
defparam \mux_1|out_alu_aux[3] .lut_mask = 64'h0000AA0000AAAAAA;
defparam \mux_1|out_alu_aux[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N15
cyclonev_lcell_comb \mux_1|out_alu_aux~3 (
// Equation(s):
// \mux_1|out_alu_aux~3_combout  = ( !\ALU_Sel[3]~input_o  & ( (\ALU_Sel[1]~input_o  & (!\ALU_Sel[0]~input_o  & (\multip|mult [4] & !\ALU_Sel[2]~input_o ))) ) )

	.dataa(!\ALU_Sel[1]~input_o ),
	.datab(!\ALU_Sel[0]~input_o ),
	.datac(!\multip|mult [4]),
	.datad(!\ALU_Sel[2]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_Sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|out_alu_aux~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|out_alu_aux~3 .extended_lut = "off";
defparam \mux_1|out_alu_aux~3 .lut_mask = 64'h0400040000000000;
defparam \mux_1|out_alu_aux~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N18
cyclonev_lcell_comb \mux_1|out_alu_aux[0] (
// Equation(s):
// \mux_1|out_alu_aux [0] = ( \mux_1|out_alu_aux~3_combout  & ( (!\reset~input_o  & ((\mux_1|out_alu_aux [0]) # (\trigger~input_o ))) ) ) # ( !\mux_1|out_alu_aux~3_combout  & ( (!\trigger~input_o  & (\mux_1|out_alu_aux [0] & !\reset~input_o )) ) )

	.dataa(gnd),
	.datab(!\trigger~input_o ),
	.datac(!\mux_1|out_alu_aux [0]),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\mux_1|out_alu_aux~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|out_alu_aux [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|out_alu_aux[0] .extended_lut = "off";
defparam \mux_1|out_alu_aux[0] .lut_mask = 64'h0C000C003F003F00;
defparam \mux_1|out_alu_aux[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N45
cyclonev_lcell_comb \mux_1|out_alu_aux~1 (
// Equation(s):
// \mux_1|out_alu_aux~1_combout  = ( !\ALU_Sel[3]~input_o  & ( (\ALU_Sel[1]~input_o  & (!\ALU_Sel[0]~input_o  & (!\ALU_Sel[2]~input_o  & \multip|mult [5]))) ) )

	.dataa(!\ALU_Sel[1]~input_o ),
	.datab(!\ALU_Sel[0]~input_o ),
	.datac(!\ALU_Sel[2]~input_o ),
	.datad(!\multip|mult [5]),
	.datae(gnd),
	.dataf(!\ALU_Sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|out_alu_aux~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|out_alu_aux~1 .extended_lut = "off";
defparam \mux_1|out_alu_aux~1 .lut_mask = 64'h0040004000000000;
defparam \mux_1|out_alu_aux~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N54
cyclonev_lcell_comb \mux_1|out_alu_aux[1] (
// Equation(s):
// \mux_1|out_alu_aux [1] = ( \mux_1|out_alu_aux~1_combout  & ( (!\reset~input_o  & ((\mux_1|out_alu_aux [1]) # (\trigger~input_o ))) ) ) # ( !\mux_1|out_alu_aux~1_combout  & ( (!\reset~input_o  & (!\trigger~input_o  & \mux_1|out_alu_aux [1])) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\trigger~input_o ),
	.datad(!\mux_1|out_alu_aux [1]),
	.datae(gnd),
	.dataf(!\mux_1|out_alu_aux~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_1|out_alu_aux [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_1|out_alu_aux[1] .extended_lut = "off";
defparam \mux_1|out_alu_aux[1] .lut_mask = 64'h00C000C00CCC0CCC;
defparam \mux_1|out_alu_aux[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N3
cyclonev_lcell_comb \converter2|segment[0]~0 (
// Equation(s):
// \converter2|segment[0]~0_combout  = ( \mux_1|out_alu_aux [1] & ( (!\mux_1|out_alu_aux [2] & (\mux_1|out_alu_aux [3] & \mux_1|out_alu_aux [0])) ) ) # ( !\mux_1|out_alu_aux [1] & ( (!\mux_1|out_alu_aux [2] & (!\mux_1|out_alu_aux [3] & \mux_1|out_alu_aux 
// [0])) # (\mux_1|out_alu_aux [2] & (!\mux_1|out_alu_aux [3] $ (\mux_1|out_alu_aux [0]))) ) )

	.dataa(!\mux_1|out_alu_aux [2]),
	.datab(gnd),
	.datac(!\mux_1|out_alu_aux [3]),
	.datad(!\mux_1|out_alu_aux [0]),
	.datae(gnd),
	.dataf(!\mux_1|out_alu_aux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\converter2|segment[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \converter2|segment[0]~0 .extended_lut = "off";
defparam \converter2|segment[0]~0 .lut_mask = 64'h50A550A5000A000A;
defparam \converter2|segment[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N21
cyclonev_lcell_comb \converter2|segment[1]~1 (
// Equation(s):
// \converter2|segment[1]~1_combout  = ( \mux_1|out_alu_aux [2] & ( \mux_1|out_alu_aux [1] & ( (!\mux_1|out_alu_aux [0]) # (\mux_1|out_alu_aux [3]) ) ) ) # ( !\mux_1|out_alu_aux [2] & ( \mux_1|out_alu_aux [1] & ( (\mux_1|out_alu_aux [0] & \mux_1|out_alu_aux 
// [3]) ) ) ) # ( \mux_1|out_alu_aux [2] & ( !\mux_1|out_alu_aux [1] & ( !\mux_1|out_alu_aux [0] $ (!\mux_1|out_alu_aux [3]) ) ) )

	.dataa(!\mux_1|out_alu_aux [0]),
	.datab(gnd),
	.datac(!\mux_1|out_alu_aux [3]),
	.datad(gnd),
	.datae(!\mux_1|out_alu_aux [2]),
	.dataf(!\mux_1|out_alu_aux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\converter2|segment[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \converter2|segment[1]~1 .extended_lut = "off";
defparam \converter2|segment[1]~1 .lut_mask = 64'h00005A5A0505AFAF;
defparam \converter2|segment[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N24
cyclonev_lcell_comb \converter2|segment[2]~2 (
// Equation(s):
// \converter2|segment[2]~2_combout  = ( \mux_1|out_alu_aux [2] & ( \mux_1|out_alu_aux [1] & ( \mux_1|out_alu_aux [3] ) ) ) # ( !\mux_1|out_alu_aux [2] & ( \mux_1|out_alu_aux [1] & ( (!\mux_1|out_alu_aux [3] & !\mux_1|out_alu_aux [0]) ) ) ) # ( 
// \mux_1|out_alu_aux [2] & ( !\mux_1|out_alu_aux [1] & ( (\mux_1|out_alu_aux [3] & !\mux_1|out_alu_aux [0]) ) ) )

	.dataa(gnd),
	.datab(!\mux_1|out_alu_aux [3]),
	.datac(!\mux_1|out_alu_aux [0]),
	.datad(gnd),
	.datae(!\mux_1|out_alu_aux [2]),
	.dataf(!\mux_1|out_alu_aux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\converter2|segment[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \converter2|segment[2]~2 .extended_lut = "off";
defparam \converter2|segment[2]~2 .lut_mask = 64'h00003030C0C03333;
defparam \converter2|segment[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N9
cyclonev_lcell_comb \converter2|segment[3] (
// Equation(s):
// \converter2|segment [3] = ( \mux_1|out_alu_aux [2] & ( \mux_1|out_alu_aux [1] & ( \mux_1|out_alu_aux [0] ) ) ) # ( !\mux_1|out_alu_aux [2] & ( \mux_1|out_alu_aux [1] & ( (!\mux_1|out_alu_aux [0] & \mux_1|out_alu_aux [3]) ) ) ) # ( \mux_1|out_alu_aux [2] & 
// ( !\mux_1|out_alu_aux [1] & ( (!\mux_1|out_alu_aux [0] & !\mux_1|out_alu_aux [3]) ) ) ) # ( !\mux_1|out_alu_aux [2] & ( !\mux_1|out_alu_aux [1] & ( \mux_1|out_alu_aux [0] ) ) )

	.dataa(!\mux_1|out_alu_aux [0]),
	.datab(gnd),
	.datac(!\mux_1|out_alu_aux [3]),
	.datad(gnd),
	.datae(!\mux_1|out_alu_aux [2]),
	.dataf(!\mux_1|out_alu_aux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\converter2|segment [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \converter2|segment[3] .extended_lut = "off";
defparam \converter2|segment[3] .lut_mask = 64'h5555A0A00A0A5555;
defparam \converter2|segment[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N12
cyclonev_lcell_comb \converter2|segment[4]~3 (
// Equation(s):
// \converter2|segment[4]~3_combout  = ( \mux_1|out_alu_aux [2] & ( \mux_1|out_alu_aux [1] & ( (!\mux_1|out_alu_aux [3] & \mux_1|out_alu_aux [0]) ) ) ) # ( !\mux_1|out_alu_aux [2] & ( \mux_1|out_alu_aux [1] & ( (!\mux_1|out_alu_aux [3] & \mux_1|out_alu_aux 
// [0]) ) ) ) # ( \mux_1|out_alu_aux [2] & ( !\mux_1|out_alu_aux [1] & ( !\mux_1|out_alu_aux [3] ) ) ) # ( !\mux_1|out_alu_aux [2] & ( !\mux_1|out_alu_aux [1] & ( \mux_1|out_alu_aux [0] ) ) )

	.dataa(gnd),
	.datab(!\mux_1|out_alu_aux [3]),
	.datac(!\mux_1|out_alu_aux [0]),
	.datad(gnd),
	.datae(!\mux_1|out_alu_aux [2]),
	.dataf(!\mux_1|out_alu_aux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\converter2|segment[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \converter2|segment[4]~3 .extended_lut = "off";
defparam \converter2|segment[4]~3 .lut_mask = 64'h0F0FCCCC0C0C0C0C;
defparam \converter2|segment[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N42
cyclonev_lcell_comb \converter2|segment[5]~4 (
// Equation(s):
// \converter2|segment[5]~4_combout  = ( \mux_1|out_alu_aux [1] & ( (!\mux_1|out_alu_aux [3] & ((!\mux_1|out_alu_aux [2]) # (\mux_1|out_alu_aux [0]))) ) ) # ( !\mux_1|out_alu_aux [1] & ( (\mux_1|out_alu_aux [0] & (!\mux_1|out_alu_aux [3] $ 
// (\mux_1|out_alu_aux [2]))) ) )

	.dataa(gnd),
	.datab(!\mux_1|out_alu_aux [3]),
	.datac(!\mux_1|out_alu_aux [0]),
	.datad(!\mux_1|out_alu_aux [2]),
	.datae(gnd),
	.dataf(!\mux_1|out_alu_aux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\converter2|segment[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \converter2|segment[5]~4 .extended_lut = "off";
defparam \converter2|segment[5]~4 .lut_mask = 64'h0C030C03CC0CCC0C;
defparam \converter2|segment[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N48
cyclonev_lcell_comb \converter2|segment[6]~5 (
// Equation(s):
// \converter2|segment[6]~5_combout  = ( \mux_1|out_alu_aux [3] & ( (!\mux_1|out_alu_aux [1] & (!\mux_1|out_alu_aux [0] & \mux_1|out_alu_aux [2])) ) ) # ( !\mux_1|out_alu_aux [3] & ( (!\mux_1|out_alu_aux [1] & ((!\mux_1|out_alu_aux [2]))) # 
// (\mux_1|out_alu_aux [1] & (\mux_1|out_alu_aux [0] & \mux_1|out_alu_aux [2])) ) )

	.dataa(!\mux_1|out_alu_aux [1]),
	.datab(gnd),
	.datac(!\mux_1|out_alu_aux [0]),
	.datad(!\mux_1|out_alu_aux [2]),
	.datae(gnd),
	.dataf(!\mux_1|out_alu_aux [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\converter2|segment[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \converter2|segment[6]~5 .extended_lut = "off";
defparam \converter2|segment[6]~5 .lut_mask = 64'hAA05AA0500A000A0;
defparam \converter2|segment[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N53
dffeas \opcode0|switch_state (
	.clk(\ALU_Sel[0]~input_o ),
	.d(gnd),
	.asdata(\opcode0|switch_state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\opcode0|switch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \opcode0|switch_state .is_wysiwyg = "true";
defparam \opcode0|switch_state .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N57
cyclonev_lcell_comb \opcode0|switch_state~0 (
// Equation(s):
// \opcode0|switch_state~0_combout  = ( !\opcode0|switch_state~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\opcode0|switch_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\opcode0|switch_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \opcode0|switch_state~0 .extended_lut = "off";
defparam \opcode0|switch_state~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \opcode0|switch_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N52
dffeas \opcode0|switch_state~DUPLICATE (
	.clk(\ALU_Sel[0]~input_o ),
	.d(gnd),
	.asdata(\opcode0|switch_state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\opcode0|switch_state~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \opcode0|switch_state~DUPLICATE .is_wysiwyg = "true";
defparam \opcode0|switch_state~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N21
cyclonev_lcell_comb \opcode1|switch_state~0 (
// Equation(s):
// \opcode1|switch_state~0_combout  = ( !\opcode1|switch_state~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\opcode1|switch_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\opcode1|switch_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \opcode1|switch_state~0 .extended_lut = "off";
defparam \opcode1|switch_state~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \opcode1|switch_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N17
dffeas \opcode1|switch_state (
	.clk(\ALU_Sel[1]~input_o ),
	.d(gnd),
	.asdata(\opcode1|switch_state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\opcode1|switch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \opcode1|switch_state .is_wysiwyg = "true";
defparam \opcode1|switch_state .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N51
cyclonev_lcell_comb \opcode2|switch_state~0 (
// Equation(s):
// \opcode2|switch_state~0_combout  = ( !\opcode2|switch_state~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\opcode2|switch_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\opcode2|switch_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \opcode2|switch_state~0 .extended_lut = "off";
defparam \opcode2|switch_state~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \opcode2|switch_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N42
cyclonev_lcell_comb \opcode2|switch_state~feeder (
// Equation(s):
// \opcode2|switch_state~feeder_combout  = ( \opcode2|switch_state~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\opcode2|switch_state~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\opcode2|switch_state~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \opcode2|switch_state~feeder .extended_lut = "off";
defparam \opcode2|switch_state~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \opcode2|switch_state~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N44
dffeas \opcode2|switch_state (
	.clk(\ALU_Sel[2]~input_o ),
	.d(\opcode2|switch_state~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\opcode2|switch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \opcode2|switch_state .is_wysiwyg = "true";
defparam \opcode2|switch_state .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N26
dffeas \opcode3|switch_state (
	.clk(\ALU_Sel[3]~input_o ),
	.d(\opcode3|switch_state~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\opcode3|switch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \opcode3|switch_state .is_wysiwyg = "true";
defparam \opcode3|switch_state .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N39
cyclonev_lcell_comb \opcode3|switch_state~0 (
// Equation(s):
// \opcode3|switch_state~0_combout  = ( !\opcode3|switch_state~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\opcode3|switch_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\opcode3|switch_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \opcode3|switch_state~0 .extended_lut = "off";
defparam \opcode3|switch_state~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \opcode3|switch_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N24
cyclonev_lcell_comb \opcode3|switch_state~feeder (
// Equation(s):
// \opcode3|switch_state~feeder_combout  = ( \opcode3|switch_state~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\opcode3|switch_state~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\opcode3|switch_state~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \opcode3|switch_state~feeder .extended_lut = "off";
defparam \opcode3|switch_state~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \opcode3|switch_state~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N25
dffeas \opcode3|switch_state~DUPLICATE (
	.clk(\ALU_Sel[3]~input_o ),
	.d(\opcode3|switch_state~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\opcode3|switch_state~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \opcode3|switch_state~DUPLICATE .is_wysiwyg = "true";
defparam \opcode3|switch_state~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
