I 000049 55 2217          1462031099562 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 14 ))
	(_version v98)
	(_time 1462031099563 2016.04.30 18:44:59)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 431117414514105517175119174544451644414546)
	(_entity
		(_time 1462031099555)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 6 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 16 (_architecture (_code 6))))
		(_process
			(Main(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 7 -1
	)
)
I 000052 55 4793          1462031099645 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 16 ))
	(_version v98)
	(_time 1462031099646 2016.04.30 18:44:59)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a1f3f5f6a5f6f2b7a4f6b8fba3a7a4a6a3a7a4a7a6)
	(_entity
		(_time 1462031099643)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~13 0 19 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~131 0 24 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 53 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation REGi 0 54 (_component REGn )
			(_generic
				((INITREG)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(INIT))
				((CLK)(WE))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . REGn)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 53 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 11 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{INITREG'range}~132 0 28 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 53 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 31 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 42 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 14 -1
	)
)
I 000052 55 5320          1462034234565 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 17 ))
	(_version v98)
	(_time 1462034234566 2016.04.30 19:37:14)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6b3f6c6b3c3c387d69687231696d6e6c696d6e6d6c)
	(_entity
		(_time 1462034234561)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL_T ~STD_LOGIC_VECTOR~13 0 19 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 21 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 26 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 56 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 57 (_component REGn )
			(_generic
				((INITIAL_T)(_code 5))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_addr))
			)
			(_use (_implicit)
				(_generic
					((INITIAL_T)(_code 6))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 56 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 9 )))))
		(_port (_internal read_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~123 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal read_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~123 0 13 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal read_addr ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 31 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 56 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 34 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 45 (_process (_simple)(_target(7))(_sensitivity(4))(_monitor)(_read(7)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(3))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 14 -1
	)
)
I 000049 55 2032          1462034265412 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462034265413 2016.04.30 19:37:45)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e7e3b1b4e5b0b4f1b3b5f5bdb3e1e0e1b2e0e5e1e2)
	(_entity
		(_time 1462034265408)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000052 55 5320          1462034265488 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 17 ))
	(_version v98)
	(_time 1462034265489 2016.04.30 19:37:45)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 353162303562662337362c6f373330323733303332)
	(_entity
		(_time 1462034234560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL_T ~STD_LOGIC_VECTOR~13 0 19 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 21 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 26 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 56 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 57 (_component REGn )
			(_generic
				((INITIAL_T)(_code 5))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_addr))
			)
			(_use (_implicit)
				(_generic
					((INITIAL_T)(_code 6))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 56 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 9 )))))
		(_port (_internal read_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~123 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal read_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~123 0 13 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal read_addr ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 31 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 56 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 34 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 45 (_process (_simple)(_target(7))(_sensitivity(4))(_monitor)(_read(7)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(3))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 14 -1
	)
)
I 000049 55 2032          1462034298262 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462034298263 2016.04.30 19:38:18)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 336664363564602567612169673534356634313536)
	(_entity
		(_time 1462034265407)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000049 55 2032          1462034301297 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462034301298 2016.04.30 19:38:21)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a5e590c5e5d591c5e5818505e0c0d0c5f0d080c0f)
	(_entity
		(_time 1462034265407)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000049 55 2032          1462034417269 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462034417270 2016.04.30 19:40:17)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1a154e1d4e4d490c4e4808404e1c1d1c4f1d181c1f)
	(_entity
		(_time 1462034265407)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000049 55 2032          1462034477425 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462034477426 2016.04.30 19:41:17)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 16164511154145004244044c421011104311141013)
	(_entity
		(_time 1462034265407)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000049 55 2032          1462034496873 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462034496874 2016.04.30 19:41:36)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04500002055357125056165e500203025103060201)
	(_entity
		(_time 1462034265407)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000049 55 2032          1462034623589 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462034623590 2016.04.30 19:43:43)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 035604050554501557511159570504055604010506)
	(_entity
		(_time 1462034265407)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000052 55 5309          1462034623641 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 17 ))
	(_version v98)
	(_time 1462034623642 2016.04.30 19:43:43)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 326735373565612430312b68303437353034373435)
	(_entity
		(_time 1462034234560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 19 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 21 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 26 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 56 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 57 (_component REGn )
			(_generic
				((INITIAL)(_code 5))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_addr))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 6))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 56 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 9 )))))
		(_port (_internal read_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~123 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal read_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~123 0 13 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal read_addr ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 56 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 34 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 45 (_process (_simple)(_target(7))(_sensitivity(4))(_monitor)(_read(7)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(3))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 14 -1
	)
)
I 000049 55 2032          1462035885578 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462035885579 2016.04.30 20:04:45)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3f2a7f4a5f4f0b5f7f1b1f9f7a5a4a5f6a4a1a5a6)
	(_entity
		(_time 1462034265407)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000052 55 6626          1462035885641 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462035885642 2016.04.30 20:04:45)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e2b3e6b1e5b5b1f4e1e6fbb8e0e4e7e5e0e4e7e4e5)
	(_entity
		(_time 1462035885639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGii 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REGij 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000049 55 2032          1462036833392 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462036833393 2016.04.30 20:20:33)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 08095e0e055f5b1e5c5a1a525c0e0f0e5d0f0a0e0d)
	(_entity
		(_time 1462034265407)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000052 55 6626          1462036833453 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462036833454 2016.04.30 20:20:33)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 464710444511155045425f1c444043414440434041)
	(_entity
		(_time 1462035885638)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGii 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REGij 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000049 55 2032          1462036850947 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462036850948 2016.04.30 20:20:50)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a2f7a1f5a5f5f1b4f6f0b0f8f6a4a5a4f7a5a0a4a7)
	(_entity
		(_time 1462034265407)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000052 55 6626          1462036851040 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462036851041 2016.04.30 20:20:51)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 00550006055753160304195a020605070206050607)
	(_entity
		(_time 1462035885638)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGii 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REGij 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000049 55 2032          1462036905687 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462036905688 2016.04.30 20:21:45)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 707f7571752723662422622a247677762577727675)
	(_entity
		(_time 1462034265407)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000052 55 6626          1462036905739 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462036905740 2016.04.30 20:21:45)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code afa0aaf8fcf8fcb9acabb6f5ada9aaa8ada9aaa9a8)
	(_entity
		(_time 1462035885638)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGii 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REGij 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2140          1462036905779 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1462036905780 2016.04.30 20:21:45)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cec09d9b929999d9cfc988959dc898c89ac89ac8c7)
	(_entity
		(_time 1462036905777)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ram_address 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal op_code 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ROM_type 0 25 (_array instruction ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 30 (_architecture ((_others(_others(i 2)))))))
		(_signal (_internal data instruction 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . MicroROM_Behaviour 2 -1
	)
)
I 000049 55 2032          1462038300873 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462038300874 2016.04.30 20:45:00)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 64376764653337723036763e306263623163666261)
	(_entity
		(_time 1462034265407)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000052 55 6626          1462038300931 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462038300932 2016.04.30 20:45:00)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a2f1a1f5a5f5f1b4a1a6bbf8a0a4a7a5a0a4a7a4a5)
	(_entity
		(_time 1462035885638)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGii 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REGij 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2140          1462038300971 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1462038300972 2016.04.30 20:45:00)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d1838483d98686c6d0d6978a82d787d785d785d7d8)
	(_entity
		(_time 1462036905776)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ram_address 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal op_code 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ROM_type 0 25 (_array instruction ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 30 (_architecture ((_others(_others(i 2)))))))
		(_signal (_internal data instruction 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . MicroROM_Behaviour 2 -1
	)
)
I 000049 55 2032          1462102414729 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462102414730 2016.05.01 14:33:34)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8f808481dcd8dc99dbdd9dd5db898889da888d898a)
	(_entity
		(_time 1462034265407)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000052 55 6626          1462102414807 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462102414808 2016.05.01 14:33:34)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cdc2c6989c9a9edbcec9d497cfcbc8cacfcbc8cbca)
	(_entity
		(_time 1462035885638)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGii 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REGij 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2140          1462102414854 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1462102414855 2016.05.01 14:33:34)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fcf2a1aca6ababebfdfbbaa7affaaafaa8faa8faf5)
	(_entity
		(_time 1462036905776)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ram_address 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal op_code 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ROM_type 0 25 (_array instruction ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 30 (_architecture ((_others(_others(i 2)))))))
		(_signal (_internal data instruction 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . MicroROM_Behaviour 2 -1
	)
)
I 000049 55 2032          1462103068888 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462103068889 2016.05.01 14:44:28)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ccc3ca999a9b9fda989ede9698cacbca99cbcecac9)
	(_entity
		(_time 1462034265407)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000052 55 6626          1462103068966 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462103068967 2016.05.01 14:44:28)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1a151d1d4e4d490c191e0340181c1f1d181c1f1c1d)
	(_entity
		(_time 1462035885638)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGii 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REGij 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2140          1462103069013 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1462103069014 2016.05.01 14:44:29)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4947184b491e1e5e484e0f121a4f1f4f1d4f1d4f40)
	(_entity
		(_time 1462036905776)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ram_address 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal op_code 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ROM_type 0 25 (_array instruction ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 30 (_architecture ((_others(_others(i 2)))))))
		(_signal (_internal data instruction 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . MicroROM_Behaviour 2 -1
	)
)
I 000061 55 4107          1462103069044 Datapath_Behavioural
(_unit VHDL (datapath 0 8 (datapath_behavioural 0 20 ))
	(_version v98)
	(_time 1462103069045 2016.05.01 14:44:29)
	(_source (\./src/Datapath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 68666968613e387e6d3c7832386f6c6e606e6c6e69)
	(_entity
		(_time 1462103069042)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31 (_architecture (_string \"0011"\))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(ALU(_architecture 2 0 47 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)))))
			(FLAGS_PROCESS(_architecture 3 0 58 (_process (_simple)(_target(10)(11))(_sensitivity(7)))))
			(line__73(_architecture 4 0 73 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
			(line__75(_architecture 6 0 75 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 7 -1
	)
)
I 000049 55 2032          1462103128150 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462103128151 2016.05.01 14:45:28)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4d4c1c4f1c1a1e5b191f5f17194b4a4b184a4f4b48)
	(_entity
		(_time 1462034265407)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000052 55 6626          1462103128213 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462103128214 2016.05.01 14:45:28)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8c8ddd82dadbdf9a8f8895d68e8a898b8e8a898a8b)
	(_entity
		(_time 1462035885638)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGii 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REGij 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2140          1462103128260 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1462103128261 2016.05.01 14:45:28)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bbbbbcefe0ececacbabcfde0e8bdedbdefbdefbdb2)
	(_entity
		(_time 1462036905776)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ram_address 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal op_code 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ROM_type 0 25 (_array instruction ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 30 (_architecture ((_others(_others(i 2)))))))
		(_signal (_internal data instruction 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . MicroROM_Behaviour 2 -1
	)
)
I 000061 55 4111          1462103128307 Datapath_Behavioural
(_unit VHDL (datapath 0 8 (datapath_behavioural 0 20 ))
	(_version v98)
	(_time 1462103128308 2016.05.01 14:45:28)
	(_source (\./src/Datapath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e9e9bebae1bfb9ffecbdf9b3b9eeedefe1efedefe8)
	(_entity
		(_time 1462103069041)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31 (_architecture (_string \"0011"\))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(ALU_REG(_architecture 2 0 47 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)))))
			(FLAGS_PROCESS(_architecture 3 0 58 (_process (_simple)(_target(10)(11))(_sensitivity(7)))))
			(line__73(_architecture 4 0 73 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
			(line__75(_architecture 6 0 75 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 7 -1
	)
)
I 000049 55 2032          1462115275157 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462115275158 2016.05.01 18:07:55)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 85d1828b85d2d693d1d797dfd1838283d082878380)
	(_entity
		(_time 1462034265407)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000052 55 6626          1462115275215 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462115275216 2016.05.01 18:07:55)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c490c391c59397d2c7c0dd9ec6c2c1c3c6c2c1c2c3)
	(_entity
		(_time 1462115275213)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGii 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REGij 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2154          1462115275266 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1462115275267 2016.05.01 18:07:55)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f3a6a2a3f9a4a4e4f2f4b5a8a0f5a5f5a7f5a7f5fa)
	(_entity
		(_time 1462115275264)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{21~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 21)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{21~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ram_address 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal op_code 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 21)(i 0))))))
		(_type (_internal ROM_type 0 25 (_array instruction ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 30 (_architecture ((_others(_others(i 2)))))))
		(_signal (_internal data instruction 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 1028 )
	)
	(_model . MicroROM_Behaviour 2 -1
	)
)
I 000061 55 4111          1462115275301 Datapath_Behavioural
(_unit VHDL (datapath 0 8 (datapath_behavioural 0 20 ))
	(_version v98)
	(_time 1462115275302 2016.05.01 18:07:55)
	(_source (\./src/Datapath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 21742325217771372475317b712625272927252720)
	(_entity
		(_time 1462103069041)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31 (_architecture (_string \"0011"\))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(ALU_REG(_architecture 2 0 47 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)))))
			(FLAGS_PROCESS(_architecture 3 0 58 (_process (_simple)(_target(10)(11))(_sensitivity(7)))))
			(line__73(_architecture 4 0 73 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
			(line__75(_architecture 6 0 75 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 7 -1
	)
)
I 000049 55 2032          1462115336611 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462115336612 2016.05.01 18:08:56)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 92c7959d95c5c184c6c080c8c6949594c795909497)
	(_entity
		(_time 1462034265407)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000052 55 6626          1462115336665 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462115336666 2016.05.01 18:08:56)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d184d683d58682c7d2d5c88bd3d7d4d6d3d7d4d7d6)
	(_entity
		(_time 1462115275212)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGii 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REGij 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2154          1462115336694 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1462115336695 2016.05.01 18:08:56)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f0a4a1a0f9a7a7e7f1f7b6aba3f6a6f6a4f6a4f6f9)
	(_entity
		(_time 1462115275263)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{21~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 21)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{21~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ram_address 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal op_code 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 21)(i 0))))))
		(_type (_internal ROM_type 0 25 (_array instruction ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 30 (_architecture ((_others(_others(i 2)))))))
		(_signal (_internal data instruction 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 1028 )
	)
	(_model . MicroROM_Behaviour 2 -1
	)
)
I 000061 55 4111          1462115336722 Datapath_Behavioural
(_unit VHDL (datapath 0 8 (datapath_behavioural 0 20 ))
	(_version v98)
	(_time 1462115336723 2016.05.01 18:08:56)
	(_source (\./src/Datapath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0f5b0d0958595f190a5b1f555f080b0907090b090e)
	(_entity
		(_time 1462103069041)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31 (_architecture (_string \"0011"\))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(ALU_REG(_architecture 2 0 47 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)))))
			(FLAGS_PROCESS(_architecture 3 0 58 (_process (_simple)(_target(10)(11))(_sensitivity(7)))))
			(line__73(_architecture 4 0 73 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
			(line__75(_architecture 6 0 75 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 7 -1
	)
)
V 000027 55 953 0 commands
(_unit VHDL (commands 0 8 )
	(_version v98)
	(_time 1462115336771 2016.05.01 18:08:56)
	(_source (\./src/Commands.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3e6a3b3b3d693e286b382f643a383a393d383d3868)
	(_object
		(_type (_internal op_code 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD_OP op_code 0 11 (_entity (_string \"0010"\))))
		(_constant (_internal SUB_OP op_code 0 12 (_entity (_string \"0011"\))))
		(_constant (_internal HALT_OP op_code 0 13 (_entity (_string \"0100"\))))
		(_constant (_internal JZ_OP op_code 0 14 (_entity (_string \"0101"\))))
		(_constant (_internal JNSB_OP op_code 0 15 (_entity (_string \"0110"\))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000049 55 2032          1462115351721 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462115351722 2016.05.01 18:09:11)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 98c99a9795cfcb8eccca8ac2cc9e9f9ecd9f9a9e9d)
	(_entity
		(_time 1462034265407)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000052 55 6626          1462115351778 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462115351779 2016.05.01 18:09:11)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d687d484d58185c0d5d2cf8cd4d0d3d1d4d0d3d0d1)
	(_entity
		(_time 1462115275212)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGii 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REGij 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2154          1462115351817 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1462115351818 2016.05.01 18:09:11)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 05555003095252120402435e56035303510351030c)
	(_entity
		(_time 1462115275263)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{21~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 21)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{21~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ram_address 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal op_code 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 21)(i 0))))))
		(_type (_internal ROM_type 0 25 (_array instruction ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 30 (_architecture ((_others(_others(i 2)))))))
		(_signal (_internal data instruction 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 1028 )
	)
	(_model . MicroROM_Behaviour 2 -1
	)
)
I 000061 55 4111          1462115351845 Datapath_Behavioural
(_unit VHDL (datapath 0 8 (datapath_behavioural 0 20 ))
	(_version v98)
	(_time 1462115351846 2016.05.01 18:09:11)
	(_source (\./src/Datapath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 15451012114345031041054f451211131d13111314)
	(_entity
		(_time 1462103069041)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31 (_architecture (_string \"0011"\))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(ALU_REG(_architecture 2 0 47 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)))))
			(FLAGS_PROCESS(_architecture 3 0 58 (_process (_simple)(_target(10)(11))(_sensitivity(7)))))
			(line__73(_architecture 4 0 73 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
			(line__75(_architecture 6 0 75 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 7 -1
	)
)
I 000049 55 2032          1462115392695 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462115392696 2016.05.01 18:09:52)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0beb2e4b5e7e3a6e4e2a2eae4b6b7b6e5b7b2b6b5)
	(_entity
		(_time 1462034265407)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000052 55 6626          1462115392764 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462115392765 2016.05.01 18:09:52)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code efe1edbcbcb8bcf9ecebf6b5ede9eae8ede9eae9e8)
	(_entity
		(_time 1462115275212)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGii 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REGij 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2154          1462115392805 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1462115392806 2016.05.01 18:09:52)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1d12481a404a4a0a1c1a5b464e1b4b1b491b491b14)
	(_entity
		(_time 1462115275263)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{21~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 21)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{21~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ram_address 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal op_code 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 21)(i 0))))))
		(_type (_internal ROM_type 0 25 (_array instruction ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 30 (_architecture ((_others(_others(i 2)))))))
		(_signal (_internal data instruction 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 1028 )
	)
	(_model . MicroROM_Behaviour 2 -1
	)
)
I 000061 55 4111          1462115392846 Datapath_Behavioural
(_unit VHDL (datapath 0 8 (datapath_behavioural 0 20 ))
	(_version v98)
	(_time 1462115392847 2016.05.01 18:09:52)
	(_source (\./src/Datapath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3d323838686b6d2b38692d676d3a393b353b393b3c)
	(_entity
		(_time 1462103069041)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31 (_architecture (_string \"0011"\))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(ALU_REG(_architecture 2 0 47 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)))))
			(FLAGS_PROCESS(_architecture 3 0 58 (_process (_simple)(_target(10)(11))(_sensitivity(7)))))
			(line__73(_architecture 4 0 73 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
			(line__75(_architecture 6 0 75 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 7 -1
	)
)
I 000049 55 2032          1462117110194 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462117110195 2016.05.01 18:38:30)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acf8abfbfafbffbaf8febef6f8aaabaaf9abaeaaa9)
	(_entity
		(_time 1462034265407)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000052 55 6626          1462117110253 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462117110254 2016.05.01 18:38:30)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ebbfecb8bcbcb8fde8eff2b1e9edeeece9edeeedec)
	(_entity
		(_time 1462115275212)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGii 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REGij 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2154          1462117110310 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1462117110311 2016.05.01 18:38:30)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 194c4b1e194e4e0e181e5f424a1f4f1f4d1f4d1f10)
	(_entity
		(_time 1462115275263)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{21~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 21)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{21~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ram_address 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal op_code 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 21)(i 0))))))
		(_type (_internal ROM_type 0 25 (_array instruction ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 30 (_architecture ((_others(_others(i 2)))))))
		(_signal (_internal data instruction 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 1028 )
	)
	(_model . MicroROM_Behaviour 2 -1
	)
)
I 000061 55 4111          1462117110351 Datapath_Behavioural
(_unit VHDL (datapath 0 8 (datapath_behavioural 0 20 ))
	(_version v98)
	(_time 1462117110352 2016.05.01 18:38:30)
	(_source (\./src/Datapath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 481d4a4a411e185e4d1c5812184f4c4e404e4c4e49)
	(_entity
		(_time 1462103069041)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31 (_architecture (_string \"0011"\))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(ALU_REG(_architecture 2 0 47 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)))))
			(FLAGS_PROCESS(_architecture 3 0 58 (_process (_simple)(_target(10)(11))(_sensitivity(7)))))
			(line__73(_architecture 4 0 73 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
			(line__75(_architecture 6 0 75 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 7 -1
	)
)
I 000063 55 9546          1462117110396 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 43 ))
	(_version v98)
	(_time 1462117110397 2016.05.01 18:38:30)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 77227276262076602624652d707124712471727075)
	(_entity
		(_time 1462115351874)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{21~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 21)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{21~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_init ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal ram_write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~12 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 29 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{5~downto~0}~128 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1210 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{5~downto~0}~1210 0 31 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 37 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal states 0 44 (_enum1 idle fetch decode read write add sub halt jump_if_zero jump_if_not_sign_bit_set (_to (i 0)(i 9)))))
		(_signal (_internal next_state states 0 57 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{21~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 21)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{21~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~132 0 72 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{21~downto~0}~134 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 21)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{21~downto~0}~134 0 73 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~138 0 75 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 78 (_process (_target(23))(_sensitivity(0)(1)(22)))))
			(FSM_COMB(_architecture 1 0 87 (_process (_simple)(_target(22))(_sensitivity(2)(23)(26)))))
			(STOP_PROCESS(_architecture 2 0 130 (_process (_simple)(_target(3))(_sensitivity(23)))))
			(INSTR_COUNTER(_architecture 3 0 142 (_process (_target(25))(_sensitivity(0)(1)(23)(20)(21)(25)(27))(_dssslsensitivity 3))))
			(line__157(_architecture 4 0 157 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(25)))))
			(ROM_READ_SET(_architecture 5 0 159 (_process (_simple)(_target(4))(_sensitivity(22)(23)))))
			(ROM_READ(_architecture 6 0 171 (_process (_simple)(_target(24))(_sensitivity(1)(6)(23)))))
			(REGS_CONTROL(_architecture 7 0 184 (_process (_simple)(_target(26)(27)(28)(29))(_sensitivity(1)(22)(24)))))
			(RAM_ADDR_SET(_architecture 8 0 198 (_process (_simple)(_target(10)(13)(14))(_sensitivity(27)(28)(29))(_read(23)))))
			(RAM_MODE_SET(_architecture 9 0 207 (_process (_simple)(_target(8))(_sensitivity(23)))))
			(RAM_DATA_OUT(_architecture 10 0 216 (_process (_target(30)(31))(_sensitivity(23)(11)(12))(_dssslsensitivity 1))))
			(line__224(_architecture 11 0 224 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(9))(_sensitivity(19)))))
			(line__225(_architecture 12 0 225 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(17))(_sensitivity(30)))))
			(line__226(_architecture 13 0 226 (_assignment (_simple)(_alias((datapath_operand_2)(data_1)))(_target(18))(_sensitivity(30)))))
			(line__227(_architecture 14 0 227 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(16))(_sensitivity(26)))))
			(DATAPATH_SET(_architecture 15 0 229 (_process (_simple)(_target(15))(_sensitivity(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
V 000049 55 2032          1462118363751 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462118363752 2016.05.01 18:59:23)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57055354550004410305450d035150510250555152)
	(_entity
		(_time 1462034265407)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
V 000052 55 6626          1462118363803 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462118363804 2016.05.01 18:59:23)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 95c7919a95c2c68396918ccf979390929793909392)
	(_entity
		(_time 1462115275212)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGii 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REGij 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
V 000059 55 2154          1462118363837 MicroROM_Behaviour
(_unit VHDL (microrom 0 8 (microrom_behaviour 0 16 ))
	(_version v98)
	(_time 1462118363838 2016.05.01 18:59:23)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b5e6e7e1b9e2e2a2b4b2f3eee6b3e3b3e1b3e1b3bc)
	(_entity
		(_time 1462115275263)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{21~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 21)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{21~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ram_address 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal op_code 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 21)(i 0))))))
		(_type (_internal ROM_type 0 25 (_array instruction ((_to (i 0)(i 63))))))
		(_constant (_internal ROM ROM_type 0 30 (_architecture ((_others(_others(i 2)))))))
		(_signal (_internal data instruction 0 34 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 1028 )
	)
	(_model . MicroROM_Behaviour 2 -1
	)
)
V 000061 55 4111          1462118363864 Datapath_Behavioural
(_unit VHDL (datapath 0 8 (datapath_behavioural 0 20 ))
	(_version v98)
	(_time 1462118363865 2016.05.01 18:59:23)
	(_source (\./src/Datapath.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d487d686d18284c2d180c48e84d3d0d2dcd2d0d2d5)
	(_entity
		(_time 1462103069041)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_string \"0010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31 (_architecture (_string \"0011"\))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(ALU_REG(_architecture 2 0 47 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)))))
			(FLAGS_PROCESS(_architecture 3 0 58 (_process (_simple)(_target(10)(11))(_sensitivity(7)))))
			(line__73(_architecture 4 0 73 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
			(line__75(_architecture 6 0 75 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 7 -1
	)
)
V 000063 55 9546          1462118363892 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 43 ))
	(_version v98)
	(_time 1462118363893 2016.05.01 18:59:23)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e4b7e1b7b6b3e5f3b5b7f6bee3e2b7e2b7e2e1e3e6)
	(_entity
		(_time 1462115351874)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{21~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 21)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{21~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_init ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal ram_write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~12 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 29 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{5~downto~0}~128 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1210 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{5~downto~0}~1210 0 31 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 37 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal states 0 44 (_enum1 idle fetch decode read write add sub halt jump_if_zero jump_if_not_sign_bit_set (_to (i 0)(i 9)))))
		(_signal (_internal next_state states 0 57 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{21~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 21)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{21~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{5~downto~0}~13 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~132 0 72 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{21~downto~0}~134 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 21)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{21~downto~0}~134 0 73 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{5~downto~0}~138 0 75 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 78 (_process (_target(23))(_sensitivity(0)(1)(22)))))
			(FSM_COMB(_architecture 1 0 87 (_process (_simple)(_target(22))(_sensitivity(2)(23)(26)))))
			(STOP_PROCESS(_architecture 2 0 130 (_process (_simple)(_target(3))(_sensitivity(23)))))
			(INSTR_COUNTER(_architecture 3 0 142 (_process (_target(25))(_sensitivity(0)(1)(23)(20)(21)(25)(27))(_dssslsensitivity 3))))
			(line__157(_architecture 4 0 157 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(25)))))
			(ROM_READ_SET(_architecture 5 0 159 (_process (_simple)(_target(4))(_sensitivity(22)(23)))))
			(ROM_READ(_architecture 6 0 171 (_process (_simple)(_target(24))(_sensitivity(1)(6)(23)))))
			(REGS_CONTROL(_architecture 7 0 184 (_process (_simple)(_target(26)(27)(28)(29))(_sensitivity(1)(22)(24)))))
			(RAM_ADDR_SET(_architecture 8 0 198 (_process (_simple)(_target(10)(13)(14))(_sensitivity(27)(28)(29))(_read(23)))))
			(RAM_MODE_SET(_architecture 9 0 207 (_process (_simple)(_target(8))(_sensitivity(23)))))
			(RAM_DATA_OUT(_architecture 10 0 216 (_process (_target(30)(31))(_sensitivity(23)(11)(12))(_dssslsensitivity 1))))
			(line__224(_architecture 11 0 224 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(9))(_sensitivity(19)))))
			(line__225(_architecture 12 0 225 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(17))(_sensitivity(30)))))
			(line__226(_architecture 13 0 226 (_assignment (_simple)(_alias((datapath_operand_2)(data_1)))(_target(18))(_sensitivity(30)))))
			(line__227(_architecture 14 0 227 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(16))(_sensitivity(26)))))
			(DATAPATH_SET(_architecture 15 0 229 (_process (_simple)(_target(15))(_sensitivity(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
V 000067 55 11919         1462118363938 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 19 ))
	(_version v98)
	(_time 1462118363939 2016.05.01 18:59:23)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 124141151945450519465449431510144414111417)
	(_entity
		(_time 1462118363935)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 48 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 62 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{21~downto~0}~1314 0 63 (_entity (_in ))))
				(_port (_internal ram_init ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
				(_port (_internal ram_write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 67 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 68 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 69 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 70 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 71 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 75 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 77 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 78 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 106 (_entity . REGFile)
		(_port
			((init)(mp_ram_init))
			((write_data_port)(mp_ram_write_data_port))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_enabled)(mp_ram_write_enabled))
		)
	)
	(_instantiation U_ROM 0 117 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 122 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 131 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_init)(mp_ram_init))
			((ram_write_enabled)(mp_ram_write_enabled))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 10 \6\ (_entity ((i 6)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{21~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 21)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{21~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 21)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_init ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~1335 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 0 )))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~1335 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~1337 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~1337 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~1335 0 87 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~1335 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~1337 0 89 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~1337 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1339 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1339 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{21~downto~0}~1341 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 21)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{21~downto~0}~1341 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1343 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1343 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1345 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1345 0 99 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1345 0 100 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1345 0 101 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . MicroProcessor_Behavioural 2 -1
	)
)
