--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf nexys3.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1820 paths analyzed, 218 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.034ns.
--------------------------------------------------------------------------------

Paths for end point clks/twoHzDiv (SLICE_X25Y16.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/twoHzCount_24 (FF)
  Destination:          clks/twoHzDiv (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.998ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.349 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/twoHzCount_24 to clks/twoHzDiv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.BQ      Tcko                  0.408   clks/twoHzCount<24>
                                                       clks/twoHzCount_24
    SLICE_X15Y28.D2      net (fanout=2)        0.646   clks/twoHzCount<24>
    SLICE_X15Y28.D       Tilo                  0.259   clks/twoHzCount[31]_GND_3_o_equal_7_o<31>1
                                                       clks/twoHzCount[31]_GND_3_o_equal_7_o<31>2
    SLICE_X16Y27.A1      net (fanout=1)        0.828   clks/twoHzCount[31]_GND_3_o_equal_7_o<31>1
    SLICE_X16Y27.A       Tilo                  0.205   clks/twoHzCount<24>
                                                       clks/twoHzCount[31]_GND_3_o_equal_7_o<31>5
    SLICE_X25Y16.CE      net (fanout=26)       1.336   clks/twoHzCount[31]_GND_3_o_equal_7_o
    SLICE_X25Y16.CLK     Tceck                 0.316   clks/twoHzDiv
                                                       clks/twoHzDiv
    -------------------------------------------------  ---------------------------
    Total                                      3.998ns (1.188ns logic, 2.810ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/twoHzCount_20 (FF)
  Destination:          clks/twoHzDiv (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.903ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.349 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/twoHzCount_20 to clks/twoHzDiv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.AQ      Tcko                  0.447   clks/twoHzCount<23>
                                                       clks/twoHzCount_20
    SLICE_X15Y28.D3      net (fanout=2)        0.512   clks/twoHzCount<20>
    SLICE_X15Y28.D       Tilo                  0.259   clks/twoHzCount[31]_GND_3_o_equal_7_o<31>1
                                                       clks/twoHzCount[31]_GND_3_o_equal_7_o<31>2
    SLICE_X16Y27.A1      net (fanout=1)        0.828   clks/twoHzCount[31]_GND_3_o_equal_7_o<31>1
    SLICE_X16Y27.A       Tilo                  0.205   clks/twoHzCount<24>
                                                       clks/twoHzCount[31]_GND_3_o_equal_7_o<31>5
    SLICE_X25Y16.CE      net (fanout=26)       1.336   clks/twoHzCount[31]_GND_3_o_equal_7_o
    SLICE_X25Y16.CLK     Tceck                 0.316   clks/twoHzDiv
                                                       clks/twoHzDiv
    -------------------------------------------------  ---------------------------
    Total                                      3.903ns (1.227ns logic, 2.676ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/twoHzCount_21 (FF)
  Destination:          clks/twoHzDiv (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.822ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.349 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/twoHzCount_21 to clks/twoHzDiv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.BQ      Tcko                  0.447   clks/twoHzCount<23>
                                                       clks/twoHzCount_21
    SLICE_X15Y28.D4      net (fanout=2)        0.431   clks/twoHzCount<21>
    SLICE_X15Y28.D       Tilo                  0.259   clks/twoHzCount[31]_GND_3_o_equal_7_o<31>1
                                                       clks/twoHzCount[31]_GND_3_o_equal_7_o<31>2
    SLICE_X16Y27.A1      net (fanout=1)        0.828   clks/twoHzCount[31]_GND_3_o_equal_7_o<31>1
    SLICE_X16Y27.A       Tilo                  0.205   clks/twoHzCount<24>
                                                       clks/twoHzCount[31]_GND_3_o_equal_7_o<31>5
    SLICE_X25Y16.CE      net (fanout=26)       1.336   clks/twoHzCount[31]_GND_3_o_equal_7_o
    SLICE_X25Y16.CLK     Tceck                 0.316   clks/twoHzDiv
                                                       clks/twoHzDiv
    -------------------------------------------------  ---------------------------
    Total                                      3.822ns (1.227ns logic, 2.595ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point clks/twoHzCount_2 (SLICE_X14Y22.C3), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/twoHzCount_24 (FF)
  Destination:          clks/twoHzCount_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.635ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.241 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/twoHzCount_24 to clks/twoHzCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.BQ      Tcko                  0.408   clks/twoHzCount<24>
                                                       clks/twoHzCount_24
    SLICE_X15Y28.D2      net (fanout=2)        0.646   clks/twoHzCount<24>
    SLICE_X15Y28.D       Tilo                  0.259   clks/twoHzCount[31]_GND_3_o_equal_7_o<31>1
                                                       clks/twoHzCount[31]_GND_3_o_equal_7_o<31>2
    SLICE_X16Y27.A1      net (fanout=1)        0.828   clks/twoHzCount[31]_GND_3_o_equal_7_o<31>1
    SLICE_X16Y27.A       Tilo                  0.205   clks/twoHzCount<24>
                                                       clks/twoHzCount[31]_GND_3_o_equal_7_o<31>5
    SLICE_X14Y22.C3      net (fanout=26)       1.000   clks/twoHzCount[31]_GND_3_o_equal_7_o
    SLICE_X14Y22.CLK     Tas                   0.289   clks/twoHzCount<3>
                                                       clks/Mcount_twoHzCount_eqn_21
                                                       clks/twoHzCount_2
    -------------------------------------------------  ---------------------------
    Total                                      3.635ns (1.161ns logic, 2.474ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/twoHzCount_20 (FF)
  Destination:          clks/twoHzCount_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.540ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.241 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/twoHzCount_20 to clks/twoHzCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.AQ      Tcko                  0.447   clks/twoHzCount<23>
                                                       clks/twoHzCount_20
    SLICE_X15Y28.D3      net (fanout=2)        0.512   clks/twoHzCount<20>
    SLICE_X15Y28.D       Tilo                  0.259   clks/twoHzCount[31]_GND_3_o_equal_7_o<31>1
                                                       clks/twoHzCount[31]_GND_3_o_equal_7_o<31>2
    SLICE_X16Y27.A1      net (fanout=1)        0.828   clks/twoHzCount[31]_GND_3_o_equal_7_o<31>1
    SLICE_X16Y27.A       Tilo                  0.205   clks/twoHzCount<24>
                                                       clks/twoHzCount[31]_GND_3_o_equal_7_o<31>5
    SLICE_X14Y22.C3      net (fanout=26)       1.000   clks/twoHzCount[31]_GND_3_o_equal_7_o
    SLICE_X14Y22.CLK     Tas                   0.289   clks/twoHzCount<3>
                                                       clks/Mcount_twoHzCount_eqn_21
                                                       clks/twoHzCount_2
    -------------------------------------------------  ---------------------------
    Total                                      3.540ns (1.200ns logic, 2.340ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/twoHzCount_21 (FF)
  Destination:          clks/twoHzCount_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.241 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/twoHzCount_21 to clks/twoHzCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.BQ      Tcko                  0.447   clks/twoHzCount<23>
                                                       clks/twoHzCount_21
    SLICE_X15Y28.D4      net (fanout=2)        0.431   clks/twoHzCount<21>
    SLICE_X15Y28.D       Tilo                  0.259   clks/twoHzCount[31]_GND_3_o_equal_7_o<31>1
                                                       clks/twoHzCount[31]_GND_3_o_equal_7_o<31>2
    SLICE_X16Y27.A1      net (fanout=1)        0.828   clks/twoHzCount[31]_GND_3_o_equal_7_o<31>1
    SLICE_X16Y27.A       Tilo                  0.205   clks/twoHzCount<24>
                                                       clks/twoHzCount[31]_GND_3_o_equal_7_o<31>5
    SLICE_X14Y22.C3      net (fanout=26)       1.000   clks/twoHzCount[31]_GND_3_o_equal_7_o
    SLICE_X14Y22.CLK     Tas                   0.289   clks/twoHzCount<3>
                                                       clks/Mcount_twoHzCount_eqn_21
                                                       clks/twoHzCount_2
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (1.200ns logic, 2.259ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point clks/twoHzCount_3 (SLICE_X14Y22.D4), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/twoHzCount_24 (FF)
  Destination:          clks/twoHzCount_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.596ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.241 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/twoHzCount_24 to clks/twoHzCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.BQ      Tcko                  0.408   clks/twoHzCount<24>
                                                       clks/twoHzCount_24
    SLICE_X15Y28.D2      net (fanout=2)        0.646   clks/twoHzCount<24>
    SLICE_X15Y28.D       Tilo                  0.259   clks/twoHzCount[31]_GND_3_o_equal_7_o<31>1
                                                       clks/twoHzCount[31]_GND_3_o_equal_7_o<31>2
    SLICE_X16Y27.A1      net (fanout=1)        0.828   clks/twoHzCount[31]_GND_3_o_equal_7_o<31>1
    SLICE_X16Y27.A       Tilo                  0.205   clks/twoHzCount<24>
                                                       clks/twoHzCount[31]_GND_3_o_equal_7_o<31>5
    SLICE_X14Y22.D4      net (fanout=26)       0.961   clks/twoHzCount[31]_GND_3_o_equal_7_o
    SLICE_X14Y22.CLK     Tas                   0.289   clks/twoHzCount<3>
                                                       clks/Mcount_twoHzCount_eqn_31
                                                       clks/twoHzCount_3
    -------------------------------------------------  ---------------------------
    Total                                      3.596ns (1.161ns logic, 2.435ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/twoHzCount_20 (FF)
  Destination:          clks/twoHzCount_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.501ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.241 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/twoHzCount_20 to clks/twoHzCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.AQ      Tcko                  0.447   clks/twoHzCount<23>
                                                       clks/twoHzCount_20
    SLICE_X15Y28.D3      net (fanout=2)        0.512   clks/twoHzCount<20>
    SLICE_X15Y28.D       Tilo                  0.259   clks/twoHzCount[31]_GND_3_o_equal_7_o<31>1
                                                       clks/twoHzCount[31]_GND_3_o_equal_7_o<31>2
    SLICE_X16Y27.A1      net (fanout=1)        0.828   clks/twoHzCount[31]_GND_3_o_equal_7_o<31>1
    SLICE_X16Y27.A       Tilo                  0.205   clks/twoHzCount<24>
                                                       clks/twoHzCount[31]_GND_3_o_equal_7_o<31>5
    SLICE_X14Y22.D4      net (fanout=26)       0.961   clks/twoHzCount[31]_GND_3_o_equal_7_o
    SLICE_X14Y22.CLK     Tas                   0.289   clks/twoHzCount<3>
                                                       clks/Mcount_twoHzCount_eqn_31
                                                       clks/twoHzCount_3
    -------------------------------------------------  ---------------------------
    Total                                      3.501ns (1.200ns logic, 2.301ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/twoHzCount_21 (FF)
  Destination:          clks/twoHzCount_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.420ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.241 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/twoHzCount_21 to clks/twoHzCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.BQ      Tcko                  0.447   clks/twoHzCount<23>
                                                       clks/twoHzCount_21
    SLICE_X15Y28.D4      net (fanout=2)        0.431   clks/twoHzCount<21>
    SLICE_X15Y28.D       Tilo                  0.259   clks/twoHzCount[31]_GND_3_o_equal_7_o<31>1
                                                       clks/twoHzCount[31]_GND_3_o_equal_7_o<31>2
    SLICE_X16Y27.A1      net (fanout=1)        0.828   clks/twoHzCount[31]_GND_3_o_equal_7_o<31>1
    SLICE_X16Y27.A       Tilo                  0.205   clks/twoHzCount<24>
                                                       clks/twoHzCount[31]_GND_3_o_equal_7_o<31>5
    SLICE_X14Y22.D4      net (fanout=26)       0.961   clks/twoHzCount[31]_GND_3_o_equal_7_o
    SLICE_X14Y22.CLK     Tas                   0.289   clks/twoHzCount<3>
                                                       clks/Mcount_twoHzCount_eqn_31
                                                       clks/twoHzCount_3
    -------------------------------------------------  ---------------------------
    Total                                      3.420ns (1.200ns logic, 2.220ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clks/twoHzDiv (SLICE_X25Y16.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks/twoHzDiv (FF)
  Destination:          clks/twoHzDiv (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks/twoHzDiv to clks/twoHzDiv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y16.DQ      Tcko                  0.198   clks/twoHzDiv
                                                       clks/twoHzDiv
    SLICE_X25Y16.D6      net (fanout=9)        0.031   clks/twoHzDiv
    SLICE_X25Y16.CLK     Tah         (-Th)    -0.215   clks/twoHzDiv
                                                       clks/twoHz_INV_5_o1_INV_0
                                                       clks/twoHzDiv
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point rst_debouncer/clk_dv_15 (SLICE_X28Y40.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_debouncer/clk_dv_15 (FF)
  Destination:          rst_debouncer/clk_dv_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_debouncer/clk_dv_15 to rst_debouncer/clk_dv_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y40.DQ      Tcko                  0.200   rst_debouncer/clk_dv<15>
                                                       rst_debouncer/clk_dv_15
    SLICE_X28Y40.D6      net (fanout=2)        0.025   rst_debouncer/clk_dv<15>
    SLICE_X28Y40.CLK     Tah         (-Th)    -0.237   rst_debouncer/clk_dv<15>
                                                       rst_debouncer/clk_dv<15>_rt
                                                       rst_debouncer/Mcount_clk_dv_xor<15>
                                                       rst_debouncer/clk_dv_15
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.437ns logic, 0.025ns route)
                                                       (94.6% logic, 5.4% route)

--------------------------------------------------------------------------------

Paths for end point pause_debouncer/clk_dv_15 (SLICE_X16Y50.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pause_debouncer/clk_dv_15 (FF)
  Destination:          pause_debouncer/clk_dv_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pause_debouncer/clk_dv_15 to pause_debouncer/clk_dv_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.DQ      Tcko                  0.200   pause_debouncer/clk_dv<15>
                                                       pause_debouncer/clk_dv_15
    SLICE_X16Y50.D6      net (fanout=2)        0.026   pause_debouncer/clk_dv<15>
    SLICE_X16Y50.CLK     Tah         (-Th)    -0.237   pause_debouncer/clk_dv<15>
                                                       pause_debouncer/clk_dv<15>_rt
                                                       pause_debouncer/Mcount_clk_dv_xor<15>
                                                       pause_debouncer/clk_dv_15
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: pause_debouncer/clk_dv<3>/CLK
  Logical resource: pause_debouncer/clk_dv_1/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: pause_debouncer/clk_dv<3>/CLK
  Logical resource: pause_debouncer/clk_dv_2/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.034|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1820 paths, 0 nets, and 245 connections

Design statistics:
   Minimum period:   4.034ns{1}   (Maximum frequency: 247.893MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 26 17:42:19 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



