# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab5.srcs/sources_1/ip/fused_mult/sim/fused_mult.vhd" \
"../../../../lab5.srcs/sources_1/ip/fused_mult/demo_tb/tb_fused_mult.vhd" \

# Do not sort compile order
nosort
