{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577067546696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577067546697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 10:19:06 2019 " "Processing started: Mon Dec 23 10:19:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577067546697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577067546697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off red -c red " "Command: quartus_map --read_settings_files=on --write_settings_files=off red -c red" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577067546697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1577067547386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "redw.bdf 1 1 " "Found 1 design units, including 1 entities, in source file redw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 redw " "Found entity 1: redw" {  } { { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067547478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067547478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nambscld.v 1 1 " "Found 1 design units, including 1 entities, in source file nambscld.v" { { "Info" "ISGN_ENTITY_NAME" "1 nambscld " "Found entity 1: nambscld" {  } { { "nambscld.v" "" { Text "G:/aq1/nambscld.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067547485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067547485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan2.v 1 1 " "Found 1 design units, including 1 entities, in source file scan2.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan2 " "Found entity 1: scan2" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067547489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067547489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signallight2.v 1 1 " "Found 1 design units, including 1 entities, in source file signallight2.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_light2 " "Found entity 1: signal_light2" {  } { { "signallight2.v" "" { Text "G:/aq1/signallight2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067547494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067547494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp7.v 1 1 " "Found 1 design units, including 1 entities, in source file exp7.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp7 " "Found entity 1: exp7" {  } { { "exp7.v" "" { Text "G:/aq1/exp7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067547498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067547498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_23.v 1 1 " "Found 1 design units, including 1 entities, in source file _23.v" { { "Info" "ISGN_ENTITY_NAME" "1 _23 " "Found entity 1: _23" {  } { { "_23.v" "" { Text "G:/aq1/_23.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067547503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067547503 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CONTROL.v(24) " "Verilog HDL information at CONTROL.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "CONTROL.v" "" { Text "G:/aq1/CONTROL.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1577067547507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "CONTROL.v" "" { Text "G:/aq1/CONTROL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067547508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067547508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "G:/aq1/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067547512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067547512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "red.bdf 1 1 " "Found 1 design units, including 1 entities, in source file red.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 red " "Found entity 1: red" {  } { { "red.bdf" "" { Schematic "G:/aq1/red.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067547516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067547516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.v 1 1 " "Found 1 design units, including 1 entities, in source file counter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "counter2.v" "" { Text "G:/aq1/counter2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067547521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067547521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signallight.v 1 1 " "Found 1 design units, including 1 entities, in source file signallight.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_light " "Found entity 1: signal_light" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067547527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067547527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4reg.v 1 1 " "Found 1 design units, including 1 entities, in source file 4reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4reg " "Found entity 1: _4reg" {  } { { "4reg.v" "" { Text "G:/aq1/4reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067547531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067547531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "21.v 1 1 " "Found 1 design units, including 1 entities, in source file 21.v" { { "Info" "ISGN_ENTITY_NAME" "1 _21 " "Found entity 1: _21" {  } { { "21.v" "" { Text "G:/aq1/21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067547535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067547535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "212.v 1 1 " "Found 1 design units, including 1 entities, in source file 212.v" { { "Info" "ISGN_ENTITY_NAME" "1 _212 " "Found entity 1: _212" {  } { { "212.v" "" { Text "G:/aq1/212.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067547540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067547540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "213.v 1 1 " "Found 1 design units, including 1 entities, in source file 213.v" { { "Info" "ISGN_ENTITY_NAME" "1 _213 " "Found entity 1: _213" {  } { { "213.v" "" { Text "G:/aq1/213.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067547544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067547544 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "count packed counter2.v(5) " "Verilog HDL Port Declaration warning at counter2.v(5): data type declaration for \"count\" declares packed dimensions but the port declaration declaration does not" {  } { { "counter2.v" "" { Text "G:/aq1/counter2.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1577067547547 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "count counter2.v(2) " "HDL info at counter2.v(2): see declaration for object \"count\"" {  } { { "counter2.v" "" { Text "G:/aq1/counter2.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067547548 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "redw " "Elaborating entity \"redw\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1577067547633 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "experiment31 0000 " "Block or symbol \"experiment31\" of instance \"0000\" overlaps another block or symbol" {  } { { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { -88 1384 1552 56 "0000" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1577067547654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan2 scan2:inst17 " "Elaborating entity \"scan2\" for hierarchy \"scan2:inst17\"" {  } { { "redw.bdf" "inst17" { Schematic "G:/aq1/redw.bdf" { { -120 848 1008 56 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067547682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 scan2.v(10) " "Verilog HDL assignment warning at scan2.v(10): truncated value with size 8 to match size of target (6)" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067547684 "|redw|scan2:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 scan2.v(11) " "Verilog HDL assignment warning at scan2.v(11): truncated value with size 8 to match size of target (6)" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067547684 "|redw|scan2:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 scan2.v(12) " "Verilog HDL assignment warning at scan2.v(12): truncated value with size 8 to match size of target (6)" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067547684 "|redw|scan2:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 scan2.v(13) " "Verilog HDL assignment warning at scan2.v(13): truncated value with size 8 to match size of target (6)" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067547684 "|redw|scan2:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 scan2.v(14) " "Verilog HDL assignment warning at scan2.v(14): truncated value with size 8 to match size of target (6)" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067547684 "|redw|scan2:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 scan2.v(15) " "Verilog HDL assignment warning at scan2.v(15): truncated value with size 8 to match size of target (6)" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067547685 "|redw|scan2:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp7 exp7:inst19 " "Elaborating entity \"exp7\" for hierarchy \"exp7:inst19\"" {  } { { "redw.bdf" "inst19" { Schematic "G:/aq1/redw.bdf" { { 96 -56 128 208 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067547686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_212 _212:inst14 " "Elaborating entity \"_212\" for hierarchy \"_212:inst14\"" {  } { { "redw.bdf" "inst14" { Schematic "G:/aq1/redw.bdf" { { 112 -408 -272 192 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067547692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nambscld nambscld:inst9 " "Elaborating entity \"nambscld\" for hierarchy \"nambscld:inst9\"" {  } { { "redw.bdf" "inst9" { Schematic "G:/aq1/redw.bdf" { { -96 1728 1872 80 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067547696 ""}
{ "Warning" "WSGN_SEARCH_FILE" "experiment31.v 1 1 " "Using design file experiment31.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 experiment31 " "Found entity 1: experiment31" {  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067547721 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577067547721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "experiment31 experiment31:0000 " "Elaborating entity \"experiment31\" for hierarchy \"experiment31:0000\"" {  } { { "redw.bdf" "0000" { Schematic "G:/aq1/redw.bdf" { { -88 1384 1552 56 "0000" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067547723 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "out experiment31.v(5) " "Verilog HDL warning at experiment31.v(5): the port and data declarations for array port \"out\" do not specify the same range for each dimension" {  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 5 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Quartus II" 0 -1 1577067547725 "|redw|experiment31:0000"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "out experiment31.v(6) " "HDL warning at experiment31.v(6): see declaration for object \"out\"" {  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 6 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067547725 "|redw|experiment31:0000"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in4 experiment31.v(14) " "Verilog HDL Always Construct warning at experiment31.v(14): variable \"in4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577067547725 "|redw|experiment31:0000"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in5 experiment31.v(15) " "Verilog HDL Always Construct warning at experiment31.v(15): variable \"in5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577067547726 "|redw|experiment31:0000"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "experiment31.v(10) " "Verilog HDL Case Statement warning at experiment31.v(10): incomplete case statement has no default case item" {  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1577067547726 "|redw|experiment31:0000"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out experiment31.v(7) " "Verilog HDL Always Construct warning at experiment31.v(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577067547726 "|redw|experiment31:0000"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] experiment31.v(18) " "Inferred latch for \"out\[3\]\" at experiment31.v(18)" {  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577067547726 "|redw|experiment31:0000"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] experiment31.v(18) " "Inferred latch for \"out\[2\]\" at experiment31.v(18)" {  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577067547726 "|redw|experiment31:0000"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] experiment31.v(18) " "Inferred latch for \"out\[1\]\" at experiment31.v(18)" {  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577067547726 "|redw|experiment31:0000"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] experiment31.v(18) " "Inferred latch for \"out\[0\]\" at experiment31.v(18)" {  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577067547726 "|redw|experiment31:0000"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_light signal_light:inst16 " "Elaborating entity \"signal_light\" for hierarchy \"signal_light:inst16\"" {  } { { "redw.bdf" "inst16" { Schematic "G:/aq1/redw.bdf" { { 248 1056 1240 392 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067547729 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight.v(34) " "Verilog HDL assignment warning at signallight.v(34): truncated value with size 8 to match size of target (4)" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067547731 "|redw|signal_light:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight.v(35) " "Verilog HDL assignment warning at signallight.v(35): truncated value with size 8 to match size of target (4)" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067547731 "|redw|signal_light:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight.v(44) " "Verilog HDL assignment warning at signallight.v(44): truncated value with size 8 to match size of target (4)" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067547731 "|redw|signal_light:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight.v(45) " "Verilog HDL assignment warning at signallight.v(45): truncated value with size 8 to match size of target (4)" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067547731 "|redw|signal_light:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight.v(54) " "Verilog HDL assignment warning at signallight.v(54): truncated value with size 8 to match size of target (4)" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067547731 "|redw|signal_light:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight.v(55) " "Verilog HDL assignment warning at signallight.v(55): truncated value with size 8 to match size of target (4)" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067547732 "|redw|signal_light:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter2 counter2:inst " "Elaborating entity \"counter2\" for hierarchy \"counter2:inst\"" {  } { { "redw.bdf" "inst" { Schematic "G:/aq1/redw.bdf" { { 264 504 680 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067547734 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter2.v(11) " "Verilog HDL assignment warning at counter2.v(11): truncated value with size 32 to match size of target (8)" {  } { { "counter2.v" "" { Text "G:/aq1/counter2.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067547736 "|redw|counter2:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4reg _4reg:inst5 " "Elaborating entity \"_4reg\" for hierarchy \"_4reg:inst5\"" {  } { { "redw.bdf" "inst5" { Schematic "G:/aq1/redw.bdf" { { 456 -136 40 536 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067547738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_213 _213:inst8 " "Elaborating entity \"_213\" for hierarchy \"_213:inst8\"" {  } { { "redw.bdf" "inst8" { Schematic "G:/aq1/redw.bdf" { { 544 -584 -440 624 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067547742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_23 _23:inst6 " "Elaborating entity \"_23\" for hierarchy \"_23:inst6\"" {  } { { "redw.bdf" "inst6" { Schematic "G:/aq1/redw.bdf" { { 224 -480 -360 336 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067547745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_light2 signal_light2:inst12 " "Elaborating entity \"signal_light2\" for hierarchy \"signal_light2:inst12\"" {  } { { "redw.bdf" "inst12" { Schematic "G:/aq1/redw.bdf" { { 400 1056 1240 544 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067547757 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight2.v(34) " "Verilog HDL assignment warning at signallight2.v(34): truncated value with size 8 to match size of target (4)" {  } { { "signallight2.v" "" { Text "G:/aq1/signallight2.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067547759 "|redw|signal_light2:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight2.v(35) " "Verilog HDL assignment warning at signallight2.v(35): truncated value with size 8 to match size of target (4)" {  } { { "signallight2.v" "" { Text "G:/aq1/signallight2.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067547759 "|redw|signal_light2:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight2.v(44) " "Verilog HDL assignment warning at signallight2.v(44): truncated value with size 8 to match size of target (4)" {  } { { "signallight2.v" "" { Text "G:/aq1/signallight2.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067547759 "|redw|signal_light2:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight2.v(45) " "Verilog HDL assignment warning at signallight2.v(45): truncated value with size 8 to match size of target (4)" {  } { { "signallight2.v" "" { Text "G:/aq1/signallight2.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067547760 "|redw|signal_light2:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight2.v(54) " "Verilog HDL assignment warning at signallight2.v(54): truncated value with size 8 to match size of target (4)" {  } { { "signallight2.v" "" { Text "G:/aq1/signallight2.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067547760 "|redw|signal_light2:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight2.v(55) " "Verilog HDL assignment warning at signallight2.v(55): truncated value with size 8 to match size of target (4)" {  } { { "signallight2.v" "" { Text "G:/aq1/signallight2.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067547760 "|redw|signal_light2:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_21 _21:inst11 " "Elaborating entity \"_21\" for hierarchy \"_21:inst11\"" {  } { { "redw.bdf" "inst11" { Schematic "G:/aq1/redw.bdf" { { 296 1320 1504 408 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067547762 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_light:inst16\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_light:inst16\|Div2\"" {  } { { "signallight.v" "Div2" { Text "G:/aq1/signallight.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067548542 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_light:inst16\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_light:inst16\|Div0\"" {  } { { "signallight.v" "Div0" { Text "G:/aq1/signallight.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067548542 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_light:inst16\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_light:inst16\|Div1\"" {  } { { "signallight.v" "Div1" { Text "G:/aq1/signallight.v" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067548542 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_light:inst16\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_light:inst16\|Mod2\"" {  } { { "signallight.v" "Mod2" { Text "G:/aq1/signallight.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067548542 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_light:inst16\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_light:inst16\|Mod0\"" {  } { { "signallight.v" "Mod0" { Text "G:/aq1/signallight.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067548542 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_light:inst16\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_light:inst16\|Mod1\"" {  } { { "signallight.v" "Mod1" { Text "G:/aq1/signallight.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067548542 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_light2:inst12\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_light2:inst12\|Div0\"" {  } { { "signallight2.v" "Div0" { Text "G:/aq1/signallight2.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067548542 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_light2:inst12\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_light2:inst12\|Div1\"" {  } { { "signallight2.v" "Div1" { Text "G:/aq1/signallight2.v" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067548542 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_light2:inst12\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_light2:inst12\|Mod0\"" {  } { { "signallight2.v" "Mod0" { Text "G:/aq1/signallight2.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067548542 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_light2:inst12\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_light2:inst12\|Mod1\"" {  } { { "signallight2.v" "Mod1" { Text "G:/aq1/signallight2.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067548542 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1577067548542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "signal_light:inst16\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"signal_light:inst16\|lpm_divide:Div2\"" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067548624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "signal_light:inst16\|lpm_divide:Div2 " "Instantiated megafunction \"signal_light:inst16\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067548625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067548625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067548625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067548625 ""}  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1577067548625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_agm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_agm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_agm " "Found entity 1: lpm_divide_agm" {  } { { "db/lpm_divide_agm.tdf" "" { Text "G:/aq1/db/lpm_divide_agm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067548757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067548757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "G:/aq1/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067548783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067548783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "G:/aq1/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067548816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067548816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "G:/aq1/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067548950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067548950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "G:/aq1/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067549081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067549081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "signal_light:inst16\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"signal_light:inst16\|lpm_divide:Mod2\"" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067549146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "signal_light:inst16\|lpm_divide:Mod2 " "Instantiated megafunction \"signal_light:inst16\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067549146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067549146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067549146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067549146 ""}  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1577067549146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d8m " "Found entity 1: lpm_divide_d8m" {  } { { "db/lpm_divide_d8m.tdf" "" { Text "G:/aq1/db/lpm_divide_d8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067549279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067549279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "experiment31:0000\|out\[3\] " "Latch experiment31:0000\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scan2:inst17\|SEL\[1\] " "Ports D and ENA on the latch are fed by the same signal scan2:inst17\|SEL\[1\]" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577067549958 ""}  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577067549958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "experiment31:0000\|out\[2\] " "Latch experiment31:0000\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scan2:inst17\|SEL\[1\] " "Ports D and ENA on the latch are fed by the same signal scan2:inst17\|SEL\[1\]" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577067549958 ""}  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577067549958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "experiment31:0000\|out\[1\] " "Latch experiment31:0000\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scan2:inst17\|SEL\[1\] " "Ports D and ENA on the latch are fed by the same signal scan2:inst17\|SEL\[1\]" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577067549959 ""}  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577067549959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "experiment31:0000\|out\[0\] " "Latch experiment31:0000\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scan2:inst17\|SEL\[1\] " "Ports D and ENA on the latch are fed by the same signal scan2:inst17\|SEL\[1\]" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577067549959 ""}  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577067549959 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "h GND " "Pin \"h\" is stuck at GND" {  } { { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 40 1872 2048 56 "h" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577067550327 "|redw|h"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1577067550327 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1577067550583 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1577067551105 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/aq1/output_files/red.map.smsg " "Generated suppressed messages file G:/aq1/output_files/red.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1577067551309 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1577067551636 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067551636 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "927 " "Implemented 927 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1577067551890 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1577067551890 ""} { "Info" "ICUT_CUT_TM_LCELLS" "884 " "Implemented 884 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1577067551890 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1577067551890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577067551979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 10:19:11 2019 " "Processing ended: Mon Dec 23 10:19:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577067551979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577067551979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577067551979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577067551979 ""}
