
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004472                       # Number of seconds simulated
sim_ticks                                  4471867500                       # Number of ticks simulated
final_tick                                 4471867500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 211307                       # Simulator instruction rate (inst/s)
host_op_rate                                   246422                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              208220586                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653608                       # Number of bytes of host memory used
host_seconds                                    21.48                       # Real time elapsed on the host
sim_insts                                     4538148                       # Number of instructions simulated
sim_ops                                       5292292                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         4646144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           54656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4700800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      4646144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4646144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        30144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            72596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               73450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           471                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                471                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1038971749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           12222187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1051193936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1038971749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1038971749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         6740808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6740808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         6740808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1038971749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          12222187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1057934744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       73451                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        471                       # Number of write requests accepted
system.mem_ctrls.readBursts                     73451                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      471                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4700736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4700864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30144                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4471859000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 73451                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  471                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    663.448392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   497.540843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.620180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          654      9.18%      9.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          744     10.45%     19.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          627      8.80%     28.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          526      7.39%     35.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          437      6.14%     41.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          413      5.80%     47.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          428      6.01%     53.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          521      7.32%     61.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2771     38.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7121                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           27                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2718.111111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1345.605620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2022.728761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             5     18.52%     18.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      3.70%     22.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      3.70%     25.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            3     11.11%     37.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      3.70%     40.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      3.70%     44.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      7.41%     51.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            2      7.41%     59.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      3.70%     62.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            4     14.81%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      3.70%     81.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      3.70%     85.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            2      7.41%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      3.70%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            27                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           27                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.296296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.281639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.724028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               23     85.19%     85.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4     14.81%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            27                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    270095250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1647264000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  367245000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      3677.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                22427.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1051.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1051.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    66374                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     380                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.68                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      60494.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    90.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 37255680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 20328000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               355773600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 887760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            291913440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2978963640                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             68614500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             3753736620                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            839.843367                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     98782000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     149240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    4221735000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 16563960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9037875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               216457800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1859760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            291913440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2840405760                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            190156500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             3566395095                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            797.928456                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    282964750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     149240000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4037376500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 1292568                       # Number of BP lookups
system.cpu.branchPred.condPredicted            929864                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             73458                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               553402                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  511897                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.500027                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  166501                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               4245                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   21                       # Number of system calls
system.cpu.numCycles                          8943736                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2893996                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7178131                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1292568                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             678398                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1641628                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  159747                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           171                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           67                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1005400                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 45721                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4615856                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.801014                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.984863                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3035425     65.76%     65.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   237069      5.14%     70.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   200874      4.35%     75.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    99570      2.16%     77.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   109665      2.38%     79.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    73420      1.59%     81.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    85771      1.86%     83.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   137187      2.97%     86.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   636875     13.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4615856                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.144522                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.802588                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2556459                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                558199                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1333726                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 89804                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  77668                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               213058                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2256                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                7945247                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  4489                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  77668                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2605893                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  238992                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         199344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1372796                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                121163                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                7771468                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  83100                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    124                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  15683                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            11127672                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              36237148                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         10555903                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               292                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7421138                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3706534                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              16900                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6422                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    245989                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               564641                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              495035                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             24344                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           169702                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7392290                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                6460                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   6144799                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4109                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2106458                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6396396                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             12                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4615856                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.331237                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.790282                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2276405     49.32%     49.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              800113     17.33%     66.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              577049     12.50%     79.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              302717      6.56%     85.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              294452      6.38%     92.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              174913      3.79%     95.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              129158      2.80%     98.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               33276      0.72%     99.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               27773      0.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4615856                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   61483     77.65%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   5986      7.56%     85.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 11714     14.79%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5057659     82.31%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               111238      1.81%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              67      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               4      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          14784      0.24%     84.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               525507      8.55%     92.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              435540      7.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6144799                       # Type of FU issued
system.cpu.iq.rate                           0.687051                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       79183                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012886                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           16988021                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           9504448                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6012290                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 725                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                840                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          292                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6223618                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     364                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            10348                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       164341                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        99077                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        23726                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            20                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  77668                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  230218                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   638                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7398763                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             23879                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                564641                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               495035                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6414                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    260                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   352                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             83                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          48456                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        38371                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                86827                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               6070796                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                498443                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             74003                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            13                       # number of nop insts executed
system.cpu.iew.exec_refs                       926551                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   926622                       # Number of branches executed
system.cpu.iew.exec_stores                     428108                       # Number of stores executed
system.cpu.iew.exec_rate                     0.678776                       # Inst execution rate
system.cpu.iew.wb_sent                        6021718                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       6012582                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3915025                       # num instructions producing a value
system.cpu.iew.wb_consumers                  10369050                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.672267                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.377568                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2106484                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            6448                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             71253                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4309908                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.227936                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.896887                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2237114     51.91%     51.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       946286     21.96%     73.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       374151      8.68%     82.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       252161      5.85%     88.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       157380      3.65%     92.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        99735      2.31%     94.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        99887      2.32%     96.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        31848      0.74%     97.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       111346      2.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4309908                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4538148                       # Number of instructions committed
system.cpu.commit.committedOps                5292292                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         796258                       # Number of memory references committed
system.cpu.commit.loads                        400300                       # Number of loads committed
system.cpu.commit.membars                          46                       # Number of memory barriers committed
system.cpu.commit.branches                     809992                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4765687                       # Number of committed integer instructions.
system.cpu.commit.function_calls               135110                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4371990     82.61%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          109260      2.06%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        14784      0.28%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          400300      7.56%     92.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         395958      7.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5292292                       # Class of committed instruction
system.cpu.commit.bw_lim_events                111346                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11590742                       # The number of ROB reads
system.cpu.rob.rob_writes                    15097615                       # The number of ROB writes
system.cpu.timesIdled                           66142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         4327880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4538148                       # Number of Instructions Simulated
system.cpu.committedOps                       5292292                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.970790                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.970790                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.507411                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.507411                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  7558466                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4540080                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       158                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      276                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  19561374                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3882207                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  917684                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6427                       # number of misc regfile writes
system.cpu.dcache.tags.replacements               598                       # number of replacements
system.cpu.dcache.tags.tagsinuse           254.321821                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              783520                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               854                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            917.470726                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         107679250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   254.321821                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.993445                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993445                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          171                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3147330                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3147330                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       390870                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          390870                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       392559                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         392559                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           46                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           46                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           45                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           45                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        783429                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           783429                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       783429                       # number of overall hits
system.cpu.dcache.overall_hits::total          783429                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          687                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           687                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2409                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2409                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         3096                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3096                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3096                       # number of overall misses
system.cpu.dcache.overall_misses::total          3096                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     37103250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37103250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    102611748                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    102611748                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       175500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       175500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    139714998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    139714998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    139714998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    139714998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       391557                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       391557                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       394968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       394968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       786525                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       786525                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       786525                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       786525                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001755                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001755                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006099                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006099                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.061224                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.061224                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003936                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003936                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003936                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003936                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54007.641921                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54007.641921                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42595.163138                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42595.163138                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 45127.583333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45127.583333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 45127.583333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45127.583333                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          459                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    76.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          471                       # number of writebacks
system.cpu.dcache.writebacks::total               471                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          419                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          419                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1823                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1823                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2242                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2242                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          268                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          268                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          586                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          586                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          854                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          854                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          854                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          854                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     14813750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14813750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     35094250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     35094250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     49908000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     49908000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     49908000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     49908000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000684                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000684                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001484                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001484                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001086                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001086                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001086                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001086                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55275.186567                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55275.186567                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 59887.798635                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59887.798635                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58440.281030                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58440.281030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58440.281030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58440.281030                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             72532                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.971206                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              909609                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72596                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.529740                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           5488750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.971206                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999550                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999550                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2083390                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2083390                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       909609                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          909609                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        909609                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           909609                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       909609                       # number of overall hits
system.cpu.icache.overall_hits::total          909609                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        95788                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         95788                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        95788                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          95788                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        95788                       # number of overall misses
system.cpu.icache.overall_misses::total         95788                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4373059247                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4373059247                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4373059247                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4373059247                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4373059247                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4373059247                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1005397                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1005397                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1005397                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1005397                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1005397                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1005397                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.095274                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.095274                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.095274                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.095274                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.095274                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.095274                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 45653.518677                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45653.518677                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 45653.518677                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45653.518677                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 45653.518677                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45653.518677                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1162                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.416667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        23191                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        23191                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        23191                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        23191                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        23191                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        23191                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        72597                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72597                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        72597                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72597                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        72597                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72597                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3396861748                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3396861748                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3396861748                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3396861748                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3396861748                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3396861748                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.072207                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072207                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.072207                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072207                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.072207                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072207                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 46790.662810                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46790.662810                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 46790.662810                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46790.662810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 46790.662810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46790.662810                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               72865                       # Transaction distribution
system.membus.trans_dist::ReadResp              72864                       # Transaction distribution
system.membus.trans_dist::Writeback               471                       # Transaction distribution
system.membus.trans_dist::ReadExReq               586                       # Transaction distribution
system.membus.trans_dist::ReadExResp              586                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       145193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 147372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      4646144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        84800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4730944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             73922                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   73922    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               73922                       # Request fanout histogram
system.membus.reqLayer0.occupancy            37903000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          198013250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2319000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
