
*** Running vivado
    with args -log MCCPUSOC_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MCCPUSOC_Top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source MCCPUSOC_Top.tcl -notrace
Command: synth_design -top MCCPUSOC_Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12964 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 354.336 ; gain = 97.680
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MCCPUSOC_Top' [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/source/MCCPU_FPGATop/MCCPU_Top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_div' [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/source/MCCPU_FPGATop/clk_div.v:21]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/source/MCCPU_FPGATop/clk_div.v:21]
INFO: [Synth 8-638] synthesizing module 'mccpu' [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/mccpu.v:1]
INFO: [Synth 8-638] synthesizing module 'ctrl' [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/ctrl.v:4]
	Parameter sif bound to: 3'b000 
	Parameter sid bound to: 3'b001 
	Parameter sexe bound to: 3'b010 
	Parameter smem bound to: 3'b011 
	Parameter swb bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/ctrl.v:128]
INFO: [Synth 8-256] done synthesizing module 'ctrl' (2#1) [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/ctrl.v:4]
INFO: [Synth 8-638] synthesizing module 'flopenr' [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/flopenr.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopenr' (3#1) [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/flopenr.v:1]
INFO: [Synth 8-638] synthesizing module 'mux4' [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/mux.v:15]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/mux.v:26]
INFO: [Synth 8-256] done synthesizing module 'mux4' (4#1) [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/mux.v:15]
INFO: [Synth 8-638] synthesizing module 'mux2' [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/mux.v:2]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (5#1) [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/mux.v:2]
INFO: [Synth 8-638] synthesizing module 'flopr' [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/flopr.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (6#1) [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/flopr.v:1]
INFO: [Synth 8-638] synthesizing module 'RF' [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/RF.v:2]
WARNING: [Synth 8-5788] Register rf_reg[0] in module RF is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/RF.v:18]
INFO: [Synth 8-256] done synthesizing module 'RF' (7#1) [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/RF.v:2]
INFO: [Synth 8-638] synthesizing module 'EXT' [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/EXT.v:2]
INFO: [Synth 8-256] done synthesizing module 'EXT' (8#1) [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/EXT.v:2]
INFO: [Synth 8-638] synthesizing module 'alu' [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/alu.v:3]
INFO: [Synth 8-226] default block is never used [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/alu.v:14]
INFO: [Synth 8-256] done synthesizing module 'alu' (9#1) [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/alu.v:3]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/mux.v:15]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/mux.v:26]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (9#1) [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/mux.v:15]
INFO: [Synth 8-638] synthesizing module 'mux8' [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/mux.v:40]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/mux.v:53]
INFO: [Synth 8-256] done synthesizing module 'mux8' (10#1) [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/mux.v:40]
INFO: [Synth 8-256] done synthesizing module 'mccpu' (11#1) [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/MCCPUALL_SIM/mccpu.v:1]
INFO: [Synth 8-638] synthesizing module 'dmem' [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.runs/synth_1/.Xil/Vivado-6348-LAPTOP-4C320F96/realtime/dmem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmem' (12#1) [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.runs/synth_1/.Xil/Vivado-6348-LAPTOP-4C320F96/realtime/dmem_stub.v:6]
WARNING: [Synth 8-350] instance 'U_DM' of module 'dmem' requires 7 connections, but only 5 given [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/source/MCCPU_FPGATop/MCCPU_Top.v:54]
INFO: [Synth 8-638] synthesizing module 'MIO_BUS' [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/source/MCCPU_FPGATop/MIO_BUS.v:24]
INFO: [Synth 8-256] done synthesizing module 'MIO_BUS' (13#1) [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/source/MCCPU_FPGATop/MIO_BUS.v:24]
INFO: [Synth 8-638] synthesizing module 'Multi_CH32' [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/source/MCCPU_FPGATop/Multi_CH32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Multi_CH32' (14#1) [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/source/MCCPU_FPGATop/Multi_CH32.v:23]
INFO: [Synth 8-638] synthesizing module 'seg7x16' [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/source/MCCPU_FPGATop/seg7x16.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/source/MCCPU_FPGATop/seg7x16.v:87]
INFO: [Synth 8-256] done synthesizing module 'seg7x16' (15#1) [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/source/MCCPU_FPGATop/seg7x16.v:21]
INFO: [Synth 8-256] done synthesizing module 'MCCPUSOC_Top' (16#1) [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/source/MCCPU_FPGATop/MCCPU_Top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 406.668 ; gain = 150.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 406.668 ; gain = 150.012
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.runs/synth_1/.Xil/Vivado-6348-LAPTOP-4C320F96/dcp1/dmem_in_context.xdc] for cell 'U_DM'
Finished Parsing XDC File [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.runs/synth_1/.Xil/Vivado-6348-LAPTOP-4C320F96/dcp1/dmem_in_context.xdc] for cell 'U_DM'
Parsing XDC File [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/constrs_1/imports/source/Nexys4DDR_CPU.xdc]
Finished Parsing XDC File [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/constrs_1/imports/source/Nexys4DDR_CPU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/constrs_1/imports/source/Nexys4DDR_CPU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MCCPUSOC_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MCCPUSOC_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 766.062 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 766.062 ; gain = 509.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 766.062 ; gain = 509.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U_DM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 766.062 ; gain = 509.406
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element clkdiv_reg was removed.  [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/source/MCCPU_FPGATop/clk_div.v:32]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ctrl'
INFO: [Synth 8-5544] ROM "IorD" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IRWrite" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rf_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_seg_r" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/source/MCCPU_FPGATop/seg7x16.v:34]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     sif |                              000 |                              000
                     sid |                              001 |                              001
                    sexe |                              010 |                              010
                    smem |                              011 |                              011
                     swb |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 766.062 ; gain = 509.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 41    
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 42    
	   5 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 7     
Module flopenr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module flopr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module RF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 32    
Module EXT 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
Module mux4__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module MIO_BUS 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module Multi_CH32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
Module seg7x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U_CLKDIV/clkdiv_reg was removed.  [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/source/MCCPU_FPGATop/clk_div.v:32]
WARNING: [Synth 8-6014] Unused sequential element U_7SEG/cnt_reg was removed.  [F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.srcs/sources_1/imports/cpu/source/MCCPU_FPGATop/seg7x16.v:34]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_7SEG/o_seg_r_reg[7] )
WARNING: [Synth 8-3332] Sequential element (U_CLKDIV/clkdiv_reg[26]) is unused and will be removed from module MCCPUSOC_Top.
WARNING: [Synth 8-3332] Sequential element (U_CLKDIV/clkdiv_reg[27]) is unused and will be removed from module MCCPUSOC_Top.
WARNING: [Synth 8-3332] Sequential element (U_CLKDIV/clkdiv_reg[28]) is unused and will be removed from module MCCPUSOC_Top.
WARNING: [Synth 8-3332] Sequential element (U_CLKDIV/clkdiv_reg[29]) is unused and will be removed from module MCCPUSOC_Top.
WARNING: [Synth 8-3332] Sequential element (U_CLKDIV/clkdiv_reg[30]) is unused and will be removed from module MCCPUSOC_Top.
WARNING: [Synth 8-3332] Sequential element (U_CLKDIV/clkdiv_reg[31]) is unused and will be removed from module MCCPUSOC_Top.
WARNING: [Synth 8-3332] Sequential element (U_7SEG/o_seg_r_reg[7]) is unused and will be removed from module MCCPUSOC_Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 766.062 ; gain = 509.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 777.625 ; gain = 520.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 790.617 ; gain = 533.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 850.234 ; gain = 593.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module U_DM has unconnected pin dpra[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U_DM has unconnected pin dpra[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U_DM has unconnected pin dpra[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U_DM has unconnected pin dpra[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U_DM has unconnected pin dpra[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U_DM has unconnected pin dpra[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U_DM has unconnected pin dpra[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 850.234 ; gain = 593.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 850.234 ; gain = 593.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 850.234 ; gain = 593.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 850.234 ; gain = 593.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 850.234 ; gain = 593.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 850.234 ; gain = 593.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |dmem          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |dmem   |     1|
|2     |BUFG   |     2|
|3     |CARRY4 |    35|
|4     |LUT1   |    31|
|5     |LUT2   |   103|
|6     |LUT3   |    77|
|7     |LUT4   |    79|
|8     |LUT5   |   340|
|9     |LUT6   |  1627|
|10    |MUXF7  |   431|
|11    |MUXF8  |    74|
|12    |FDCE   |  1317|
|13    |FDPE   |    23|
|14    |FDRE   |    32|
|15    |IBUF   |    18|
|16    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+---------------------+------+
|      |Instance            |Module               |Cells |
+------+--------------------+---------------------+------+
|1     |top                 |                     |  4269|
|2     |  U_7SEG            |seg7x16              |    94|
|3     |  U_CLKDIV          |clk_div              |    35|
|4     |  U_MCCPU           |mccpu                |  3888|
|5     |    U_ALUR          |flopr                |    33|
|6     |    U_AR            |flopr_0              |   100|
|7     |    U_BR            |flopr_1              |   263|
|8     |    U_CTRL          |ctrl                 |   373|
|9     |    U_DataR         |flopr_2              |    32|
|10    |    U_IR            |flopenr              |   261|
|11    |    U_MUX4_GPR_A3   |mux4__parameterized0 |     5|
|12    |    U_MUX4_GPR_WD   |mux4                 |    32|
|13    |    U_MUX4_PC       |mux4_3               |    62|
|14    |    U_MUX_ADR       |mux2                 |    32|
|15    |    U_MUX_ALU_A     |mux2_4               |    32|
|16    |    U_MUX_ALU_B     |mux4_5               |    98|
|17    |    U_MUX_NOALUDATA |mux8                 |    96|
|18    |    U_NOALUR        |flopr_6              |    32|
|19    |    U_PC            |flopenr_7            |   147|
|20    |    U_RF            |RF                   |  2290|
|21    |  U_Multi           |Multi_CH32           |   152|
+------+--------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 850.234 ; gain = 593.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 7 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 850.234 ; gain = 234.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 850.234 ; gain = 593.578
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 558 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 14 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 850.234 ; gain = 605.059
INFO: [Common 17-1381] The checkpoint 'F:/vivado/cpu/MCCPUALLORI_SOC/MCCPUALLORI_SOC.runs/synth_1/MCCPUSOC_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MCCPUSOC_Top_utilization_synth.rpt -pb MCCPUSOC_Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 850.234 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 18:33:49 2024...
