;redcode
;assert 1
	SPL -9, @-12
	SPL -9, @-12
	SUB @127, 106
	MOV -507, <-20
	SUB 421, 1
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	SUB 11, 0
	SUB 116, 9
	DJN -1, @-20
	ADD <300, 90
	SPL 0, <-102
	SLT 1, <0
	SUB 116, 9
	MOV -507, <-20
	SLT 1, <0
	SLT 12, @10
	SLT 12, @10
	SLT 12, @10
	SLT -8, 902
	MOV -7, <-20
	ADD #129, 100
	ADD #129, 100
	SUB #12, @1
	SUB @13, -0
	SUB #12, @1
	ADD -130, 9
	SUB -9, <-12
	ADD 903, @20
	ADD 903, @20
	SUB @127, 106
	ADD 61, @0
	SPL -9, @-12
	SUB #0, -32
	SPL -9, @-12
	ADD 61, @0
	ADD 61, @0
	ADD 61, @0
	ADD -101, <-20
	ADD -101, <-20
	ADD -101, <-20
	ADD -101, <-20
	SPL -9, @-12
	ADD -101, <-20
	ADD -101, <-20
	SUB @127, 106
