static void T_1 F_1 ( void )\r\n{\r\nF_2 ( V_1 ) ;\r\nF_3 ( 10 ) ;\r\nF_4 ( V_1 ) ;\r\nF_3 ( 10 ) ;\r\nV_2 [ 0 ] . V_3 = V_4 ;\r\nV_2 [ 0 ] . V_5 = V_4 + V_6 - 1 ;\r\nV_2 [ 1 ] . V_3 = V_7 ;\r\nV_2 [ 1 ] . V_5 = V_7 ;\r\n}\r\nstatic int F_5 ( void )\r\n{\r\nF_2 ( V_8 ) ;\r\nF_4 ( V_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_6 ( void )\r\n{\r\nreturn V_9 ;\r\n}\r\nstatic void T_1 F_7 ( void )\r\n{\r\nT_2 V_10 ;\r\nF_5 () ;\r\nV_11 . V_12 = L_1 ;\r\nV_2 [ 0 ] . V_3 = V_13 ;\r\nV_2 [ 0 ] . V_5 = V_13 + V_14 - 1 ;\r\nV_2 [ 1 ] . V_3 = V_7 ;\r\nV_2 [ 1 ] . V_5 = V_7 ;\r\nV_10 = F_8 ( V_15 ) ;\r\nif ( V_10 & V_16 )\r\nV_17 . V_18 = false ;\r\nelse\r\nV_17 . V_18 = true ;\r\nif ( V_9 == 1 )\r\nV_17 . V_19 = F_6 ;\r\nV_17 . V_20 = F_5 ;\r\n}\r\nstatic void F_9 ( void )\r\n{\r\nT_2 V_10 ;\r\nV_11 . V_12 = L_2 ;\r\nV_2 [ 0 ] . V_3 = V_21 ;\r\nV_2 [ 0 ] . V_5 = V_21 + V_22 - 1 ;\r\nV_2 [ 1 ] . V_3 = F_10 ( 1 ) ;\r\nV_2 [ 1 ] . V_3 = F_10 ( 1 ) ;\r\nV_10 = F_8 ( V_23 ) ;\r\nif ( V_10 & V_24 )\r\nV_17 . V_18 = false ;\r\nelse\r\nV_17 . V_18 = true ;\r\n}\r\nvoid T_1 F_11 ( T_3 * V_25 )\r\n{\r\nif ( F_12 () )\r\nF_1 () ;\r\nelse if ( F_13 () )\r\nF_7 () ;\r\nelse if ( F_14 () )\r\nF_9 () ;\r\nelse\r\nF_15 () ;\r\nif ( V_25 )\r\nmemcpy ( V_17 . V_26 , V_25 ,\r\nsizeof( V_17 . V_26 ) ) ;\r\nF_16 ( & V_11 ) ;\r\n}
