TimeQuest Timing Analyzer report for Mod_Teste
Fri Dec 16 11:35:32 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Control_Unit:Controle|ULAControl[1]'
 12. Slow Model Setup: 'KEY[1]'
 13. Slow Model Setup: 'CLOCK_50'
 14. Slow Model Setup: 'RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow Model Hold: 'RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 16. Slow Model Hold: 'Control_Unit:Controle|ULAControl[1]'
 17. Slow Model Hold: 'CLOCK_50'
 18. Slow Model Hold: 'KEY[1]'
 19. Slow Model Minimum Pulse Width: 'CLOCK_50'
 20. Slow Model Minimum Pulse Width: 'KEY[1]'
 21. Slow Model Minimum Pulse Width: 'RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 22. Slow Model Minimum Pulse Width: 'Control_Unit:Controle|ULAControl[1]'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'Control_Unit:Controle|ULAControl[1]'
 33. Fast Model Setup: 'KEY[1]'
 34. Fast Model Setup: 'CLOCK_50'
 35. Fast Model Setup: 'RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 36. Fast Model Hold: 'RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 37. Fast Model Hold: 'Control_Unit:Controle|ULAControl[1]'
 38. Fast Model Hold: 'CLOCK_50'
 39. Fast Model Hold: 'KEY[1]'
 40. Fast Model Minimum Pulse Width: 'CLOCK_50'
 41. Fast Model Minimum Pulse Width: 'KEY[1]'
 42. Fast Model Minimum Pulse Width: 'RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 43. Fast Model Minimum Pulse Width: 'Control_Unit:Controle|ULAControl[1]'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Mod_Teste                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                                ;
; Control_Unit:Controle|ULAControl[1]                                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Control_Unit:Controle|ULAControl[1] }                                                                                     ;
; KEY[1]                                                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[1] }                                                                                                                  ;
; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 } ;
+-------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                          ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                              ; Note                    ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------+
; INF MHz    ; 248.51 MHz      ; Control_Unit:Controle|ULAControl[1]                                                                                     ; limit due to hold check ;
; 140.45 MHz ; 140.45 MHz      ; CLOCK_50                                                                                                                ;                         ;
; 235.13 MHz ; 235.13 MHz      ; KEY[1]                                                                                                                  ;                         ;
; 258.93 MHz ; 132.77 MHz      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; limit due to hold check ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                   ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Control_Unit:Controle|ULAControl[1]                                                                                     ; -10.533 ; -88.111       ;
; KEY[1]                                                                                                                  ; -8.837  ; -642.215      ;
; CLOCK_50                                                                                                                ; -6.492  ; -205.117      ;
; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -4.752  ; -30.366       ;
+-------------------------------------------------------------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -3.766 ; -31.558       ;
; Control_Unit:Controle|ULAControl[1]                                                                                     ; -2.012 ; -15.422       ;
; CLOCK_50                                                                                                                ; -0.037 ; -0.131        ;
; KEY[1]                                                                                                                  ; 0.917  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                ; -2.000 ; -193.916      ;
; KEY[1]                                                                                                                  ; -1.222 ; -81.222       ;
; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.779 ; -54.438       ;
; Control_Unit:Controle|ULAControl[1]                                                                                     ; 0.500  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Control_Unit:Controle|ULAControl[1]'                                                                                                                                                                                                                                                                                                        ;
+---------+-------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                               ; To Node           ; Launch Clock                                                                                                            ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -10.533 ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|z         ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; -4.422     ; 5.659      ;
; -10.257 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.343      ; 11.148     ;
; -10.257 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.343      ; 11.148     ;
; -10.257 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.343      ; 11.148     ;
; -10.257 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.343      ; 11.148     ;
; -10.257 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.343      ; 11.148     ;
; -10.257 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.343      ; 11.148     ;
; -10.257 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.343      ; 11.148     ;
; -10.257 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.343      ; 11.148     ;
; -10.147 ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; -4.420     ; 5.263      ;
; -9.955  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.345      ; 10.836     ;
; -9.955  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.345      ; 10.836     ;
; -9.955  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.345      ; 10.836     ;
; -9.955  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.345      ; 10.836     ;
; -9.955  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.345      ; 10.836     ;
; -9.955  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.345      ; 10.836     ;
; -9.955  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.345      ; 10.836     ;
; -9.955  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.345      ; 10.836     ;
; -9.902  ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|z         ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 1.000        ; -4.291     ; 5.659      ;
; -9.849  ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; -4.365     ; 4.986      ;
; -9.724  ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; -4.529     ; 4.863      ;
; -9.710  ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; -4.433     ; 4.821      ;
; -9.692  ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; -4.529     ; 4.820      ;
; -9.632  ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; -4.528     ; 4.778      ;
; -9.573  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ALU|result[7] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.400      ; 10.475     ;
; -9.573  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ALU|result[7] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.400      ; 10.475     ;
; -9.573  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ALU|result[7] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.400      ; 10.475     ;
; -9.573  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ALU|result[7] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.400      ; 10.475     ;
; -9.573  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ALU|result[7] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.400      ; 10.475     ;
; -9.573  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ALU|result[7] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.400      ; 10.475     ;
; -9.573  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ALU|result[7] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.400      ; 10.475     ;
; -9.573  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ALU|result[7] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.400      ; 10.475     ;
; -9.516  ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 1.000        ; -4.289     ; 5.263      ;
; -9.477  ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; -4.366     ; 4.618      ;
; -9.459  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ALU|result[5] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.236      ; 10.363     ;
; -9.459  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ALU|result[5] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.236      ; 10.363     ;
; -9.459  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ALU|result[5] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.236      ; 10.363     ;
; -9.459  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ALU|result[5] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.236      ; 10.363     ;
; -9.459  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ALU|result[5] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.236      ; 10.363     ;
; -9.459  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ALU|result[5] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.236      ; 10.363     ;
; -9.459  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ALU|result[5] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.236      ; 10.363     ;
; -9.459  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ALU|result[5] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.236      ; 10.363     ;
; -9.445  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ALU|result[6] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.332      ; 10.321     ;
; -9.445  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ALU|result[6] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.332      ; 10.321     ;
; -9.445  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ALU|result[6] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.332      ; 10.321     ;
; -9.445  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ALU|result[6] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.332      ; 10.321     ;
; -9.445  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ALU|result[6] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.332      ; 10.321     ;
; -9.445  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ALU|result[6] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.332      ; 10.321     ;
; -9.445  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ALU|result[6] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.332      ; 10.321     ;
; -9.445  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ALU|result[6] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.332      ; 10.321     ;
; -9.417  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ALU|result[3] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.237      ; 10.328     ;
; -9.417  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ALU|result[3] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.237      ; 10.328     ;
; -9.417  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ALU|result[3] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.237      ; 10.328     ;
; -9.417  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ALU|result[3] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.237      ; 10.328     ;
; -9.417  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ALU|result[3] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.237      ; 10.328     ;
; -9.417  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ALU|result[3] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.237      ; 10.328     ;
; -9.417  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ALU|result[3] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.237      ; 10.328     ;
; -9.417  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ALU|result[3] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.237      ; 10.328     ;
; -9.416  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ALU|result[2] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.236      ; 10.309     ;
; -9.416  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ALU|result[2] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.236      ; 10.309     ;
; -9.416  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ALU|result[2] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.236      ; 10.309     ;
; -9.416  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ALU|result[2] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.236      ; 10.309     ;
; -9.416  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ALU|result[2] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.236      ; 10.309     ;
; -9.416  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ALU|result[2] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.236      ; 10.309     ;
; -9.416  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ALU|result[2] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.236      ; 10.309     ;
; -9.416  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ALU|result[2] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.236      ; 10.309     ;
; -9.347  ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; -4.420     ; 4.463      ;
; -9.218  ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 1.000        ; -4.234     ; 4.986      ;
; -9.201  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ALU|result[1] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.399      ; 10.107     ;
; -9.201  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ALU|result[1] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.399      ; 10.107     ;
; -9.201  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ALU|result[1] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.399      ; 10.107     ;
; -9.201  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ALU|result[1] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.399      ; 10.107     ;
; -9.201  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ALU|result[1] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.399      ; 10.107     ;
; -9.201  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ALU|result[1] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.399      ; 10.107     ;
; -9.201  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ALU|result[1] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.399      ; 10.107     ;
; -9.201  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ALU|result[1] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.399      ; 10.107     ;
; -9.093  ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 1.000        ; -4.398     ; 4.863      ;
; -9.082  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ALU|result[4] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.345      ; 9.963      ;
; -9.082  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ALU|result[4] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.345      ; 9.963      ;
; -9.082  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ALU|result[4] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.345      ; 9.963      ;
; -9.082  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ALU|result[4] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.345      ; 9.963      ;
; -9.082  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ALU|result[4] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.345      ; 9.963      ;
; -9.082  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ALU|result[4] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.345      ; 9.963      ;
; -9.082  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ALU|result[4] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.345      ; 9.963      ;
; -9.082  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ALU|result[4] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 1.345      ; 9.963      ;
; -9.079  ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 1.000        ; -4.302     ; 4.821      ;
; -9.061  ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 1.000        ; -4.398     ; 4.820      ;
; -9.001  ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 1.000        ; -4.397     ; 4.778      ;
; -8.846  ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 1.000        ; -4.235     ; 4.618      ;
; -8.762  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.719      ; 9.029      ;
; -8.762  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.719      ; 9.029      ;
; -8.762  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.719      ; 9.029      ;
; -8.762  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.719      ; 9.029      ;
; -8.762  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.719      ; 9.029      ;
; -8.762  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.719      ; 9.029      ;
; -8.762  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.719      ; 9.029      ;
; -8.725  ; Control_Unit:Controle|ULAControl[0]                                                                                     ; ULA:ALU|result[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; -4.529     ; 3.870      ;
; -8.716  ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 1.000        ; -4.289     ; 4.463      ;
; -8.487  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.721      ; 8.744      ;
; -8.487  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.721      ; 8.744      ;
+---------+-------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[1]'                                                                                                                                                                                                                     ;
+--------+--------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node             ; Launch Clock                                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -8.837 ; Control_Unit:Controle|RegDst   ; Register:File|s3[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.773     ; 3.600      ;
; -8.767 ; Control_Unit:Controle|RegDst   ; Register:File|s7[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.782     ; 3.521      ;
; -8.546 ; Control_Unit:Controle|RegDst   ; Register:File|s2[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.776     ; 3.306      ;
; -8.546 ; Control_Unit:Controle|RegDst   ; Register:File|s2[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.776     ; 3.306      ;
; -8.538 ; Control_Unit:Controle|RegDst   ; Register:File|s2[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.775     ; 3.299      ;
; -8.538 ; Control_Unit:Controle|RegDst   ; Register:File|s2[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.775     ; 3.299      ;
; -8.527 ; Control_Unit:Controle|RegDst   ; Register:File|s0[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.766     ; 3.297      ;
; -8.527 ; Control_Unit:Controle|RegDst   ; Register:File|s0[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.766     ; 3.297      ;
; -8.526 ; Control_Unit:Controle|RegWrite ; Register:File|s3[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.790     ; 3.272      ;
; -8.523 ; Control_Unit:Controle|RegDst   ; Register:File|s2[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.769     ; 3.290      ;
; -8.523 ; Control_Unit:Controle|RegDst   ; Register:File|s2[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.769     ; 3.290      ;
; -8.523 ; Control_Unit:Controle|RegDst   ; Register:File|s2[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.769     ; 3.290      ;
; -8.523 ; Control_Unit:Controle|RegDst   ; Register:File|s2[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.769     ; 3.290      ;
; -8.510 ; Control_Unit:Controle|RegDst   ; Register:File|s1[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.772     ; 3.274      ;
; -8.510 ; Control_Unit:Controle|RegDst   ; Register:File|s1[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.772     ; 3.274      ;
; -8.510 ; Control_Unit:Controle|RegDst   ; Register:File|s1[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.772     ; 3.274      ;
; -8.510 ; Control_Unit:Controle|RegDst   ; Register:File|s1[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.772     ; 3.274      ;
; -8.510 ; Control_Unit:Controle|RegDst   ; Register:File|s1[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.772     ; 3.274      ;
; -8.503 ; Control_Unit:Controle|RegDst   ; Register:File|s1[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.776     ; 3.263      ;
; -8.503 ; Control_Unit:Controle|RegDst   ; Register:File|s1[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.776     ; 3.263      ;
; -8.473 ; Control_Unit:Controle|RegWrite ; Register:File|s2[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.793     ; 3.216      ;
; -8.473 ; Control_Unit:Controle|RegWrite ; Register:File|s2[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.793     ; 3.216      ;
; -8.471 ; Control_Unit:Controle|RegDst   ; Register:File|s1[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.771     ; 3.236      ;
; -8.468 ; Control_Unit:Controle|RegDst   ; Register:File|s3[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 1.000        ; -5.904     ; 3.600      ;
; -8.465 ; Control_Unit:Controle|RegWrite ; Register:File|s2[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.792     ; 3.209      ;
; -8.465 ; Control_Unit:Controle|RegWrite ; Register:File|s2[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.792     ; 3.209      ;
; -8.450 ; Control_Unit:Controle|RegWrite ; Register:File|s2[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.786     ; 3.200      ;
; -8.450 ; Control_Unit:Controle|RegWrite ; Register:File|s2[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.786     ; 3.200      ;
; -8.450 ; Control_Unit:Controle|RegWrite ; Register:File|s2[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.786     ; 3.200      ;
; -8.450 ; Control_Unit:Controle|RegWrite ; Register:File|s2[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.786     ; 3.200      ;
; -8.443 ; Control_Unit:Controle|RegWrite ; Register:File|s1[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.789     ; 3.190      ;
; -8.443 ; Control_Unit:Controle|RegWrite ; Register:File|s1[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.789     ; 3.190      ;
; -8.443 ; Control_Unit:Controle|RegWrite ; Register:File|s1[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.789     ; 3.190      ;
; -8.443 ; Control_Unit:Controle|RegWrite ; Register:File|s1[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.789     ; 3.190      ;
; -8.443 ; Control_Unit:Controle|RegWrite ; Register:File|s1[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.789     ; 3.190      ;
; -8.437 ; Control_Unit:Controle|RegDst   ; Register:File|s0[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.773     ; 3.200      ;
; -8.437 ; Control_Unit:Controle|RegDst   ; Register:File|s0[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.773     ; 3.200      ;
; -8.437 ; Control_Unit:Controle|RegDst   ; Register:File|s0[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.773     ; 3.200      ;
; -8.436 ; Control_Unit:Controle|RegWrite ; Register:File|s1[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.793     ; 3.179      ;
; -8.436 ; Control_Unit:Controle|RegWrite ; Register:File|s1[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.793     ; 3.179      ;
; -8.421 ; Control_Unit:Controle|RegDst   ; Register:File|s3[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.771     ; 3.186      ;
; -8.421 ; Control_Unit:Controle|RegDst   ; Register:File|s3[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.771     ; 3.186      ;
; -8.421 ; Control_Unit:Controle|RegDst   ; Register:File|s3[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.771     ; 3.186      ;
; -8.421 ; Control_Unit:Controle|RegDst   ; Register:File|s3[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.771     ; 3.186      ;
; -8.421 ; Control_Unit:Controle|RegDst   ; Register:File|s3[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.771     ; 3.186      ;
; -8.421 ; Control_Unit:Controle|RegDst   ; Register:File|s3[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.771     ; 3.186      ;
; -8.421 ; Control_Unit:Controle|RegDst   ; Register:File|s3[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.771     ; 3.186      ;
; -8.404 ; Control_Unit:Controle|RegWrite ; Register:File|s1[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.788     ; 3.152      ;
; -8.398 ; Control_Unit:Controle|RegDst   ; Register:File|s7[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 1.000        ; -5.913     ; 3.521      ;
; -8.379 ; Control_Unit:Controle|RegDst   ; Register:File|s4[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.764     ; 3.151      ;
; -8.379 ; Control_Unit:Controle|RegDst   ; Register:File|s4[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.764     ; 3.151      ;
; -8.377 ; Control_Unit:Controle|RegDst   ; Register:File|s4[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.762     ; 3.151      ;
; -8.377 ; Control_Unit:Controle|RegDst   ; Register:File|s4[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.762     ; 3.151      ;
; -8.377 ; Control_Unit:Controle|RegDst   ; Register:File|s4[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.762     ; 3.151      ;
; -8.377 ; Control_Unit:Controle|RegDst   ; Register:File|s4[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.762     ; 3.151      ;
; -8.375 ; Control_Unit:Controle|RegWrite ; Register:File|s0[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.783     ; 3.128      ;
; -8.375 ; Control_Unit:Controle|RegWrite ; Register:File|s0[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.783     ; 3.128      ;
; -8.364 ; Control_Unit:Controle|RegDst   ; Register:File|s6[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.766     ; 3.134      ;
; -8.357 ; Control_Unit:Controle|RegDst   ; Register:File|s6[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.768     ; 3.125      ;
; -8.343 ; Control_Unit:Controle|RegDst   ; Register:File|s5[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.767     ; 3.112      ;
; -8.337 ; Control_Unit:Controle|RegDst   ; Register:File|s5[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.768     ; 3.105      ;
; -8.337 ; Control_Unit:Controle|RegWrite ; Register:File|s7[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.799     ; 3.074      ;
; -8.334 ; Control_Unit:Controle|RegWrite ; Register:File|s6[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.783     ; 3.087      ;
; -8.327 ; Control_Unit:Controle|RegWrite ; Register:File|s6[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.785     ; 3.078      ;
; -8.323 ; Control_Unit:Controle|RegDst   ; Register:File|s5[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.770     ; 3.089      ;
; -8.323 ; Control_Unit:Controle|RegDst   ; Register:File|s5[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.770     ; 3.089      ;
; -8.321 ; Control_Unit:Controle|RegDst   ; Register:File|s4[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.770     ; 3.087      ;
; -8.320 ; Control_Unit:Controle|RegDst   ; Register:File|s4[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.774     ; 3.082      ;
; -8.313 ; Control_Unit:Controle|RegWrite ; Register:File|s5[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.784     ; 3.065      ;
; -8.307 ; Control_Unit:Controle|RegWrite ; Register:File|s5[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.785     ; 3.058      ;
; -8.293 ; Control_Unit:Controle|RegWrite ; Register:File|s5[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.787     ; 3.042      ;
; -8.293 ; Control_Unit:Controle|RegWrite ; Register:File|s5[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.787     ; 3.042      ;
; -8.285 ; Control_Unit:Controle|RegWrite ; Register:File|s0[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.790     ; 3.031      ;
; -8.285 ; Control_Unit:Controle|RegWrite ; Register:File|s0[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.790     ; 3.031      ;
; -8.285 ; Control_Unit:Controle|RegWrite ; Register:File|s0[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.790     ; 3.031      ;
; -8.225 ; Control_Unit:Controle|RegDst   ; Register:File|s7[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.765     ; 2.996      ;
; -8.225 ; Control_Unit:Controle|RegDst   ; Register:File|s7[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.765     ; 2.996      ;
; -8.225 ; Control_Unit:Controle|RegDst   ; Register:File|s7[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.765     ; 2.996      ;
; -8.225 ; Control_Unit:Controle|RegDst   ; Register:File|s7[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.765     ; 2.996      ;
; -8.177 ; Control_Unit:Controle|RegDst   ; Register:File|s2[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 1.000        ; -5.907     ; 3.306      ;
; -8.177 ; Control_Unit:Controle|RegDst   ; Register:File|s2[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 1.000        ; -5.907     ; 3.306      ;
; -8.169 ; Control_Unit:Controle|RegDst   ; Register:File|s2[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 1.000        ; -5.906     ; 3.299      ;
; -8.169 ; Control_Unit:Controle|RegDst   ; Register:File|s2[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 1.000        ; -5.906     ; 3.299      ;
; -8.158 ; Control_Unit:Controle|RegDst   ; Register:File|s0[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 1.000        ; -5.897     ; 3.297      ;
; -8.158 ; Control_Unit:Controle|RegDst   ; Register:File|s0[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 1.000        ; -5.897     ; 3.297      ;
; -8.157 ; Control_Unit:Controle|RegWrite ; Register:File|s3[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 1.000        ; -5.921     ; 3.272      ;
; -8.154 ; Control_Unit:Controle|RegDst   ; Register:File|s2[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 1.000        ; -5.900     ; 3.290      ;
; -8.154 ; Control_Unit:Controle|RegDst   ; Register:File|s2[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 1.000        ; -5.900     ; 3.290      ;
; -8.154 ; Control_Unit:Controle|RegDst   ; Register:File|s2[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 1.000        ; -5.900     ; 3.290      ;
; -8.154 ; Control_Unit:Controle|RegDst   ; Register:File|s2[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 1.000        ; -5.900     ; 3.290      ;
; -8.141 ; Control_Unit:Controle|RegDst   ; Register:File|s1[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 1.000        ; -5.903     ; 3.274      ;
; -8.141 ; Control_Unit:Controle|RegDst   ; Register:File|s1[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 1.000        ; -5.903     ; 3.274      ;
; -8.141 ; Control_Unit:Controle|RegDst   ; Register:File|s1[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 1.000        ; -5.903     ; 3.274      ;
; -8.141 ; Control_Unit:Controle|RegDst   ; Register:File|s1[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 1.000        ; -5.903     ; 3.274      ;
; -8.141 ; Control_Unit:Controle|RegDst   ; Register:File|s1[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 1.000        ; -5.903     ; 3.274      ;
; -8.134 ; Control_Unit:Controle|RegDst   ; Register:File|s1[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 1.000        ; -5.907     ; 3.263      ;
; -8.134 ; Control_Unit:Controle|RegDst   ; Register:File|s1[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 1.000        ; -5.907     ; 3.263      ;
; -8.110 ; Control_Unit:Controle|RegWrite ; Register:File|s3[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.788     ; 2.858      ;
; -8.110 ; Control_Unit:Controle|RegWrite ; Register:File|s3[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.788     ; 2.858      ;
; -8.110 ; Control_Unit:Controle|RegWrite ; Register:File|s3[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -5.788     ; 2.858      ;
+--------+--------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.492 ; Register:File|s0[5]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.086      ; 7.614      ;
; -6.476 ; Register:File|s6[5]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.086      ; 7.598      ;
; -6.402 ; Program_Counter:PC|PC[3]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.094      ; 7.532      ;
; -6.297 ; Program_Counter:PC|PC[2]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.094      ; 7.427      ;
; -6.273 ; Register:File|s0[1]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.090      ; 7.399      ;
; -6.259 ; Register:File|s4[5]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.076      ; 7.371      ;
; -6.239 ; Program_Counter:PC|PC[6]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.084      ; 7.359      ;
; -6.238 ; Register:File|s0[6]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.086      ; 7.360      ;
; -6.223 ; Register:File|s4[7]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.076      ; 7.335      ;
; -6.214 ; Register:File|s0[1]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.077      ; 7.327      ;
; -6.214 ; Register:File|s6[6]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.086      ; 7.336      ;
; -6.191 ; Register:File|s1[7]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.086      ; 7.313      ;
; -6.167 ; Program_Counter:PC|PC[3]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.081      ; 7.284      ;
; -6.159 ; Register:File|s0[7]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.086      ; 7.281      ;
; -6.149 ; Register:File|s4[1]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.098      ; 7.283      ;
; -6.147 ; Register:File|s2[3]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.086      ; 7.269      ;
; -6.143 ; Register:File|s0[5]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.088      ; 7.267      ;
; -6.138 ; Program_Counter:PC|PC[1]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.094      ; 7.268      ;
; -6.126 ; Program_Counter:PC|PC[6]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.086      ; 7.248      ;
; -6.123 ; Register:File|s5[6]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.091      ; 7.250      ;
; -6.120 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 7.088      ;
; -6.120 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 7.088      ;
; -6.120 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 7.088      ;
; -6.120 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 7.088      ;
; -6.120 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 7.088      ;
; -6.120 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 7.088      ;
; -6.120 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 7.088      ;
; -6.120 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 7.088      ;
; -6.118 ; Register:File|s0[1]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.080      ; 7.234      ;
; -6.101 ; Register:File|s4[5]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.078      ; 7.215      ;
; -6.099 ; Register:File|s0[2]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.097      ; 7.232      ;
; -6.095 ; Register:File|s2[2]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.087      ; 7.218      ;
; -6.088 ; Program_Counter:PC|PC[5]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.084      ; 7.208      ;
; -6.083 ; Register:File|s4[5]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.086      ; 7.205      ;
; -6.067 ; Register:File|s0[3]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.097      ; 7.200      ;
; -6.065 ; Register:File|s4[7]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.078      ; 7.179      ;
; -6.062 ; Program_Counter:PC|PC[2]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.081      ; 7.179      ;
; -6.060 ; Register:File|s6[7]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.086      ; 7.182      ;
; -6.056 ; Register:File|s2[3]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.099      ; 7.191      ;
; -6.053 ; Register:File|s4[5]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.073      ; 7.162      ;
; -6.047 ; Register:File|s4[7]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.086      ; 7.169      ;
; -6.040 ; Register:File|s0[2]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.084      ; 7.160      ;
; -6.031 ; Register:File|s2[7]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.080      ; 7.147      ;
; -6.031 ; Register:File|s1[1]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.090      ; 7.157      ;
; -6.029 ; Register:File|s0[5]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.096      ; 7.161      ;
; -6.024 ; Program_Counter:PC|PC[3]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.085      ; 7.145      ;
; -6.023 ; Register:File|s2[1]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.086      ; 7.145      ;
; -6.021 ; Register:File|s0[5]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.083      ; 7.140      ;
; -6.020 ; Register:File|s4[2]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.094      ; 7.150      ;
; -6.017 ; Register:File|s4[7]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.073      ; 7.126      ;
; -6.015 ; Register:File|s2[7]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.083      ; 7.134      ;
; -6.010 ; Register:File|s2[3]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.089      ; 7.135      ;
; -6.008 ; Register:File|s0[3]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.084      ; 7.128      ;
; -6.004 ; Register:File|s2[2]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.100      ; 7.140      ;
; -6.002 ; Register:File|s5[5]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.091      ; 7.129      ;
; -5.998 ; Register:File|s1[7]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.096      ; 7.130      ;
; -5.992 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.960      ;
; -5.992 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.960      ;
; -5.992 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.960      ;
; -5.992 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.960      ;
; -5.992 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.960      ;
; -5.992 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.960      ;
; -5.992 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.960      ;
; -5.992 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.960      ;
; -5.986 ; Program_Counter:PC|PC[7]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.084      ; 7.106      ;
; -5.980 ; Register:File|s4[3]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.088      ; 7.104      ;
; -5.975 ; Program_Counter:PC|PC[5]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.086      ; 7.097      ;
; -5.971 ; Register:File|s2[6]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.080      ; 7.087      ;
; -5.958 ; Register:File|s2[2]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.090      ; 7.084      ;
; -5.956 ; Program_Counter:PC|PC[0]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.094      ; 7.086      ;
; -5.955 ; Register:File|s4[6]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.076      ; 7.067      ;
; -5.955 ; Register:File|s2[6]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.083      ; 7.074      ;
; -5.954 ; Program_Counter:PC|PC[3]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.085      ; 7.075      ;
; -5.950 ; Register:File|s5[1]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.089      ; 7.075      ;
; -5.944 ; Register:File|s0[2]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.087      ; 7.067      ;
; -5.932 ; Register:File|s2[1]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.099      ; 7.067      ;
; -5.921 ; Register:File|s1[3]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.090      ; 7.047      ;
; -5.919 ; Program_Counter:PC|PC[2]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.085      ; 7.040      ;
; -5.918 ; Register:File|s1[5]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.086      ; 7.040      ;
; -5.912 ; Register:File|s0[3]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.087      ; 7.035      ;
; -5.906 ; Register:File|s4[1]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.085      ; 7.027      ;
; -5.903 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.871      ;
; -5.903 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.871      ;
; -5.903 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.871      ;
; -5.903 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.871      ;
; -5.903 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.871      ;
; -5.903 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.871      ;
; -5.903 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.871      ;
; -5.903 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.871      ;
; -5.903 ; Program_Counter:PC|PC[1]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.081      ; 7.020      ;
; -5.898 ; Register:File|s5[6]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.083      ; 7.017      ;
; -5.896 ; Register:File|s6[3]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.080      ; 7.012      ;
; -5.890 ; Program_Counter:PC|PC[6]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.081      ; 7.007      ;
; -5.889 ; Register:File|s0[6]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.088      ; 7.013      ;
; -5.886 ; Register:File|s2[1]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.089      ; 7.011      ;
; -5.880 ; Register:File|s5[1]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.089      ; 7.005      ;
; -5.873 ; Register:File|s2[7]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.080      ; 6.989      ;
; -5.873 ; Program_Counter:PC|PC[7]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.086      ; 6.995      ;
; -5.872 ; Register:File|s3[6]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.082      ; 6.990      ;
; -5.864 ; Register:File|s1[2]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.086      ; 6.986      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                             ; Launch Clock ; Latch Clock                                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.752 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.536      ; 5.685      ;
; -4.752 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.536      ; 5.685      ;
; -4.752 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.536      ; 5.685      ;
; -4.752 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.536      ; 5.685      ;
; -4.752 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.536      ; 5.685      ;
; -4.752 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.536      ; 5.685      ;
; -4.752 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.536      ; 5.685      ;
; -4.510 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.278      ; 5.685      ;
; -4.510 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.278      ; 5.685      ;
; -4.510 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.278      ; 5.685      ;
; -4.510 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.278      ; 5.685      ;
; -4.510 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.278      ; 5.685      ;
; -4.510 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.278      ; 5.685      ;
; -4.510 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.278      ; 5.685      ;
; -3.612 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.120      ; 7.325      ;
; -3.612 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.120      ; 7.325      ;
; -3.612 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.120      ; 7.325      ;
; -3.612 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.120      ; 7.325      ;
; -3.612 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.120      ; 7.325      ;
; -3.612 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.120      ; 7.325      ;
; -3.612 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.120      ; 7.325      ;
; -3.370 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.862      ; 7.325      ;
; -3.370 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.862      ; 7.325      ;
; -3.370 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.862      ; 7.325      ;
; -3.370 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.862      ; 7.325      ;
; -3.370 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.862      ; 7.325      ;
; -3.370 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.862      ; 7.325      ;
; -3.370 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.862      ; 7.325      ;
; -3.228 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.101      ; 7.117      ;
; -3.228 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.101      ; 7.117      ;
; -3.228 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.101      ; 7.117      ;
; -3.228 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.101      ; 7.117      ;
; -3.228 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.101      ; 7.117      ;
; -3.228 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.101      ; 7.117      ;
; -3.228 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.101      ; 7.117      ;
; -2.992 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.093      ; 6.757      ;
; -2.992 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.093      ; 6.757      ;
; -2.992 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.093      ; 6.757      ;
; -2.992 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.093      ; 6.757      ;
; -2.992 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.093      ; 6.757      ;
; -2.992 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.093      ; 6.757      ;
; -2.992 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.093      ; 6.757      ;
; -2.986 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.843      ; 7.117      ;
; -2.986 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.843      ; 7.117      ;
; -2.986 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.843      ; 7.117      ;
; -2.986 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.843      ; 7.117      ;
; -2.986 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.843      ; 7.117      ;
; -2.986 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.843      ; 7.117      ;
; -2.986 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.843      ; 7.117      ;
; -2.964 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.120      ; 6.908      ;
; -2.964 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|MemWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.101      ; 6.737      ;
; -2.964 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.120      ; 6.908      ;
; -2.964 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.120      ; 6.908      ;
; -2.964 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.120      ; 6.908      ;
; -2.964 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.120      ; 6.908      ;
; -2.964 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.120      ; 6.908      ;
; -2.964 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.120      ; 6.908      ;
; -2.964 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|MemWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.101      ; 6.737      ;
; -2.964 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|MemWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.101      ; 6.737      ;
; -2.964 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|MemWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.101      ; 6.737      ;
; -2.964 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|MemWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.101      ; 6.737      ;
; -2.964 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|MemWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.101      ; 6.737      ;
; -2.964 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|MemWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.101      ; 6.737      ;
; -2.750 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.835      ; 6.757      ;
; -2.750 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.835      ; 6.757      ;
; -2.750 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.835      ; 6.757      ;
; -2.750 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.835      ; 6.757      ;
; -2.750 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.835      ; 6.757      ;
; -2.750 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.835      ; 6.757      ;
; -2.750 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.835      ; 6.757      ;
; -2.722 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.862      ; 6.908      ;
; -2.722 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|MemWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.843      ; 6.737      ;
; -2.722 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.862      ; 6.908      ;
; -2.722 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.862      ; 6.908      ;
; -2.722 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.862      ; 6.908      ;
; -2.722 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.862      ; 6.908      ;
; -2.722 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.862      ; 6.908      ;
; -2.722 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.862      ; 6.908      ;
; -2.722 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|MemWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.843      ; 6.737      ;
; -2.722 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|MemWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.843      ; 6.737      ;
; -2.722 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|MemWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.843      ; 6.737      ;
; -2.722 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|MemWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.843      ; 6.737      ;
; -2.722 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|MemWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.843      ; 6.737      ;
; -2.722 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|MemWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.843      ; 6.737      ;
; -2.702 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|RegDst        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.103      ; 6.383      ;
; -2.702 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|RegDst        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.103      ; 6.383      ;
; -2.702 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|RegDst        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.103      ; 6.383      ;
; -2.702 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|RegDst        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.103      ; 6.383      ;
; -2.702 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|RegDst        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.103      ; 6.383      ;
; -2.702 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|RegDst        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.103      ; 6.383      ;
; -2.702 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|RegDst        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.103      ; 6.383      ;
; -2.679 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.122      ; 6.612      ;
; -2.679 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.122      ; 6.612      ;
; -2.679 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.122      ; 6.612      ;
; -2.679 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.122      ; 6.612      ;
; -2.679 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.122      ; 6.612      ;
; -2.679 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.122      ; 6.612      ;
; -2.679 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.122      ; 6.612      ;
; -2.460 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|RegDst        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.845      ; 6.383      ;
; -2.460 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|RegDst        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.845      ; 6.383      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                             ; Launch Clock                                                                                                            ; Latch Clock                                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.766 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.512      ; 4.955      ;
; -3.749 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.513      ; 4.973      ;
; -3.676 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULASrc        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.511      ; 5.044      ;
; -3.635 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.381      ; 4.955      ;
; -3.618 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.382      ; 4.973      ;
; -3.559 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|MemWrite      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.492      ; 5.142      ;
; -3.545 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULASrc        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.380      ; 5.044      ;
; -3.428 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|MemWrite      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.361      ; 5.142      ;
; -3.393 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|RegWrite      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.511      ; 5.327      ;
; -3.266 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.512      ; 4.955      ;
; -3.262 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|RegWrite      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.380      ; 5.327      ;
; -3.249 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.513      ; 4.973      ;
; -3.176 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULASrc        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.511      ; 5.044      ;
; -3.135 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.381      ; 4.955      ;
; -3.118 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.382      ; 4.973      ;
; -3.103 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|Branch        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.491      ; 5.597      ;
; -3.061 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|Jump          ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.484      ; 5.632      ;
; -3.059 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|MemWrite      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.492      ; 5.142      ;
; -3.045 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULASrc        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.380      ; 5.044      ;
; -2.972 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|Branch        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.360      ; 5.597      ;
; -2.966 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|MemtoReg      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.492      ; 5.735      ;
; -2.930 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|Jump          ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.353      ; 5.632      ;
; -2.928 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|MemWrite      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.361      ; 5.142      ;
; -2.893 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|RegWrite      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.511      ; 5.327      ;
; -2.835 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|MemtoReg      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.361      ; 5.735      ;
; -2.762 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|RegWrite      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.380      ; 5.327      ;
; -2.744 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|RegDst        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.494      ; 5.959      ;
; -2.613 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|RegDst        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.363      ; 5.959      ;
; -2.603 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|Branch        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.491      ; 5.597      ;
; -2.561 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|Jump          ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.484      ; 5.632      ;
; -2.472 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|Branch        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.360      ; 5.597      ;
; -2.466 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|MemtoReg      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.492      ; 5.735      ;
; -2.430 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|Jump          ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.353      ; 5.632      ;
; -2.335 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|MemtoReg      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.361      ; 5.735      ;
; -2.244 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|RegDst        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.494      ; 5.959      ;
; -2.113 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|RegDst        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.363      ; 5.959      ;
; -1.541 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.927      ; 4.595      ;
; -1.410 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.796      ; 4.595      ;
; -1.041 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.927      ; 4.595      ;
; -0.910 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.796      ; 4.595      ;
; -0.187 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.142      ; 4.955      ;
; -0.187 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.142      ; 4.955      ;
; -0.187 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.142      ; 4.955      ;
; -0.187 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.142      ; 4.955      ;
; -0.187 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.142      ; 4.955      ;
; -0.187 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.142      ; 4.955      ;
; -0.187 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.142      ; 4.955      ;
; -0.170 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.143      ; 4.973      ;
; -0.170 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.143      ; 4.973      ;
; -0.170 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.143      ; 4.973      ;
; -0.170 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.143      ; 4.973      ;
; -0.170 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.143      ; 4.973      ;
; -0.170 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.143      ; 4.973      ;
; -0.170 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.143      ; 4.973      ;
; -0.097 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|ULASrc        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.141      ; 5.044      ;
; -0.097 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|ULASrc        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.141      ; 5.044      ;
; -0.097 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|ULASrc        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.141      ; 5.044      ;
; -0.097 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|ULASrc        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.141      ; 5.044      ;
; -0.097 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|ULASrc        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.141      ; 5.044      ;
; -0.097 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|ULASrc        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.141      ; 5.044      ;
; -0.097 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|ULASrc        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.141      ; 5.044      ;
; 0.020  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|MemWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.122      ; 5.142      ;
; 0.020  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|MemWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.122      ; 5.142      ;
; 0.020  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|MemWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.122      ; 5.142      ;
; 0.020  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|MemWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.122      ; 5.142      ;
; 0.020  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|MemWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.122      ; 5.142      ;
; 0.020  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|MemWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.122      ; 5.142      ;
; 0.020  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|MemWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.122      ; 5.142      ;
; 0.186  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|RegWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.141      ; 5.327      ;
; 0.186  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|RegWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.141      ; 5.327      ;
; 0.186  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|RegWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.141      ; 5.327      ;
; 0.186  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|RegWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.141      ; 5.327      ;
; 0.186  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|RegWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.141      ; 5.327      ;
; 0.186  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|RegWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.141      ; 5.327      ;
; 0.186  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|RegWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.141      ; 5.327      ;
; 0.444  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.011      ; 4.955      ;
; 0.444  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.011      ; 4.955      ;
; 0.444  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.011      ; 4.955      ;
; 0.444  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.011      ; 4.955      ;
; 0.444  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.011      ; 4.955      ;
; 0.444  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.011      ; 4.955      ;
; 0.444  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.011      ; 4.955      ;
; 0.461  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.012      ; 4.973      ;
; 0.461  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.012      ; 4.973      ;
; 0.461  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.012      ; 4.973      ;
; 0.461  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.012      ; 4.973      ;
; 0.461  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.012      ; 4.973      ;
; 0.461  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.012      ; 4.973      ;
; 0.461  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.012      ; 4.973      ;
; 0.476  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|Branch        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.121      ; 5.597      ;
; 0.476  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|Branch        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.121      ; 5.597      ;
; 0.476  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|Branch        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.121      ; 5.597      ;
; 0.476  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|Branch        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.121      ; 5.597      ;
; 0.476  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|Branch        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.121      ; 5.597      ;
; 0.476  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|Branch        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.121      ; 5.597      ;
; 0.476  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|Branch        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.121      ; 5.597      ;
; 0.518  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|Jump          ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.114      ; 5.632      ;
; 0.518  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|Jump          ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.114      ; 5.632      ;
; 0.518  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|Jump          ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.114      ; 5.632      ;
; 0.518  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|Jump          ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.114      ; 5.632      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Control_Unit:Controle|ULAControl[1]'                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node           ; Launch Clock                                                                                                            ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.012 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[7] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 4.146      ; 2.134      ;
; -1.863 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[6] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 4.078      ; 2.215      ;
; -1.845 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[0] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 4.091      ; 2.246      ;
; -1.813 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|z         ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 4.089      ; 2.276      ;
; -1.703 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[5] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 3.982      ; 2.279      ;
; -1.701 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[3] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 3.983      ; 2.282      ;
; -1.588 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[4] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 4.091      ; 2.503      ;
; -1.512 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[7] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 4.146      ; 2.134      ;
; -1.467 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[1] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 4.145      ; 2.678      ;
; -1.430 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[2] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 3.982      ; 2.552      ;
; -1.363 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[6] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 4.078      ; 2.215      ;
; -1.345 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[0] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 4.091      ; 2.246      ;
; -1.313 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|z         ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 4.089      ; 2.276      ;
; -1.203 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[5] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 3.982      ; 2.279      ;
; -1.201 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[3] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 3.983      ; 2.282      ;
; -1.088 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[4] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 4.091      ; 2.503      ;
; -0.967 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[1] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 4.145      ; 2.678      ;
; -0.930 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[2] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 3.982      ; 2.552      ;
; 2.078  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 4.091      ; 6.378      ;
; 2.293  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 4.091      ; 6.593      ;
; 2.578  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 4.091      ; 6.378      ;
; 2.793  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 4.091      ; 6.593      ;
; 2.810  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 4.145      ; 7.164      ;
; 2.966  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 4.146      ; 7.321      ;
; 2.966  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 4.078      ; 7.253      ;
; 3.003  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|result[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; -0.815     ; 2.188      ;
; 3.004  ; Register:File|s7[1]                                                                                                     ; ULA:ALU|result[1] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.546      ; 4.050      ;
; 3.062  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 3.982      ; 7.253      ;
; 3.118  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 3.982      ; 7.309      ;
; 3.131  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|z         ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 4.089      ; 7.429      ;
; 3.183  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|result[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; -0.815     ; 2.368      ;
; 3.185  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|z         ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; -0.817     ; 2.368      ;
; 3.245  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|result[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; -0.557     ; 2.188      ;
; 3.261  ; Register:File|s5[4]                                                                                                     ; ULA:ALU|result[4] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.502      ; 4.263      ;
; 3.279  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 3.983      ; 7.471      ;
; 3.286  ; Register:File|s3[3]                                                                                                     ; ULA:ALU|result[3] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.391      ; 4.177      ;
; 3.310  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 4.145      ; 7.164      ;
; 3.346  ; Register:File|s3[3]                                                                                                     ; ULA:ALU|z         ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.497      ; 4.343      ;
; 3.366  ; Register:File|s5[0]                                                                                                     ; ULA:ALU|result[0] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.496      ; 4.362      ;
; 3.397  ; Register:File|s3[3]                                                                                                     ; ULA:ALU|result[4] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.499      ; 4.396      ;
; 3.425  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|result[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; -0.557     ; 2.368      ;
; 3.427  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|z         ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; -0.559     ; 2.368      ;
; 3.466  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 4.146      ; 7.321      ;
; 3.466  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 4.078      ; 7.253      ;
; 3.482  ; Register:File|s3[0]                                                                                                     ; ULA:ALU|result[0] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.499      ; 4.481      ;
; 3.488  ; Register:File|s7[1]                                                                                                     ; ULA:ALU|z         ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.490      ; 4.478      ;
; 3.503  ; Register:File|s3[1]                                                                                                     ; ULA:ALU|result[1] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.553      ; 4.556      ;
; 3.559  ; Register:File|s7[1]                                                                                                     ; ULA:ALU|result[4] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.492      ; 4.551      ;
; 3.562  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 3.982      ; 7.253      ;
; 3.583  ; Register:File|s5[6]                                                                                                     ; ULA:ALU|result[6] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.482      ; 4.565      ;
; 3.603  ; Register:File|s7[0]                                                                                                     ; ULA:ALU|result[0] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.492      ; 4.595      ;
; 3.618  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 3.982      ; 7.309      ;
; 3.631  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|z         ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 4.089      ; 7.429      ;
; 3.652  ; Register:File|s3[5]                                                                                                     ; ULA:ALU|result[5] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.390      ; 4.542      ;
; 3.658  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|result[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; -0.760     ; 2.898      ;
; 3.669  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|result[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; -0.761     ; 2.908      ;
; 3.725  ; Register:File|s6[4]                                                                                                     ; ULA:ALU|result[4] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.490      ; 4.715      ;
; 3.726  ; Register:File|s5[5]                                                                                                     ; ULA:ALU|result[5] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.386      ; 4.612      ;
; 3.731  ; Register:File|s2[0]                                                                                                     ; ULA:ALU|result[0] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.504      ; 4.735      ;
; 3.742  ; Register:File|s3[3]                                                                                                     ; ULA:ALU|result[6] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.486      ; 4.728      ;
; 3.779  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 3.983      ; 7.471      ;
; 3.785  ; Register:File|s7[1]                                                                                                     ; ULA:ALU|result[3] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.384      ; 4.669      ;
; 3.795  ; Register:File|s3[5]                                                                                                     ; ULA:ALU|z         ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.497      ; 4.792      ;
; 3.798  ; Register:File|s0[0]                                                                                                     ; ULA:ALU|result[0] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.494      ; 4.792      ;
; 3.800  ; Register:File|s3[3]                                                                                                     ; ULA:ALU|result[7] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.554      ; 4.854      ;
; 3.802  ; Register:File|s7[1]                                                                                                     ; ULA:ALU|result[2] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.383      ; 4.685      ;
; 3.835  ; Register:File|s3[5]                                                                                                     ; ULA:ALU|result[6] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.486      ; 4.821      ;
; 3.859  ; Register:File|s7[3]                                                                                                     ; ULA:ALU|result[3] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.385      ; 4.744      ;
; 3.880  ; Register:File|s2[6]                                                                                                     ; ULA:ALU|result[6] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.484      ; 4.864      ;
; 3.880  ; Register:File|s2[4]                                                                                                     ; ULA:ALU|result[4] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.497      ; 4.877      ;
; 3.897  ; Register:File|s0[6]                                                                                                     ; ULA:ALU|result[6] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.487      ; 4.884      ;
; 3.900  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|result[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; -0.502     ; 2.898      ;
; 3.904  ; Register:File|s7[1]                                                                                                     ; ULA:ALU|result[6] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.479      ; 4.883      ;
; 3.905  ; Register:File|s6[0]                                                                                                     ; ULA:ALU|result[0] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.496      ; 4.901      ;
; 3.911  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|result[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; -0.503     ; 2.908      ;
; 3.919  ; Register:File|s7[3]                                                                                                     ; ULA:ALU|z         ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.491      ; 4.910      ;
; 3.923  ; Register:File|s3[3]                                                                                                     ; ULA:ALU|result[0] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.499      ; 4.922      ;
; 3.934  ; Register:File|s5[4]                                                                                                     ; ULA:ALU|result[6] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.489      ; 4.923      ;
; 3.934  ; Register:File|s5[4]                                                                                                     ; ULA:ALU|result[7] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.557      ; 4.991      ;
; 3.935  ; Register:File|s7[5]                                                                                                     ; ULA:ALU|result[5] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.384      ; 4.819      ;
; 3.936  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|result[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; -0.924     ; 3.012      ;
; 3.947  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|result[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; -0.828     ; 3.119      ;
; 3.948  ; Register:File|s3[3]                                                                                                     ; ULA:ALU|result[5] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.390      ; 4.838      ;
; 3.949  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|result[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; -0.924     ; 3.025      ;
; 3.965  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|result[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; -0.923     ; 3.042      ;
; 3.970  ; Register:File|s7[3]                                                                                                     ; ULA:ALU|result[4] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.493      ; 4.963      ;
; 3.974  ; Register:File|s3[4]                                                                                                     ; ULA:ALU|result[4] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.501      ; 4.975      ;
; 3.976  ; Register:File|s3[6]                                                                                                     ; ULA:ALU|result[6] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.486      ; 4.962      ;
; 3.983  ; Register:File|s7[1]                                                                                                     ; ULA:ALU|result[7] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.547      ; 5.030      ;
; 3.987  ; Register:File|s3[1]                                                                                                     ; ULA:ALU|z         ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.497      ; 4.984      ;
; 3.993  ; Register:File|s5[2]                                                                                                     ; ULA:ALU|result[2] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.389      ; 4.882      ;
; 4.025  ; Register:File|s7[2]                                                                                                     ; ULA:ALU|result[2] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.401      ; 4.926      ;
; 4.030  ; Register:File|s7[2]                                                                                                     ; ULA:ALU|z         ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.508      ; 5.038      ;
; 4.043  ; Register:File|s1[6]                                                                                                     ; ULA:ALU|result[6] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.487      ; 5.030      ;
; 4.046  ; Register:File|s3[5]                                                                                                     ; ULA:ALU|result[7] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.554      ; 5.100      ;
; 4.058  ; Register:File|s3[1]                                                                                                     ; ULA:ALU|result[4] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.499      ; 5.057      ;
; 4.059  ; Register:File|s7[2]                                                                                                     ; ULA:ALU|result[4] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.510      ; 5.069      ;
; 4.062  ; Register:File|s5[2]                                                                                                     ; ULA:ALU|result[4] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.498      ; 5.060      ;
; 4.065  ; Register:File|s2[2]                                                                                                     ; ULA:ALU|result[2] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.395      ; 4.960      ;
; 4.070  ; Register:File|s2[2]                                                                                                     ; ULA:ALU|z         ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 1.502      ; 5.072      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                        ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.037 ; Program_Counter:PC|PC[1]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.777      ; 0.974      ;
; -0.034 ; Program_Counter:PC|PC[6]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.777      ; 0.977      ;
; -0.027 ; Program_Counter:PC|PC[4]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.777      ; 0.984      ;
; -0.017 ; Program_Counter:PC|PC[2]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.777      ; 0.994      ;
; -0.016 ; Program_Counter:PC|PC[3]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.777      ; 0.995      ;
; 0.228  ; Program_Counter:PC|PC[7]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.777      ; 1.239      ;
; 0.233  ; Program_Counter:PC|PC[0]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.777      ; 1.244      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.537  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.803      ;
; 0.540  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.542  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.549  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.815      ;
; 0.550  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.816      ;
; 0.555  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.821      ;
; 0.557  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.823      ;
; 0.575  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.841      ;
; 0.664  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.675  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.941      ;
; 0.702  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.970      ;
; 0.742  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.006      ;
; 0.788  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.796  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.801  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.805  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.812  ; Program_Counter:PC|PC[5]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.777      ; 1.823      ;
; 0.813  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.815  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.815  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.815  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.819  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.085      ;
; 0.825  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.091      ;
; 0.830  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.096      ;
; 0.835  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.837  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.103      ;
; 0.844  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.853  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.119      ;
; 0.853  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.119      ;
; 0.855  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.121      ;
; 0.857  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.123      ;
; 0.864  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.130      ;
; 0.868  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.134      ;
; 0.872  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.138      ;
; 0.873  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.139      ;
; 0.874  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.140      ;
; 0.875  ; Program_Counter:PC|PC[1]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.153      ; 1.262      ;
; 0.880  ; Program_Counter:PC|PC[4]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.153      ; 1.267      ;
; 0.893  ; Program_Counter:PC|PC[2]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.153      ; 1.280      ;
; 0.940  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.206      ;
; 0.940  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.206      ;
; 0.952  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.220      ;
; 0.983  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.249      ;
; 0.991  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.257      ;
; 0.992  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.993  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.259      ;
; 0.993  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.259      ;
; 1.015  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.279      ;
; 1.079  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.345      ;
; 1.085  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.349      ;
; 1.085  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.349      ;
; 1.085  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.349      ;
; 1.085  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.349      ;
; 1.085  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.349      ;
; 1.085  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.349      ;
; 1.085  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.349      ;
; 1.085  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.349      ;
; 1.108  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.374      ;
; 1.109  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.375      ;
; 1.110  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.376      ;
; 1.110  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.376      ;
; 1.161  ; Program_Counter:PC|PC[5]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.153      ; 1.548      ;
; 1.179  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.445      ;
; 1.184  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.450      ;
; 1.188  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.454      ;
; 1.188  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.454      ;
; 1.196  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.462      ;
; 1.197  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.463      ;
; 1.198  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.464      ;
; 1.210  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.476      ;
; 1.218  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[2]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.484      ;
; 1.222  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.488      ;
; 1.230  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.496      ;
; 1.231  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.497      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[1]'                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                        ; Launch Clock                                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.917 ; Register:File|s5[4]                                                                                                     ; Parallel_Out:Saida|Data_Out[4] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.183      ;
; 1.192 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[1]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.000        ; 2.593      ; 4.260      ;
; 1.192 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[3]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.000        ; 2.593      ; 4.260      ;
; 1.196 ; Register:File|s5[2]                                                                                                     ; Parallel_Out:Saida|Data_Out[2] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.004      ; 1.466      ;
; 1.205 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[0]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.000        ; 2.593      ; 4.273      ;
; 1.214 ; Register:File|s3[0]                                                                                                     ; Parallel_Out:Saida|Data_Out[0] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.005      ; 1.485      ;
; 1.286 ; Register:File|s7[3]                                                                                                     ; Parallel_Out:Saida|Data_Out[3] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.009     ; 1.543      ;
; 1.373 ; Register:File|s3[2]                                                                                                     ; Parallel_Out:Saida|Data_Out[2] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.005      ; 1.644      ;
; 1.394 ; Register:File|s7[0]                                                                                                     ; Parallel_Out:Saida|Data_Out[0] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.002     ; 1.658      ;
; 1.512 ; Register:File|s2[3]                                                                                                     ; Parallel_Out:Saida|Data_Out[3] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.001      ; 1.779      ;
; 1.518 ; Register:File|s5[1]                                                                                                     ; Parallel_Out:Saida|Data_Out[1] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.784      ;
; 1.592 ; Register:File|s4[2]                                                                                                     ; Parallel_Out:Saida|Data_Out[2] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.004      ; 1.862      ;
; 1.606 ; Register:File|s2[1]                                                                                                     ; Parallel_Out:Saida|Data_Out[1] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.001      ; 1.873      ;
; 1.630 ; Register:File|s3[4]                                                                                                     ; Parallel_Out:Saida|Data_Out[4] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.001     ; 1.895      ;
; 1.673 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[5]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.000        ; 2.593      ; 4.741      ;
; 1.674 ; Register:File|s3[7]                                                                                                     ; Parallel_Out:Saida|Data_Out[7] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.005      ; 1.945      ;
; 1.692 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[1]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; -0.500       ; 2.593      ; 4.260      ;
; 1.692 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[3]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; -0.500       ; 2.593      ; 4.260      ;
; 1.705 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[0]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; -0.500       ; 2.593      ; 4.273      ;
; 1.770 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[4]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.000        ; 2.593      ; 4.838      ;
; 1.776 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[2]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.000        ; 2.593      ; 4.844      ;
; 1.794 ; Register:File|s5[5]                                                                                                     ; Parallel_Out:Saida|Data_Out[5] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.060      ;
; 1.807 ; Register:File|s4[0]                                                                                                     ; Parallel_Out:Saida|Data_Out[0] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.002     ; 2.071      ;
; 1.831 ; Register:File|s4[4]                                                                                                     ; Parallel_Out:Saida|Data_Out[4] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.012     ; 2.085      ;
; 1.848 ; Register:File|s0[7]                                                                                                     ; Parallel_Out:Saida|Data_Out[7] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.006      ; 2.120      ;
; 1.856 ; Program_Counter:PC|PC[3]                                                                                                ; Program_Counter:PC|PC[3]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.122      ;
; 1.863 ; Program_Counter:PC|PC[0]                                                                                                ; Program_Counter:PC|PC[0]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.129      ;
; 1.867 ; Program_Counter:PC|PC[6]                                                                                                ; Program_Counter:PC|PC[6]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.133      ;
; 1.872 ; Register:File|s7[4]                                                                                                     ; Parallel_Out:Saida|Data_Out[4] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.009     ; 2.129      ;
; 1.881 ; Register:File|s4[3]                                                                                                     ; Parallel_Out:Saida|Data_Out[3] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.010     ; 2.137      ;
; 1.893 ; Register:File|s5[7]                                                                                                     ; Parallel_Out:Saida|Data_Out[7] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.001      ; 2.160      ;
; 1.896 ; Register:File|s5[6]                                                                                                     ; Parallel_Out:Saida|Data_Out[6] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.162      ;
; 1.914 ; Register:File|s3[1]                                                                                                     ; Parallel_Out:Saida|Data_Out[1] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.003     ; 2.177      ;
; 1.956 ; Register:File|s6[7]                                                                                                     ; Parallel_Out:Saida|Data_Out[7] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.004     ; 2.218      ;
; 1.959 ; Register:File|s1[2]                                                                                                     ; Parallel_Out:Saida|Data_Out[2] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.006      ; 2.231      ;
; 1.959 ; Register:File|s2[4]                                                                                                     ; Parallel_Out:Saida|Data_Out[4] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.005     ; 2.220      ;
; 1.978 ; Register:File|s6[4]                                                                                                     ; Parallel_Out:Saida|Data_Out[4] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.012     ; 2.232      ;
; 1.985 ; Register:File|s1[1]                                                                                                     ; Parallel_Out:Saida|Data_Out[1] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.002      ; 2.253      ;
; 2.045 ; Register:File|s0[4]                                                                                                     ; Parallel_Out:Saida|Data_Out[4] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.001     ; 2.310      ;
; 2.048 ; Register:File|s7[7]                                                                                                     ; Parallel_Out:Saida|Data_Out[7] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.001     ; 2.313      ;
; 2.064 ; Register:File|s1[3]                                                                                                     ; Parallel_Out:Saida|Data_Out[3] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.002      ; 2.332      ;
; 2.084 ; Register:File|s4[7]                                                                                                     ; Parallel_Out:Saida|Data_Out[7] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.004     ; 2.346      ;
; 2.126 ; Program_Counter:PC|PC[5]                                                                                                ; Program_Counter:PC|PC[5]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.392      ;
; 2.130 ; Register:File|s2[0]                                                                                                     ; Parallel_Out:Saida|Data_Out[0] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.010      ; 2.406      ;
; 2.142 ; Register:File|s7[2]                                                                                                     ; Parallel_Out:Saida|Data_Out[2] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.016      ; 2.424      ;
; 2.144 ; Register:File|s4[1]                                                                                                     ; Parallel_Out:Saida|Data_Out[1] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.410      ;
; 2.151 ; Register:File|s2[7]                                                                                                     ; Parallel_Out:Saida|Data_Out[7] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.003      ; 2.420      ;
; 2.169 ; Program_Counter:PC|PC[4]                                                                                                ; Program_Counter:PC|PC[4]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.435      ;
; 2.173 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[5]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; -0.500       ; 2.593      ; 4.741      ;
; 2.181 ; Register:File|s6[1]                                                                                                     ; Parallel_Out:Saida|Data_Out[1] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.447      ;
; 2.193 ; Register:File|s2[6]                                                                                                     ; Parallel_Out:Saida|Data_Out[6] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.002      ; 2.461      ;
; 2.197 ; Register:File|s3[3]                                                                                                     ; Parallel_Out:Saida|Data_Out[3] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.003     ; 2.460      ;
; 2.198 ; Program_Counter:PC|PC[7]                                                                                                ; Program_Counter:PC|PC[7]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.464      ;
; 2.204 ; Program_Counter:PC|PC[1]                                                                                                ; Program_Counter:PC|PC[1]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.470      ;
; 2.210 ; Register:File|s0[6]                                                                                                     ; Parallel_Out:Saida|Data_Out[6] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.005      ; 2.481      ;
; 2.217 ; Register:File|s4[5]                                                                                                     ; Parallel_Out:Saida|Data_Out[5] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.005     ; 2.478      ;
; 2.226 ; Register:File|s1[4]                                                                                                     ; Parallel_Out:Saida|Data_Out[4] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.002     ; 2.490      ;
; 2.252 ; Register:File|s0[0]                                                                                                     ; Parallel_Out:Saida|Data_Out[0] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.518      ;
; 2.254 ; Register:File|s5[0]                                                                                                     ; Parallel_Out:Saida|Data_Out[0] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.002      ; 2.522      ;
; 2.258 ; Program_Counter:PC|PC[2]                                                                                                ; Program_Counter:PC|PC[3]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.524      ;
; 2.261 ; Register:File|s2[2]                                                                                                     ; Parallel_Out:Saida|Data_Out[2] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.010      ; 2.537      ;
; 2.265 ; Program_Counter:PC|PC[5]                                                                                                ; Program_Counter:PC|PC[6]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.531      ;
; 2.270 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[4]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; -0.500       ; 2.593      ; 4.838      ;
; 2.276 ; Register:File|s1[7]                                                                                                     ; Parallel_Out:Saida|Data_Out[7] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.006      ; 2.548      ;
; 2.276 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[2]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; -0.500       ; 2.593      ; 4.844      ;
; 2.287 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[6]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.000        ; 2.593      ; 5.355      ;
; 2.312 ; Register:File|s3[6]                                                                                                     ; Parallel_Out:Saida|Data_Out[6] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.004      ; 2.582      ;
; 2.356 ; Register:File|s1[6]                                                                                                     ; Parallel_Out:Saida|Data_Out[6] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.005      ; 2.627      ;
; 2.356 ; Program_Counter:PC|PC[4]                                                                                                ; Program_Counter:PC|PC[6]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.622      ;
; 2.357 ; Register:File|s6[5]                                                                                                     ; Parallel_Out:Saida|Data_Out[5] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.005     ; 2.618      ;
; 2.387 ; Program_Counter:PC|PC[3]                                                                                                ; Program_Counter:PC|PC[6]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.653      ;
; 2.390 ; Register:File|s3[5]                                                                                                     ; Parallel_Out:Saida|Data_Out[5] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.004      ; 2.660      ;
; 2.392 ; Register:File|s7[1]                                                                                                     ; Parallel_Out:Saida|Data_Out[1] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.010     ; 2.648      ;
; 2.411 ; Register:File|s5[3]                                                                                                     ; Parallel_Out:Saida|Data_Out[3] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.004     ; 2.673      ;
; 2.422 ; Program_Counter:PC|PC[1]                                                                                                ; Program_Counter:PC|PC[3]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.688      ;
; 2.461 ; Register:File|s7[6]                                                                                                     ; Parallel_Out:Saida|Data_Out[6] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.003     ; 2.724      ;
; 2.470 ; Register:File|s0[1]                                                                                                     ; Parallel_Out:Saida|Data_Out[1] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.008     ; 2.728      ;
; 2.474 ; Program_Counter:PC|PC[2]                                                                                                ; Program_Counter:PC|PC[6]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.740      ;
; 2.479 ; Program_Counter:PC|PC[0]                                                                                                ; Program_Counter:PC|PC[3]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.745      ;
; 2.483 ; Register:File|s1[0]                                                                                                     ; Parallel_Out:Saida|Data_Out[0] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.005      ; 2.754      ;
; 2.486 ; Register:File|s6[2]                                                                                                     ; Parallel_Out:Saida|Data_Out[2] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.008      ; 2.760      ;
; 2.510 ; Register:File|s4[6]                                                                                                     ; Parallel_Out:Saida|Data_Out[6] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.005     ; 2.771      ;
; 2.515 ; Program_Counter:PC|PC[3]                                                                                                ; Program_Counter:PC|PC[4]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.781      ;
; 2.529 ; Program_Counter:PC|PC[4]                                                                                                ; Program_Counter:PC|PC[5]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.795      ;
; 2.530 ; Register:File|s0[5]                                                                                                     ; Parallel_Out:Saida|Data_Out[5] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.005      ; 2.801      ;
; 2.560 ; Program_Counter:PC|PC[3]                                                                                                ; Program_Counter:PC|PC[5]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.826      ;
; 2.575 ; Register:File|s0[2]                                                                                                     ; Parallel_Out:Saida|Data_Out[2] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.007      ; 2.848      ;
; 2.577 ; Program_Counter:PC|PC[0]                                                                                                ; Program_Counter:PC|PC[1]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.843      ;
; 2.587 ; Register:File|s0[3]                                                                                                     ; Parallel_Out:Saida|Data_Out[3] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.001     ; 2.852      ;
; 2.602 ; Program_Counter:PC|PC[2]                                                                                                ; Program_Counter:PC|PC[4]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.868      ;
; 2.624 ; Program_Counter:PC|PC[2]                                                                                                ; Program_Counter:PC|PC[2]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.890      ;
; 2.638 ; Program_Counter:PC|PC[1]                                                                                                ; Program_Counter:PC|PC[6]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.904      ;
; 2.647 ; Program_Counter:PC|PC[2]                                                                                                ; Program_Counter:PC|PC[5]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.913      ;
; 2.670 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[7]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.000        ; 2.593      ; 5.738      ;
; 2.671 ; Register:File|s6[0]                                                                                                     ; Parallel_Out:Saida|Data_Out[0] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.002      ; 2.939      ;
; 2.682 ; Register:File|s7[5]                                                                                                     ; Parallel_Out:Saida|Data_Out[5] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.002     ; 2.946      ;
; 2.690 ; Register:File|s2[5]                                                                                                     ; Parallel_Out:Saida|Data_Out[5] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.002      ; 2.958      ;
; 2.695 ; Program_Counter:PC|PC[0]                                                                                                ; Program_Counter:PC|PC[6]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 2.961      ;
; 2.765 ; Register:File|s6[3]                                                                                                     ; Parallel_Out:Saida|Data_Out[3] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.008     ; 3.023      ;
; 2.766 ; Program_Counter:PC|PC[1]                                                                                                ; Program_Counter:PC|PC[4]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 3.032      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0             ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0             ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1             ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1             ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2             ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2             ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3             ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3             ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4             ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4             ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5             ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5             ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6             ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6             ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7             ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7             ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0              ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[1]'                                                                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[1] ; Rise       ; KEY[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Program_Counter:PC|PC[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Program_Counter:PC|PC[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Program_Counter:PC|PC[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Program_Counter:PC|PC[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Program_Counter:PC|PC[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Program_Counter:PC|PC[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Program_Counter:PC|PC[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Program_Counter:PC|PC[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Program_Counter:PC|PC[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Program_Counter:PC|PC[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Program_Counter:PC|PC[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Program_Counter:PC|PC[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Program_Counter:PC|PC[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Program_Counter:PC|PC[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Program_Counter:PC|PC[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Program_Counter:PC|PC[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s0[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s0[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s0[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s0[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s0[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s0[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s0[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s0[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s0[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s0[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s0[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s0[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s0[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s0[6]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s0[7]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s0[7]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s1[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s1[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s1[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s1[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s1[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s1[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s1[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s1[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s1[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s1[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s1[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s1[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s1[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s1[6]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s1[7]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s1[7]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s2[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s2[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s2[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s2[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s2[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s2[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s2[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s2[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s2[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s2[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s2[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s2[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s2[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s2[6]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s2[7]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s2[7]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s3[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s3[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s3[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s3[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s3[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s3[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s3[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s3[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s3[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s3[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s3[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s3[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s3[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s3[6]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s3[7]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s3[7]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s4[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s4[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s4[1]            ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------+
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|Branch             ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|Branch             ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|Jump               ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|Jump               ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|MemWrite           ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|MemWrite           ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|MemtoReg           ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|MemtoReg           ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|RegDst             ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|RegDst             ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|RegWrite           ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|RegWrite           ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|ULAControl[0]      ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|ULAControl[0]      ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|ULAControl[1]      ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|ULAControl[1]      ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|ULAControl[2]      ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|ULAControl[2]      ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|ULASrc             ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|ULASrc             ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|Branch|datad                    ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|Branch|datad                    ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|Jump|datad                      ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|Jump|datad                      ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|MemWrite|datad                  ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|MemWrite|datad                  ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|MemtoReg|datad                  ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|MemtoReg|datad                  ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|RegDst|datad                    ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|RegDst|datad                    ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|RegWrite|datad                  ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|RegWrite|datad                  ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[0]|datad             ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[0]|datad             ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[0]~4clkctrl|inclk[0] ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[0]~4clkctrl|inclk[0] ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[0]~4clkctrl|outclk   ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[0]~4clkctrl|outclk   ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[0]~4|combout         ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[0]~4|combout         ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[1]|datad             ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[1]|datad             ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[2]|datab             ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[2]|datab             ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULASrc|datad                    ;
; -0.779 ; -0.779       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULASrc|datad                    ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|Branch             ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|Branch             ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|Jump               ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|Jump               ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|MemWrite           ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|MemWrite           ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|MemtoReg           ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|MemtoReg           ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|RegDst             ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|RegDst             ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|RegWrite           ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|RegWrite           ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|ULAControl[0]      ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|ULAControl[0]      ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|ULAControl[1]      ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|ULAControl[1]      ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|ULAControl[2]      ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|ULAControl[2]      ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|ULASrc             ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|ULASrc             ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|Branch|datad                    ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|Branch|datad                    ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|Jump|datad                      ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|Jump|datad                      ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|MemWrite|datad                  ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|MemWrite|datad                  ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|MemtoReg|datad                  ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|MemtoReg|datad                  ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|RegDst|datad                    ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|RegDst|datad                    ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|RegWrite|datad                  ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|RegWrite|datad                  ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]|datad             ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]|datad             ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]~4clkctrl|inclk[0] ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]~4clkctrl|inclk[0] ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]~4clkctrl|outclk   ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]~4clkctrl|outclk   ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]~4|combout         ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]~4|combout         ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[1]|datad             ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[1]|datad             ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[2]|datab             ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[2]|datab             ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULASrc|datad                    ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULASrc|datad                    ;
; -0.166 ; -0.166       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]~3|combout         ;
; -0.166 ; -0.166       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]~3|combout         ;
; -0.166 ; -0.166       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]~4|datac           ;
; -0.166 ; -0.166       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]~4|datac           ;
; 0.076  ; 0.076        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|Equal0~1|combout                ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|Equal0~1|combout                ;
; 0.076  ; 0.076        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[0]~4|dataa           ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[0]~4|dataa           ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Control_Unit:Controle|ULAControl[1]'                                                                        ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|Mux1~0clkctrl|inclk[0]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|Mux1~0clkctrl|inclk[0]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|Mux1~0clkctrl|outclk       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|Mux1~0clkctrl|outclk       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|Mux1~0|combout             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|Mux1~0|combout             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Rise       ; ALU|Mux1~0|datac               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Rise       ; ALU|Mux1~0|datac               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[0]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[0]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[1]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[1]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[2]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[2]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[3]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[3]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[4]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[4]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[5]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[5]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[6]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[6]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[7]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[7]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|z|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|z|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Rise       ; Controle|ULAControl[1]|combout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Rise       ; Controle|ULAControl[1]|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[0]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[0]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[1]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[1]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[2]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[2]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[3]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[3]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[4]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[4]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[5]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[5]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[6]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[6]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[7]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[7]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|z                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|z                      ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; KEY[1]     ; 2.903 ; 2.903 ; Rise       ; KEY[1]          ;
;  SW[0]    ; KEY[1]     ; 2.266 ; 2.266 ; Rise       ; KEY[1]          ;
;  SW[1]    ; KEY[1]     ; 2.482 ; 2.482 ; Rise       ; KEY[1]          ;
;  SW[2]    ; KEY[1]     ; 2.345 ; 2.345 ; Rise       ; KEY[1]          ;
;  SW[3]    ; KEY[1]     ; 2.903 ; 2.903 ; Rise       ; KEY[1]          ;
;  SW[4]    ; KEY[1]     ; 2.607 ; 2.607 ; Rise       ; KEY[1]          ;
;  SW[5]    ; KEY[1]     ; 2.648 ; 2.648 ; Rise       ; KEY[1]          ;
;  SW[6]    ; KEY[1]     ; 2.698 ; 2.698 ; Rise       ; KEY[1]          ;
;  SW[7]    ; KEY[1]     ; 2.274 ; 2.274 ; Rise       ; KEY[1]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; KEY[1]     ; -0.720 ; -0.720 ; Rise       ; KEY[1]          ;
;  SW[0]    ; KEY[1]     ; -1.376 ; -1.376 ; Rise       ; KEY[1]          ;
;  SW[1]    ; KEY[1]     ; -1.367 ; -1.367 ; Rise       ; KEY[1]          ;
;  SW[2]    ; KEY[1]     ; -1.479 ; -1.479 ; Rise       ; KEY[1]          ;
;  SW[3]    ; KEY[1]     ; -1.575 ; -1.575 ; Rise       ; KEY[1]          ;
;  SW[4]    ; KEY[1]     ; -1.611 ; -1.611 ; Rise       ; KEY[1]          ;
;  SW[5]    ; KEY[1]     ; -1.122 ; -1.122 ; Rise       ; KEY[1]          ;
;  SW[6]    ; KEY[1]     ; -1.886 ; -1.886 ; Rise       ; KEY[1]          ;
;  SW[7]    ; KEY[1]     ; -0.720 ; -0.720 ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                           ;
+--------------+-------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                         ;
+--------------+-------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                                ; 7.949  ; 7.949  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                                ; 7.516  ; 7.516  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                                ; 7.839  ; 7.839  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                                ; 7.041  ; 7.041  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                                ; 7.488  ; 7.488  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                                ; 7.751  ; 7.751  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                                ; 7.679  ; 7.679  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                                ; 7.801  ; 7.801  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                                ; 7.949  ; 7.949  ; Rise       ; CLOCK_50                                                                                                                ;
; LCD_EN       ; CLOCK_50                                                                                                                ; 7.176  ; 7.176  ; Rise       ; CLOCK_50                                                                                                                ;
; LCD_RS       ; CLOCK_50                                                                                                                ; 7.271  ; 7.271  ; Rise       ; CLOCK_50                                                                                                                ;
; LEDR[*]      ; Control_Unit:Controle|ULAControl[1]                                                                                     ; 6.687  ;        ; Rise       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
;  LEDR[5]     ; Control_Unit:Controle|ULAControl[1]                                                                                     ; 6.687  ;        ; Rise       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
; LEDR[*]      ; Control_Unit:Controle|ULAControl[1]                                                                                     ;        ; 6.687  ; Fall       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
;  LEDR[5]     ; Control_Unit:Controle|ULAControl[1]                                                                                     ;        ; 6.687  ; Fall       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
; LEDR[*]      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.199 ; 15.199 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.199 ; 15.199 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.820 ; 11.820 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.003 ; 14.003 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.126 ; 14.126 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.469 ; 14.469 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.068 ; 15.068 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.068 ; 15.068 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.689 ; 11.689 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.872 ; 13.872 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.995 ; 13.995 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.338 ; 14.338 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+-------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                         ;
+--------------+-------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                                ; 7.041  ; 7.041  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                                ; 7.516  ; 7.516  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                                ; 7.839  ; 7.839  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                                ; 7.041  ; 7.041  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                                ; 7.488  ; 7.488  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                                ; 7.751  ; 7.751  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                                ; 7.679  ; 7.679  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                                ; 7.801  ; 7.801  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                                ; 7.949  ; 7.949  ; Rise       ; CLOCK_50                                                                                                                ;
; LCD_EN       ; CLOCK_50                                                                                                                ; 7.176  ; 7.176  ; Rise       ; CLOCK_50                                                                                                                ;
; LCD_RS       ; CLOCK_50                                                                                                                ; 7.271  ; 7.271  ; Rise       ; CLOCK_50                                                                                                                ;
; LEDR[*]      ; Control_Unit:Controle|ULAControl[1]                                                                                     ; 6.687  ;        ; Rise       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
;  LEDR[5]     ; Control_Unit:Controle|ULAControl[1]                                                                                     ; 6.687  ;        ; Rise       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
; LEDR[*]      ; Control_Unit:Controle|ULAControl[1]                                                                                     ;        ; 6.687  ; Fall       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
;  LEDR[5]     ; Control_Unit:Controle|ULAControl[1]                                                                                     ;        ; 6.687  ; Fall       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
; LEDR[*]      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.541 ; 10.541 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.920 ; 13.920 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.541 ; 10.541 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.724 ; 12.724 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.847 ; 12.847 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.190 ; 13.190 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.799 ; 10.799 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.178 ; 14.178 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.799 ; 10.799 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.982 ; 12.982 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.105 ; 13.105 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.448 ; 13.448 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+-------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Control_Unit:Controle|ULAControl[1]                                                                                     ; -4.982 ; -42.100       ;
; KEY[1]                                                                                                                  ; -4.186 ; -306.901      ;
; CLOCK_50                                                                                                                ; -2.775 ; -68.513       ;
; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.130 ; -10.767       ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.019 ; -16.964       ;
; Control_Unit:Controle|ULAControl[1]                                                                                     ; -1.249 ; -10.065       ;
; CLOCK_50                                                                                                                ; 0.115  ; 0.000         ;
; KEY[1]                                                                                                                  ; 0.430  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                ; -2.000 ; -193.916      ;
; KEY[1]                                                                                                                  ; -1.222 ; -81.222       ;
; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.057 ; -2.622        ;
; Control_Unit:Controle|ULAControl[1]                                                                                     ; 0.500  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Control_Unit:Controle|ULAControl[1]'                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node           ; Launch Clock                                                                                                            ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -4.982 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.413      ; 5.501      ;
; -4.982 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.413      ; 5.501      ;
; -4.982 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.413      ; 5.501      ;
; -4.982 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.413      ; 5.501      ;
; -4.982 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.413      ; 5.501      ;
; -4.982 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.413      ; 5.501      ;
; -4.982 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.413      ; 5.501      ;
; -4.982 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.413      ; 5.501      ;
; -4.888 ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|z         ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; -2.563     ; 2.431      ;
; -4.861 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.415      ; 5.379      ;
; -4.861 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.415      ; 5.379      ;
; -4.861 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.415      ; 5.379      ;
; -4.861 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.415      ; 5.379      ;
; -4.861 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.415      ; 5.379      ;
; -4.861 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.415      ; 5.379      ;
; -4.861 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.415      ; 5.379      ;
; -4.861 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.415      ; 5.379      ;
; -4.740 ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; -2.561     ; 2.282      ;
; -4.704 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ALU|result[7] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.450      ; 5.247      ;
; -4.704 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ALU|result[7] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.450      ; 5.247      ;
; -4.704 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ALU|result[7] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.450      ; 5.247      ;
; -4.704 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ALU|result[7] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.450      ; 5.247      ;
; -4.704 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ALU|result[7] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.450      ; 5.247      ;
; -4.704 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ALU|result[7] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.450      ; 5.247      ;
; -4.704 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ALU|result[7] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.450      ; 5.247      ;
; -4.704 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ALU|result[7] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.450      ; 5.247      ;
; -4.684 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ALU|result[6] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.409      ; 5.201      ;
; -4.684 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ALU|result[6] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.409      ; 5.201      ;
; -4.684 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ALU|result[6] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.409      ; 5.201      ;
; -4.684 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ALU|result[6] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.409      ; 5.201      ;
; -4.684 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ALU|result[6] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.409      ; 5.201      ;
; -4.684 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ALU|result[6] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.409      ; 5.201      ;
; -4.684 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ALU|result[6] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.409      ; 5.201      ;
; -4.684 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ALU|result[6] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.409      ; 5.201      ;
; -4.655 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ALU|result[5] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.382      ; 5.186      ;
; -4.655 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ALU|result[5] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.382      ; 5.186      ;
; -4.655 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ALU|result[5] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.382      ; 5.186      ;
; -4.655 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ALU|result[5] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.382      ; 5.186      ;
; -4.655 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ALU|result[5] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.382      ; 5.186      ;
; -4.655 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ALU|result[5] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.382      ; 5.186      ;
; -4.655 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ALU|result[5] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.382      ; 5.186      ;
; -4.655 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ALU|result[5] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.382      ; 5.186      ;
; -4.633 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ALU|result[3] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.383      ; 5.169      ;
; -4.633 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ALU|result[3] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.383      ; 5.169      ;
; -4.633 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ALU|result[3] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.383      ; 5.169      ;
; -4.633 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ALU|result[3] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.383      ; 5.169      ;
; -4.633 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ALU|result[3] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.383      ; 5.169      ;
; -4.633 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ALU|result[3] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.383      ; 5.169      ;
; -4.633 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ALU|result[3] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.383      ; 5.169      ;
; -4.633 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ALU|result[3] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.383      ; 5.169      ;
; -4.610 ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; -2.526     ; 2.177      ;
; -4.593 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ALU|result[2] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.382      ; 5.119      ;
; -4.593 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ALU|result[2] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.382      ; 5.119      ;
; -4.593 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ALU|result[2] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.382      ; 5.119      ;
; -4.593 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ALU|result[2] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.382      ; 5.119      ;
; -4.593 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ALU|result[2] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.382      ; 5.119      ;
; -4.593 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ALU|result[2] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.382      ; 5.119      ;
; -4.593 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ALU|result[2] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.382      ; 5.119      ;
; -4.593 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ALU|result[2] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.382      ; 5.119      ;
; -4.590 ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; -2.567     ; 2.131      ;
; -4.561 ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; -2.594     ; 2.116      ;
; -4.500 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ALU|result[1] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.448      ; 5.041      ;
; -4.500 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ALU|result[1] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.448      ; 5.041      ;
; -4.500 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ALU|result[1] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.448      ; 5.041      ;
; -4.500 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ALU|result[1] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.448      ; 5.041      ;
; -4.500 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ALU|result[1] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.448      ; 5.041      ;
; -4.500 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ALU|result[1] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.448      ; 5.041      ;
; -4.500 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ALU|result[1] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.448      ; 5.041      ;
; -4.500 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ALU|result[1] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.448      ; 5.041      ;
; -4.499 ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; -2.594     ; 2.049      ;
; -4.492 ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; -2.593     ; 2.052      ;
; -4.488 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ALU|result[4] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.415      ; 5.007      ;
; -4.488 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ALU|result[4] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.415      ; 5.007      ;
; -4.488 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ALU|result[4] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.415      ; 5.007      ;
; -4.488 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ALU|result[4] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.415      ; 5.007      ;
; -4.488 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ALU|result[4] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.415      ; 5.007      ;
; -4.488 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ALU|result[4] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.415      ; 5.007      ;
; -4.488 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ALU|result[4] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.415      ; 5.007      ;
; -4.488 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ALU|result[4] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.415      ; 5.007      ;
; -4.406 ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; -2.528     ; 1.971      ;
; -4.394 ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; -2.561     ; 1.937      ;
; -4.327 ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|z         ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 1.000        ; -2.502     ; 2.431      ;
; -4.179 ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 1.000        ; -2.500     ; 2.282      ;
; -4.120 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.335      ; 4.561      ;
; -4.120 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.335      ; 4.561      ;
; -4.120 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.335      ; 4.561      ;
; -4.120 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.335      ; 4.561      ;
; -4.120 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.335      ; 4.561      ;
; -4.120 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.335      ; 4.561      ;
; -4.120 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ALU|z         ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.335      ; 4.561      ;
; -4.116 ; Control_Unit:Controle|ULAControl[0]                                                                                     ; ULA:ALU|result[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; -2.591     ; 1.678      ;
; -4.049 ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 1.000        ; -2.465     ; 2.177      ;
; -4.032 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.337      ; 4.472      ;
; -4.032 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.337      ; 4.472      ;
; -4.032 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.337      ; 4.472      ;
; -4.032 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.337      ; 4.472      ;
; -4.032 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.337      ; 4.472      ;
; -4.032 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.337      ; 4.472      ;
; -4.032 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ALU|result[0] ; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1] ; 0.500        ; 0.337      ; 4.472      ;
; -4.029 ; Control_Unit:Controle|ULASrc                                                                                            ; ULA:ALU|result[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 1.000        ; -2.506     ; 2.131      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[1]'                                                                                                                                                                                                                     ;
+--------+--------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node             ; Launch Clock                                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.186 ; Control_Unit:Controle|RegDst   ; Register:File|s3[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.063     ; 1.655      ;
; -4.147 ; Control_Unit:Controle|RegDst   ; Register:File|s7[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.073     ; 1.606      ;
; -4.111 ; Control_Unit:Controle|RegDst   ; Register:File|s2[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.066     ; 1.577      ;
; -4.111 ; Control_Unit:Controle|RegDst   ; Register:File|s2[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.066     ; 1.577      ;
; -4.106 ; Control_Unit:Controle|RegDst   ; Register:File|s2[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.065     ; 1.573      ;
; -4.106 ; Control_Unit:Controle|RegDst   ; Register:File|s2[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.065     ; 1.573      ;
; -4.087 ; Control_Unit:Controle|RegWrite ; Register:File|s3[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.070     ; 1.549      ;
; -4.081 ; Control_Unit:Controle|RegWrite ; Register:File|s2[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.073     ; 1.540      ;
; -4.081 ; Control_Unit:Controle|RegWrite ; Register:File|s2[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.073     ; 1.540      ;
; -4.078 ; Control_Unit:Controle|RegDst   ; Register:File|s2[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.059     ; 1.551      ;
; -4.078 ; Control_Unit:Controle|RegDst   ; Register:File|s2[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.059     ; 1.551      ;
; -4.078 ; Control_Unit:Controle|RegDst   ; Register:File|s2[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.059     ; 1.551      ;
; -4.078 ; Control_Unit:Controle|RegDst   ; Register:File|s2[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.059     ; 1.551      ;
; -4.076 ; Control_Unit:Controle|RegWrite ; Register:File|s2[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.072     ; 1.536      ;
; -4.076 ; Control_Unit:Controle|RegWrite ; Register:File|s2[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.072     ; 1.536      ;
; -4.071 ; Control_Unit:Controle|RegDst   ; Register:File|s1[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.066     ; 1.537      ;
; -4.071 ; Control_Unit:Controle|RegDst   ; Register:File|s1[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.066     ; 1.537      ;
; -4.069 ; Control_Unit:Controle|RegDst   ; Register:File|s1[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.062     ; 1.539      ;
; -4.069 ; Control_Unit:Controle|RegDst   ; Register:File|s1[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.062     ; 1.539      ;
; -4.069 ; Control_Unit:Controle|RegDst   ; Register:File|s1[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.062     ; 1.539      ;
; -4.069 ; Control_Unit:Controle|RegDst   ; Register:File|s1[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.062     ; 1.539      ;
; -4.069 ; Control_Unit:Controle|RegDst   ; Register:File|s1[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.062     ; 1.539      ;
; -4.058 ; Control_Unit:Controle|RegDst   ; Register:File|s0[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.058     ; 1.532      ;
; -4.058 ; Control_Unit:Controle|RegDst   ; Register:File|s0[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.058     ; 1.532      ;
; -4.048 ; Control_Unit:Controle|RegDst   ; Register:File|s1[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.061     ; 1.519      ;
; -4.048 ; Control_Unit:Controle|RegWrite ; Register:File|s2[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.066     ; 1.514      ;
; -4.048 ; Control_Unit:Controle|RegWrite ; Register:File|s2[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.066     ; 1.514      ;
; -4.048 ; Control_Unit:Controle|RegWrite ; Register:File|s2[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.066     ; 1.514      ;
; -4.048 ; Control_Unit:Controle|RegWrite ; Register:File|s2[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.066     ; 1.514      ;
; -4.046 ; Control_Unit:Controle|RegWrite ; Register:File|s1[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.073     ; 1.505      ;
; -4.046 ; Control_Unit:Controle|RegWrite ; Register:File|s1[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.073     ; 1.505      ;
; -4.044 ; Control_Unit:Controle|RegWrite ; Register:File|s1[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.069     ; 1.507      ;
; -4.044 ; Control_Unit:Controle|RegWrite ; Register:File|s1[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.069     ; 1.507      ;
; -4.044 ; Control_Unit:Controle|RegWrite ; Register:File|s1[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.069     ; 1.507      ;
; -4.044 ; Control_Unit:Controle|RegWrite ; Register:File|s1[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.069     ; 1.507      ;
; -4.044 ; Control_Unit:Controle|RegWrite ; Register:File|s1[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.069     ; 1.507      ;
; -4.025 ; Control_Unit:Controle|RegDst   ; Register:File|s4[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.053     ; 1.504      ;
; -4.025 ; Control_Unit:Controle|RegDst   ; Register:File|s4[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.053     ; 1.504      ;
; -4.025 ; Control_Unit:Controle|RegDst   ; Register:File|s4[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.053     ; 1.504      ;
; -4.025 ; Control_Unit:Controle|RegDst   ; Register:File|s4[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.053     ; 1.504      ;
; -4.024 ; Control_Unit:Controle|RegDst   ; Register:File|s4[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.055     ; 1.501      ;
; -4.024 ; Control_Unit:Controle|RegDst   ; Register:File|s4[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.055     ; 1.501      ;
; -4.023 ; Control_Unit:Controle|RegWrite ; Register:File|s1[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.068     ; 1.487      ;
; -4.022 ; Control_Unit:Controle|RegWrite ; Register:File|s0[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.065     ; 1.489      ;
; -4.022 ; Control_Unit:Controle|RegWrite ; Register:File|s0[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.065     ; 1.489      ;
; -4.010 ; Control_Unit:Controle|RegDst   ; Register:File|s0[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.063     ; 1.479      ;
; -4.010 ; Control_Unit:Controle|RegDst   ; Register:File|s0[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.063     ; 1.479      ;
; -4.010 ; Control_Unit:Controle|RegDst   ; Register:File|s0[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.063     ; 1.479      ;
; -4.005 ; Control_Unit:Controle|RegWrite ; Register:File|s7[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.080     ; 1.457      ;
; -4.002 ; Control_Unit:Controle|RegDst   ; Register:File|s5[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.058     ; 1.476      ;
; -4.001 ; Control_Unit:Controle|RegDst   ; Register:File|s3[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.061     ; 1.472      ;
; -4.001 ; Control_Unit:Controle|RegDst   ; Register:File|s3[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.061     ; 1.472      ;
; -4.001 ; Control_Unit:Controle|RegDst   ; Register:File|s3[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.061     ; 1.472      ;
; -4.001 ; Control_Unit:Controle|RegDst   ; Register:File|s3[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.061     ; 1.472      ;
; -4.001 ; Control_Unit:Controle|RegDst   ; Register:File|s3[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.061     ; 1.472      ;
; -4.001 ; Control_Unit:Controle|RegDst   ; Register:File|s3[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.061     ; 1.472      ;
; -4.001 ; Control_Unit:Controle|RegDst   ; Register:File|s3[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.061     ; 1.472      ;
; -4.001 ; Control_Unit:Controle|RegDst   ; Register:File|s4[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.065     ; 1.468      ;
; -3.997 ; Control_Unit:Controle|RegDst   ; Register:File|s6[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.058     ; 1.471      ;
; -3.996 ; Control_Unit:Controle|RegDst   ; Register:File|s4[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.061     ; 1.467      ;
; -3.996 ; Control_Unit:Controle|RegWrite ; Register:File|s6[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.065     ; 1.463      ;
; -3.993 ; Control_Unit:Controle|RegDst   ; Register:File|s5[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.059     ; 1.466      ;
; -3.992 ; Control_Unit:Controle|RegDst   ; Register:File|s6[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.059     ; 1.465      ;
; -3.991 ; Control_Unit:Controle|RegWrite ; Register:File|s6[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.066     ; 1.457      ;
; -3.984 ; Control_Unit:Controle|RegDst   ; Register:File|s5[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.061     ; 1.455      ;
; -3.984 ; Control_Unit:Controle|RegDst   ; Register:File|s5[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.061     ; 1.455      ;
; -3.982 ; Control_Unit:Controle|RegWrite ; Register:File|s5[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.065     ; 1.449      ;
; -3.974 ; Control_Unit:Controle|RegWrite ; Register:File|s0[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.070     ; 1.436      ;
; -3.974 ; Control_Unit:Controle|RegWrite ; Register:File|s0[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.070     ; 1.436      ;
; -3.974 ; Control_Unit:Controle|RegWrite ; Register:File|s0[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.070     ; 1.436      ;
; -3.973 ; Control_Unit:Controle|RegWrite ; Register:File|s5[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.066     ; 1.439      ;
; -3.964 ; Control_Unit:Controle|RegWrite ; Register:File|s5[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.068     ; 1.428      ;
; -3.964 ; Control_Unit:Controle|RegWrite ; Register:File|s5[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.068     ; 1.428      ;
; -3.902 ; Control_Unit:Controle|RegWrite ; Register:File|s3[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.068     ; 1.366      ;
; -3.902 ; Control_Unit:Controle|RegWrite ; Register:File|s3[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.068     ; 1.366      ;
; -3.902 ; Control_Unit:Controle|RegWrite ; Register:File|s3[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.068     ; 1.366      ;
; -3.902 ; Control_Unit:Controle|RegWrite ; Register:File|s3[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.068     ; 1.366      ;
; -3.902 ; Control_Unit:Controle|RegWrite ; Register:File|s3[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.068     ; 1.366      ;
; -3.902 ; Control_Unit:Controle|RegWrite ; Register:File|s3[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.068     ; 1.366      ;
; -3.902 ; Control_Unit:Controle|RegWrite ; Register:File|s3[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.068     ; 1.366      ;
; -3.887 ; Control_Unit:Controle|RegDst   ; Register:File|s5[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.064     ; 1.355      ;
; -3.887 ; Control_Unit:Controle|RegDst   ; Register:File|s7[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.056     ; 1.363      ;
; -3.887 ; Control_Unit:Controle|RegDst   ; Register:File|s7[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.056     ; 1.363      ;
; -3.887 ; Control_Unit:Controle|RegDst   ; Register:File|s5[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.064     ; 1.355      ;
; -3.887 ; Control_Unit:Controle|RegDst   ; Register:File|s7[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.056     ; 1.363      ;
; -3.887 ; Control_Unit:Controle|RegDst   ; Register:File|s7[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.056     ; 1.363      ;
; -3.875 ; Control_Unit:Controle|RegDst   ; Register:File|s5[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.058     ; 1.349      ;
; -3.875 ; Control_Unit:Controle|RegDst   ; Register:File|s5[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.058     ; 1.349      ;
; -3.867 ; Control_Unit:Controle|RegWrite ; Register:File|s5[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.071     ; 1.328      ;
; -3.867 ; Control_Unit:Controle|RegWrite ; Register:File|s5[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.071     ; 1.328      ;
; -3.866 ; Control_Unit:Controle|RegDst   ; Register:File|s6[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.053     ; 1.345      ;
; -3.866 ; Control_Unit:Controle|RegDst   ; Register:File|s6[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.053     ; 1.345      ;
; -3.866 ; Control_Unit:Controle|RegDst   ; Register:File|s6[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.053     ; 1.345      ;
; -3.866 ; Control_Unit:Controle|RegDst   ; Register:File|s6[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.053     ; 1.345      ;
; -3.865 ; Control_Unit:Controle|RegWrite ; Register:File|s6[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.060     ; 1.337      ;
; -3.865 ; Control_Unit:Controle|RegWrite ; Register:File|s6[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.060     ; 1.337      ;
; -3.865 ; Control_Unit:Controle|RegWrite ; Register:File|s6[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.060     ; 1.337      ;
; -3.865 ; Control_Unit:Controle|RegWrite ; Register:File|s6[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.060     ; 1.337      ;
; -3.855 ; Control_Unit:Controle|RegWrite ; Register:File|s5[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.065     ; 1.322      ;
; -3.855 ; Control_Unit:Controle|RegWrite ; Register:File|s5[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.500        ; -3.065     ; 1.322      ;
+--------+--------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.775 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.775      ;
; -2.775 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.775      ;
; -2.775 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.775      ;
; -2.775 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.775      ;
; -2.775 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.775      ;
; -2.775 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.775      ;
; -2.775 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.775      ;
; -2.775 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.775      ;
; -2.698 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.698      ;
; -2.698 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.698      ;
; -2.698 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.698      ;
; -2.698 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.698      ;
; -2.698 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.698      ;
; -2.698 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.698      ;
; -2.698 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.698      ;
; -2.698 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.698      ;
; -2.653 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.653      ;
; -2.653 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.653      ;
; -2.653 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.653      ;
; -2.653 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.653      ;
; -2.653 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.653      ;
; -2.653 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.653      ;
; -2.653 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.653      ;
; -2.653 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.653      ;
; -2.648 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.648      ;
; -2.648 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.648      ;
; -2.648 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.648      ;
; -2.648 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.648      ;
; -2.648 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.648      ;
; -2.648 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.648      ;
; -2.648 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.648      ;
; -2.648 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.648      ;
; -2.623 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.623      ;
; -2.623 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.623      ;
; -2.623 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.623      ;
; -2.623 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.623      ;
; -2.623 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.623      ;
; -2.623 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.623      ;
; -2.623 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.623      ;
; -2.623 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.623      ;
; -2.617 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.617      ;
; -2.617 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.617      ;
; -2.617 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.617      ;
; -2.617 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.617      ;
; -2.617 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.617      ;
; -2.617 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.617      ;
; -2.617 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.617      ;
; -2.617 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.617      ;
; -2.510 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.510      ;
; -2.510 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.510      ;
; -2.510 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.510      ;
; -2.510 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.510      ;
; -2.510 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.510      ;
; -2.510 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.510      ;
; -2.510 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.510      ;
; -2.510 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.510      ;
; -2.487 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.487      ;
; -2.487 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.487      ;
; -2.487 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.487      ;
; -2.487 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.487      ;
; -2.487 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.487      ;
; -2.487 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.487      ;
; -2.487 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.487      ;
; -2.487 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.487      ;
; -2.226 ; Register:File|s6[5]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.082      ; 3.340      ;
; -2.211 ; Register:File|s0[5]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.082      ; 3.325      ;
; -2.189 ; Program_Counter:PC|PC[3]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.089      ; 3.310      ;
; -2.137 ; Program_Counter:PC|PC[2]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.089      ; 3.258      ;
; -2.114 ; Register:File|s6[6]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.082      ; 3.228      ;
; -2.103 ; Register:File|s4[5]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.073      ; 3.208      ;
; -2.100 ; Register:File|s0[6]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.082      ; 3.214      ;
; -2.098 ; Program_Counter:PC|PC[6]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.080      ; 3.210      ;
; -2.094 ; Register:File|s4[7]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.073      ; 3.199      ;
; -2.084 ; Register:File|s0[1]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.087      ; 3.203      ;
; -2.078 ; Register:File|s6[7]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.082      ; 3.192      ;
; -2.073 ; Program_Counter:PC|PC[1]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.089      ; 3.194      ;
; -2.069 ; Register:File|s4[1]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.094      ; 3.195      ;
; -2.064 ; Program_Counter:PC|PC[6]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.082      ; 3.178      ;
; -2.064 ; Register:File|s2[3]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.082      ; 3.178      ;
; -2.064 ; Register:File|s0[7]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.082      ; 3.178      ;
; -2.064 ; Register:File|s0[1]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.075      ; 3.171      ;
; -2.059 ; Register:File|s1[7]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.082      ; 3.173      ;
; -2.059 ; Program_Counter:PC|PC[3]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.077      ; 3.168      ;
; -2.054 ; Register:File|s5[6]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.087      ; 3.173      ;
; -2.047 ; Program_Counter:PC|PC[3]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.081      ; 3.160      ;
; -2.036 ; Register:File|s4[5]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.075      ; 3.143      ;
; -2.032 ; Register:File|s4[5]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.082      ; 3.146      ;
; -2.027 ; Register:File|s0[1]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.078      ; 3.137      ;
; -2.027 ; Register:File|s4[7]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.075      ; 3.134      ;
; -2.023 ; Register:File|s4[7]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.082      ; 3.137      ;
; -2.022 ; Register:File|s0[5]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.084      ; 3.138      ;
; -2.019 ; Register:File|s0[5]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.091      ; 3.142      ;
; -2.017 ; Register:File|s4[2]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.090      ; 3.139      ;
; -2.017 ; Register:File|s2[2]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.083      ; 3.132      ;
; -2.013 ; Program_Counter:PC|PC[0]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.089      ; 3.134      ;
; -2.009 ; Program_Counter:PC|PC[5]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.080      ; 3.121      ;
; -2.008 ; Program_Counter:PC|PC[3]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.081      ; 3.121      ;
; -2.007 ; Program_Counter:PC|PC[2]                                                                                                ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.077      ; 3.116      ;
; -2.005 ; Register:File|s4[5]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.070      ; 3.107      ;
; -2.001 ; Register:File|s1[1]                                                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                ; KEY[1]       ; CLOCK_50    ; 1.000        ; 0.086      ; 3.119      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                             ; Launch Clock ; Latch Clock                                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.130 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.954      ; 3.111      ;
; -2.130 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.954      ; 3.111      ;
; -2.130 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.954      ; 3.111      ;
; -2.130 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.954      ; 3.111      ;
; -2.130 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.954      ; 3.111      ;
; -2.130 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.954      ; 3.111      ;
; -2.130 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.954      ; 3.111      ;
; -1.743 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.841      ; 3.111      ;
; -1.743 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.841      ; 3.111      ;
; -1.743 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.841      ; 3.111      ;
; -1.743 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.841      ; 3.111      ;
; -1.743 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.841      ; 3.111      ;
; -1.743 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.841      ; 3.111      ;
; -1.743 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|ULAControl[2] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.841      ; 3.111      ;
; -1.290 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.454      ; 3.868      ;
; -1.290 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.454      ; 3.868      ;
; -1.290 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.454      ; 3.868      ;
; -1.290 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.454      ; 3.868      ;
; -1.290 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.454      ; 3.868      ;
; -1.290 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.454      ; 3.868      ;
; -1.290 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.454      ; 3.868      ;
; -1.146 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.442      ; 3.799      ;
; -1.146 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.442      ; 3.799      ;
; -1.146 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.442      ; 3.799      ;
; -1.146 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.442      ; 3.799      ;
; -1.146 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.442      ; 3.799      ;
; -1.146 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.442      ; 3.799      ;
; -1.146 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.442      ; 3.799      ;
; -1.049 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.437      ; 3.644      ;
; -1.049 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.437      ; 3.644      ;
; -1.049 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.437      ; 3.644      ;
; -1.049 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.437      ; 3.644      ;
; -1.049 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.437      ; 3.644      ;
; -1.049 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.437      ; 3.644      ;
; -1.049 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.437      ; 3.644      ;
; -0.998 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.451      ; 3.678      ;
; -0.998 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.451      ; 3.678      ;
; -0.998 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.451      ; 3.678      ;
; -0.998 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.451      ; 3.678      ;
; -0.998 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.451      ; 3.678      ;
; -0.998 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.451      ; 3.678      ;
; -0.998 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.451      ; 3.678      ;
; -0.980 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|MemWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.442      ; 3.577      ;
; -0.980 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|MemWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.442      ; 3.577      ;
; -0.980 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|MemWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.442      ; 3.577      ;
; -0.980 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|MemWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.442      ; 3.577      ;
; -0.980 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|MemWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.442      ; 3.577      ;
; -0.980 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|MemWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.442      ; 3.577      ;
; -0.980 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|MemWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.442      ; 3.577      ;
; -0.911 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|RegDst        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.444      ; 3.470      ;
; -0.911 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|RegDst        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.444      ; 3.470      ;
; -0.911 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|RegDst        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.444      ; 3.470      ;
; -0.911 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|RegDst        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.444      ; 3.470      ;
; -0.911 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|RegDst        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.444      ; 3.470      ;
; -0.911 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|RegDst        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.444      ; 3.470      ;
; -0.911 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|RegDst        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.444      ; 3.470      ;
; -0.903 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.341      ; 3.868      ;
; -0.903 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.341      ; 3.868      ;
; -0.903 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.341      ; 3.868      ;
; -0.903 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.341      ; 3.868      ;
; -0.903 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.341      ; 3.868      ;
; -0.903 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.341      ; 3.868      ;
; -0.903 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|ULASrc        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.341      ; 3.868      ;
; -0.888 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.453      ; 3.565      ;
; -0.888 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.453      ; 3.565      ;
; -0.888 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.453      ; 3.565      ;
; -0.888 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.453      ; 3.565      ;
; -0.888 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.453      ; 3.565      ;
; -0.888 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.453      ; 3.565      ;
; -0.888 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.453      ; 3.565      ;
; -0.759 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.329      ; 3.799      ;
; -0.759 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.329      ; 3.799      ;
; -0.759 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.329      ; 3.799      ;
; -0.759 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.329      ; 3.799      ;
; -0.759 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.329      ; 3.799      ;
; -0.759 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.329      ; 3.799      ;
; -0.759 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.329      ; 3.799      ;
; -0.753 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.452      ; 3.429      ;
; -0.753 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.452      ; 3.429      ;
; -0.753 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.452      ; 3.429      ;
; -0.753 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.452      ; 3.429      ;
; -0.753 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.452      ; 3.429      ;
; -0.753 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.452      ; 3.429      ;
; -0.753 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.452      ; 3.429      ;
; -0.662 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.324      ; 3.644      ;
; -0.662 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.324      ; 3.644      ;
; -0.662 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.324      ; 3.644      ;
; -0.662 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.324      ; 3.644      ;
; -0.662 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.324      ; 3.644      ;
; -0.662 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.324      ; 3.644      ;
; -0.662 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|Jump          ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.324      ; 3.644      ;
; -0.622 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|Branch        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.439      ; 3.284      ;
; -0.622 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|Branch        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.439      ; 3.284      ;
; -0.622 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|Branch        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.439      ; 3.284      ;
; -0.622 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|Branch        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.439      ; 3.284      ;
; -0.622 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|Branch        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.439      ; 3.284      ;
; -0.622 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|Branch        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.439      ; 3.284      ;
; -0.622 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|Branch        ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.439      ; 3.284      ;
; -0.611 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.338      ; 3.678      ;
; -0.611 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|RegWrite      ; CLOCK_50     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.338      ; 3.678      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                             ; Launch Clock                                                                                                            ; Latch Clock                                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.019 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.700      ; 2.803      ;
; -2.003 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.701      ; 2.820      ;
; -1.958 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.639      ; 2.803      ;
; -1.957 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULASrc        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.702      ; 2.867      ;
; -1.942 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.640      ; 2.820      ;
; -1.897 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|MemWrite      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.690      ; 2.915      ;
; -1.896 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULASrc        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.641      ; 2.867      ;
; -1.851 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|RegWrite      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.699      ; 2.970      ;
; -1.836 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|MemWrite      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.629      ; 2.915      ;
; -1.790 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|RegWrite      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.638      ; 2.970      ;
; -1.700 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|Jump          ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.685      ; 3.107      ;
; -1.683 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|Branch        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.687      ; 3.126      ;
; -1.644 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|MemtoReg      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.690      ; 3.168      ;
; -1.639 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|Jump          ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.624      ; 3.107      ;
; -1.622 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|Branch        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.626      ; 3.126      ;
; -1.583 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|MemtoReg      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.629      ; 3.168      ;
; -1.526 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|RegDst        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.692      ; 3.288      ;
; -1.519 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.700      ; 2.803      ;
; -1.503 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.701      ; 2.820      ;
; -1.465 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|RegDst        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.631      ; 3.288      ;
; -1.458 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.639      ; 2.803      ;
; -1.457 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULASrc        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.702      ; 2.867      ;
; -1.442 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.640      ; 2.820      ;
; -1.397 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|MemWrite      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.690      ; 2.915      ;
; -1.396 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULASrc        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.641      ; 2.867      ;
; -1.351 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|RegWrite      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.699      ; 2.970      ;
; -1.336 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|MemWrite      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.629      ; 2.915      ;
; -1.290 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|RegWrite      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.638      ; 2.970      ;
; -1.200 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|Jump          ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.685      ; 3.107      ;
; -1.183 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|Branch        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.687      ; 3.126      ;
; -1.144 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|MemtoReg      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.690      ; 3.168      ;
; -1.139 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|Jump          ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.624      ; 3.107      ;
; -1.122 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|Branch        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.626      ; 3.126      ;
; -1.083 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|MemtoReg      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.629      ; 3.168      ;
; -1.026 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|RegDst        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.692      ; 3.288      ;
; -0.965 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|RegDst        ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.631      ; 3.288      ;
; -0.684 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.202      ; 2.640      ;
; -0.623 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.141      ; 2.640      ;
; -0.184 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.202      ; 2.640      ;
; -0.123 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.141      ; 2.640      ;
; -0.093 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.896      ; 2.803      ;
; -0.093 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.896      ; 2.803      ;
; -0.093 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.896      ; 2.803      ;
; -0.093 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.896      ; 2.803      ;
; -0.093 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.896      ; 2.803      ;
; -0.093 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.896      ; 2.803      ;
; -0.093 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|ULAControl[0] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.896      ; 2.803      ;
; -0.077 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.897      ; 2.820      ;
; -0.077 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.897      ; 2.820      ;
; -0.077 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.897      ; 2.820      ;
; -0.077 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.897      ; 2.820      ;
; -0.077 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.897      ; 2.820      ;
; -0.077 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.897      ; 2.820      ;
; -0.077 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|ULAControl[1] ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.897      ; 2.820      ;
; -0.031 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|ULASrc        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.898      ; 2.867      ;
; -0.031 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|ULASrc        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.898      ; 2.867      ;
; -0.031 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|ULASrc        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.898      ; 2.867      ;
; -0.031 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|ULASrc        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.898      ; 2.867      ;
; -0.031 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|ULASrc        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.898      ; 2.867      ;
; -0.031 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|ULASrc        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.898      ; 2.867      ;
; -0.031 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|ULASrc        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.898      ; 2.867      ;
; 0.029  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|MemWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.886      ; 2.915      ;
; 0.029  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|MemWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.886      ; 2.915      ;
; 0.029  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|MemWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.886      ; 2.915      ;
; 0.029  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|MemWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.886      ; 2.915      ;
; 0.029  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|MemWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.886      ; 2.915      ;
; 0.029  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|MemWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.886      ; 2.915      ;
; 0.029  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|MemWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.886      ; 2.915      ;
; 0.075  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|RegWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.895      ; 2.970      ;
; 0.075  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|RegWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.895      ; 2.970      ;
; 0.075  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|RegWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.895      ; 2.970      ;
; 0.075  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|RegWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.895      ; 2.970      ;
; 0.075  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|RegWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.895      ; 2.970      ;
; 0.075  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|RegWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.895      ; 2.970      ;
; 0.075  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|RegWrite      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.895      ; 2.970      ;
; 0.226  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|Jump          ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.881      ; 3.107      ;
; 0.226  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|Jump          ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.881      ; 3.107      ;
; 0.226  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|Jump          ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.881      ; 3.107      ;
; 0.226  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|Jump          ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.881      ; 3.107      ;
; 0.226  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|Jump          ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.881      ; 3.107      ;
; 0.226  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|Jump          ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.881      ; 3.107      ;
; 0.226  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|Jump          ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.881      ; 3.107      ;
; 0.243  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|Branch        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.883      ; 3.126      ;
; 0.243  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|Branch        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.883      ; 3.126      ;
; 0.243  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|Branch        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.883      ; 3.126      ;
; 0.243  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|Branch        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.883      ; 3.126      ;
; 0.243  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|Branch        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.883      ; 3.126      ;
; 0.243  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|Branch        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.883      ; 3.126      ;
; 0.243  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|Branch        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.883      ; 3.126      ;
; 0.282  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.886      ; 3.168      ;
; 0.282  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.886      ; 3.168      ;
; 0.282  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.886      ; 3.168      ;
; 0.282  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.886      ; 3.168      ;
; 0.282  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.886      ; 3.168      ;
; 0.282  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.886      ; 3.168      ;
; 0.282  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Control_Unit:Controle|MemtoReg      ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.886      ; 3.168      ;
; 0.400  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Control_Unit:Controle|RegDst        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.888      ; 3.288      ;
; 0.400  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Control_Unit:Controle|RegDst        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.888      ; 3.288      ;
; 0.400  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Control_Unit:Controle|RegDst        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.888      ; 3.288      ;
; 0.400  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Control_Unit:Controle|RegDst        ; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.888      ; 3.288      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Control_Unit:Controle|ULAControl[1]'                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node           ; Launch Clock                                                                                                            ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.249 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[7] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 2.176      ; 0.927      ;
; -1.191 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[6] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 2.135      ; 0.944      ;
; -1.164 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[0] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 2.141      ; 0.977      ;
; -1.151 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|z         ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 2.139      ; 0.988      ;
; -1.123 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[5] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 2.108      ; 0.985      ;
; -1.118 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[3] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 2.109      ; 0.991      ;
; -1.063 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[4] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 2.141      ; 1.078      ;
; -1.005 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[2] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 2.108      ; 1.103      ;
; -1.001 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[1] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 2.174      ; 1.173      ;
; -0.749 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[7] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 2.176      ; 0.927      ;
; -0.691 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[6] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 2.135      ; 0.944      ;
; -0.664 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[0] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 2.141      ; 0.977      ;
; -0.651 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|z         ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 2.139      ; 0.988      ;
; -0.623 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[5] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 2.108      ; 0.985      ;
; -0.618 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[3] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 2.109      ; 0.991      ;
; -0.563 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[4] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 2.141      ; 1.078      ;
; -0.505 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[2] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 2.108      ; 1.103      ;
; -0.501 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; ULA:ALU|result[1] ; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 2.174      ; 1.173      ;
; 1.135  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 2.141      ; 3.398      ;
; 1.237  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 2.141      ; 3.500      ;
; 1.434  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 2.174      ; 3.730      ;
; 1.508  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 2.176      ; 3.806      ;
; 1.514  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 2.135      ; 3.771      ;
; 1.552  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 2.108      ; 3.782      ;
; 1.575  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|result[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; -0.617     ; 0.958      ;
; 1.594  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|z         ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 2.139      ; 3.855      ;
; 1.626  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 2.108      ; 3.856      ;
; 1.635  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 2.141      ; 3.398      ;
; 1.653  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; 2.109      ; 3.884      ;
; 1.658  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|result[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; -0.617     ; 1.041      ;
; 1.660  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|z         ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; -0.619     ; 1.041      ;
; 1.737  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 2.141      ; 3.500      ;
; 1.743  ; Register:File|s7[1]                                                                                                     ; ULA:ALU|result[1] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.598      ; 1.841      ;
; 1.819  ; Register:File|s5[4]                                                                                                     ; ULA:ALU|result[4] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.574      ; 1.893      ;
; 1.841  ; Register:File|s5[0]                                                                                                     ; ULA:ALU|result[0] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.569      ; 1.910      ;
; 1.860  ; Register:File|s3[3]                                                                                                     ; ULA:ALU|result[3] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.539      ; 1.899      ;
; 1.869  ; Register:File|s3[3]                                                                                                     ; ULA:ALU|z         ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.569      ; 1.938      ;
; 1.869  ; Register:File|s3[3]                                                                                                     ; ULA:ALU|result[4] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.571      ; 1.940      ;
; 1.869  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|result[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; -0.582     ; 1.287      ;
; 1.878  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|result[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; -0.584     ; 1.294      ;
; 1.904  ; Register:File|s5[6]                                                                                                     ; ULA:ALU|result[6] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.562      ; 1.966      ;
; 1.910  ; Register:File|s3[1]                                                                                                     ; ULA:ALU|result[1] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.604      ; 2.014      ;
; 1.931  ; Register:File|s3[0]                                                                                                     ; ULA:ALU|result[0] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.571      ; 2.002      ;
; 1.934  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[1] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 2.174      ; 3.730      ;
; 1.953  ; Register:File|s7[1]                                                                                                     ; ULA:ALU|z         ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.563      ; 2.016      ;
; 1.956  ; Register:File|s7[0]                                                                                                     ; ULA:ALU|result[0] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.565      ; 2.021      ;
; 1.961  ; Register:File|s5[5]                                                                                                     ; ULA:ALU|result[5] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.535      ; 1.996      ;
; 1.962  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|result[0] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; -0.504     ; 0.958      ;
; 1.967  ; Register:File|s7[1]                                                                                                     ; ULA:ALU|result[4] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.565      ; 2.032      ;
; 1.982  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|result[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; -0.650     ; 1.332      ;
; 1.991  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|result[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; -0.650     ; 1.341      ;
; 1.994  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|result[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; -0.649     ; 1.345      ;
; 1.998  ; Register:File|s3[5]                                                                                                     ; ULA:ALU|result[5] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.538      ; 2.036      ;
; 2.008  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[7] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 2.176      ; 3.806      ;
; 2.014  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 2.135      ; 3.771      ;
; 2.027  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|result[6] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; 0.000        ; -0.623     ; 1.404      ;
; 2.029  ; Register:File|s2[0]                                                                                                     ; ULA:ALU|result[0] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.576      ; 2.105      ;
; 2.039  ; Register:File|s3[3]                                                                                                     ; ULA:ALU|result[6] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.565      ; 2.104      ;
; 2.039  ; Register:File|s0[0]                                                                                                     ; ULA:ALU|result[0] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.568      ; 2.107      ;
; 2.042  ; Register:File|s2[6]                                                                                                     ; ULA:ALU|result[6] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.563      ; 2.105      ;
; 2.045  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|result[4] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; -0.504     ; 1.041      ;
; 2.047  ; Control_Unit:Controle|ULAControl[2]                                                                                     ; ULA:ALU|z         ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; -0.506     ; 1.041      ;
; 2.052  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[5] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 2.108      ; 3.782      ;
; 2.057  ; Register:File|s6[4]                                                                                                     ; ULA:ALU|result[4] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.563      ; 2.120      ;
; 2.060  ; Register:File|s7[1]                                                                                                     ; ULA:ALU|result[2] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.532      ; 2.092      ;
; 2.065  ; Register:File|s7[1]                                                                                                     ; ULA:ALU|result[3] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.533      ; 2.098      ;
; 2.065  ; Register:File|s3[5]                                                                                                     ; ULA:ALU|z         ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.569      ; 2.134      ;
; 2.071  ; Register:File|s0[6]                                                                                                     ; ULA:ALU|result[6] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.566      ; 2.137      ;
; 2.073  ; Register:File|s3[5]                                                                                                     ; ULA:ALU|result[6] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.565      ; 2.138      ;
; 2.075  ; Register:File|s6[0]                                                                                                     ; ULA:ALU|result[0] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.569      ; 2.144      ;
; 2.079  ; Register:File|s3[3]                                                                                                     ; ULA:ALU|result[7] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.606      ; 2.185      ;
; 2.080  ; Register:File|s2[4]                                                                                                     ; ULA:ALU|result[4] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.569      ; 2.149      ;
; 2.085  ; Register:File|s7[3]                                                                                                     ; ULA:ALU|result[3] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.534      ; 2.119      ;
; 2.090  ; Register:File|s5[4]                                                                                                     ; ULA:ALU|result[7] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.609      ; 2.199      ;
; 2.093  ; Register:File|s7[5]                                                                                                     ; ULA:ALU|result[5] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.533      ; 2.126      ;
; 2.093  ; Register:File|s3[6]                                                                                                     ; ULA:ALU|result[6] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.565      ; 2.158      ;
; 2.094  ; Register:File|s7[3]                                                                                                     ; ULA:ALU|z         ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.564      ; 2.158      ;
; 2.094  ; Register:File|s7[3]                                                                                                     ; ULA:ALU|result[4] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.566      ; 2.160      ;
; 2.094  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|z         ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 2.139      ; 3.855      ;
; 2.096  ; Register:File|s5[4]                                                                                                     ; ULA:ALU|result[6] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.568      ; 2.164      ;
; 2.102  ; Register:File|s1[6]                                                                                                     ; ULA:ALU|result[6] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.566      ; 2.168      ;
; 2.107  ; Register:File|s3[4]                                                                                                     ; ULA:ALU|result[4] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.573      ; 2.180      ;
; 2.119  ; Register:File|s7[2]                                                                                                     ; ULA:ALU|result[4] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.583      ; 2.202      ;
; 2.120  ; Register:File|s3[1]                                                                                                     ; ULA:ALU|z         ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.569      ; 2.189      ;
; 2.123  ; Register:File|s3[3]                                                                                                     ; ULA:ALU|result[5] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.538      ; 2.161      ;
; 2.126  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[2] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 2.108      ; 3.856      ;
; 2.132  ; Register:File|s2[2]                                                                                                     ; ULA:ALU|result[4] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.576      ; 2.208      ;
; 2.133  ; Register:File|s7[2]                                                                                                     ; ULA:ALU|z         ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.581      ; 2.214      ;
; 2.134  ; Register:File|s3[1]                                                                                                     ; ULA:ALU|result[4] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.571      ; 2.205      ;
; 2.134  ; Register:File|s7[2]                                                                                                     ; ULA:ALU|result[2] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.550      ; 2.184      ;
; 2.134  ; Register:File|s5[4]                                                                                                     ; ULA:ALU|result[5] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.541      ; 2.175      ;
; 2.137  ; Register:File|s7[1]                                                                                                     ; ULA:ALU|result[6] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.559      ; 2.196      ;
; 2.139  ; Register:File|s3[3]                                                                                                     ; ULA:ALU|result[0] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.571      ; 2.210      ;
; 2.146  ; Register:File|s2[2]                                                                                                     ; ULA:ALU|z         ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.574      ; 2.220      ;
; 2.147  ; Register:File|s2[2]                                                                                                     ; ULA:ALU|result[2] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.543      ; 2.190      ;
; 2.153  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ALU|result[3] ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 2.109      ; 3.884      ;
; 2.160  ; Register:File|s7[6]                                                                                                     ; ULA:ALU|result[6] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.559      ; 2.219      ;
; 2.160  ; Register:File|s7[5]                                                                                                     ; ULA:ALU|z         ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.564      ; 2.224      ;
; 2.163  ; Register:File|s5[2]                                                                                                     ; ULA:ALU|result[4] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.571      ; 2.234      ;
; 2.167  ; Register:File|s5[0]                                                                                                     ; ULA:ALU|result[1] ; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1] ; -0.500       ; 0.602      ; 2.269      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                       ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.115 ; Program_Counter:PC|PC[1]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.233      ; 0.486      ;
; 0.117 ; Program_Counter:PC|PC[6]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.233      ; 0.488      ;
; 0.120 ; Program_Counter:PC|PC[4]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.233      ; 0.491      ;
; 0.124 ; Program_Counter:PC|PC[3]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.233      ; 0.495      ;
; 0.124 ; Program_Counter:PC|PC[2]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.233      ; 0.495      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; Program_Counter:PC|PC[7]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.233      ; 0.614      ;
; 0.246 ; Program_Counter:PC|PC[0]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.233      ; 0.617      ;
; 0.252 ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.405      ;
; 0.258 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.410      ;
; 0.260 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.412      ;
; 0.267 ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.419      ;
; 0.271 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.423      ;
; 0.278 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.430      ;
; 0.294 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.446      ;
; 0.304 ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.456      ;
; 0.318 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.471      ;
; 0.323 ; Program_Counter:PC|PC[1]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.155      ; 0.616      ;
; 0.325 ; Program_Counter:PC|PC[4]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.155      ; 0.618      ;
; 0.332 ; Program_Counter:PC|PC[2]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.155      ; 0.625      ;
; 0.354 ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.506      ;
; 0.357 ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.514      ;
; 0.367 ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.372 ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.376 ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.382 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.534      ;
; 0.384 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.536      ;
; 0.386 ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.538      ;
; 0.388 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.540      ;
; 0.389 ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.541      ;
; 0.393 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.545      ;
; 0.393 ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.545      ;
; 0.393 ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.545      ;
; 0.395 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.547      ;
; 0.396 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.548      ;
; 0.403 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.555      ;
; 0.442 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.595      ;
; 0.444 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.596      ;
; 0.447 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.599      ;
; 0.448 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.600      ;
; 0.449 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.601      ;
; 0.449 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.601      ;
; 0.461 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.612      ;
; 0.461 ; Program_Counter:PC|PC[5]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.155      ; 0.754      ;
; 0.490 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.642      ;
; 0.491 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.643      ;
; 0.492 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.644      ;
; 0.492 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.644      ;
; 0.495 ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; Program_Counter:PC|PC[5]                  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; KEY[1]       ; CLOCK_50    ; 0.000        ; 0.233      ; 0.869      ;
; 0.499 ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.500 ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.505 ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.506 ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.511 ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[2]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.513 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.665      ;
; 0.513 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.665      ;
; 0.516 ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.517 ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[13]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[16]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[15]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.526 ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[4]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.678      ;
; 0.527 ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[5]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.679      ;
; 0.530 ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[11]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.682      ;
; 0.531 ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[3]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.683      ;
; 0.532 ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.684      ;
; 0.534 ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.686      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[1]'                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                        ; Launch Clock                                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.430 ; Register:File|s5[4]                                                                                                     ; Parallel_Out:Saida|Data_Out[4] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.582      ;
; 0.558 ; Register:File|s5[2]                                                                                                     ; Parallel_Out:Saida|Data_Out[2] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.004      ; 0.714      ;
; 0.567 ; Register:File|s3[0]                                                                                                     ; Parallel_Out:Saida|Data_Out[0] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.004      ; 0.723      ;
; 0.615 ; Register:File|s7[3]                                                                                                     ; Parallel_Out:Saida|Data_Out[3] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.008     ; 0.759      ;
; 0.631 ; Register:File|s3[2]                                                                                                     ; Parallel_Out:Saida|Data_Out[2] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.004      ; 0.787      ;
; 0.643 ; Register:File|s7[0]                                                                                                     ; Parallel_Out:Saida|Data_Out[0] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.002     ; 0.793      ;
; 0.658 ; Register:File|s2[3]                                                                                                     ; Parallel_Out:Saida|Data_Out[3] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.001      ; 0.811      ;
; 0.661 ; Register:File|s5[1]                                                                                                     ; Parallel_Out:Saida|Data_Out[1] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.813      ;
; 0.699 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[1]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.000        ; 1.571      ; 2.544      ;
; 0.702 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[3]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.000        ; 1.571      ; 2.547      ;
; 0.705 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[0]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.000        ; 1.571      ; 2.550      ;
; 0.711 ; Register:File|s2[1]                                                                                                     ; Parallel_Out:Saida|Data_Out[1] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.001      ; 0.864      ;
; 0.718 ; Register:File|s3[4]                                                                                                     ; Parallel_Out:Saida|Data_Out[4] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.001     ; 0.869      ;
; 0.723 ; Register:File|s4[2]                                                                                                     ; Parallel_Out:Saida|Data_Out[2] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.004      ; 0.879      ;
; 0.734 ; Register:File|s3[7]                                                                                                     ; Parallel_Out:Saida|Data_Out[7] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.004      ; 0.890      ;
; 0.801 ; Register:File|s5[5]                                                                                                     ; Parallel_Out:Saida|Data_Out[5] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.953      ;
; 0.820 ; Register:File|s4[0]                                                                                                     ; Parallel_Out:Saida|Data_Out[0] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.002     ; 0.970      ;
; 0.823 ; Program_Counter:PC|PC[0]                                                                                                ; Program_Counter:PC|PC[0]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.975      ;
; 0.823 ; Program_Counter:PC|PC[3]                                                                                                ; Program_Counter:PC|PC[3]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.975      ;
; 0.826 ; Program_Counter:PC|PC[6]                                                                                                ; Program_Counter:PC|PC[6]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.978      ;
; 0.830 ; Register:File|s5[7]                                                                                                     ; Parallel_Out:Saida|Data_Out[7] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.001      ; 0.983      ;
; 0.831 ; Register:File|s7[4]                                                                                                     ; Parallel_Out:Saida|Data_Out[4] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.008     ; 0.975      ;
; 0.837 ; Register:File|s0[7]                                                                                                     ; Parallel_Out:Saida|Data_Out[7] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.005      ; 0.994      ;
; 0.842 ; Register:File|s4[4]                                                                                                     ; Parallel_Out:Saida|Data_Out[4] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.011     ; 0.983      ;
; 0.845 ; Register:File|s5[6]                                                                                                     ; Parallel_Out:Saida|Data_Out[6] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 0.997      ;
; 0.845 ; Register:File|s3[1]                                                                                                     ; Parallel_Out:Saida|Data_Out[1] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.003     ; 0.994      ;
; 0.859 ; Register:File|s6[7]                                                                                                     ; Parallel_Out:Saida|Data_Out[7] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.004     ; 1.007      ;
; 0.863 ; Register:File|s2[4]                                                                                                     ; Parallel_Out:Saida|Data_Out[4] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.005     ; 1.010      ;
; 0.868 ; Register:File|s1[1]                                                                                                     ; Parallel_Out:Saida|Data_Out[1] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.002      ; 1.022      ;
; 0.871 ; Register:File|s4[3]                                                                                                     ; Parallel_Out:Saida|Data_Out[3] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.009     ; 1.014      ;
; 0.874 ; Register:File|s6[4]                                                                                                     ; Parallel_Out:Saida|Data_Out[4] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.011     ; 1.015      ;
; 0.879 ; Register:File|s1[2]                                                                                                     ; Parallel_Out:Saida|Data_Out[2] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.005      ; 1.036      ;
; 0.893 ; Register:File|s0[4]                                                                                                     ; Parallel_Out:Saida|Data_Out[4] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.001     ; 1.044      ;
; 0.898 ; Register:File|s1[3]                                                                                                     ; Parallel_Out:Saida|Data_Out[3] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.002      ; 1.052      ;
; 0.901 ; Register:File|s7[7]                                                                                                     ; Parallel_Out:Saida|Data_Out[7] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.001     ; 1.052      ;
; 0.904 ; Register:File|s4[7]                                                                                                     ; Parallel_Out:Saida|Data_Out[7] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.004     ; 1.052      ;
; 0.914 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[5]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.000        ; 1.571      ; 2.759      ;
; 0.925 ; Register:File|s4[1]                                                                                                     ; Parallel_Out:Saida|Data_Out[1] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.001      ; 1.078      ;
; 0.929 ; Register:File|s2[0]                                                                                                     ; Parallel_Out:Saida|Data_Out[0] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.009      ; 1.090      ;
; 0.937 ; Program_Counter:PC|PC[5]                                                                                                ; Program_Counter:PC|PC[5]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.089      ;
; 0.940 ; Register:File|s6[1]                                                                                                     ; Parallel_Out:Saida|Data_Out[1] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.001      ; 1.093      ;
; 0.945 ; Register:File|s7[2]                                                                                                     ; Parallel_Out:Saida|Data_Out[2] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.016      ; 1.113      ;
; 0.948 ; Program_Counter:PC|PC[4]                                                                                                ; Program_Counter:PC|PC[4]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.100      ;
; 0.953 ; Register:File|s2[7]                                                                                                     ; Parallel_Out:Saida|Data_Out[7] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.002      ; 1.107      ;
; 0.967 ; Program_Counter:PC|PC[2]                                                                                                ; Program_Counter:PC|PC[3]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.119      ;
; 0.967 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[4]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.000        ; 1.571      ; 2.812      ;
; 0.969 ; Register:File|s3[3]                                                                                                     ; Parallel_Out:Saida|Data_Out[3] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.003     ; 1.118      ;
; 0.971 ; Program_Counter:PC|PC[5]                                                                                                ; Program_Counter:PC|PC[6]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.123      ;
; 0.975 ; Program_Counter:PC|PC[1]                                                                                                ; Program_Counter:PC|PC[1]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.127      ;
; 0.977 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[2]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.000        ; 1.571      ; 2.822      ;
; 0.983 ; Register:File|s2[6]                                                                                                     ; Parallel_Out:Saida|Data_Out[6] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.001      ; 1.136      ;
; 0.987 ; Register:File|s2[2]                                                                                                     ; Parallel_Out:Saida|Data_Out[2] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.009      ; 1.148      ;
; 0.988 ; Program_Counter:PC|PC[7]                                                                                                ; Program_Counter:PC|PC[7]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.140      ;
; 0.990 ; Register:File|s5[0]                                                                                                     ; Parallel_Out:Saida|Data_Out[0] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.002      ; 1.144      ;
; 0.994 ; Register:File|s1[7]                                                                                                     ; Parallel_Out:Saida|Data_Out[7] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.005      ; 1.151      ;
; 0.995 ; Register:File|s0[0]                                                                                                     ; Parallel_Out:Saida|Data_Out[0] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.001      ; 1.148      ;
; 1.000 ; Register:File|s1[4]                                                                                                     ; Parallel_Out:Saida|Data_Out[4] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.002     ; 1.150      ;
; 1.012 ; Program_Counter:PC|PC[4]                                                                                                ; Program_Counter:PC|PC[6]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.164      ;
; 1.012 ; Register:File|s0[6]                                                                                                     ; Parallel_Out:Saida|Data_Out[6] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.004      ; 1.168      ;
; 1.024 ; Register:File|s4[5]                                                                                                     ; Parallel_Out:Saida|Data_Out[5] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.005     ; 1.171      ;
; 1.034 ; Register:File|s3[6]                                                                                                     ; Parallel_Out:Saida|Data_Out[6] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.003      ; 1.189      ;
; 1.036 ; Program_Counter:PC|PC[3]                                                                                                ; Program_Counter:PC|PC[6]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.188      ;
; 1.043 ; Register:File|s1[6]                                                                                                     ; Parallel_Out:Saida|Data_Out[6] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.004      ; 1.199      ;
; 1.052 ; Register:File|s6[5]                                                                                                     ; Parallel_Out:Saida|Data_Out[5] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.005     ; 1.199      ;
; 1.057 ; Register:File|s3[5]                                                                                                     ; Parallel_Out:Saida|Data_Out[5] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.003      ; 1.212      ;
; 1.059 ; Program_Counter:PC|PC[1]                                                                                                ; Program_Counter:PC|PC[3]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.211      ;
; 1.062 ; Register:File|s7[1]                                                                                                     ; Parallel_Out:Saida|Data_Out[1] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.009     ; 1.205      ;
; 1.075 ; Program_Counter:PC|PC[2]                                                                                                ; Program_Counter:PC|PC[6]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.227      ;
; 1.076 ; Register:File|s5[3]                                                                                                     ; Parallel_Out:Saida|Data_Out[3] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.003     ; 1.225      ;
; 1.077 ; Program_Counter:PC|PC[3]                                                                                                ; Program_Counter:PC|PC[4]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.229      ;
; 1.081 ; Program_Counter:PC|PC[4]                                                                                                ; Program_Counter:PC|PC[5]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.233      ;
; 1.082 ; Register:File|s1[0]                                                                                                     ; Parallel_Out:Saida|Data_Out[0] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.004      ; 1.238      ;
; 1.087 ; Register:File|s6[2]                                                                                                     ; Parallel_Out:Saida|Data_Out[2] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.008      ; 1.247      ;
; 1.094 ; Program_Counter:PC|PC[0]                                                                                                ; Program_Counter:PC|PC[3]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.246      ;
; 1.101 ; Register:File|s7[6]                                                                                                     ; Parallel_Out:Saida|Data_Out[6] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.003     ; 1.250      ;
; 1.105 ; Register:File|s0[1]                                                                                                     ; Parallel_Out:Saida|Data_Out[1] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.006     ; 1.251      ;
; 1.105 ; Program_Counter:PC|PC[3]                                                                                                ; Program_Counter:PC|PC[5]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.257      ;
; 1.109 ; Program_Counter:PC|PC[0]                                                                                                ; Program_Counter:PC|PC[1]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.261      ;
; 1.116 ; Program_Counter:PC|PC[2]                                                                                                ; Program_Counter:PC|PC[4]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.268      ;
; 1.118 ; Register:File|s0[2]                                                                                                     ; Parallel_Out:Saida|Data_Out[2] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.006      ; 1.276      ;
; 1.119 ; Register:File|s4[6]                                                                                                     ; Parallel_Out:Saida|Data_Out[6] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.005     ; 1.266      ;
; 1.128 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[6]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; 0.000        ; 1.571      ; 2.973      ;
; 1.131 ; Register:File|s0[3]                                                                                                     ; Parallel_Out:Saida|Data_Out[3] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.001     ; 1.282      ;
; 1.144 ; Program_Counter:PC|PC[2]                                                                                                ; Program_Counter:PC|PC[2]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.296      ;
; 1.144 ; Program_Counter:PC|PC[2]                                                                                                ; Program_Counter:PC|PC[5]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.296      ;
; 1.148 ; Register:File|s0[5]                                                                                                     ; Parallel_Out:Saida|Data_Out[5] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.004      ; 1.304      ;
; 1.161 ; Register:File|s6[0]                                                                                                     ; Parallel_Out:Saida|Data_Out[0] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.002      ; 1.315      ;
; 1.167 ; Program_Counter:PC|PC[1]                                                                                                ; Program_Counter:PC|PC[6]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.319      ;
; 1.194 ; Register:File|s7[5]                                                                                                     ; Parallel_Out:Saida|Data_Out[5] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.002     ; 1.344      ;
; 1.195 ; Register:File|s2[5]                                                                                                     ; Parallel_Out:Saida|Data_Out[5] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.001      ; 1.348      ;
; 1.199 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[1]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; -0.500       ; 1.571      ; 2.544      ;
; 1.202 ; Program_Counter:PC|PC[0]                                                                                                ; Program_Counter:PC|PC[6]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.354      ;
; 1.202 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[3]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; -0.500       ; 1.571      ; 2.547      ;
; 1.205 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Program_Counter:PC|PC[0]       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]      ; -0.500       ; 1.571      ; 2.550      ;
; 1.208 ; Program_Counter:PC|PC[1]                                                                                                ; Program_Counter:PC|PC[4]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.360      ;
; 1.222 ; Register:File|s6[3]                                                                                                     ; Parallel_Out:Saida|Data_Out[3] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.006     ; 1.368      ;
; 1.236 ; Program_Counter:PC|PC[1]                                                                                                ; Program_Counter:PC|PC[5]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.388      ;
; 1.237 ; Register:File|s6[6]                                                                                                     ; Parallel_Out:Saida|Data_Out[6] ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; -0.005     ; 1.384      ;
; 1.242 ; Program_Counter:PC|PC[6]                                                                                                ; Program_Counter:PC|PC[7]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.394      ;
; 1.243 ; Program_Counter:PC|PC[0]                                                                                                ; Program_Counter:PC|PC[4]       ; KEY[1]                                                                                                                  ; KEY[1]      ; 0.000        ; 0.000      ; 1.395      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0             ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0             ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1             ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1             ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2             ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2             ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3             ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3             ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4             ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4             ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5             ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5             ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6             ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6             ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7             ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7             ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM:Data_Mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0              ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[1]'                                                                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[1] ; Rise       ; KEY[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Parallel_Out:Saida|Data_Out[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Program_Counter:PC|PC[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Program_Counter:PC|PC[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Program_Counter:PC|PC[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Program_Counter:PC|PC[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Program_Counter:PC|PC[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Program_Counter:PC|PC[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Program_Counter:PC|PC[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Program_Counter:PC|PC[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Program_Counter:PC|PC[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Program_Counter:PC|PC[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Program_Counter:PC|PC[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Program_Counter:PC|PC[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Program_Counter:PC|PC[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Program_Counter:PC|PC[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Program_Counter:PC|PC[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Program_Counter:PC|PC[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s0[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s0[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s0[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s0[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s0[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s0[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s0[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s0[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s0[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s0[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s0[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s0[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s0[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s0[6]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s0[7]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s0[7]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s1[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s1[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s1[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s1[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s1[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s1[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s1[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s1[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s1[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s1[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s1[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s1[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s1[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s1[6]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s1[7]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s1[7]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s2[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s2[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s2[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s2[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s2[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s2[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s2[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s2[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s2[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s2[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s2[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s2[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s2[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s2[6]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s2[7]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s2[7]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s3[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s3[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s3[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s3[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s3[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s3[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s3[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s3[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s3[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s3[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s3[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s3[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s3[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s3[6]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s3[7]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s3[7]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s4[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Register:File|s4[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Register:File|s4[1]            ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------+
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|Branch             ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|Branch             ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|Jump               ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|Jump               ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|MemWrite           ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|MemWrite           ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|MemtoReg           ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|MemtoReg           ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|RegDst             ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|RegDst             ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|RegWrite           ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|RegWrite           ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|ULAControl[0]      ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|ULAControl[0]      ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|ULAControl[1]      ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|ULAControl[1]      ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|ULAControl[2]      ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|ULAControl[2]      ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|ULASrc             ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Control_Unit:Controle|ULASrc             ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|Branch|datad                    ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|Branch|datad                    ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|Jump|datad                      ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|Jump|datad                      ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|MemWrite|datad                  ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|MemWrite|datad                  ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|MemtoReg|datad                  ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|MemtoReg|datad                  ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|RegDst|datad                    ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|RegDst|datad                    ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|RegWrite|datad                  ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|RegWrite|datad                  ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[0]|datad             ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[0]|datad             ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[0]~4clkctrl|inclk[0] ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[0]~4clkctrl|inclk[0] ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[0]~4clkctrl|outclk   ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[0]~4clkctrl|outclk   ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[0]~4|combout         ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[0]~4|combout         ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[1]|datad             ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[1]|datad             ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[2]|datab             ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[2]|datab             ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULASrc|datad                    ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULASrc|datad                    ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|Branch             ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|Branch             ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|Jump               ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|Jump               ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|MemWrite           ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|MemWrite           ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|MemtoReg           ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|MemtoReg           ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|RegDst             ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|RegDst             ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|RegWrite           ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|RegWrite           ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|ULAControl[0]      ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|ULAControl[0]      ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|ULAControl[1]      ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|ULAControl[1]      ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|ULAControl[2]      ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|ULAControl[2]      ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|ULASrc             ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Control_Unit:Controle|ULASrc             ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|Branch|datad                    ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|Branch|datad                    ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|Jump|datad                      ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|Jump|datad                      ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|MemWrite|datad                  ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|MemWrite|datad                  ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|MemtoReg|datad                  ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|MemtoReg|datad                  ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|RegDst|datad                    ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|RegDst|datad                    ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|RegWrite|datad                  ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|RegWrite|datad                  ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]|datad             ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]|datad             ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]~4clkctrl|inclk[0] ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]~4clkctrl|inclk[0] ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]~4clkctrl|outclk   ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]~4clkctrl|outclk   ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]~4|combout         ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]~4|combout         ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[1]|datad             ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[1]|datad             ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[2]|datab             ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[2]|datab             ;
; 0.117  ; 0.117        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULASrc|datad                    ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULASrc|datad                    ;
; 0.225  ; 0.225        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]~3|combout         ;
; 0.225  ; 0.225        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]~3|combout         ;
; 0.225  ; 0.225        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]~4|datac           ;
; 0.225  ; 0.225        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; Controle|ULAControl[0]~4|datac           ;
; 0.318  ; 0.318        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|Equal0~1|combout                ;
; 0.318  ; 0.318        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|Equal0~1|combout                ;
; 0.318  ; 0.318        ; 0.000          ; High Pulse Width ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[0]~4|dataa           ;
; 0.318  ; 0.318        ; 0.000          ; Low Pulse Width  ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; Controle|ULAControl[0]~4|dataa           ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Control_Unit:Controle|ULAControl[1]'                                                                        ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|Mux1~0clkctrl|inclk[0]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|Mux1~0clkctrl|inclk[0]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|Mux1~0clkctrl|outclk       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|Mux1~0clkctrl|outclk       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|Mux1~0|combout             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|Mux1~0|combout             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Rise       ; ALU|Mux1~0|datac               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Rise       ; ALU|Mux1~0|datac               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[0]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[0]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[1]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[1]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[2]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[2]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[3]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[3]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[4]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[4]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[5]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[5]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[6]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[6]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[7]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|result[7]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|z|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ALU|z|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Rise       ; Controle|ULAControl[1]|combout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Rise       ; Controle|ULAControl[1]|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[0]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[0]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[1]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[1]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[2]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[2]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[3]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[3]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[4]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[4]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[5]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[5]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[6]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[6]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[7]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|result[7]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|z                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Control_Unit:Controle|ULAControl[1] ; Fall       ; ULA:ALU|z                      ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; KEY[1]     ; 1.084 ; 1.084 ; Rise       ; KEY[1]          ;
;  SW[0]    ; KEY[1]     ; 0.787 ; 0.787 ; Rise       ; KEY[1]          ;
;  SW[1]    ; KEY[1]     ; 0.860 ; 0.860 ; Rise       ; KEY[1]          ;
;  SW[2]    ; KEY[1]     ; 0.823 ; 0.823 ; Rise       ; KEY[1]          ;
;  SW[3]    ; KEY[1]     ; 1.084 ; 1.084 ; Rise       ; KEY[1]          ;
;  SW[4]    ; KEY[1]     ; 0.965 ; 0.965 ; Rise       ; KEY[1]          ;
;  SW[5]    ; KEY[1]     ; 0.972 ; 0.972 ; Rise       ; KEY[1]          ;
;  SW[6]    ; KEY[1]     ; 0.985 ; 0.985 ; Rise       ; KEY[1]          ;
;  SW[7]    ; KEY[1]     ; 0.820 ; 0.820 ; Rise       ; KEY[1]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; KEY[1]     ; -0.083 ; -0.083 ; Rise       ; KEY[1]          ;
;  SW[0]    ; KEY[1]     ; -0.335 ; -0.335 ; Rise       ; KEY[1]          ;
;  SW[1]    ; KEY[1]     ; -0.348 ; -0.348 ; Rise       ; KEY[1]          ;
;  SW[2]    ; KEY[1]     ; -0.395 ; -0.395 ; Rise       ; KEY[1]          ;
;  SW[3]    ; KEY[1]     ; -0.446 ; -0.446 ; Rise       ; KEY[1]          ;
;  SW[4]    ; KEY[1]     ; -0.470 ; -0.470 ; Rise       ; KEY[1]          ;
;  SW[5]    ; KEY[1]     ; -0.248 ; -0.248 ; Rise       ; KEY[1]          ;
;  SW[6]    ; KEY[1]     ; -0.577 ; -0.577 ; Rise       ; KEY[1]          ;
;  SW[7]    ; KEY[1]     ; -0.083 ; -0.083 ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                         ;
+--------------+-------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                         ;
+--------------+-------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                                ; 4.360 ; 4.360 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                                ; 4.130 ; 4.130 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                                ; 4.285 ; 4.285 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                                ; 3.949 ; 3.949 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                                ; 4.145 ; 4.145 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                                ; 4.275 ; 4.275 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                                ; 4.250 ; 4.250 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                                ; 4.293 ; 4.293 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                                ; 4.360 ; 4.360 ; Rise       ; CLOCK_50                                                                                                                ;
; LCD_EN       ; CLOCK_50                                                                                                                ; 3.953 ; 3.953 ; Rise       ; CLOCK_50                                                                                                                ;
; LCD_RS       ; CLOCK_50                                                                                                                ; 4.039 ; 4.039 ; Rise       ; CLOCK_50                                                                                                                ;
; LEDR[*]      ; Control_Unit:Controle|ULAControl[1]                                                                                     ; 3.496 ;       ; Rise       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
;  LEDR[5]     ; Control_Unit:Controle|ULAControl[1]                                                                                     ; 3.496 ;       ; Rise       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
; LEDR[*]      ; Control_Unit:Controle|ULAControl[1]                                                                                     ;       ; 3.496 ; Fall       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
;  LEDR[5]     ; Control_Unit:Controle|ULAControl[1]                                                                                     ;       ; 3.496 ; Fall       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
; LEDR[*]      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.117 ; 8.117 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.117 ; 8.117 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.267 ; 6.267 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.598 ; 7.598 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.559 ; 7.559 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.729 ; 7.729 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.056 ; 8.056 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.056 ; 8.056 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.206 ; 6.206 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.537 ; 7.537 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.498 ; 7.498 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.668 ; 7.668 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+-------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                 ;
+--------------+-------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                         ;
+--------------+-------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                                ; 3.949 ; 3.949 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                                ; 4.130 ; 4.130 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                                ; 4.285 ; 4.285 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                                ; 3.949 ; 3.949 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                                ; 4.145 ; 4.145 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                                ; 4.275 ; 4.275 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                                ; 4.250 ; 4.250 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                                ; 4.293 ; 4.293 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                                ; 4.360 ; 4.360 ; Rise       ; CLOCK_50                                                                                                                ;
; LCD_EN       ; CLOCK_50                                                                                                                ; 3.953 ; 3.953 ; Rise       ; CLOCK_50                                                                                                                ;
; LCD_RS       ; CLOCK_50                                                                                                                ; 4.039 ; 4.039 ; Rise       ; CLOCK_50                                                                                                                ;
; LEDR[*]      ; Control_Unit:Controle|ULAControl[1]                                                                                     ; 3.496 ;       ; Rise       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
;  LEDR[5]     ; Control_Unit:Controle|ULAControl[1]                                                                                     ; 3.496 ;       ; Rise       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
; LEDR[*]      ; Control_Unit:Controle|ULAControl[1]                                                                                     ;       ; 3.496 ; Fall       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
;  LEDR[5]     ; Control_Unit:Controle|ULAControl[1]                                                                                     ;       ; 3.496 ; Fall       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
; LEDR[*]      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.710 ; 5.710 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.560 ; 7.560 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.710 ; 5.710 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.041 ; 7.041 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.002 ; 7.002 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.172 ; 7.172 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.823 ; 5.823 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.673 ; 7.673 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.823 ; 5.823 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.154 ; 7.154 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.115 ; 7.115 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.285 ; 7.285 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+-------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                                                    ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                                         ; -10.533  ; -3.766  ; N/A      ; N/A     ; -2.000              ;
;  CLOCK_50                                                                                                                ; -6.492   ; -0.037  ; N/A      ; N/A     ; -2.000              ;
;  Control_Unit:Controle|ULAControl[1]                                                                                     ; -10.533  ; -2.012  ; N/A      ; N/A     ; 0.500               ;
;  KEY[1]                                                                                                                  ; -8.837   ; 0.430   ; N/A      ; N/A     ; -1.222              ;
;  RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -4.752   ; -3.766  ; N/A      ; N/A     ; -0.779              ;
; Design-wide TNS                                                                                                          ; -965.809 ; -47.111 ; 0.0      ; 0.0     ; -329.576            ;
;  CLOCK_50                                                                                                                ; -205.117 ; -0.131  ; N/A      ; N/A     ; -193.916            ;
;  Control_Unit:Controle|ULAControl[1]                                                                                     ; -88.111  ; -15.422 ; N/A      ; N/A     ; 0.000               ;
;  KEY[1]                                                                                                                  ; -642.215 ; 0.000   ; N/A      ; N/A     ; -81.222             ;
;  RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -30.366  ; -31.558 ; N/A      ; N/A     ; -54.438             ;
+--------------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; KEY[1]     ; 2.903 ; 2.903 ; Rise       ; KEY[1]          ;
;  SW[0]    ; KEY[1]     ; 2.266 ; 2.266 ; Rise       ; KEY[1]          ;
;  SW[1]    ; KEY[1]     ; 2.482 ; 2.482 ; Rise       ; KEY[1]          ;
;  SW[2]    ; KEY[1]     ; 2.345 ; 2.345 ; Rise       ; KEY[1]          ;
;  SW[3]    ; KEY[1]     ; 2.903 ; 2.903 ; Rise       ; KEY[1]          ;
;  SW[4]    ; KEY[1]     ; 2.607 ; 2.607 ; Rise       ; KEY[1]          ;
;  SW[5]    ; KEY[1]     ; 2.648 ; 2.648 ; Rise       ; KEY[1]          ;
;  SW[6]    ; KEY[1]     ; 2.698 ; 2.698 ; Rise       ; KEY[1]          ;
;  SW[7]    ; KEY[1]     ; 2.274 ; 2.274 ; Rise       ; KEY[1]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; KEY[1]     ; -0.083 ; -0.083 ; Rise       ; KEY[1]          ;
;  SW[0]    ; KEY[1]     ; -0.335 ; -0.335 ; Rise       ; KEY[1]          ;
;  SW[1]    ; KEY[1]     ; -0.348 ; -0.348 ; Rise       ; KEY[1]          ;
;  SW[2]    ; KEY[1]     ; -0.395 ; -0.395 ; Rise       ; KEY[1]          ;
;  SW[3]    ; KEY[1]     ; -0.446 ; -0.446 ; Rise       ; KEY[1]          ;
;  SW[4]    ; KEY[1]     ; -0.470 ; -0.470 ; Rise       ; KEY[1]          ;
;  SW[5]    ; KEY[1]     ; -0.248 ; -0.248 ; Rise       ; KEY[1]          ;
;  SW[6]    ; KEY[1]     ; -0.577 ; -0.577 ; Rise       ; KEY[1]          ;
;  SW[7]    ; KEY[1]     ; -0.083 ; -0.083 ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                           ;
+--------------+-------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                         ;
+--------------+-------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                                ; 7.949  ; 7.949  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                                ; 7.516  ; 7.516  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                                ; 7.839  ; 7.839  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                                ; 7.041  ; 7.041  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                                ; 7.488  ; 7.488  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                                ; 7.751  ; 7.751  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                                ; 7.679  ; 7.679  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                                ; 7.801  ; 7.801  ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                                ; 7.949  ; 7.949  ; Rise       ; CLOCK_50                                                                                                                ;
; LCD_EN       ; CLOCK_50                                                                                                                ; 7.176  ; 7.176  ; Rise       ; CLOCK_50                                                                                                                ;
; LCD_RS       ; CLOCK_50                                                                                                                ; 7.271  ; 7.271  ; Rise       ; CLOCK_50                                                                                                                ;
; LEDR[*]      ; Control_Unit:Controle|ULAControl[1]                                                                                     ; 6.687  ;        ; Rise       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
;  LEDR[5]     ; Control_Unit:Controle|ULAControl[1]                                                                                     ; 6.687  ;        ; Rise       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
; LEDR[*]      ; Control_Unit:Controle|ULAControl[1]                                                                                     ;        ; 6.687  ; Fall       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
;  LEDR[5]     ; Control_Unit:Controle|ULAControl[1]                                                                                     ;        ; 6.687  ; Fall       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
; LEDR[*]      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.199 ; 15.199 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.199 ; 15.199 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.820 ; 11.820 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.003 ; 14.003 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.126 ; 14.126 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.469 ; 14.469 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.068 ; 15.068 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.068 ; 15.068 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.689 ; 11.689 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.872 ; 13.872 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.995 ; 13.995 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.338 ; 14.338 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+-------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                 ;
+--------------+-------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                         ;
+--------------+-------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                                ; 3.949 ; 3.949 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                                ; 4.130 ; 4.130 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                                ; 4.285 ; 4.285 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                                ; 3.949 ; 3.949 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                                ; 4.145 ; 4.145 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                                ; 4.275 ; 4.275 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                                ; 4.250 ; 4.250 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                                ; 4.293 ; 4.293 ; Rise       ; CLOCK_50                                                                                                                ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                                ; 4.360 ; 4.360 ; Rise       ; CLOCK_50                                                                                                                ;
; LCD_EN       ; CLOCK_50                                                                                                                ; 3.953 ; 3.953 ; Rise       ; CLOCK_50                                                                                                                ;
; LCD_RS       ; CLOCK_50                                                                                                                ; 4.039 ; 4.039 ; Rise       ; CLOCK_50                                                                                                                ;
; LEDR[*]      ; Control_Unit:Controle|ULAControl[1]                                                                                     ; 3.496 ;       ; Rise       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
;  LEDR[5]     ; Control_Unit:Controle|ULAControl[1]                                                                                     ; 3.496 ;       ; Rise       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
; LEDR[*]      ; Control_Unit:Controle|ULAControl[1]                                                                                     ;       ; 3.496 ; Fall       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
;  LEDR[5]     ; Control_Unit:Controle|ULAControl[1]                                                                                     ;       ; 3.496 ; Fall       ; Control_Unit:Controle|ULAControl[1]                                                                                     ;
; LEDR[*]      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.710 ; 5.710 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.560 ; 7.560 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.710 ; 5.710 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.041 ; 7.041 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.002 ; 7.002 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.172 ; 7.172 ; Rise       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.823 ; 5.823 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.673 ; 7.673 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.823 ; 5.823 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.154 ; 7.154 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.115 ; 7.115 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.285 ; 7.285 ; Fall       ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+-------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                              ; To Clock                                                                                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                                ; CLOCK_50                                                                                                                ; 1841     ; 0        ; 0        ; 0        ;
; Control_Unit:Controle|ULAControl[1]                                                                                     ; CLOCK_50                                                                                                                ; 0        ; 8        ; 0        ; 0        ;
; KEY[1]                                                                                                                  ; CLOCK_50                                                                                                                ; 1600     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1]                                                                                     ; 0        ; 0        ; 27336    ; 0        ;
; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1]                                                                                     ; 0        ; 0        ; 10       ; 10       ;
; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1]                                                                                     ; 0        ; 0        ; 3216     ; 0        ;
; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; 0        ; 0        ; 414      ; 414      ;
; CLOCK_50                                                                                                                ; KEY[1]                                                                                                                  ; 5216     ; 0        ; 0        ; 0        ;
; Control_Unit:Controle|ULAControl[1]                                                                                     ; KEY[1]                                                                                                                  ; 0        ; 648      ; 0        ; 0        ;
; KEY[1]                                                                                                                  ; KEY[1]                                                                                                                  ; 220      ; 0        ; 0        ; 0        ;
; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]                                                                                                                  ; 335      ; 335      ; 0        ; 0        ;
; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1744     ; 0        ; 1744     ; 0        ;
; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 218      ; 218      ; 218      ; 218      ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                              ; To Clock                                                                                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                                ; CLOCK_50                                                                                                                ; 1841     ; 0        ; 0        ; 0        ;
; Control_Unit:Controle|ULAControl[1]                                                                                     ; CLOCK_50                                                                                                                ; 0        ; 8        ; 0        ; 0        ;
; KEY[1]                                                                                                                  ; CLOCK_50                                                                                                                ; 1600     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                ; Control_Unit:Controle|ULAControl[1]                                                                                     ; 0        ; 0        ; 27336    ; 0        ;
; Control_Unit:Controle|ULAControl[1]                                                                                     ; Control_Unit:Controle|ULAControl[1]                                                                                     ; 0        ; 0        ; 10       ; 10       ;
; KEY[1]                                                                                                                  ; Control_Unit:Controle|ULAControl[1]                                                                                     ; 0        ; 0        ; 3216     ; 0        ;
; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Control_Unit:Controle|ULAControl[1]                                                                                     ; 0        ; 0        ; 414      ; 414      ;
; CLOCK_50                                                                                                                ; KEY[1]                                                                                                                  ; 5216     ; 0        ; 0        ; 0        ;
; Control_Unit:Controle|ULAControl[1]                                                                                     ; KEY[1]                                                                                                                  ; 0        ; 648      ; 0        ; 0        ;
; KEY[1]                                                                                                                  ; KEY[1]                                                                                                                  ; 220      ; 0        ; 0        ; 0        ;
; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]                                                                                                                  ; 335      ; 335      ; 0        ; 0        ;
; CLOCK_50                                                                                                                ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1744     ; 0        ; 1744     ; 0        ;
; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 218      ; 218      ; 218      ; 218      ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 115   ; 115  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Dec 16 11:35:31 2022
Info: Command: quartus_sta Mod_Teste -c Mod_Teste
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Mod_Teste.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name KEY[1] KEY[1]
    Info (332105): create_clock -period 1.000 -name Control_Unit:Controle|ULAControl[1] Control_Unit:Controle|ULAControl[1]
    Info (332105): create_clock -period 1.000 -name RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Controle|ULAControl[0]~3  from: datac  to: combout
    Info (332098): Cell: Controle|ULAControl[0]~3  from: datad  to: combout
    Info (332098): Cell: Controle|WideOr1~0  from: dataa  to: combout
    Info (332098): Cell: Controle|WideOr1~0  from: datab  to: combout
    Info (332098): Cell: Controle|WideOr1~0  from: datac  to: combout
    Info (332098): Cell: Controle|WideOr8~0  from: dataa  to: combout
    Info (332098): Cell: Controle|WideOr8~0  from: datab  to: combout
    Info (332098): Cell: Controle|WideOr8~0  from: datac  to: combout
    Info (332098): Cell: Controle|WideOr8~0  from: datad  to: combout
    Info (332098): From: RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: Inst_Mem|altsyncram_component|auto_generated|ram_block1a0|portadataout[11]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -10.533
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.533       -88.111 Control_Unit:Controle|ULAControl[1] 
    Info (332119):    -8.837      -642.215 KEY[1] 
    Info (332119):    -6.492      -205.117 CLOCK_50 
    Info (332119):    -4.752       -30.366 RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -3.766
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.766       -31.558 RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.012       -15.422 Control_Unit:Controle|ULAControl[1] 
    Info (332119):    -0.037        -0.131 CLOCK_50 
    Info (332119):     0.917         0.000 KEY[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -193.916 CLOCK_50 
    Info (332119):    -1.222       -81.222 KEY[1] 
    Info (332119):    -0.779       -54.438 RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.500         0.000 Control_Unit:Controle|ULAControl[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Controle|ULAControl[0]~3  from: datac  to: combout
    Info (332098): Cell: Controle|ULAControl[0]~3  from: datad  to: combout
    Info (332098): Cell: Controle|WideOr1~0  from: dataa  to: combout
    Info (332098): Cell: Controle|WideOr1~0  from: datab  to: combout
    Info (332098): Cell: Controle|WideOr1~0  from: datac  to: combout
    Info (332098): Cell: Controle|WideOr8~0  from: dataa  to: combout
    Info (332098): Cell: Controle|WideOr8~0  from: datab  to: combout
    Info (332098): Cell: Controle|WideOr8~0  from: datac  to: combout
    Info (332098): Cell: Controle|WideOr8~0  from: datad  to: combout
    Info (332098): From: RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: Inst_Mem|altsyncram_component|auto_generated|ram_block1a0|portadataout[11]
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.982
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.982       -42.100 Control_Unit:Controle|ULAControl[1] 
    Info (332119):    -4.186      -306.901 KEY[1] 
    Info (332119):    -2.775       -68.513 CLOCK_50 
    Info (332119):    -2.130       -10.767 RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -2.019
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.019       -16.964 RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.249       -10.065 Control_Unit:Controle|ULAControl[1] 
    Info (332119):     0.115         0.000 CLOCK_50 
    Info (332119):     0.430         0.000 KEY[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -193.916 CLOCK_50 
    Info (332119):    -1.222       -81.222 KEY[1] 
    Info (332119):    -0.057        -2.622 RomInstMem_init:Inst_Mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.500         0.000 Control_Unit:Controle|ULAControl[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4550 megabytes
    Info: Processing ended: Fri Dec 16 11:35:32 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


