Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jan  1 22:25:38 2024
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_arty_a7_timing_summary_routed.rpt -pb hello_world_arty_a7_timing_summary_routed.pb -rpx hello_world_arty_a7_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world_arty_a7
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.534        0.000                      0                 4500        0.142        0.000                      0                 4500        4.500        0.000                       0                  1543  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           0.534        0.000                      0                 4499        0.142        0.000                      0                 4499        9.500        0.000                       0                  1541  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.027        0.000                      0                    1        0.284        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clock_50mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_50mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_50mhz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_50mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_50mhz_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.385ns  (logic 3.426ns (18.635%)  route 14.959ns (81.365%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.590ns = ( 27.590 - 20.000 ) 
    Source Clock Delay      (SCD):    8.330ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.816     8.330    rvsteel_soc_instance/system_bus_instance/clock_50mhz_BUFG
    SLICE_X11Y156        FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y156        FDSE (Prop_fdse_C_Q)         0.456     8.786 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          1.217    10.003    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X14Y154        LUT4 (Prop_lut4_I2_O)        0.146    10.149 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.452    10.601    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X14Y154        LUT5 (Prop_lut5_I4_O)        0.328    10.929 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         0.526    11.455    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X14Y154        LUT3 (Prop_lut3_I1_O)        0.124    11.579 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          0.604    12.183    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X11Y154        LUT6 (Prop_lut6_I3_O)        0.124    12.307 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         1.921    14.228    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X46Y168        MUXF7 (Prop_muxf7_S_O)       0.292    14.520 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4/O
                         net (fo=1, routed)           0.821    15.341    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4_n_0
    SLICE_X43Y168        LUT6 (Prop_lut6_I1_O)        0.297    15.638 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[27]_i_2/O
                         net (fo=22, routed)          1.377    17.015    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_5
    SLICE_X28Y161        LUT4 (Prop_lut4_I0_O)        0.124    17.139 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_24/O
                         net (fo=1, routed)           0.000    17.139    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_24_n_0
    SLICE_X28Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.689 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.870    18.558    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X25Y161        LUT6 (Prop_lut6_I1_O)        0.124    18.682 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_10/O
                         net (fo=1, routed)           0.589    19.271    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_10_n_0
    SLICE_X23Y160        LUT6 (Prop_lut6_I5_O)        0.124    19.395 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.027    20.422    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X17Y157        LUT5 (Prop_lut5_I1_O)        0.124    20.546 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.573    21.120    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X17Y157        LUT6 (Prop_lut6_I3_O)        0.124    21.244 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.347    22.590    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X10Y171        LUT6 (Prop_lut6_I3_O)        0.124    22.714 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1/O
                         net (fo=2, routed)           0.585    23.299    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1_n_0
    SLICE_X11Y171        LUT4 (Prop_lut4_I1_O)        0.124    23.423 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4/O
                         net (fo=3, routed)           0.863    24.287    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4_n_0
    SLICE_X11Y168        LUT5 (Prop_lut5_I3_O)        0.124    24.411 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_1/O
                         net (fo=51, routed)          1.402    25.813    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_1
    SLICE_X8Y150         LUT2 (Prop_lut2_I1_O)        0.117    25.930 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3/O
                         net (fo=4, routed)           0.786    26.715    rvsteel_soc_instance/ram_instance/ADDRARDADDR[9]
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.553    27.590    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.484    28.074    
                         clock uncertainty           -0.035    28.039    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.790    27.249    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.249    
                         arrival time                         -26.715    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.385ns  (logic 3.426ns (18.635%)  route 14.959ns (81.365%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.591ns = ( 27.591 - 20.000 ) 
    Source Clock Delay      (SCD):    8.330ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.816     8.330    rvsteel_soc_instance/system_bus_instance/clock_50mhz_BUFG
    SLICE_X11Y156        FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y156        FDSE (Prop_fdse_C_Q)         0.456     8.786 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          1.217    10.003    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X14Y154        LUT4 (Prop_lut4_I2_O)        0.146    10.149 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.452    10.601    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X14Y154        LUT5 (Prop_lut5_I4_O)        0.328    10.929 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         0.526    11.455    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X14Y154        LUT3 (Prop_lut3_I1_O)        0.124    11.579 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          0.604    12.183    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X11Y154        LUT6 (Prop_lut6_I3_O)        0.124    12.307 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         1.921    14.228    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X46Y168        MUXF7 (Prop_muxf7_S_O)       0.292    14.520 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4/O
                         net (fo=1, routed)           0.821    15.341    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4_n_0
    SLICE_X43Y168        LUT6 (Prop_lut6_I1_O)        0.297    15.638 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[27]_i_2/O
                         net (fo=22, routed)          1.377    17.015    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_5
    SLICE_X28Y161        LUT4 (Prop_lut4_I0_O)        0.124    17.139 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_24/O
                         net (fo=1, routed)           0.000    17.139    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_24_n_0
    SLICE_X28Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.689 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.870    18.558    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X25Y161        LUT6 (Prop_lut6_I1_O)        0.124    18.682 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_10/O
                         net (fo=1, routed)           0.589    19.271    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_10_n_0
    SLICE_X23Y160        LUT6 (Prop_lut6_I5_O)        0.124    19.395 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.027    20.422    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X17Y157        LUT5 (Prop_lut5_I1_O)        0.124    20.546 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.573    21.120    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X17Y157        LUT6 (Prop_lut6_I3_O)        0.124    21.244 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.347    22.590    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X10Y171        LUT6 (Prop_lut6_I3_O)        0.124    22.714 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1/O
                         net (fo=2, routed)           0.585    23.299    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1_n_0
    SLICE_X11Y171        LUT4 (Prop_lut4_I1_O)        0.124    23.423 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4/O
                         net (fo=3, routed)           0.863    24.287    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4_n_0
    SLICE_X11Y168        LUT5 (Prop_lut5_I3_O)        0.124    24.411 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_1/O
                         net (fo=51, routed)          1.402    25.813    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_1
    SLICE_X8Y150         LUT2 (Prop_lut2_I1_O)        0.117    25.930 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3/O
                         net (fo=4, routed)           0.786    26.716    rvsteel_soc_instance/ram_instance/ADDRARDADDR[9]
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.554    27.591    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism              0.484    28.075    
                         clock uncertainty           -0.035    28.040    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.790    27.250    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.250    
                         arrival time                         -26.716    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.376ns  (logic 3.428ns (18.654%)  route 14.948ns (81.346%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.590ns = ( 27.590 - 20.000 ) 
    Source Clock Delay      (SCD):    8.330ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.816     8.330    rvsteel_soc_instance/system_bus_instance/clock_50mhz_BUFG
    SLICE_X11Y156        FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y156        FDSE (Prop_fdse_C_Q)         0.456     8.786 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          1.217    10.003    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X14Y154        LUT4 (Prop_lut4_I2_O)        0.146    10.149 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.452    10.601    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X14Y154        LUT5 (Prop_lut5_I4_O)        0.328    10.929 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         0.526    11.455    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X14Y154        LUT3 (Prop_lut3_I1_O)        0.124    11.579 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          0.604    12.183    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X11Y154        LUT6 (Prop_lut6_I3_O)        0.124    12.307 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         1.921    14.228    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X46Y168        MUXF7 (Prop_muxf7_S_O)       0.292    14.520 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4/O
                         net (fo=1, routed)           0.821    15.341    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4_n_0
    SLICE_X43Y168        LUT6 (Prop_lut6_I1_O)        0.297    15.638 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[27]_i_2/O
                         net (fo=22, routed)          1.377    17.015    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_5
    SLICE_X28Y161        LUT4 (Prop_lut4_I0_O)        0.124    17.139 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_24/O
                         net (fo=1, routed)           0.000    17.139    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_24_n_0
    SLICE_X28Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.689 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.870    18.558    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X25Y161        LUT6 (Prop_lut6_I1_O)        0.124    18.682 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_10/O
                         net (fo=1, routed)           0.589    19.271    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_10_n_0
    SLICE_X23Y160        LUT6 (Prop_lut6_I5_O)        0.124    19.395 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.027    20.422    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X17Y157        LUT5 (Prop_lut5_I1_O)        0.124    20.546 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.573    21.120    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X17Y157        LUT6 (Prop_lut6_I3_O)        0.124    21.244 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.347    22.590    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X10Y171        LUT6 (Prop_lut6_I3_O)        0.124    22.714 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1/O
                         net (fo=2, routed)           0.585    23.299    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1_n_0
    SLICE_X11Y171        LUT4 (Prop_lut4_I1_O)        0.124    23.423 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4/O
                         net (fo=3, routed)           0.863    24.287    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4_n_0
    SLICE_X11Y168        LUT5 (Prop_lut5_I3_O)        0.124    24.411 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_1/O
                         net (fo=51, routed)          1.277    25.688    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_1
    SLICE_X9Y153         LUT2 (Prop_lut2_I1_O)        0.119    25.807 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_10/O
                         net (fo=4, routed)           0.900    26.707    rvsteel_soc_instance/ram_instance/ADDRARDADDR[2]
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.553    27.590    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.484    28.074    
                         clock uncertainty           -0.035    28.039    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.774    27.265    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.265    
                         arrival time                         -26.707    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.376ns  (logic 3.428ns (18.654%)  route 14.948ns (81.346%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.591ns = ( 27.591 - 20.000 ) 
    Source Clock Delay      (SCD):    8.330ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.816     8.330    rvsteel_soc_instance/system_bus_instance/clock_50mhz_BUFG
    SLICE_X11Y156        FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y156        FDSE (Prop_fdse_C_Q)         0.456     8.786 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          1.217    10.003    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X14Y154        LUT4 (Prop_lut4_I2_O)        0.146    10.149 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.452    10.601    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X14Y154        LUT5 (Prop_lut5_I4_O)        0.328    10.929 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         0.526    11.455    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X14Y154        LUT3 (Prop_lut3_I1_O)        0.124    11.579 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          0.604    12.183    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X11Y154        LUT6 (Prop_lut6_I3_O)        0.124    12.307 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         1.921    14.228    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X46Y168        MUXF7 (Prop_muxf7_S_O)       0.292    14.520 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4/O
                         net (fo=1, routed)           0.821    15.341    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4_n_0
    SLICE_X43Y168        LUT6 (Prop_lut6_I1_O)        0.297    15.638 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[27]_i_2/O
                         net (fo=22, routed)          1.377    17.015    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_5
    SLICE_X28Y161        LUT4 (Prop_lut4_I0_O)        0.124    17.139 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_24/O
                         net (fo=1, routed)           0.000    17.139    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_24_n_0
    SLICE_X28Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.689 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.870    18.558    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X25Y161        LUT6 (Prop_lut6_I1_O)        0.124    18.682 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_10/O
                         net (fo=1, routed)           0.589    19.271    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_10_n_0
    SLICE_X23Y160        LUT6 (Prop_lut6_I5_O)        0.124    19.395 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.027    20.422    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X17Y157        LUT5 (Prop_lut5_I1_O)        0.124    20.546 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.573    21.120    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X17Y157        LUT6 (Prop_lut6_I3_O)        0.124    21.244 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.347    22.590    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X10Y171        LUT6 (Prop_lut6_I3_O)        0.124    22.714 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1/O
                         net (fo=2, routed)           0.585    23.299    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1_n_0
    SLICE_X11Y171        LUT4 (Prop_lut4_I1_O)        0.124    23.423 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4/O
                         net (fo=3, routed)           0.863    24.287    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4_n_0
    SLICE_X11Y168        LUT5 (Prop_lut5_I3_O)        0.124    24.411 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_1/O
                         net (fo=51, routed)          1.277    25.688    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_1
    SLICE_X9Y153         LUT2 (Prop_lut2_I1_O)        0.119    25.807 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_10/O
                         net (fo=4, routed)           0.900    26.707    rvsteel_soc_instance/ram_instance/ADDRARDADDR[2]
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.554    27.591    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism              0.484    28.075    
                         clock uncertainty           -0.035    28.040    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.774    27.266    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.266    
                         arrival time                         -26.707    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.293ns  (logic 3.427ns (18.734%)  route 14.866ns (81.266%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.590ns = ( 27.590 - 20.000 ) 
    Source Clock Delay      (SCD):    8.330ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.816     8.330    rvsteel_soc_instance/system_bus_instance/clock_50mhz_BUFG
    SLICE_X11Y156        FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y156        FDSE (Prop_fdse_C_Q)         0.456     8.786 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          1.217    10.003    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X14Y154        LUT4 (Prop_lut4_I2_O)        0.146    10.149 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.452    10.601    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X14Y154        LUT5 (Prop_lut5_I4_O)        0.328    10.929 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         0.526    11.455    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X14Y154        LUT3 (Prop_lut3_I1_O)        0.124    11.579 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          0.604    12.183    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X11Y154        LUT6 (Prop_lut6_I3_O)        0.124    12.307 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         1.921    14.228    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X46Y168        MUXF7 (Prop_muxf7_S_O)       0.292    14.520 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4/O
                         net (fo=1, routed)           0.821    15.341    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4_n_0
    SLICE_X43Y168        LUT6 (Prop_lut6_I1_O)        0.297    15.638 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[27]_i_2/O
                         net (fo=22, routed)          1.377    17.015    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_5
    SLICE_X28Y161        LUT4 (Prop_lut4_I0_O)        0.124    17.139 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_24/O
                         net (fo=1, routed)           0.000    17.139    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_24_n_0
    SLICE_X28Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.689 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.870    18.558    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X25Y161        LUT6 (Prop_lut6_I1_O)        0.124    18.682 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_10/O
                         net (fo=1, routed)           0.589    19.271    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_10_n_0
    SLICE_X23Y160        LUT6 (Prop_lut6_I5_O)        0.124    19.395 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.027    20.422    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X17Y157        LUT5 (Prop_lut5_I1_O)        0.124    20.546 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.573    21.120    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X17Y157        LUT6 (Prop_lut6_I3_O)        0.124    21.244 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.347    22.590    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X10Y171        LUT6 (Prop_lut6_I3_O)        0.124    22.714 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1/O
                         net (fo=2, routed)           0.585    23.299    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1_n_0
    SLICE_X11Y171        LUT4 (Prop_lut4_I1_O)        0.124    23.423 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4/O
                         net (fo=3, routed)           0.863    24.287    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4_n_0
    SLICE_X11Y168        LUT5 (Prop_lut5_I3_O)        0.124    24.411 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_1/O
                         net (fo=51, routed)          1.326    25.737    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_1
    SLICE_X9Y151         LUT2 (Prop_lut2_I1_O)        0.118    25.855 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6/O
                         net (fo=4, routed)           0.769    26.624    rvsteel_soc_instance/ram_instance/ADDRARDADDR[6]
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.553    27.590    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.484    28.074    
                         clock uncertainty           -0.035    28.039    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.768    27.271    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.271    
                         arrival time                         -26.624    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.279ns  (logic 3.427ns (18.748%)  route 14.852ns (81.252%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.591ns = ( 27.591 - 20.000 ) 
    Source Clock Delay      (SCD):    8.330ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.816     8.330    rvsteel_soc_instance/system_bus_instance/clock_50mhz_BUFG
    SLICE_X11Y156        FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y156        FDSE (Prop_fdse_C_Q)         0.456     8.786 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          1.217    10.003    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X14Y154        LUT4 (Prop_lut4_I2_O)        0.146    10.149 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.452    10.601    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X14Y154        LUT5 (Prop_lut5_I4_O)        0.328    10.929 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         0.526    11.455    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X14Y154        LUT3 (Prop_lut3_I1_O)        0.124    11.579 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          0.604    12.183    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X11Y154        LUT6 (Prop_lut6_I3_O)        0.124    12.307 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         1.921    14.228    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X46Y168        MUXF7 (Prop_muxf7_S_O)       0.292    14.520 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4/O
                         net (fo=1, routed)           0.821    15.341    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4_n_0
    SLICE_X43Y168        LUT6 (Prop_lut6_I1_O)        0.297    15.638 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[27]_i_2/O
                         net (fo=22, routed)          1.377    17.015    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_5
    SLICE_X28Y161        LUT4 (Prop_lut4_I0_O)        0.124    17.139 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_24/O
                         net (fo=1, routed)           0.000    17.139    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_24_n_0
    SLICE_X28Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.689 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.870    18.558    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X25Y161        LUT6 (Prop_lut6_I1_O)        0.124    18.682 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_10/O
                         net (fo=1, routed)           0.589    19.271    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_10_n_0
    SLICE_X23Y160        LUT6 (Prop_lut6_I5_O)        0.124    19.395 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.027    20.422    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X17Y157        LUT5 (Prop_lut5_I1_O)        0.124    20.546 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.573    21.120    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X17Y157        LUT6 (Prop_lut6_I3_O)        0.124    21.244 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.347    22.590    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X10Y171        LUT6 (Prop_lut6_I3_O)        0.124    22.714 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1/O
                         net (fo=2, routed)           0.585    23.299    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1_n_0
    SLICE_X11Y171        LUT4 (Prop_lut4_I1_O)        0.124    23.423 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4/O
                         net (fo=3, routed)           0.863    24.287    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4_n_0
    SLICE_X11Y168        LUT5 (Prop_lut5_I3_O)        0.124    24.411 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_1/O
                         net (fo=51, routed)          1.326    25.737    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_1
    SLICE_X9Y151         LUT2 (Prop_lut2_I1_O)        0.118    25.855 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6/O
                         net (fo=4, routed)           0.755    26.610    rvsteel_soc_instance/ram_instance/ADDRARDADDR[6]
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.554    27.591    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism              0.484    28.075    
                         clock uncertainty           -0.035    28.040    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.768    27.272    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.272    
                         arrival time                         -26.610    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.444ns  (logic 3.433ns (18.613%)  route 15.011ns (81.387%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.590ns = ( 27.590 - 20.000 ) 
    Source Clock Delay      (SCD):    8.330ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.816     8.330    rvsteel_soc_instance/system_bus_instance/clock_50mhz_BUFG
    SLICE_X11Y156        FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y156        FDSE (Prop_fdse_C_Q)         0.456     8.786 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          1.217    10.003    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X14Y154        LUT4 (Prop_lut4_I2_O)        0.146    10.149 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.452    10.601    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X14Y154        LUT5 (Prop_lut5_I4_O)        0.328    10.929 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         0.526    11.455    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X14Y154        LUT3 (Prop_lut3_I1_O)        0.124    11.579 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          0.604    12.183    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X11Y154        LUT6 (Prop_lut6_I3_O)        0.124    12.307 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         1.921    14.228    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X46Y168        MUXF7 (Prop_muxf7_S_O)       0.292    14.520 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4/O
                         net (fo=1, routed)           0.821    15.341    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4_n_0
    SLICE_X43Y168        LUT6 (Prop_lut6_I1_O)        0.297    15.638 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[27]_i_2/O
                         net (fo=22, routed)          1.377    17.015    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_5
    SLICE_X28Y161        LUT4 (Prop_lut4_I0_O)        0.124    17.139 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_24/O
                         net (fo=1, routed)           0.000    17.139    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_24_n_0
    SLICE_X28Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.689 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.870    18.558    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X25Y161        LUT6 (Prop_lut6_I1_O)        0.124    18.682 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_10/O
                         net (fo=1, routed)           0.589    19.271    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_10_n_0
    SLICE_X23Y160        LUT6 (Prop_lut6_I5_O)        0.124    19.395 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.027    20.422    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X17Y157        LUT5 (Prop_lut5_I1_O)        0.124    20.546 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.573    21.120    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X17Y157        LUT6 (Prop_lut6_I3_O)        0.124    21.244 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.347    22.590    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X10Y171        LUT6 (Prop_lut6_I3_O)        0.124    22.714 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1/O
                         net (fo=2, routed)           0.585    23.299    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1_n_0
    SLICE_X11Y171        LUT4 (Prop_lut4_I1_O)        0.124    23.423 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4/O
                         net (fo=3, routed)           0.863    24.287    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4_n_0
    SLICE_X11Y168        LUT5 (Prop_lut5_I3_O)        0.124    24.411 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_1/O
                         net (fo=51, routed)          1.326    25.737    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_1
    SLICE_X9Y151         LUT2 (Prop_lut2_I1_O)        0.124    25.861 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_8/O
                         net (fo=4, routed)           0.914    26.774    rvsteel_soc_instance/ram_instance/ADDRARDADDR[4]
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.553    27.590    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.484    28.074    
                         clock uncertainty           -0.035    28.039    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    27.473    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.473    
                         arrival time                         -26.774    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.431ns  (logic 3.433ns (18.626%)  route 14.998ns (81.374%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.591ns = ( 27.591 - 20.000 ) 
    Source Clock Delay      (SCD):    8.330ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.816     8.330    rvsteel_soc_instance/system_bus_instance/clock_50mhz_BUFG
    SLICE_X11Y156        FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y156        FDSE (Prop_fdse_C_Q)         0.456     8.786 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          1.217    10.003    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X14Y154        LUT4 (Prop_lut4_I2_O)        0.146    10.149 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.452    10.601    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X14Y154        LUT5 (Prop_lut5_I4_O)        0.328    10.929 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         0.526    11.455    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X14Y154        LUT3 (Prop_lut3_I1_O)        0.124    11.579 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          0.604    12.183    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X11Y154        LUT6 (Prop_lut6_I3_O)        0.124    12.307 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         1.921    14.228    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X46Y168        MUXF7 (Prop_muxf7_S_O)       0.292    14.520 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4/O
                         net (fo=1, routed)           0.821    15.341    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4_n_0
    SLICE_X43Y168        LUT6 (Prop_lut6_I1_O)        0.297    15.638 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[27]_i_2/O
                         net (fo=22, routed)          1.377    17.015    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_5
    SLICE_X28Y161        LUT4 (Prop_lut4_I0_O)        0.124    17.139 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_24/O
                         net (fo=1, routed)           0.000    17.139    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_24_n_0
    SLICE_X28Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.689 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.870    18.558    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X25Y161        LUT6 (Prop_lut6_I1_O)        0.124    18.682 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_10/O
                         net (fo=1, routed)           0.589    19.271    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_10_n_0
    SLICE_X23Y160        LUT6 (Prop_lut6_I5_O)        0.124    19.395 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.027    20.422    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X17Y157        LUT5 (Prop_lut5_I1_O)        0.124    20.546 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.573    21.120    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X17Y157        LUT6 (Prop_lut6_I3_O)        0.124    21.244 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.347    22.590    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X10Y171        LUT6 (Prop_lut6_I3_O)        0.124    22.714 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1/O
                         net (fo=2, routed)           0.585    23.299    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1_n_0
    SLICE_X11Y171        LUT4 (Prop_lut4_I1_O)        0.124    23.423 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4/O
                         net (fo=3, routed)           0.863    24.287    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4_n_0
    SLICE_X11Y168        LUT5 (Prop_lut5_I3_O)        0.124    24.411 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_1/O
                         net (fo=51, routed)          1.326    25.737    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_1
    SLICE_X9Y151         LUT2 (Prop_lut2_I1_O)        0.124    25.861 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_8/O
                         net (fo=4, routed)           0.901    26.762    rvsteel_soc_instance/ram_instance/ADDRARDADDR[4]
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.554    27.591    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism              0.484    28.075    
                         clock uncertainty           -0.035    28.040    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    27.474    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.474    
                         arrival time                         -26.762    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.395ns  (logic 3.433ns (18.662%)  route 14.962ns (81.338%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.591ns = ( 27.591 - 20.000 ) 
    Source Clock Delay      (SCD):    8.330ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.816     8.330    rvsteel_soc_instance/system_bus_instance/clock_50mhz_BUFG
    SLICE_X11Y156        FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y156        FDSE (Prop_fdse_C_Q)         0.456     8.786 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          1.217    10.003    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X14Y154        LUT4 (Prop_lut4_I2_O)        0.146    10.149 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.452    10.601    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X14Y154        LUT5 (Prop_lut5_I4_O)        0.328    10.929 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         0.526    11.455    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X14Y154        LUT3 (Prop_lut3_I1_O)        0.124    11.579 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          0.604    12.183    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X11Y154        LUT6 (Prop_lut6_I3_O)        0.124    12.307 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         1.921    14.228    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X46Y168        MUXF7 (Prop_muxf7_S_O)       0.292    14.520 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4/O
                         net (fo=1, routed)           0.821    15.341    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4_n_0
    SLICE_X43Y168        LUT6 (Prop_lut6_I1_O)        0.297    15.638 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[27]_i_2/O
                         net (fo=22, routed)          1.377    17.015    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_5
    SLICE_X28Y161        LUT4 (Prop_lut4_I0_O)        0.124    17.139 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_24/O
                         net (fo=1, routed)           0.000    17.139    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_24_n_0
    SLICE_X28Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.689 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.870    18.558    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X25Y161        LUT6 (Prop_lut6_I1_O)        0.124    18.682 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_10/O
                         net (fo=1, routed)           0.589    19.271    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_10_n_0
    SLICE_X23Y160        LUT6 (Prop_lut6_I5_O)        0.124    19.395 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.027    20.422    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X17Y157        LUT5 (Prop_lut5_I1_O)        0.124    20.546 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.573    21.120    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X17Y157        LUT6 (Prop_lut6_I3_O)        0.124    21.244 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.347    22.590    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X10Y171        LUT6 (Prop_lut6_I3_O)        0.124    22.714 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1/O
                         net (fo=2, routed)           0.585    23.299    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1_n_0
    SLICE_X11Y171        LUT4 (Prop_lut4_I1_O)        0.124    23.423 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4/O
                         net (fo=3, routed)           0.863    24.287    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4_n_0
    SLICE_X11Y168        LUT5 (Prop_lut5_I3_O)        0.124    24.411 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_1/O
                         net (fo=51, routed)          1.282    25.692    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_1
    SLICE_X9Y152         LUT2 (Prop_lut2_I1_O)        0.124    25.816 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=4, routed)           0.909    26.726    rvsteel_soc_instance/ram_instance/ADDRARDADDR[8]
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.554    27.591    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism              0.484    28.075    
                         clock uncertainty           -0.035    28.040    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    27.474    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.474    
                         arrival time                         -26.726    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.394ns  (logic 3.433ns (18.664%)  route 14.961ns (81.336%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.590ns = ( 27.590 - 20.000 ) 
    Source Clock Delay      (SCD):    8.330ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.816     8.330    rvsteel_soc_instance/system_bus_instance/clock_50mhz_BUFG
    SLICE_X11Y156        FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y156        FDSE (Prop_fdse_C_Q)         0.456     8.786 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          1.217    10.003    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X14Y154        LUT4 (Prop_lut4_I2_O)        0.146    10.149 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.452    10.601    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X14Y154        LUT5 (Prop_lut5_I4_O)        0.328    10.929 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         0.526    11.455    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X14Y154        LUT3 (Prop_lut3_I1_O)        0.124    11.579 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          0.604    12.183    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X11Y154        LUT6 (Prop_lut6_I3_O)        0.124    12.307 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         1.921    14.228    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X46Y168        MUXF7 (Prop_muxf7_S_O)       0.292    14.520 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4/O
                         net (fo=1, routed)           0.821    15.341    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4_n_0
    SLICE_X43Y168        LUT6 (Prop_lut6_I1_O)        0.297    15.638 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[27]_i_2/O
                         net (fo=22, routed)          1.377    17.015    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_5
    SLICE_X28Y161        LUT4 (Prop_lut4_I0_O)        0.124    17.139 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_24/O
                         net (fo=1, routed)           0.000    17.139    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_24_n_0
    SLICE_X28Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.689 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.870    18.558    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X25Y161        LUT6 (Prop_lut6_I1_O)        0.124    18.682 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_10/O
                         net (fo=1, routed)           0.589    19.271    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_10_n_0
    SLICE_X23Y160        LUT6 (Prop_lut6_I5_O)        0.124    19.395 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.027    20.422    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X17Y157        LUT5 (Prop_lut5_I1_O)        0.124    20.546 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.573    21.120    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X17Y157        LUT6 (Prop_lut6_I3_O)        0.124    21.244 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.347    22.590    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X10Y171        LUT6 (Prop_lut6_I3_O)        0.124    22.714 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1/O
                         net (fo=2, routed)           0.585    23.299    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1_n_0
    SLICE_X11Y171        LUT4 (Prop_lut4_I1_O)        0.124    23.423 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4/O
                         net (fo=3, routed)           0.863    24.287    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4_n_0
    SLICE_X11Y168        LUT5 (Prop_lut5_I3_O)        0.124    24.411 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_1/O
                         net (fo=51, routed)          1.282    25.692    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_1
    SLICE_X9Y152         LUT2 (Prop_lut2_I1_O)        0.124    25.816 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=4, routed)           0.908    26.724    rvsteel_soc_instance/ram_instance/ADDRARDADDR[8]
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.553    27.590    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.484    28.074    
                         clock uncertainty           -0.035    28.039    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    27.473    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.473    
                         arrival time                         -26.724    
  -------------------------------------------------------------------
                         slack                                  0.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.572     2.502    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X8Y149         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_fdre_C_Q)         0.164     2.666 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[18]/Q
                         net (fo=2, routed)           0.253     2.919    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[18]
    SLICE_X8Y149         LUT5 (Prop_lut5_I0_O)        0.045     2.964 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_1_i_14/O
                         net (fo=1, routed)           0.229     3.193    rvsteel_soc_instance/ram_instance/p_1_in[18]
    RAMB36_X0Y30         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.971     3.487    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y30         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
                         clock pessimism             -0.590     2.896    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     3.051    rvsteel_soc_instance/ram_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.820%)  route 0.348ns (65.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.654     2.585    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X11Y150        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDRE (Prop_fdre_C_Q)         0.141     2.726 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[11]/Q
                         net (fo=2, routed)           0.123     2.849    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[11]
    SLICE_X11Y150        LUT5 (Prop_lut5_I0_O)        0.045     2.894 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_17/O
                         net (fo=1, routed)           0.225     3.119    rvsteel_soc_instance/ram_instance/p_1_in[11]
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.885     3.401    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.590     2.811    
    RAMB36_X0Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     2.966    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.844ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.652     2.583    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y158         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y158         FDRE (Prop_fdre_C_Q)         0.141     2.724 r  rvsteel_soc_instance/uart_instance/rx_register_reg[0]/Q
                         net (fo=1, routed)           0.110     2.834    rvsteel_soc_instance/uart_instance/rx_register_reg_n_0_[0]
    SLICE_X8Y157         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.927     3.443    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y157         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[0]/C
                         clock pessimism             -0.844     2.599    
    SLICE_X8Y157         FDRE (Hold_fdre_C_D)         0.059     2.658    rvsteel_soc_instance/uart_instance/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.658    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.844ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.652     2.583    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y158         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y158         FDRE (Prop_fdre_C_Q)         0.141     2.724 r  rvsteel_soc_instance/uart_instance/rx_register_reg[3]/Q
                         net (fo=2, routed)           0.122     2.846    rvsteel_soc_instance/uart_instance/p_2_in[2]
    SLICE_X8Y157         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.927     3.443    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y157         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[3]/C
                         clock pessimism             -0.844     2.599    
    SLICE_X8Y157         FDRE (Hold_fdre_C_D)         0.063     2.662    rvsteel_soc_instance/uart_instance/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.844ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.652     2.583    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y158         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y158         FDRE (Prop_fdre_C_Q)         0.141     2.724 r  rvsteel_soc_instance/uart_instance/rx_register_reg[2]/Q
                         net (fo=2, routed)           0.122     2.846    rvsteel_soc_instance/uart_instance/p_2_in[1]
    SLICE_X8Y157         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.927     3.443    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y157         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[2]/C
                         clock pessimism             -0.844     2.599    
    SLICE_X8Y157         FDRE (Hold_fdre_C_D)         0.063     2.662    rvsteel_soc_instance/uart_instance/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.844ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.652     2.583    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y158         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y158         FDRE (Prop_fdre_C_Q)         0.141     2.724 r  rvsteel_soc_instance/uart_instance/rx_register_reg[1]/Q
                         net (fo=2, routed)           0.122     2.846    rvsteel_soc_instance/uart_instance/p_2_in[0]
    SLICE_X8Y157         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.927     3.443    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y157         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[1]/C
                         clock pessimism             -0.844     2.599    
    SLICE_X8Y157         FDRE (Hold_fdre_C_D)         0.052     2.651    rvsteel_soc_instance/uart_instance/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.193%)  route 0.392ns (67.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.654     2.585    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X11Y150        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDRE (Prop_fdre_C_Q)         0.141     2.726 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[13]/Q
                         net (fo=2, routed)           0.224     2.950    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[13]
    SLICE_X11Y150        LUT5 (Prop_lut5_I0_O)        0.045     2.995 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_15/O
                         net (fo=1, routed)           0.167     3.163    rvsteel_soc_instance/ram_instance/p_1_in[13]
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.885     3.401    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y29         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.590     2.811    
    RAMB36_X0Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     2.966    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.163    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.586%)  route 0.117ns (45.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.860ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.652     2.583    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y158         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y158         FDRE (Prop_fdre_C_Q)         0.141     2.724 r  rvsteel_soc_instance/uart_instance/rx_register_reg[3]/Q
                         net (fo=2, routed)           0.117     2.841    rvsteel_soc_instance/uart_instance/p_2_in[2]
    SLICE_X9Y158         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.927     3.443    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y158         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[2]/C
                         clock pessimism             -0.860     2.583    
    SLICE_X9Y158         FDRE (Hold_fdre_C_D)         0.047     2.630    rvsteel_soc_instance/uart_instance/rx_register_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.523%)  route 0.125ns (37.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.860ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.653     2.584    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X12Y156        FDSE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y156        FDSE (Prop_fdse_C_Q)         0.164     2.748 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[0]/Q
                         net (fo=2, routed)           0.125     2.873    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction[0]
    SLICE_X12Y156        LUT4 (Prop_lut4_I3_O)        0.045     2.918 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction[0]_i_1/O
                         net (fo=1, routed)           0.000     2.918    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction[0]_i_1_n_0
    SLICE_X12Y156        FDSE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.928     3.444    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X12Y156        FDSE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[0]/C
                         clock pessimism             -0.860     2.584    
    SLICE_X12Y156        FDSE (Hold_fdse_C_D)         0.121     2.705    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.572     2.502    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X10Y149        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y149        FDRE (Prop_fdre_C_Q)         0.164     2.666 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[10]/Q
                         net (fo=2, routed)           0.126     2.792    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[10]
    SLICE_X10Y149        LUT4 (Prop_lut4_I0_O)        0.045     2.837 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[10]_i_1/O
                         net (fo=1, routed)           0.000     2.837    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[10]_i_1_n_0
    SLICE_X10Y149        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.843     3.359    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X10Y149        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[10]/C
                         clock pessimism             -0.856     2.502    
    SLICE_X10Y149        FDRE (Hold_fdre_C_D)         0.121     2.623    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_50mhz_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y29   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y30   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y29   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y30   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clock_50mhz_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y154  halt_debounced_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y173   reset_debounced_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y156  rvsteel_soc_instance/ram_instance/read_response_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y153  rvsteel_soc_instance/ram_instance/write_response_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y159  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y154  halt_debounced_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y154  halt_debounced_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y173   reset_debounced_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y173   reset_debounced_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y156  rvsteel_soc_instance/ram_instance/read_response_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y156  rvsteel_soc_instance/ram_instance/read_response_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y153  rvsteel_soc_instance/ram_instance/write_response_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y153  rvsteel_soc_instance/ram_instance/write_response_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y159  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y159  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y154  halt_debounced_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y154  halt_debounced_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y173   reset_debounced_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y173   reset_debounced_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y156  rvsteel_soc_instance/ram_instance/read_response_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y156  rvsteel_soc_instance/ram_instance/read_response_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y153  rvsteel_soc_instance/ram_instance/write_response_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y153  rvsteel_soc_instance/ram_instance/write_response_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y159  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y159  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.027ns  (required time - arrival time)
  Source:                 clock_50mhz_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           1.266     6.949    clock_50mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.073 f  clock_50mhz_i_1/O
                         net (fo=1, routed)           0.000     7.073    clock_50mhz_i_1_n_0
    SLICE_X52Y96         FDRE                                         f  clock_50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    14.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clock_50mhz_reg/C
                         clock pessimism              0.180    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029    15.100    clock_50mhz_reg
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                  8.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 clock_50mhz_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 11.999 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns = ( 11.624 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564    11.483    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    11.624 f  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.459    12.083    clock_50mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.128 r  clock_50mhz_i_1/O
                         net (fo=1, routed)           0.000    12.128    clock_50mhz_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clock_50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clock_50mhz_reg/C
                         clock pessimism             -0.245    11.753    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091    11.844    clock_50mhz_reg
  -------------------------------------------------------------------
                         required time                        -11.844    
                         arrival time                          12.128    
  -------------------------------------------------------------------
                         slack                                  0.284    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.407ns  (logic 4.041ns (63.062%)  route 2.367ns (36.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.817     8.331    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X12Y152        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y152        FDRE (Prop_fdre_C_Q)         0.518     8.849 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           2.367    11.216    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    14.739 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.739    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.387ns (67.153%)  route 0.679ns (32.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.654     2.585    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X12Y152        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y152        FDRE (Prop_fdre_C_Q)         0.164     2.749 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.679     3.427    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.651 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.651    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.842ns  (logic 1.650ns (34.086%)  route 3.191ns (65.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.719ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.194     3.721    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X9Y161         LUT6 (Prop_lut6_I4_O)        0.124     3.845 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.997     4.842    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X8Y165         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.682     7.719    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y165         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[12]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.842ns  (logic 1.650ns (34.086%)  route 3.191ns (65.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.719ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.194     3.721    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X9Y161         LUT6 (Prop_lut6_I4_O)        0.124     3.845 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.997     4.842    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X8Y165         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.682     7.719    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y165         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[13]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 1.650ns (35.089%)  route 3.053ns (64.911%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.194     3.721    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X9Y161         LUT6 (Prop_lut6_I4_O)        0.124     3.845 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.859     4.703    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.683     7.720    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y164         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 1.650ns (35.089%)  route 3.053ns (64.911%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.194     3.721    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X9Y161         LUT6 (Prop_lut6_I4_O)        0.124     3.845 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.859     4.703    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.683     7.720    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y164         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 1.650ns (35.089%)  route 3.053ns (64.911%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.194     3.721    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X9Y161         LUT6 (Prop_lut6_I4_O)        0.124     3.845 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.859     4.703    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.683     7.720    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y164         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 1.650ns (35.089%)  route 3.053ns (64.911%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.194     3.721    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X9Y161         LUT6 (Prop_lut6_I4_O)        0.124     3.845 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.859     4.703    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.683     7.720    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y164         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.555ns  (logic 1.650ns (36.232%)  route 2.905ns (63.768%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.194     3.721    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X9Y161         LUT6 (Prop_lut6_I4_O)        0.124     3.845 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.710     4.555    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X8Y163         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.683     7.720    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y163         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.555ns  (logic 1.650ns (36.232%)  route 2.905ns (63.768%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.194     3.721    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X9Y161         LUT6 (Prop_lut6_I4_O)        0.124     3.845 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.710     4.555    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X8Y163         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.683     7.720    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y163         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[5]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.555ns  (logic 1.650ns (36.232%)  route 2.905ns (63.768%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.194     3.721    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X9Y161         LUT6 (Prop_lut6_I4_O)        0.124     3.845 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.710     4.555    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X8Y163         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.683     7.720    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y163         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[6]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.555ns  (logic 1.650ns (36.232%)  route 2.905ns (63.768%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.194     3.721    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X9Y161         LUT6 (Prop_lut6_I4_O)        0.124     3.845 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.710     4.555    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X8Y163         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.683     7.720    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y163         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.294ns (32.454%)  route 0.611ns (67.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.611     0.905    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X9Y160         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.926     3.442    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y160         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.255ns (26.176%)  route 0.720ns (73.824%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.720     0.975    reset_IBUF
    SLICE_X8Y173         FDRE                                         r  reset_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.913     3.429    clock_50mhz_BUFG
    SLICE_X8Y173         FDRE                                         r  reset_debounced_reg/C

Slack:                    inf
  Source:                 halt
                            (input port)
  Destination:            halt_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.286ns (22.524%)  route 0.983ns (77.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  halt (IN)
                         net (fo=0)                   0.000     0.000    halt
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  halt_IBUF_inst/O
                         net (fo=1, routed)           0.983     1.269    halt_IBUF
    SLICE_X14Y154        FDRE                                         r  halt_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.928     3.444    clock_50mhz_BUFG
    SLICE_X14Y154        FDRE                                         r  halt_debounced_reg/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.433ns  (logic 0.384ns (26.778%)  route 1.049ns (73.222%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 f  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.814     1.108    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X8Y161         LUT4 (Prop_lut4_I1_O)        0.045     1.153 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_2/O
                         net (fo=2, routed)           0.235     1.388    rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_2_n_0
    SLICE_X8Y161         LUT6 (Prop_lut6_I0_O)        0.045     1.433 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.433    rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_1_n_0
    SLICE_X8Y161         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.926     3.442    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y161         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.433ns  (logic 0.339ns (23.638%)  route 1.094ns (76.362%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.894     1.188    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X9Y161         LUT6 (Prop_lut6_I4_O)        0.045     1.233 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.200     1.433    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X8Y162         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.924     3.440    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y162         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.433ns  (logic 0.339ns (23.638%)  route 1.094ns (76.362%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.894     1.188    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X9Y161         LUT6 (Prop_lut6_I4_O)        0.045     1.233 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.200     1.433    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X8Y162         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.924     3.440    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y162         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.433ns  (logic 0.339ns (23.638%)  route 1.094ns (76.362%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.894     1.188    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X9Y161         LUT6 (Prop_lut6_I4_O)        0.045     1.233 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.200     1.433    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X8Y162         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.924     3.440    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y162         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.433ns  (logic 0.339ns (23.638%)  route 1.094ns (76.362%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.894     1.188    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X9Y161         LUT6 (Prop_lut6_I4_O)        0.045     1.233 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.200     1.433    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X8Y162         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.924     3.440    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y162         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[3]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.438ns  (logic 0.384ns (26.685%)  route 1.054ns (73.315%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        3.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 f  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.814     1.108    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X8Y161         LUT4 (Prop_lut4_I1_O)        0.045     1.153 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_2/O
                         net (fo=2, routed)           0.240     1.393    rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_2_n_0
    SLICE_X8Y161         LUT4 (Prop_lut4_I0_O)        0.045     1.438 r  rvsteel_soc_instance/uart_instance/rx_active_i_1/O
                         net (fo=1, routed)           0.000     1.438    rvsteel_soc_instance/uart_instance/rx_active_i_1_n_0
    SLICE_X8Y161         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.926     3.442    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y161         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.497ns  (logic 0.339ns (22.638%)  route 1.158ns (77.362%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.894     1.188    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X9Y161         LUT6 (Prop_lut6_I4_O)        0.045     1.233 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.263     1.497    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X8Y163         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.923     3.439    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y163         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/C





