// Seed: 3250581897
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  always disable id_3;
  assign id_3 = 1;
  tri id_4 = id_3;
  assign id_3 = id_3;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2;
  assign id_1 = id_1;
  assign id_1 = 1;
  tri1 id_3;
  assign module_3.id_5 = 0;
  tri id_4;
  initial id_4 = id_1;
  wire id_5;
  tri0 id_6;
  logic [7:0] id_7;
  always @(posedge 1'b0 or posedge 1 !== 1);
  assign id_4 = 1;
  wire id_8;
  id_9 :
  assert property (@(posedge 1 or id_7[1]) 1)
  else id_8 = 1;
  assign id_6 = (1);
  wire id_10;
endmodule
macromodule module_3 (
    output wor id_0,
    output wire id_1,
    output supply0 id_2,
    output supply1 id_3
    , id_5
);
  assign id_0 = id_5;
  assign id_1 = id_5;
  module_2 modCall_1 ();
  wand id_6 = 1;
endmodule
