---
title: "Chip Packaging Materials"
company: "ASE / Amkor / JCET"
country: "Taiwan / USA / China"
selling_price: 5
inputs:
  - name: "Package Substrate"
    cost: 2
    link: "organic-substrate"
  - name: "Molding Compound"
    cost: 1.5
    link: "epoxy-molding-compound"
  - name: "Solder Balls"
    cost: 1
    link: "bga-solder-balls"
  - name: "Die Attach"
    cost: 0.3
    link: "thermal-adhesive"
  - name: "Bond Wires"
    cost: 0.2
    link: "gold-wire"
value_created: 0
lead_time_days: 93
minimum_order_quantity: 5000
transportation_method: "truck"
geopolitical_risk: "low"
price_volatility: "medium"

certifications:
  - "ISO9001"
  - "ISO14001"
data_quality: "estimated"
---

# How to Make Chip Packaging

**Top Market Leaders:**
- [Tsmc](/companies/tsmc)
- [Samsung Electronics](/companies/samsung-electronics)
- [Intel](/companies/intel)



Protects silicon die, provides electrical connections, dissipates heat.

**[Package Substrate](organic-substrate):** Multi-layer PCB (4-8 layers) with fine pitch traces. Connects die pads to [BGA Solder Balls](bga-solder-balls) on bottom.

**[Molding Compound](epoxy-molding-compound):** Epoxy resin with silica filler. Encapsulates die. Protects from moisture, mechanical stress. CTE matched to silicon (prevents cracking).

**[Die Attach](thermal-adhesive):** Thermal adhesive or solder bonds die to substrate. Conducts heat.

**[Bond Wires](gold-wire):** 25Âµm gold or copper wires connect die pads to substrate. Wire bonding: 5-10 bonds/second. Flip-chip alternative: solder bumps, no wires.

Package types: QFN (Quad Flat No-leads), BGA (Ball Grid Array), LGA (Land Grid Array), CSP (Chip Scale Package).
