begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2014 Ruslan Bukin<br@bsdpad.com>  * All rights reserved.  *  * This software was developed by SRI International and the University of  * Cambridge Computer Laboratory under DARPA/AFRL contract (FA8750-10-C-0237)  * ("CTSRD"), as part of the DARPA CRASH research programme.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_comment
comment|/*  * Altera FPGA Manager.  * Chapter 4, Cyclone V Device Handbook (CV-5V2 2014.07.22)  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<sys/malloc.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<sys/timeet.h>
end_include

begin_include
include|#
directive|include
file|<sys/timetc.h>
end_include

begin_include
include|#
directive|include
file|<sys/conf.h>
end_include

begin_include
include|#
directive|include
file|<sys/uio.h>
end_include

begin_include
include|#
directive|include
file|<dev/fdt/fdt_common.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/openfirm.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus_subr.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/fdt.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/intr.h>
end_include

begin_include
include|#
directive|include
file|<arm/altera/socfpga/socfpga_common.h>
end_include

begin_comment
comment|/* FPGA Manager Module Registers */
end_comment

begin_define
define|#
directive|define
name|FPGAMGR_STAT
value|0x0
end_define

begin_comment
comment|/* Status Register */
end_comment

begin_define
define|#
directive|define
name|STAT_MSEL_MASK
value|0x1f
end_define

begin_define
define|#
directive|define
name|STAT_MSEL_SHIFT
value|3
end_define

begin_define
define|#
directive|define
name|STAT_MODE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|STAT_MODE_MASK
value|0x7
end_define

begin_define
define|#
directive|define
name|FPGAMGR_CTRL
value|0x4
end_define

begin_comment
comment|/* Control Register */
end_comment

begin_define
define|#
directive|define
name|CTRL_AXICFGEN
value|(1<< 8)
end_define

begin_define
define|#
directive|define
name|CTRL_CDRATIO_MASK
value|0x3
end_define

begin_define
define|#
directive|define
name|CTRL_CDRATIO_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|CTRL_CFGWDTH_MASK
value|1
end_define

begin_define
define|#
directive|define
name|CTRL_CFGWDTH_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|CTRL_NCONFIGPULL
value|(1<< 2)
end_define

begin_define
define|#
directive|define
name|CTRL_NCE
value|(1<< 1)
end_define

begin_define
define|#
directive|define
name|CTRL_EN
value|(1<< 0)
end_define

begin_define
define|#
directive|define
name|FPGAMGR_DCLKCNT
value|0x8
end_define

begin_comment
comment|/* DCLK Count Register */
end_comment

begin_define
define|#
directive|define
name|FPGAMGR_DCLKSTAT
value|0xC
end_define

begin_comment
comment|/* DCLK Status Register */
end_comment

begin_define
define|#
directive|define
name|FPGAMGR_GPO
value|0x10
end_define

begin_comment
comment|/* General-Purpose Output Register */
end_comment

begin_define
define|#
directive|define
name|FPGAMGR_GPI
value|0x14
end_define

begin_comment
comment|/* General-Purpose Input Register */
end_comment

begin_define
define|#
directive|define
name|FPGAMGR_MISCI
value|0x18
end_define

begin_comment
comment|/* Miscellaneous Input Register */
end_comment

begin_comment
comment|/* Configuration Monitor (MON) Registers */
end_comment

begin_define
define|#
directive|define
name|GPIO_INTEN
value|0x830
end_define

begin_comment
comment|/* Interrupt Enable Register */
end_comment

begin_define
define|#
directive|define
name|GPIO_INTMASK
value|0x834
end_define

begin_comment
comment|/* Interrupt Mask Register */
end_comment

begin_define
define|#
directive|define
name|GPIO_INTTYPE_LEVEL
value|0x838
end_define

begin_comment
comment|/* Interrupt Level Register */
end_comment

begin_define
define|#
directive|define
name|GPIO_INT_POLARITY
value|0x83C
end_define

begin_comment
comment|/* Interrupt Polarity Register */
end_comment

begin_define
define|#
directive|define
name|GPIO_INTSTATUS
value|0x840
end_define

begin_comment
comment|/* Interrupt Status Register */
end_comment

begin_define
define|#
directive|define
name|GPIO_RAW_INTSTATUS
value|0x844
end_define

begin_comment
comment|/* Raw Interrupt Status Register */
end_comment

begin_define
define|#
directive|define
name|GPIO_PORTA_EOI
value|0x84C
end_define

begin_comment
comment|/* Clear Interrupt Register */
end_comment

begin_define
define|#
directive|define
name|PORTA_EOI_NS
value|(1<< 0)
end_define

begin_define
define|#
directive|define
name|GPIO_EXT_PORTA
value|0x850
end_define

begin_comment
comment|/* External Port A Register */
end_comment

begin_define
define|#
directive|define
name|GPIO_LS_SYNC
value|0x860
end_define

begin_comment
comment|/* Synchronization Level Register */
end_comment

begin_define
define|#
directive|define
name|GPIO_VER_ID_CODE
value|0x86C
end_define

begin_comment
comment|/* GPIO Version Register */
end_comment

begin_define
define|#
directive|define
name|GPIO_CONFIG_REG2
value|0x870
end_define

begin_comment
comment|/* Configuration Register 2 */
end_comment

begin_define
define|#
directive|define
name|GPIO_CONFIG_REG1
value|0x874
end_define

begin_comment
comment|/* Configuration Register 1 */
end_comment

begin_define
define|#
directive|define
name|MSEL_PP16_FAST_NOAES_NODC
value|0x0
end_define

begin_define
define|#
directive|define
name|MSEL_PP16_FAST_AES_NODC
value|0x1
end_define

begin_define
define|#
directive|define
name|MSEL_PP16_FAST_AESOPT_DC
value|0x2
end_define

begin_define
define|#
directive|define
name|MSEL_PP16_SLOW_NOAES_NODC
value|0x4
end_define

begin_define
define|#
directive|define
name|MSEL_PP16_SLOW_AES_NODC
value|0x5
end_define

begin_define
define|#
directive|define
name|MSEL_PP16_SLOW_AESOPT_DC
value|0x6
end_define

begin_define
define|#
directive|define
name|MSEL_PP32_FAST_NOAES_NODC
value|0x8
end_define

begin_define
define|#
directive|define
name|MSEL_PP32_FAST_AES_NODC
value|0x9
end_define

begin_define
define|#
directive|define
name|MSEL_PP32_FAST_AESOPT_DC
value|0xa
end_define

begin_define
define|#
directive|define
name|MSEL_PP32_SLOW_NOAES_NODC
value|0xc
end_define

begin_define
define|#
directive|define
name|MSEL_PP32_SLOW_AES_NODC
value|0xd
end_define

begin_define
define|#
directive|define
name|MSEL_PP32_SLOW_AESOPT_DC
value|0xe
end_define

begin_define
define|#
directive|define
name|CFGWDTH_16
value|0
end_define

begin_define
define|#
directive|define
name|CFGWDTH_32
value|1
end_define

begin_define
define|#
directive|define
name|CDRATIO_1
value|0
end_define

begin_define
define|#
directive|define
name|CDRATIO_2
value|1
end_define

begin_define
define|#
directive|define
name|CDRATIO_4
value|2
end_define

begin_define
define|#
directive|define
name|CDRATIO_8
value|3
end_define

begin_define
define|#
directive|define
name|FPGAMGR_MODE_POWEROFF
value|0x0
end_define

begin_define
define|#
directive|define
name|FPGAMGR_MODE_RESET
value|0x1
end_define

begin_define
define|#
directive|define
name|FPGAMGR_MODE_CONFIG
value|0x2
end_define

begin_define
define|#
directive|define
name|FPGAMGR_MODE_INIT
value|0x3
end_define

begin_define
define|#
directive|define
name|FPGAMGR_MODE_USER
value|0x4
end_define

begin_struct
struct|struct
name|cfgmgr_mode
block|{
name|int
name|msel
decl_stmt|;
name|int
name|cfgwdth
decl_stmt|;
name|int
name|cdratio
decl_stmt|;
block|}
struct|;
end_struct

begin_decl_stmt
specifier|static
name|struct
name|cfgmgr_mode
name|cfgmgr_modes
index|[]
init|=
block|{
block|{
name|MSEL_PP16_FAST_NOAES_NODC
block|,
name|CFGWDTH_16
block|,
name|CDRATIO_1
block|}
block|,
block|{
name|MSEL_PP16_FAST_AES_NODC
block|,
name|CFGWDTH_16
block|,
name|CDRATIO_2
block|}
block|,
block|{
name|MSEL_PP16_FAST_AESOPT_DC
block|,
name|CFGWDTH_16
block|,
name|CDRATIO_4
block|}
block|,
block|{
name|MSEL_PP16_SLOW_NOAES_NODC
block|,
name|CFGWDTH_16
block|,
name|CDRATIO_1
block|}
block|,
block|{
name|MSEL_PP16_SLOW_AES_NODC
block|,
name|CFGWDTH_16
block|,
name|CDRATIO_2
block|}
block|,
block|{
name|MSEL_PP16_SLOW_AESOPT_DC
block|,
name|CFGWDTH_16
block|,
name|CDRATIO_4
block|}
block|,
block|{
name|MSEL_PP32_FAST_NOAES_NODC
block|,
name|CFGWDTH_32
block|,
name|CDRATIO_1
block|}
block|,
block|{
name|MSEL_PP32_FAST_AES_NODC
block|,
name|CFGWDTH_32
block|,
name|CDRATIO_4
block|}
block|,
block|{
name|MSEL_PP32_FAST_AESOPT_DC
block|,
name|CFGWDTH_32
block|,
name|CDRATIO_8
block|}
block|,
block|{
name|MSEL_PP32_SLOW_NOAES_NODC
block|,
name|CFGWDTH_32
block|,
name|CDRATIO_1
block|}
block|,
block|{
name|MSEL_PP32_SLOW_AES_NODC
block|,
name|CFGWDTH_32
block|,
name|CDRATIO_4
block|}
block|,
block|{
name|MSEL_PP32_SLOW_AESOPT_DC
block|,
name|CFGWDTH_32
block|,
name|CDRATIO_8
block|}
block|,
block|{
operator|-
literal|1
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_struct
struct|struct
name|fpgamgr_softc
block|{
name|struct
name|resource
modifier|*
name|res
index|[
literal|3
index|]
decl_stmt|;
name|bus_space_tag_t
name|bst
decl_stmt|;
name|bus_space_handle_t
name|bsh
decl_stmt|;
name|bus_space_tag_t
name|bst_data
decl_stmt|;
name|bus_space_handle_t
name|bsh_data
decl_stmt|;
name|struct
name|cdev
modifier|*
name|mgr_cdev
decl_stmt|;
name|device_t
name|dev
decl_stmt|;
block|}
struct|;
end_struct

begin_decl_stmt
specifier|static
name|struct
name|resource_spec
name|fpgamgr_spec
index|[]
init|=
block|{
block|{
name|SYS_RES_MEMORY
block|,
literal|0
block|,
name|RF_ACTIVE
block|}
block|,
block|{
name|SYS_RES_MEMORY
block|,
literal|1
block|,
name|RF_ACTIVE
block|}
block|,
block|{
name|SYS_RES_IRQ
block|,
literal|0
block|,
name|RF_ACTIVE
block|}
block|,
block|{
operator|-
literal|1
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_function
specifier|static
name|int
name|fpgamgr_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
if|if
condition|(
operator|!
name|ofw_bus_status_okay
argument_list|(
name|dev
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
if|if
condition|(
operator|!
name|ofw_bus_is_compatible
argument_list|(
name|dev
argument_list|,
literal|"altr,fpga-mgr"
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|device_set_desc
argument_list|(
name|dev
argument_list|,
literal|"FPGA Manager"
argument_list|)
expr_stmt|;
return|return
operator|(
name|BUS_PROBE_DEFAULT
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|fpgamgr_state_get
parameter_list|(
name|struct
name|fpgamgr_softc
modifier|*
name|sc
parameter_list|)
block|{
name|int
name|reg
decl_stmt|;
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_STAT
argument_list|)
expr_stmt|;
name|reg
operator|>>=
name|STAT_MODE_SHIFT
expr_stmt|;
name|reg
operator|&=
name|STAT_MODE_MASK
expr_stmt|;
return|return
name|reg
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|fpgamgr_state_wait
parameter_list|(
name|struct
name|fpgamgr_softc
modifier|*
name|sc
parameter_list|,
name|int
name|state
parameter_list|)
block|{
name|int
name|tout
decl_stmt|;
name|tout
operator|=
literal|1000
expr_stmt|;
while|while
condition|(
name|tout
operator|>
literal|0
condition|)
block|{
if|if
condition|(
name|fpgamgr_state_get
argument_list|(
name|sc
argument_list|)
operator|==
name|state
condition|)
break|break;
name|tout
operator|--
expr_stmt|;
name|DELAY
argument_list|(
literal|10
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|tout
operator|==
literal|0
condition|)
block|{
return|return
operator|(
literal|1
operator|)
return|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|fpga_open
parameter_list|(
name|struct
name|cdev
modifier|*
name|dev
name|__unused
parameter_list|,
name|int
name|flags
name|__unused
parameter_list|,
name|int
name|fmt
name|__unused
parameter_list|,
name|struct
name|thread
modifier|*
name|td
name|__unused
parameter_list|)
block|{
name|struct
name|fpgamgr_softc
modifier|*
name|sc
decl_stmt|;
name|struct
name|cfgmgr_mode
modifier|*
name|mode
decl_stmt|;
name|int
name|msel
decl_stmt|;
name|int
name|reg
decl_stmt|;
name|int
name|i
decl_stmt|;
name|sc
operator|=
name|dev
operator|->
name|si_drv1
expr_stmt|;
name|msel
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_STAT
argument_list|)
expr_stmt|;
name|msel
operator|>>=
name|STAT_MSEL_SHIFT
expr_stmt|;
name|msel
operator|&=
name|STAT_MSEL_MASK
expr_stmt|;
name|mode
operator|=
name|NULL
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|cfgmgr_modes
index|[
name|i
index|]
operator|.
name|msel
operator|!=
operator|-
literal|1
condition|;
name|i
operator|++
control|)
block|{
if|if
condition|(
name|msel
operator|==
name|cfgmgr_modes
index|[
name|i
index|]
operator|.
name|msel
condition|)
block|{
name|mode
operator|=
operator|&
name|cfgmgr_modes
index|[
name|i
index|]
expr_stmt|;
break|break;
block|}
block|}
if|if
condition|(
name|mode
operator|==
name|NULL
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"Can't configure: unknown mode\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_CTRL
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|CTRL_CDRATIO_MASK
operator|<<
name|CTRL_CDRATIO_SHIFT
operator|)
expr_stmt|;
name|reg
operator||=
operator|(
name|mode
operator|->
name|cdratio
operator|<<
name|CTRL_CDRATIO_SHIFT
operator|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|CTRL_CFGWDTH_MASK
operator|<<
name|CTRL_CFGWDTH_SHIFT
operator|)
expr_stmt|;
name|reg
operator||=
operator|(
name|mode
operator|->
name|cfgwdth
operator|<<
name|CTRL_CFGWDTH_SHIFT
operator|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|CTRL_NCE
operator|)
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_CTRL
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Enable configuration */
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_CTRL
argument_list|)
expr_stmt|;
name|reg
operator||=
operator|(
name|CTRL_EN
operator|)
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_CTRL
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Reset FPGA */
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_CTRL
argument_list|)
expr_stmt|;
name|reg
operator||=
operator|(
name|CTRL_NCONFIGPULL
operator|)
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_CTRL
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Wait reset state */
if|if
condition|(
name|fpgamgr_state_wait
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_MODE_RESET
argument_list|)
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"Can't get RESET state\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
comment|/* Release from reset */
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_CTRL
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|CTRL_NCONFIGPULL
operator|)
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_CTRL
argument_list|,
name|reg
argument_list|)
expr_stmt|;
if|if
condition|(
name|fpgamgr_state_wait
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_MODE_CONFIG
argument_list|)
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"Can't get CONFIG state\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
comment|/* Clear nSTATUS edge interrupt */
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|GPIO_PORTA_EOI
argument_list|,
name|PORTA_EOI_NS
argument_list|)
expr_stmt|;
comment|/* Enter configuration state */
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_CTRL
argument_list|)
expr_stmt|;
name|reg
operator||=
operator|(
name|CTRL_AXICFGEN
operator|)
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_CTRL
argument_list|,
name|reg
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|fpga_wait_dclk_pulses
parameter_list|(
name|struct
name|fpgamgr_softc
modifier|*
name|sc
parameter_list|,
name|int
name|npulses
parameter_list|)
block|{
name|int
name|tout
decl_stmt|;
comment|/* Clear done bit, if any */
if|if
condition|(
name|READ4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_DCLKSTAT
argument_list|)
operator|!=
literal|0
condition|)
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_DCLKSTAT
argument_list|,
literal|0x1
argument_list|)
expr_stmt|;
comment|/* Request DCLK pulses */
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_DCLKCNT
argument_list|,
name|npulses
argument_list|)
expr_stmt|;
comment|/* Wait finish */
name|tout
operator|=
literal|1000
expr_stmt|;
while|while
condition|(
name|tout
operator|>
literal|0
condition|)
block|{
if|if
condition|(
name|READ4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_DCLKSTAT
argument_list|)
operator|==
literal|1
condition|)
block|{
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_DCLKSTAT
argument_list|,
literal|0x1
argument_list|)
expr_stmt|;
break|break;
block|}
name|tout
operator|--
expr_stmt|;
name|DELAY
argument_list|(
literal|10
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|tout
operator|==
literal|0
condition|)
block|{
return|return
operator|(
literal|1
operator|)
return|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|fpga_close
parameter_list|(
name|struct
name|cdev
modifier|*
name|dev
name|__unused
parameter_list|,
name|int
name|flags
name|__unused
parameter_list|,
name|int
name|fmt
name|__unused
parameter_list|,
name|struct
name|thread
modifier|*
name|td
name|__unused
parameter_list|)
block|{
name|struct
name|fpgamgr_softc
modifier|*
name|sc
decl_stmt|;
name|int
name|reg
decl_stmt|;
name|sc
operator|=
name|dev
operator|->
name|si_drv1
expr_stmt|;
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|GPIO_EXT_PORTA
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|reg
operator|&
operator|(
literal|1
operator|<<
literal|10
operator|)
operator|)
operator|==
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"Err: configuration failed\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
comment|/* Exit configuration state */
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_CTRL
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|CTRL_AXICFGEN
operator|)
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_CTRL
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Wait dclk pulses */
if|if
condition|(
name|fpga_wait_dclk_pulses
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|)
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"Can't proceed 4 dclk pulses\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
if|if
condition|(
name|fpgamgr_state_wait
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_MODE_USER
argument_list|)
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"Can't get USER mode\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
comment|/* Disable configuration */
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_CTRL
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|CTRL_EN
operator|)
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_CTRL
argument_list|,
name|reg
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|fpga_write
parameter_list|(
name|struct
name|cdev
modifier|*
name|dev
parameter_list|,
name|struct
name|uio
modifier|*
name|uio
parameter_list|,
name|int
name|ioflag
parameter_list|)
block|{
name|struct
name|fpgamgr_softc
modifier|*
name|sc
decl_stmt|;
name|int
name|buffer
decl_stmt|;
name|sc
operator|=
name|dev
operator|->
name|si_drv1
expr_stmt|;
comment|/* 	 * Device supports 4-byte copy only. 	 * TODO: add padding for<4 bytes. 	 */
while|while
condition|(
name|uio
operator|->
name|uio_resid
operator|>
literal|0
condition|)
block|{
name|uiomove
argument_list|(
operator|&
name|buffer
argument_list|,
literal|4
argument_list|,
name|uio
argument_list|)
expr_stmt|;
name|bus_space_write_4
argument_list|(
name|sc
operator|->
name|bst_data
argument_list|,
name|sc
operator|->
name|bsh_data
argument_list|,
literal|0x0
argument_list|,
name|buffer
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|fpga_ioctl
parameter_list|(
name|struct
name|cdev
modifier|*
name|dev
parameter_list|,
name|u_long
name|cmd
parameter_list|,
name|caddr_t
name|addr
parameter_list|,
name|int
name|flags
parameter_list|,
name|struct
name|thread
modifier|*
name|td
parameter_list|)
block|{
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|struct
name|cdevsw
name|fpga_cdevsw
init|=
block|{
operator|.
name|d_version
operator|=
name|D_VERSION
block|,
operator|.
name|d_open
operator|=
name|fpga_open
block|,
operator|.
name|d_close
operator|=
name|fpga_close
block|,
operator|.
name|d_write
operator|=
name|fpga_write
block|,
operator|.
name|d_ioctl
operator|=
name|fpga_ioctl
block|,
operator|.
name|d_name
operator|=
literal|"FPGA Manager"
block|, }
decl_stmt|;
end_decl_stmt

begin_function
specifier|static
name|int
name|fpgamgr_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|fpgamgr_softc
modifier|*
name|sc
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|sc
operator|->
name|dev
operator|=
name|dev
expr_stmt|;
if|if
condition|(
name|bus_alloc_resources
argument_list|(
name|dev
argument_list|,
name|fpgamgr_spec
argument_list|,
name|sc
operator|->
name|res
argument_list|)
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"could not allocate resources\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
comment|/* Memory interface */
name|sc
operator|->
name|bst
operator|=
name|rman_get_bustag
argument_list|(
name|sc
operator|->
name|res
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|sc
operator|->
name|bsh
operator|=
name|rman_get_bushandle
argument_list|(
name|sc
operator|->
name|res
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|sc
operator|->
name|bst_data
operator|=
name|rman_get_bustag
argument_list|(
name|sc
operator|->
name|res
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|sc
operator|->
name|bsh_data
operator|=
name|rman_get_bushandle
argument_list|(
name|sc
operator|->
name|res
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|sc
operator|->
name|mgr_cdev
operator|=
name|make_dev
argument_list|(
operator|&
name|fpga_cdevsw
argument_list|,
literal|0
argument_list|,
name|UID_ROOT
argument_list|,
name|GID_WHEEL
argument_list|,
literal|0600
argument_list|,
literal|"fpga%d"
argument_list|,
name|device_get_unit
argument_list|(
name|sc
operator|->
name|dev
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|mgr_cdev
operator|==
name|NULL
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"Failed to create character device.\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|sc
operator|->
name|mgr_cdev
operator|->
name|si_drv1
operator|=
name|sc
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|device_method_t
name|fpgamgr_methods
index|[]
init|=
block|{
name|DEVMETHOD
argument_list|(
name|device_probe
argument_list|,
name|fpgamgr_probe
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|fpgamgr_attach
argument_list|)
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|driver_t
name|fpgamgr_driver
init|=
block|{
literal|"fpgamgr"
block|,
name|fpgamgr_methods
block|,
sizeof|sizeof
argument_list|(
expr|struct
name|fpgamgr_softc
argument_list|)
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|devclass_t
name|fpgamgr_devclass
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DRIVER_MODULE
argument_list|(
name|fpgamgr
argument_list|,
name|simplebus
argument_list|,
name|fpgamgr_driver
argument_list|,
name|fpgamgr_devclass
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
end_expr_stmt

end_unit

