Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 29 01:01:30 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_johnson_counter_control_sets_placed.rpt
| Design       : test_johnson_counter
| Device       : xc7a100ti
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              35 |           14 |
| No           | Yes                   | No                     |               3 |            3 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              30 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-----------------------------------+----------------------------------------------+------------------+----------------+
|                  Clock Signal                 |           Enable Signal           |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-----------------------------------+----------------------------------------------+------------------+----------------+
|  U_JOHNSON_COUNTER/result_reg[15]_LDC_i_1_n_0 |                                   | U_JOHNSON_COUNTER/result_reg[15]_LDC_i_2_n_0 |                1 |              1 |
|  U_JOHNSON_COUNTER/result_reg[0]_LDC_i_1_n_0  |                                   | U_JOHNSON_COUNTER/result_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  U_JOHNSON_COUNTER/result_reg[14]_LDC_i_1_n_0 |                                   | U_JOHNSON_COUNTER/result_reg[14]_LDC_i_2_n_0 |                1 |              1 |
|  CLK_IBUF_BUFG                                |                                   | U_JOHNSON_COUNTER/result_reg[15]_LDC_i_2_n_0 |                1 |              1 |
|  CLK_IBUF_BUFG                                |                                   | U_JOHNSON_COUNTER/result_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  CLK_IBUF_BUFG                                | U_JOHNSON_COUNTER/PROut_reg_n_0   | U_JOHNSON_COUNTER/result_reg[15]_LDC_i_1_n_0 |                1 |              1 |
|  CLK_IBUF_BUFG                                | U_JOHNSON_COUNTER/PROut_reg_n_0   | U_JOHNSON_COUNTER/result_reg[0]_LDC_i_1_n_0  |                1 |              1 |
|  CLK_IBUF_BUFG                                | U_JOHNSON_COUNTER/pol_reg_i_1_n_0 |                                              |                1 |              1 |
|  CLK_IBUF_BUFG                                | U_JOHNSON_COUNTER/PROut_reg_n_0   | U_JOHNSON_COUNTER/result_reg[14]_LDC_i_2_n_0 |                3 |             14 |
|  CLK_IBUF_BUFG                                | U_JOHNSON_COUNTER/PROut_reg_n_0   | U_JOHNSON_COUNTER/result_reg[14]_LDC_i_1_n_0 |                5 |             14 |
|  CLK_IBUF_BUFG                                |                                   | RST_IBUF                                     |               12 |             33 |
+-----------------------------------------------+-----------------------------------+----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     8 |
| 14     |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


