
---------- Begin Simulation Statistics ----------
final_tick                                  633191500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 108548                       # Simulator instruction rate (inst/s)
host_mem_usage                                 858084                       # Number of bytes of host memory used
host_op_rate                                   111494                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.21                       # Real time elapsed on the host
host_tick_rate                               68729715                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       1027168                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000633                       # Number of seconds simulated
sim_ticks                                   633191500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.331508                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  271326                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               273152                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4136                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            288777                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1729                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2702                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              973                       # Number of indirect misses.
system.cpu.branchPred.lookups                  303846                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       220585                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        15411                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect        14913                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong       221083                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          236                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           71                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         6676                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         4222                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4           97                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          176                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         5450                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         7184                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9         8627                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          175                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          149                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12        14793                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13        24269                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14          123                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15         1754                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16        31282                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17        50224                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18           45                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19         2133                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20        12495                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22          351                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24          863                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26         2717                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28         4338                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          548                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit          435                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          273                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        33753                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          811                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2         5603                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          107                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         4512                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7          412                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         5240                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         7180                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          681                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         2024                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12         6802                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13        14803                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14          126                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15          146                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16        24296                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17        31283                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18         1638                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19           31                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20        50204                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22        14495                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24          315                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26          255                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28          830                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30         7160                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect       176080                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          124                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong         1242                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                    5816                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          229                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    741872                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   745941                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3517                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     247012                       # Number of branches committed
system.cpu.commit.bw_lim_events                 10828                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          105898                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1002022                       # Number of instructions committed
system.cpu.commit.committedOps                1029189                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1184416                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.868942                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.633643                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       852717     71.99%     71.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        86958      7.34%     79.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        26662      2.25%     81.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        38740      3.27%     84.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       162261     13.70%     98.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2540      0.21%     98.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1651      0.14%     98.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2059      0.17%     99.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        10828      0.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1184416                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4620                       # Number of function calls committed.
system.cpu.commit.int_insts                    800492                       # Number of committed integer instructions.
system.cpu.commit.loads                         35378                       # Number of loads committed
system.cpu.commit.membars                         138                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           756594     73.51%     73.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             384      0.04%     73.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               94      0.01%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              8      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            32      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              15      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              10      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             72      0.01%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35378      3.44%     77.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         236587     22.99%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1029189                       # Class of committed instruction
system.cpu.commit.refs                         271965                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      2101                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000001                       # Number of Instructions Simulated
system.cpu.committedOps                       1027168                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.266383                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.266383                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                939021                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   633                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               256856                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1193254                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    81548                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    122138                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4010                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2198                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 52729                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      303846                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     33096                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1134130                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1299                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1231249                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    9258                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.239932                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              60555                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             278871                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.972256                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1199446                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.054599                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.921750                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   900384     75.07%     75.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5040      0.42%     75.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     4823      0.40%     75.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6304      0.53%     76.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   251564     20.97%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5198      0.43%     97.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2375      0.20%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5224      0.44%     98.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    18534      1.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1199446                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           66938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4018                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   266820                       # Number of branches executed
system.cpu.iew.exec_nop                          3248                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.883459                       # Inst execution rate
system.cpu.iew.exec_refs                       295165                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     254519                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11776                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 41845                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                212                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1250                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               258911                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1147285                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 40646                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6410                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1118798                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  5041                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4010                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  5055                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         16436                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2895                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1054                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6467                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        22322                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             40                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2297                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1721                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1445197                       # num instructions consuming a value
system.cpu.iew.wb_count                       1105084                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.389950                       # average fanout of values written-back
system.cpu.iew.wb_producers                    563554                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.872629                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1116457                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1374875                       # number of integer regfile reads
system.cpu.int_regfile_writes                  605717                       # number of integer regfile writes
system.cpu.ipc                               0.789651                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.789651                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 4      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                827002     73.50%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  385      0.03%     73.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    96      0.01%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  11      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 43      0.00%     73.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     73.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     73.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     73.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     73.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  79      0.01%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                41481      3.69%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              256057     22.76%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1125209                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        3779                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003358                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1189     31.46%     31.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.03%     31.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     31.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     31.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     31.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     31.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     31.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     31.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     31.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     31.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     31.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     31.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     31.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.03%     31.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.05%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     31.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1706     45.14%     76.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   880     23.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1126587                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3449247                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1102914                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1258414                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1143825                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1125209                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 212                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          116860                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               269                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             38                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        67635                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1199446                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.938107                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.588111                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              834403     69.57%     69.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               57645      4.81%     74.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               59296      4.94%     79.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               79441      6.62%     85.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              149085     12.43%     98.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                9168      0.76%     99.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                6069      0.51%     99.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2657      0.22%     99.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1682      0.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1199446                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.888521                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   2397                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               4664                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2170                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              2523                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2154                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1322                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                41845                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              258911                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  837113                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    561                       # number of misc regfile writes
system.cpu.numCycles                          1266384                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   17199                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1240714                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     76                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   110111                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1532                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    15                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2211765                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1167418                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1407025                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    145021                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 898782                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4010                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                902303                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   166281                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1427211                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20802                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                866                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    403798                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            212                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             2276                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2302630                       # The number of ROB reads
system.cpu.rob.rob_writes                     2285280                       # The number of ROB writes
system.cpu.timesIdled                             955                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2115                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     186                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            6                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27415                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        27242                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        55462                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                981                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26347                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26347                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           981                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            81                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        54743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  54743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1749056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1749056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27409                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27409    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27409                       # Request fanout histogram
system.membus.reqLayer0.occupancy            38625500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          142095500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    633191500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1786                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        26011                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1033                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             205                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            26353                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           26350                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1496                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          290                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           81                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           81                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        79654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 83679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       161856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3369600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3531456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               7                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            28227                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000177                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013308                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  28222     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              28227                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           54774000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          40000500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2244000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    633191500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  663                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  147                       # number of demand (read+write) hits
system.l2.demand_hits::total                      810                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 663                       # number of overall hits
system.l2.overall_hits::.cpu.data                 147                       # number of overall hits
system.l2.overall_hits::total                     810                       # number of overall hits
system.l2.demand_misses::.cpu.inst                833                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              26496                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27329                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               833                       # number of overall misses
system.l2.overall_misses::.cpu.data             26496                       # number of overall misses
system.l2.overall_misses::total                 27329                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65230000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1988340500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2053570500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65230000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1988340500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2053570500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1496                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            26643                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28139                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1496                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           26643                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28139                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.556818                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.994483                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.971214                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.556818                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.994483                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.971214                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78307.322929                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75043.044233                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75142.540891                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78307.322929                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75043.044233                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75142.540891                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         26496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27329                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        26496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27329                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     56900000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1723390500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1780290500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56900000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1723390500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1780290500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.556818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.994483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.971214                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.556818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.994483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.971214                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68307.322929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65043.421649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65142.906802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68307.322929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65043.421649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65142.906802                       # average overall mshr miss latency
system.l2.replacements                              7                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        26010                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            26010                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        26010                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        26010                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1031                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1031                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1031                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1031                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     5                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           26348                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26348                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1975755500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1975755500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         26353                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             26353                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999810                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999810                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74986.925004                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74986.925004                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        26348                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26348                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1712285500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1712285500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999810                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999810                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64987.304539                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64987.304539                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            663                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                663                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          833                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              833                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65230000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65230000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1496                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1496                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.556818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.556818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78307.322929                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78307.322929                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          833                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          833                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56900000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56900000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.556818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.556818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68307.322929                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68307.322929                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           142                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               142                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12585000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12585000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          290                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           290                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.510345                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.510345                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85033.783784                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85033.783784                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11105000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11105000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.510345                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.510345                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75033.783784                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75033.783784                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           81                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              81                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1525000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1525000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18827.160494                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18827.160494                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    633191500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12249.229006                       # Cycle average of tags in use
system.l2.tags.total_refs                       55376                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27409                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.020358                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      68.558691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       789.028674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     11391.641641                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.024079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.347645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.373817                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         27402                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          492                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4388                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        22522                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.836243                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    471073                       # Number of tag accesses
system.l2.tags.data_accesses                   471073                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    633191500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          53312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1695680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1748992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           26495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          84195698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2677989202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2762184900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     84195698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         84195698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         101075                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               101075                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         101075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         84195698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2677989202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2762285975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     26495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               54769                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       27328                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          1                       # Number of write requests accepted
system.mem_ctrls.readBursts                     27328                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    140438500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  136640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               652838500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5139.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23889.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    25352                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 27328                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    1                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    885.495441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   752.763476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.372978                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          104      5.27%      5.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           85      4.31%      9.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           66      3.34%     12.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           23      1.17%     14.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           46      2.33%     16.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      0.46%     16.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      1.67%     18.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      0.56%     19.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1597     80.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1974                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1748992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1748992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   64                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2762.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2762.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     633124500                       # Total gap between requests
system.mem_ctrls.avgGap                      23166.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1695680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 84195697.510152921081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2677989202.318729877472                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          833                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        26495                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            1                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22622500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    630216000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27157.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     23786.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7339920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3901260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            99817200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     49785840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        177114390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         93996960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          431955570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        682.187885                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    236432000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     21060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    375699500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6768720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3590070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            95304720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     49785840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        172093830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         98224800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          425767980                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        672.415817                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    249295750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     21060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    362835750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    633191500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        31326                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            31326                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        31326                       # number of overall hits
system.cpu.icache.overall_hits::total           31326                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1769                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1769                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1769                       # number of overall misses
system.cpu.icache.overall_misses::total          1769                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     90817500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90817500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     90817500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90817500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        33095                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        33095                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        33095                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        33095                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.053452                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.053452                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.053452                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.053452                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51338.326738                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51338.326738                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51338.326738                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51338.326738                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          618                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.181818                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1033                       # number of writebacks
system.cpu.icache.writebacks::total              1033                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          273                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          273                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          273                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          273                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1496                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1496                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1496                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1496                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     74571000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     74571000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     74571000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     74571000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.045203                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045203                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.045203                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045203                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49846.925134                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49846.925134                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49846.925134                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49846.925134                       # average overall mshr miss latency
system.cpu.icache.replacements                   1033                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        31326                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           31326                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1769                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1769                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     90817500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90817500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        33095                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        33095                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.053452                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.053452                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51338.326738                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51338.326738                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          273                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          273                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1496                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1496                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     74571000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     74571000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.045203                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045203                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49846.925134                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49846.925134                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    633191500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           449.129917                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               32822                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1496                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.939840                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   449.129917                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.877207                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.877207                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          463                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             67686                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            67686                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    633191500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    633191500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    633191500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    633191500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    633191500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        61864                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            61864                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        62000                       # number of overall hits
system.cpu.dcache.overall_hits::total           62000                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       210841                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         210841                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       210849                       # number of overall misses
system.cpu.dcache.overall_misses::total        210849                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  13170301576                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13170301576                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  13170301576                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13170301576                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       272705                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       272705                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       272849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       272849                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.773147                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.773147                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.772768                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.772768                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62465.562087                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62465.562087                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62463.192028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62463.192028                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       892592                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             23346                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.233188                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        26010                       # number of writebacks
system.cpu.dcache.writebacks::total             26010                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       184126                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       184126                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       184126                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       184126                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        26715                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26715                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26723                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26723                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2038779468                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2038779468                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2039394468                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2039394468                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.097963                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.097963                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.097941                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.097941                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76315.907468                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76315.907468                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76316.074842                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76316.074842                       # average overall mshr miss latency
system.cpu.dcache.replacements                  26209                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        35615                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           35615                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          628                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           628                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     31112000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     31112000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        36243                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        36243                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49541.401274                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49541.401274                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          347                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          347                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          281                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          281                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13819500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13819500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007753                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007753                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49179.715302                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49179.715302                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       210155                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       210155                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13137349603                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13137349603                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       236360                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       236360                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.889131                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.889131                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62512.667331                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62512.667331                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       183779                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       183779                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        26376                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        26376                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2023177995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2023177995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.111592                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.111592                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76705.262170                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76705.262170                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          136                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           136                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          144                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          144                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.055556                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.055556                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       615000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       615000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.055556                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        76875                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        76875                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1839973                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1839973                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31723.672414                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31723.672414                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1781973                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1781973                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30723.672414                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30723.672414                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          159                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          159                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       184000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       184000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.012422                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.012422                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        92000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        92000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        82000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        82000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006211                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006211                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        82000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        82000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    633191500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           473.477586                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               89018                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26721                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.331387                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   473.477586                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.924761                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.924761                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          490                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            573017                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           573017                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    633191500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    633191500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
