

================================================================
== Vitis HLS Report for 'mmul'
================================================================
* Date:           Fri Feb 17 17:03:17 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        mmul
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.787 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       78|       78|  0.312 us|  0.312 us|   79|   79|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- row_col_prod  |       76|       76|         6|          1|          1|    72|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     315|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    1|      67|     283|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     112|    -|
|Register         |        -|    -|    1338|     128|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    1|    1405|     838|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+----+----+-----+
    |mul_16s_16s_16_2_1_U1  |mul_16s_16s_16_2_1  |        0|   1|  67|   2|    0|
    |mux_32_16_1_1_U5       |mux_32_16_1_1       |        0|   0|   0|  13|    0|
    |mux_43_16_1_1_U2       |mux_43_16_1_1       |        0|   0|   0|  17|    0|
    |mux_43_16_1_1_U3       |mux_43_16_1_1       |        0|   0|   0|  17|    0|
    |mux_43_16_1_1_U4       |mux_43_16_1_1       |        0|   0|   0|  17|    0|
    |mux_43_16_1_1_U14      |mux_43_16_1_1       |        0|   0|   0|  17|    0|
    |mux_63_16_1_1_U6       |mux_63_16_1_1       |        0|   0|   0|  25|    0|
    |mux_63_16_1_1_U7       |mux_63_16_1_1       |        0|   0|   0|  25|    0|
    |mux_63_16_1_1_U8       |mux_63_16_1_1       |        0|   0|   0|  25|    0|
    |mux_63_16_1_1_U9       |mux_63_16_1_1       |        0|   0|   0|  25|    0|
    |mux_63_16_1_1_U10      |mux_63_16_1_1       |        0|   0|   0|  25|    0|
    |mux_63_16_1_1_U11      |mux_63_16_1_1       |        0|   0|   0|  25|    0|
    |mux_63_16_1_1_U12      |mux_63_16_1_1       |        0|   0|   0|  25|    0|
    |mux_63_16_1_1_U13      |mux_63_16_1_1       |        0|   0|   0|  25|    0|
    +-----------------------+--------------------+---------+----+----+----+-----+
    |Total                  |                    |        0|   1|  67| 283|    0|
    +-----------------------+--------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |acc_V_fu_1128_p2         |         +|   0|  0|  23|          16|          16|
    |add_ln10_1_fu_796_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln10_fu_846_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln12_fu_903_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln16_fu_1018_p2      |         +|   0|  0|   7|           5|           5|
    |add_ln8_1_fu_743_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln8_fu_826_p2        |         +|   0|  0|  10|           2|           1|
    |sub_ln16_fu_941_p2       |         -|   0|  0|   7|           5|           5|
    |and_ln8_fu_773_p2        |       and|   0|  0|   2|           1|           1|
    |ap_condition_304         |       and|   0|  0|   2|           1|           1|
    |ap_condition_306         |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_755_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln12_fu_767_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln14_fu_1109_p2     |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln16_fu_898_p2      |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln8_fu_737_p2       |      icmp|   0|  0|  10|           7|           7|
    |or_ln10_fu_779_p2        |        or|   0|  0|   2|           1|           1|
    |acc_V_2_fu_1121_p3       |    select|   0|  0|  16|           1|           1|
    |select_ln10_1_fu_852_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln10_6_fu_802_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln10_fu_785_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln8_1_fu_839_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln8_2_fu_958_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln8_3_fu_975_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln8_4_fu_992_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln8_5_fu_1009_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln8_fu_832_p3     |    select|   0|  0|   3|           1|           1|
    |tmp_8_fu_1096_p1         |    select|   0|  0|  16|           1|          16|
    |tmp_8_fu_1096_p2         |    select|   0|  0|  16|           1|          16|
    |tmp_8_fu_1096_p3         |    select|   0|  0|  16|           1|          16|
    |tmp_8_fu_1096_p4         |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln8_fu_761_p2        |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 315|          89|         195|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |acc_V_1_fu_156                          |   9|          2|   16|         32|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten24_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load_1  |   9|          2|    6|         12|
    |ap_sig_allocacmp_k_load                 |  13|          3|    3|          9|
    |i_fu_172                                |   9|          2|    2|          4|
    |indvar_flatten24_fu_176                 |   9|          2|    7|         14|
    |indvar_flatten_fu_168                   |   9|          2|    6|         12|
    |j_fu_164                                |   9|          2|    3|          6|
    |k_fu_160                                |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 112|         25|   61|        125|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |a_0_0_read_reg_1182                |  16|   0|   16|          0|
    |a_0_1_read_reg_1187                |  16|   0|   16|          0|
    |a_0_2_read_reg_1192                |  16|   0|   16|          0|
    |a_0_3_read_reg_1197                |  16|   0|   16|          0|
    |a_1_0_read_reg_1202                |  16|   0|   16|          0|
    |a_1_1_read_reg_1207                |  16|   0|   16|          0|
    |a_1_2_read_reg_1212                |  16|   0|   16|          0|
    |a_1_3_read_reg_1217                |  16|   0|   16|          0|
    |a_2_0_read_reg_1222                |  16|   0|   16|          0|
    |a_2_1_read_reg_1227                |  16|   0|   16|          0|
    |a_2_2_read_reg_1232                |  16|   0|   16|          0|
    |a_2_3_read_reg_1237                |  16|   0|   16|          0|
    |acc_V_1_fu_156                     |  16|   0|   16|          0|
    |add_ln10_reg_1438                  |   3|   0|    3|          0|
    |add_ln16_reg_1460                  |   5|   0|    5|          0|
    |and_ln8_reg_1404                   |   1|   0|    1|          0|
    |and_ln8_reg_1404_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |b_0_0_read_reg_1242                |  16|   0|   16|          0|
    |b_0_0_read_reg_1242_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_0_1_read_reg_1249                |  16|   0|   16|          0|
    |b_0_1_read_reg_1249_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_0_2_read_reg_1255                |  16|   0|   16|          0|
    |b_0_2_read_reg_1255_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_0_3_read_reg_1261                |  16|   0|   16|          0|
    |b_0_3_read_reg_1261_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_0_4_read_reg_1267                |  16|   0|   16|          0|
    |b_0_4_read_reg_1267_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_0_5_read_reg_1273                |  16|   0|   16|          0|
    |b_0_5_read_reg_1273_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_1_0_read_reg_1279                |  16|   0|   16|          0|
    |b_1_0_read_reg_1279_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_1_1_read_reg_1286                |  16|   0|   16|          0|
    |b_1_1_read_reg_1286_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_1_2_read_reg_1292                |  16|   0|   16|          0|
    |b_1_2_read_reg_1292_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_1_3_read_reg_1298                |  16|   0|   16|          0|
    |b_1_3_read_reg_1298_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_1_4_read_reg_1304                |  16|   0|   16|          0|
    |b_1_4_read_reg_1304_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_1_5_read_reg_1310                |  16|   0|   16|          0|
    |b_1_5_read_reg_1310_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_2_0_read_reg_1316                |  16|   0|   16|          0|
    |b_2_0_read_reg_1316_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_2_1_read_reg_1323                |  16|   0|   16|          0|
    |b_2_1_read_reg_1323_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_2_2_read_reg_1329                |  16|   0|   16|          0|
    |b_2_2_read_reg_1329_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_2_3_read_reg_1335                |  16|   0|   16|          0|
    |b_2_3_read_reg_1335_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_2_4_read_reg_1341                |  16|   0|   16|          0|
    |b_2_4_read_reg_1341_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_2_5_read_reg_1347                |  16|   0|   16|          0|
    |b_2_5_read_reg_1347_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_3_0_read_reg_1353                |  16|   0|   16|          0|
    |b_3_0_read_reg_1353_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_3_1_read_reg_1360                |  16|   0|   16|          0|
    |b_3_1_read_reg_1360_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_3_2_read_reg_1366                |  16|   0|   16|          0|
    |b_3_2_read_reg_1366_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_3_3_read_reg_1372                |  16|   0|   16|          0|
    |b_3_3_read_reg_1372_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_3_4_read_reg_1378                |  16|   0|   16|          0|
    |b_3_4_read_reg_1378_pp0_iter1_reg  |  16|   0|   16|          0|
    |b_3_5_read_reg_1384                |  16|   0|   16|          0|
    |b_3_5_read_reg_1384_pp0_iter1_reg  |  16|   0|   16|          0|
    |i_fu_172                           |   2|   0|    2|          0|
    |icmp_ln10_reg_1394                 |   1|   0|    1|          0|
    |icmp_ln10_reg_1394_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln14_reg_1470                 |   1|   0|    1|          0|
    |icmp_ln14_reg_1470_pp0_iter4_reg   |   1|   0|    1|          0|
    |icmp_ln16_reg_1456                 |   1|   0|    1|          0|
    |indvar_flatten24_fu_176            |   7|   0|    7|          0|
    |indvar_flatten_fu_168              |   6|   0|    6|          0|
    |j_fu_164                           |   3|   0|    3|          0|
    |j_load_reg_1424                    |   3|   0|    3|          0|
    |k_fu_160                           |   3|   0|    3|          0|
    |mul_ln859_reg_1475                 |  16|   0|   16|          0|
    |select_ln10_1_reg_1446             |   3|   0|    3|          0|
    |select_ln10_reg_1413               |   3|   0|    3|          0|
    |select_ln8_1_reg_1432              |   2|   0|    2|          0|
    |tmp_7_reg_1451                     |  16|   0|   16|          0|
    |tmp_8_reg_1465                     |  16|   0|   16|          0|
    |add_ln16_reg_1460                  |  64|  32|    5|          0|
    |icmp_ln16_reg_1456                 |  64|  32|    1|          0|
    |select_ln10_reg_1413               |  64|  32|    3|          0|
    |tmp_7_reg_1451                     |  64|  32|   16|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1338| 128| 1107|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|          mmul|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|          mmul|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|          mmul|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|          mmul|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|          mmul|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|          mmul|  return value|
|a_0_0       |   in|   16|     ap_none|         a_0_0|       pointer|
|a_0_1       |   in|   16|     ap_none|         a_0_1|       pointer|
|a_0_2       |   in|   16|     ap_none|         a_0_2|       pointer|
|a_0_3       |   in|   16|     ap_none|         a_0_3|       pointer|
|a_1_0       |   in|   16|     ap_none|         a_1_0|       pointer|
|a_1_1       |   in|   16|     ap_none|         a_1_1|       pointer|
|a_1_2       |   in|   16|     ap_none|         a_1_2|       pointer|
|a_1_3       |   in|   16|     ap_none|         a_1_3|       pointer|
|a_2_0       |   in|   16|     ap_none|         a_2_0|       pointer|
|a_2_1       |   in|   16|     ap_none|         a_2_1|       pointer|
|a_2_2       |   in|   16|     ap_none|         a_2_2|       pointer|
|a_2_3       |   in|   16|     ap_none|         a_2_3|       pointer|
|b_0_0       |   in|   16|     ap_none|         b_0_0|       pointer|
|b_0_1       |   in|   16|     ap_none|         b_0_1|       pointer|
|b_0_2       |   in|   16|     ap_none|         b_0_2|       pointer|
|b_0_3       |   in|   16|     ap_none|         b_0_3|       pointer|
|b_0_4       |   in|   16|     ap_none|         b_0_4|       pointer|
|b_0_5       |   in|   16|     ap_none|         b_0_5|       pointer|
|b_1_0       |   in|   16|     ap_none|         b_1_0|       pointer|
|b_1_1       |   in|   16|     ap_none|         b_1_1|       pointer|
|b_1_2       |   in|   16|     ap_none|         b_1_2|       pointer|
|b_1_3       |   in|   16|     ap_none|         b_1_3|       pointer|
|b_1_4       |   in|   16|     ap_none|         b_1_4|       pointer|
|b_1_5       |   in|   16|     ap_none|         b_1_5|       pointer|
|b_2_0       |   in|   16|     ap_none|         b_2_0|       pointer|
|b_2_1       |   in|   16|     ap_none|         b_2_1|       pointer|
|b_2_2       |   in|   16|     ap_none|         b_2_2|       pointer|
|b_2_3       |   in|   16|     ap_none|         b_2_3|       pointer|
|b_2_4       |   in|   16|     ap_none|         b_2_4|       pointer|
|b_2_5       |   in|   16|     ap_none|         b_2_5|       pointer|
|b_3_0       |   in|   16|     ap_none|         b_3_0|       pointer|
|b_3_1       |   in|   16|     ap_none|         b_3_1|       pointer|
|b_3_2       |   in|   16|     ap_none|         b_3_2|       pointer|
|b_3_3       |   in|   16|     ap_none|         b_3_3|       pointer|
|b_3_4       |   in|   16|     ap_none|         b_3_4|       pointer|
|b_3_5       |   in|   16|     ap_none|         b_3_5|       pointer|
|c_address0  |  out|    5|   ap_memory|             c|         array|
|c_ce0       |  out|    1|   ap_memory|             c|         array|
|c_we0       |  out|    1|   ap_memory|             c|         array|
|c_d0        |  out|   16|   ap_memory|             c|         array|
+------------+-----+-----+------------+--------------+--------------+

