// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
// Date        : Sun Dec 14 22:04:15 2025
// Host        : EMBKSM running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ ZModem_top_Constant_Inputs_0_0_sim_netlist.v
// Design      : ZModem_top_Constant_Inputs_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "ZModem_top_Constant_Inputs_0_0,Constant_Inputs,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "Constant_Inputs,Vivado 2025.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (key,
    fcw);
  output [127:0]key;
  output [31:0]fcw;

  wire \<const0> ;
  wire \<const1> ;

  assign fcw[31] = \<const0> ;
  assign fcw[30] = \<const0> ;
  assign fcw[29] = \<const0> ;
  assign fcw[28] = \<const0> ;
  assign fcw[27] = \<const0> ;
  assign fcw[26] = \<const1> ;
  assign fcw[25] = \<const0> ;
  assign fcw[24] = \<const0> ;
  assign fcw[23] = \<const0> ;
  assign fcw[22] = \<const0> ;
  assign fcw[21] = \<const0> ;
  assign fcw[20] = \<const1> ;
  assign fcw[19] = \<const1> ;
  assign fcw[18] = \<const0> ;
  assign fcw[17] = \<const0> ;
  assign fcw[16] = \<const0> ;
  assign fcw[15] = \<const1> ;
  assign fcw[14] = \<const0> ;
  assign fcw[13] = \<const0> ;
  assign fcw[12] = \<const1> ;
  assign fcw[11] = \<const0> ;
  assign fcw[10] = \<const0> ;
  assign fcw[9] = \<const1> ;
  assign fcw[8] = \<const1> ;
  assign fcw[7] = \<const0> ;
  assign fcw[6] = \<const1> ;
  assign fcw[5] = \<const1> ;
  assign fcw[4] = \<const1> ;
  assign fcw[3] = \<const0> ;
  assign fcw[2] = \<const1> ;
  assign fcw[1] = \<const0> ;
  assign fcw[0] = \<const1> ;
  assign key[127] = \<const0> ;
  assign key[126] = \<const0> ;
  assign key[125] = \<const0> ;
  assign key[124] = \<const0> ;
  assign key[123] = \<const0> ;
  assign key[122] = \<const0> ;
  assign key[121] = \<const0> ;
  assign key[120] = \<const0> ;
  assign key[119] = \<const0> ;
  assign key[118] = \<const0> ;
  assign key[117] = \<const0> ;
  assign key[116] = \<const0> ;
  assign key[115] = \<const0> ;
  assign key[114] = \<const0> ;
  assign key[113] = \<const0> ;
  assign key[112] = \<const1> ;
  assign key[111] = \<const0> ;
  assign key[110] = \<const0> ;
  assign key[109] = \<const0> ;
  assign key[108] = \<const0> ;
  assign key[107] = \<const0> ;
  assign key[106] = \<const0> ;
  assign key[105] = \<const1> ;
  assign key[104] = \<const0> ;
  assign key[103] = \<const0> ;
  assign key[102] = \<const0> ;
  assign key[101] = \<const0> ;
  assign key[100] = \<const0> ;
  assign key[99] = \<const0> ;
  assign key[98] = \<const0> ;
  assign key[97] = \<const1> ;
  assign key[96] = \<const1> ;
  assign key[95] = \<const0> ;
  assign key[94] = \<const0> ;
  assign key[93] = \<const0> ;
  assign key[92] = \<const0> ;
  assign key[91] = \<const0> ;
  assign key[90] = \<const1> ;
  assign key[89] = \<const0> ;
  assign key[88] = \<const0> ;
  assign key[87] = \<const0> ;
  assign key[86] = \<const0> ;
  assign key[85] = \<const0> ;
  assign key[84] = \<const0> ;
  assign key[83] = \<const0> ;
  assign key[82] = \<const1> ;
  assign key[81] = \<const0> ;
  assign key[80] = \<const1> ;
  assign key[79] = \<const0> ;
  assign key[78] = \<const0> ;
  assign key[77] = \<const0> ;
  assign key[76] = \<const0> ;
  assign key[75] = \<const0> ;
  assign key[74] = \<const1> ;
  assign key[73] = \<const1> ;
  assign key[72] = \<const0> ;
  assign key[71] = \<const0> ;
  assign key[70] = \<const0> ;
  assign key[69] = \<const0> ;
  assign key[68] = \<const0> ;
  assign key[67] = \<const0> ;
  assign key[66] = \<const1> ;
  assign key[65] = \<const1> ;
  assign key[64] = \<const1> ;
  assign key[63] = \<const0> ;
  assign key[62] = \<const0> ;
  assign key[61] = \<const0> ;
  assign key[60] = \<const0> ;
  assign key[59] = \<const1> ;
  assign key[58] = \<const0> ;
  assign key[57] = \<const0> ;
  assign key[56] = \<const0> ;
  assign key[55] = \<const0> ;
  assign key[54] = \<const0> ;
  assign key[53] = \<const0> ;
  assign key[52] = \<const0> ;
  assign key[51] = \<const1> ;
  assign key[50] = \<const0> ;
  assign key[49] = \<const0> ;
  assign key[48] = \<const1> ;
  assign key[47] = \<const0> ;
  assign key[46] = \<const0> ;
  assign key[45] = \<const0> ;
  assign key[44] = \<const0> ;
  assign key[43] = \<const1> ;
  assign key[42] = \<const0> ;
  assign key[41] = \<const1> ;
  assign key[40] = \<const0> ;
  assign key[39] = \<const0> ;
  assign key[38] = \<const0> ;
  assign key[37] = \<const0> ;
  assign key[36] = \<const0> ;
  assign key[35] = \<const1> ;
  assign key[34] = \<const0> ;
  assign key[33] = \<const1> ;
  assign key[32] = \<const1> ;
  assign key[31] = \<const0> ;
  assign key[30] = \<const0> ;
  assign key[29] = \<const0> ;
  assign key[28] = \<const0> ;
  assign key[27] = \<const1> ;
  assign key[26] = \<const1> ;
  assign key[25] = \<const0> ;
  assign key[24] = \<const0> ;
  assign key[23] = \<const0> ;
  assign key[22] = \<const0> ;
  assign key[21] = \<const0> ;
  assign key[20] = \<const0> ;
  assign key[19] = \<const1> ;
  assign key[18] = \<const1> ;
  assign key[17] = \<const0> ;
  assign key[16] = \<const1> ;
  assign key[15] = \<const0> ;
  assign key[14] = \<const0> ;
  assign key[13] = \<const0> ;
  assign key[12] = \<const0> ;
  assign key[11] = \<const1> ;
  assign key[10] = \<const1> ;
  assign key[9] = \<const1> ;
  assign key[8] = \<const0> ;
  assign key[7] = \<const0> ;
  assign key[6] = \<const0> ;
  assign key[5] = \<const0> ;
  assign key[4] = \<const0> ;
  assign key[3] = \<const1> ;
  assign key[2] = \<const1> ;
  assign key[1] = \<const1> ;
  assign key[0] = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
