Timing Analyzer report for quartus_compile
Wed Apr  5 00:01:14 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary (BETA)
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV -40C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV -40C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- clock Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is -1.514 (VIOLATED)
           28. Path #2: Setup slack is -1.476 (VIOLATED)
           29. Path #3: Setup slack is -1.465 (VIOLATED)
           30. Path #4: Setup slack is -1.436 (VIOLATED)
           31. Path #5: Setup slack is -1.408 (VIOLATED)
           32. Path #6: Setup slack is -1.383 (VIOLATED)
           33. Path #7: Setup slack is -1.367 (VIOLATED)
           34. Path #8: Setup slack is -1.353 (VIOLATED)
           35. Path #9: Setup slack is -1.347 (VIOLATED)
           36. Path #10: Setup slack is -1.320 (VIOLATED)
---- Hold Reports ----
     ---- clock Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Hold slack is 0.015 
           40. Path #2: Hold slack is 0.015 
           41. Path #3: Hold slack is 0.015 
           42. Path #4: Hold slack is 0.016 
           43. Path #5: Hold slack is 0.016 
           44. Path #6: Hold slack is 0.017 
           45. Path #7: Hold slack is 0.017 
           46. Path #8: Hold slack is 0.019 
           47. Path #9: Hold slack is 0.019 
           48. Path #10: Hold slack is 0.020 
---- Recovery Reports ----
     ---- clock Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Recovery slack is -0.387 (VIOLATED)
           52. Path #2: Recovery slack is -0.383 (VIOLATED)
           53. Path #3: Recovery slack is -0.363 (VIOLATED)
           54. Path #4: Recovery slack is -0.339 (VIOLATED)
           55. Path #5: Recovery slack is -0.338 (VIOLATED)
           56. Path #6: Recovery slack is -0.292 (VIOLATED)
           57. Path #7: Recovery slack is -0.280 (VIOLATED)
           58. Path #8: Recovery slack is -0.273 (VIOLATED)
           59. Path #9: Recovery slack is -0.272 (VIOLATED)
           60. Path #10: Recovery slack is -0.270 (VIOLATED)
---- Removal Reports ----
     ---- clock Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Removal slack is 0.173 
           64. Path #2: Removal slack is 0.184 
           65. Path #3: Removal slack is 0.185 
           66. Path #4: Removal slack is 0.185 
           67. Path #5: Removal slack is 0.185 
           68. Path #6: Removal slack is 0.186 
           69. Path #7: Removal slack is 0.186 
           70. Path #8: Removal slack is 0.186 
           71. Path #9: Removal slack is 0.186 
           72. Path #10: Removal slack is 0.188 
 73. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      74. Unconstrained Paths Summary
      75. Clock Status Summary
     ---- Setup Analysis Reports ----
           76. Unconstrained Input Ports
           77. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           78. Unconstrained Input Ports
           79. Unconstrained Output Ports
 80. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 21.4.0 Build 67 12/06/2021 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; quartus_compile                                   ;
; Device Family         ; Arria 10                                          ;
; Device                ; 10AX115U1F45I1SG                                  ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 40     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------+
; SDC File List                                                                        ;
+---------------------+----------+--------+--------------------------+-----------------+
; SDC File Path       ; Instance ; Status ; Read at                  ; Processing Time ;
+---------------------+----------+--------+--------------------------+-----------------+
; quartus_compile.sdc ;          ; OK     ; Wed Apr  5 00:01:13 2023 ; 00:00:00        ;
+---------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/dirren/IntelHLS/getTanh/test-fpga.prj/quartus/).


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------------------------+
; Timing Closure Summary (BETA)                                      ;
+------------------------------------------------------+-------------+
; Panel Name                                           ; Result Flag ;
+------------------------------------------------------+-------------+
; Timing Closure                                       ; Fail        ;
;   Setup Summary                                      ; Fail        ;
;   Hold Summary                                       ; Pass        ;
;   Recovery Summary                                   ; Fail        ;
;   Removal Summary                                    ; Pass        ;
;   Setup Data Delay Summary                           ; Not Found   ;
;   Recovery Data Delay Summary                        ; Not Found   ;
;   Minimum Pulse Width Summary                        ; Fail        ;
;   Max Skew Summary                                   ; Not Found   ;
;   Max Clock Skew Summary                             ; Not Found   ;
;   Net Delay Summary                                  ; Not Found   ;
;   Metastability Summary                              ; Fail        ;
;   Double Data Rate (DDR) Summary                     ; Not Found   ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found   ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found   ;
+------------------------------------------------------+-------------+
This report is still in the BETA stage and should not be used as the final timing closure gatekeeper yet, please continue to review all STA reports.


+------------------------------------------------------------------------------------+
; Fmax Summary                                                                       ;
+------------+-----------------+------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+------------+------+---------------------------------+
; 397.77 MHz ; 397.77 MHz      ; clock      ;      ; Slow 900mV -40C Model           ;
+------------+-----------------+------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Setup Summary                                                                         ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -1.514 ; -370.922      ; 698                ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Hold Summary                                                                         ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.015 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Recovery Summary                                                                      ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -0.387 ; -77.316       ; 672                ; Slow 900mV 100C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Removal Summary                                                                      ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.173 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                        ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; clock ; -1.150 ; -105.631      ; 208                ; Min Period ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.795 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Slow 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 349 years or 1.1e+10 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Number of Synchronizer Chains Found With Unsafe MTBF: 4
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.805 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 1.208 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 1.337 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 4100     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -1.514           ; Slow 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                     ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 3941     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.015            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                 ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 1108     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -0.387           ; Slow 900mV 100C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                  ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 1108     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.173            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -1.514 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -1.514 ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a30~reg0                                                                                                                                                 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0                                               ; clock        ; clock       ; 1.000        ; -0.054     ; 2.739      ; Slow 900mV -40C Model           ;
; -1.476 ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a30~reg0                                                                                                                                                 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0                                               ; clock        ; clock       ; 1.000        ; -0.054     ; 2.684      ; Slow 900mV -40C Model           ;
; -1.465 ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg0                                                                                                                                                 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0                                               ; clock        ; clock       ; 1.000        ; -0.022     ; 2.708      ; Slow 900mV -40C Model           ;
; -1.436 ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a31~reg0                                                                                                                                                 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0                                               ; clock        ; clock       ; 1.000        ; -0.054     ; 2.633      ; Slow 900mV -40C Model           ;
; -1.408 ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a30~reg0                                                                                                                                                 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist10_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_4_inputreg0_q[30]                                                 ; clock        ; clock       ; 1.000        ; -0.051     ; 2.482      ; Slow 900mV -40C Model           ;
; -1.383 ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg0                                                                                                                                                 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0                                               ; clock        ; clock       ; 1.000        ; -0.022     ; 2.653      ; Slow 900mV -40C Model           ;
; -1.367 ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg0                                                                                                                                                 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist10_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_4_inputreg0_q[11]                                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 2.565      ; Slow 900mV -40C Model           ;
; -1.353 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist19_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_8_shuffle_i_gettanh0_NO_NAME_x_q_1_q[0] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist18_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_gettanh0_NO_NAME_x_q_1_q[15] ; clock        ; clock       ; 1.000        ; -0.049     ; 2.557      ; Slow 900mV -40C Model           ;
; -1.347 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist19_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_8_shuffle_i_gettanh0_NO_NAME_x_q_1_q[0] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist18_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_gettanh0_NO_NAME_x_q_1_q[14] ; clock        ; clock       ; 1.000        ; -0.049     ; 2.552      ; Slow 900mV -40C Model           ;
; -1.320 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist19_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_8_shuffle_i_gettanh0_NO_NAME_x_q_1_q[0] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist18_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_gettanh0_NO_NAME_x_q_1_q[15] ; clock        ; clock       ; 1.000        ; -0.049     ; 2.524      ; Slow 900mV -40C Model           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -1.514 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a30~reg0                                                                                                    ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 6.842                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.328                                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -1.514 (VIOLATED)                                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.054 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.739  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.633       ; 89         ; 0.000 ; 3.122 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.842       ; 31         ; 0.842 ; 0.842 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 1.897       ; 69         ; 1.897 ; 1.897 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.257       ; 89         ; 0.000 ; 2.903 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                            ;
; 4.103   ; 4.103   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   0.511 ;   0.511 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.981 ;   0.470 ; RR ; CELL ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   0.981 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                    ;
;   0.981 ;   0.000 ; RR ; CELL ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                          ;
;   4.103 ;   3.122 ; RR ; IC   ; 1      ; EC_X106_Y91_N10     ; High Speed ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a30|clk0                                                                                                    ;
;   4.103 ;   0.000 ; RR ; CELL ; 1      ; EC_X106_Y91_N10     ; High Speed ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a30~reg0                                                                                                    ;
; 6.842   ; 2.739   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                   ;
;   6.000 ;   1.897 ; FF ; uTco ; 3      ; EC_X106_Y91_N10     ;            ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a30|portbdataout[0]                                                                                         ;
;   6.842 ;   0.842 ; FF ; IC   ; 1      ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0|ay[30]          ;
;   6.842 ;   0.000 ; FF ; CELL ; 68     ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                             ;
; 5.049   ; 4.049   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                    ;
;   1.763 ;   0.000 ; RR ; CELL ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                          ;
;   4.666 ;   2.903 ; RR ; IC   ; 1      ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.666 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   5.049 ;   0.383 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                     ;
; 5.328   ; 0.279   ;    ; uTsu ; 68     ; MPDSP_X100_Y92_N0   ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is -1.476 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a30~reg0                                                                                                    ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 6.787                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.311                                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -1.476 (VIOLATED)                                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.054 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.684  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.633       ; 89         ; 0.000 ; 3.122 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.787       ; 29         ; 0.787 ; 0.787 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 1.897       ; 71         ; 1.897 ; 1.897 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.257       ; 89         ; 0.000 ; 2.903 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                            ;
; 4.103   ; 4.103   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   0.511 ;   0.511 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.981 ;   0.470 ; RR ; CELL ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   0.981 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                    ;
;   0.981 ;   0.000 ; RR ; CELL ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                          ;
;   4.103 ;   3.122 ; RR ; IC   ; 1      ; EC_X106_Y91_N10     ; High Speed ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a30|clk0                                                                                                    ;
;   4.103 ;   0.000 ; RR ; CELL ; 1      ; EC_X106_Y91_N10     ; High Speed ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a30~reg0                                                                                                    ;
; 6.787   ; 2.684   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                   ;
;   6.000 ;   1.897 ; FF ; uTco ; 3      ; EC_X106_Y91_N10     ;            ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a30|portbdataout[0]                                                                                         ;
;   6.787 ;   0.787 ; FF ; IC   ; 1      ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0|az[30]          ;
;   6.787 ;   0.000 ; FF ; CELL ; 68     ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                             ;
; 5.049   ; 4.049   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                    ;
;   1.763 ;   0.000 ; RR ; CELL ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                          ;
;   4.666 ;   2.903 ; RR ; IC   ; 1      ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.666 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   5.049 ;   0.383 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                     ;
; 5.311   ; 0.262   ;    ; uTsu ; 68     ; MPDSP_X100_Y92_N0   ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is -1.465 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg0                                                                                                    ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 6.810                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.345                                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -1.465 (VIOLATED)                                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.022 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.708  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.632       ; 89         ; 0.000 ; 3.121 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.811       ; 30         ; 0.811 ; 0.811 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 1.897       ; 70         ; 1.897 ; 1.897 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.257       ; 89         ; 0.000 ; 2.903 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                            ;
; 4.102   ; 4.102   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   0.511 ;   0.511 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.981 ;   0.470 ; RR ; CELL ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   0.981 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                    ;
;   0.981 ;   0.000 ; RR ; CELL ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                          ;
;   4.102 ;   3.121 ; RR ; IC   ; 1      ; EC_X106_Y92_N11     ; High Speed ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11|clk0                                                                                                    ;
;   4.102 ;   0.000 ; RR ; CELL ; 1      ; EC_X106_Y92_N11     ; High Speed ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg0                                                                                                    ;
; 6.810   ; 2.708   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                   ;
;   5.999 ;   1.897 ; FF ; uTco ; 3      ; EC_X106_Y92_N11     ;            ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11|portbdataout[0]                                                                                         ;
;   6.810 ;   0.811 ; FF ; IC   ; 1      ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0|az[11]          ;
;   6.810 ;   0.000 ; FF ; CELL ; 68     ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                             ;
; 5.080   ; 4.080   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                    ;
;   1.763 ;   0.000 ; RR ; CELL ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                          ;
;   4.666 ;   2.903 ; RR ; IC   ; 1      ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.666 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   5.080 ;   0.414 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                     ;
; 5.345   ; 0.265   ;    ; uTsu ; 68     ; MPDSP_X100_Y92_N0   ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is -1.436 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a31~reg0                                                                                                    ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 6.736                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.300                                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -1.436 (VIOLATED)                                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.054 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.633  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.633       ; 89         ; 0.000 ; 3.122 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.736       ; 28         ; 0.736 ; 0.736 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 1.897       ; 72         ; 1.897 ; 1.897 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.257       ; 89         ; 0.000 ; 2.903 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                            ;
; 4.103   ; 4.103   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   0.511 ;   0.511 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.981 ;   0.470 ; RR ; CELL ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   0.981 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                    ;
;   0.981 ;   0.000 ; RR ; CELL ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                          ;
;   4.103 ;   3.122 ; RR ; IC   ; 1      ; EC_X106_Y91_N11     ; High Speed ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a31|clk0                                                                                                    ;
;   4.103 ;   0.000 ; RR ; CELL ; 1      ; EC_X106_Y91_N11     ; High Speed ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a31~reg0                                                                                                    ;
; 6.736   ; 2.633   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                   ;
;   6.000 ;   1.897 ; FF ; uTco ; 3      ; EC_X106_Y91_N11     ;            ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a31|portbdataout[0]                                                                                         ;
;   6.736 ;   0.736 ; FF ; IC   ; 1      ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0|az[31]          ;
;   6.736 ;   0.000 ; FF ; CELL ; 68     ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                             ;
; 5.049   ; 4.049   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                    ;
;   1.763 ;   0.000 ; RR ; CELL ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                          ;
;   4.666 ;   2.903 ; RR ; IC   ; 1      ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.666 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   5.049 ;   0.383 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                     ;
; 5.300   ; 0.251   ;    ; uTsu ; 68     ; MPDSP_X100_Y92_N0   ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is -1.408 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a30~reg0                                                                                                  ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist10_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_4_inputreg0_q[30] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 6.585                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 5.177                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; -1.408 (VIOLATED)                                                                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.051 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.482  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.633       ; 89         ; 0.000 ; 3.122 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.585       ; 24         ; 0.585 ; 0.585 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 1.897       ; 76         ; 1.897 ; 1.897 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.260       ; 89         ; 0.000 ; 2.906 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                 ;
; 4.103   ; 4.103   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                            ;
;   0.511 ;   0.511 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                              ;
;   0.981 ;   0.470 ; RR ; CELL ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                             ;
;   0.981 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                         ;
;   0.981 ;   0.000 ; RR ; CELL ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                               ;
;   4.103 ;   3.122 ; RR ; IC   ; 1      ; EC_X106_Y91_N10     ; High Speed ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a30|clk0                                                                                                         ;
;   4.103 ;   0.000 ; RR ; CELL ; 1      ; EC_X106_Y91_N10     ; High Speed ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a30~reg0                                                                                                         ;
; 6.585   ; 2.482   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                        ;
;   6.000 ;   1.897 ; FF ; uTco ; 3      ; EC_X106_Y91_N10     ;            ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a30|portbdataout[0]                                                                                              ;
;   6.585 ;   0.585 ; FF ; IC   ; 1      ; FF_X105_Y92_N35     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist10_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_4_inputreg0_q[30]|asdata ;
;   6.585 ;   0.000 ; FF ; CELL ; 1      ; FF_X105_Y92_N35     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist10_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_4_inputreg0_q[30]        ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                               ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                 ;
; 5.052   ; 4.052   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                         ;
;   1.354 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   1.763 ;   0.409 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   1.763 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                            ;
;   4.669 ;   2.906 ; RR ; IC     ; 1      ; FF_X105_Y92_N35     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist10_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_4_inputreg0_q[30]|clk ;
;   4.669 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y92_N35     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist10_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_4_inputreg0_q[30]     ;
;   5.052 ;   0.383 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                       ;
; 5.177   ; 0.125   ;    ; uTsu   ; 1      ; FF_X105_Y92_N35     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist10_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_4_inputreg0_q[30]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is -1.383 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg0                                                                                                    ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 6.755                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.372                                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -1.383 (VIOLATED)                                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.022 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.653  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.632       ; 89         ; 0.000 ; 3.121 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.756       ; 28         ; 0.756 ; 0.756 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 1.897       ; 72         ; 1.897 ; 1.897 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.257       ; 89         ; 0.000 ; 2.903 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                            ;
; 4.102   ; 4.102   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   0.511 ;   0.511 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.981 ;   0.470 ; RR ; CELL ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   0.981 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                    ;
;   0.981 ;   0.000 ; RR ; CELL ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                          ;
;   4.102 ;   3.121 ; RR ; IC   ; 1      ; EC_X106_Y92_N11     ; High Speed ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11|clk0                                                                                                    ;
;   4.102 ;   0.000 ; RR ; CELL ; 1      ; EC_X106_Y92_N11     ; High Speed ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg0                                                                                                    ;
; 6.755   ; 2.653   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                   ;
;   5.999 ;   1.897 ; FF ; uTco ; 3      ; EC_X106_Y92_N11     ;            ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11|portbdataout[0]                                                                                         ;
;   6.755 ;   0.756 ; FF ; IC   ; 1      ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0|ay[11]          ;
;   6.755 ;   0.000 ; FF ; CELL ; 68     ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                             ;
; 5.080   ; 4.080   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                    ;
;   1.763 ;   0.000 ; RR ; CELL ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                          ;
;   4.666 ;   2.903 ; RR ; IC   ; 1      ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.666 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   5.080 ;   0.414 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                     ;
; 5.372   ; 0.292   ;    ; uTsu ; 68     ; MPDSP_X100_Y92_N0   ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is -1.367 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg0                                                                                                  ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist10_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_4_inputreg0_q[11] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 6.667                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 5.300                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; -1.367 (VIOLATED)                                                                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.018 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.565  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.632       ; 89         ; 0.000 ; 3.121 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.668       ; 26         ; 0.668 ; 0.668 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 1.897       ; 74         ; 1.897 ; 1.897 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.261       ; 89         ; 0.000 ; 2.907 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                            ;
; 4.102   ; 4.102   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   0.511 ;   0.511 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.981 ;   0.470 ; RR ; CELL ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   0.981 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                    ;
;   0.981 ;   0.000 ; RR ; CELL ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                          ;
;   4.102 ;   3.121 ; RR ; IC   ; 1      ; EC_X106_Y92_N11     ; High Speed ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11|clk0                                                                                                    ;
;   4.102 ;   0.000 ; RR ; CELL ; 1      ; EC_X106_Y92_N11     ; High Speed ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg0                                                                                                    ;
; 6.667   ; 2.565   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                   ;
;   5.999 ;   1.897 ; FF ; uTco ; 3      ; EC_X106_Y92_N11     ;            ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11|portbdataout[0]                                                                                         ;
;   6.667 ;   0.668 ; FF ; IC   ; 1      ; FF_X104_Y92_N32     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist10_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_4_inputreg0_q[11]|d ;
;   6.667 ;   0.000 ; FF ; CELL ; 1      ; FF_X104_Y92_N32     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist10_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_4_inputreg0_q[11]   ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                               ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                 ;
; 5.084   ; 4.084   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                         ;
;   1.354 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   1.763 ;   0.409 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   1.763 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                            ;
;   4.670 ;   2.907 ; RR ; IC     ; 1      ; FF_X104_Y92_N32     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist10_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_4_inputreg0_q[11]|clk ;
;   4.670 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y92_N32     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist10_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_4_inputreg0_q[11]     ;
;   5.084 ;   0.414 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                       ;
; 5.300   ; 0.216   ;    ; uTsu   ; 1      ; FF_X104_Y92_N32     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist10_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_4_inputreg0_q[11]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is -1.353 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist19_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_8_shuffle_i_gettanh0_NO_NAME_x_q_1_q[0]  ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist18_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_gettanh0_NO_NAME_x_q_1_q[15] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 6.684                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 5.331                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; -1.353 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.049 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.557  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.657       ; 89         ; 0.000 ; 3.146 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.476       ; 19         ; 0.158 ; 0.318 ;
;    Cell                ;        ; 16    ; 1.858       ; 73         ; 0.000 ; 0.628 ;
;    uTco                ;        ; 1     ; 0.223       ; 9          ; 0.223 ; 0.223 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.286       ; 89         ; 0.000 ; 2.932 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.127   ; 4.127   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.470 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.981 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port         ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   4.127 ;   3.146 ; RR ; IC     ; 1      ; FF_X113_Y96_N55       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist19_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_8_shuffle_i_gettanh0_NO_NAME_x_q_1_q[0]|clk                 ;
;   4.127 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y96_N55       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist19_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_8_shuffle_i_gettanh0_NO_NAME_x_q_1_q[0]                     ;
; 6.684   ; 2.557   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.350 ;   0.223 ; RR ; uTco   ; 1      ; FF_X113_Y96_N55       ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist19_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_8_shuffle_i_gettanh0_NO_NAME_x_q_1_q[0]|q                   ;
;   4.525 ;   0.175 ; RR ; CELL   ; 2      ; FF_X113_Y96_N55       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist19_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_8_shuffle_i_gettanh0_NO_NAME_x_q_1_q[0]~la_mlab/laboutb[16] ;
;   4.683 ;   0.158 ; RR ; IC     ; 2      ; MLABCELL_X113_Y96_N0  ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~66|datad                                                                                                                                             ;
;   5.214 ;   0.531 ; RR ; CELL   ; 1      ; MLABCELL_X113_Y96_N30 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~26|cin                                                                                                                                               ;
;   5.243 ;   0.029 ; RF ; CELL   ; 1      ; MLABCELL_X113_Y96_N33 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~22|cout                                                                                                                                              ;
;   5.243 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y96_N36 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~18|cin                                                                                                                                               ;
;   5.276 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X113_Y96_N39 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~14|cout                                                                                                                                              ;
;   5.276 ;   0.000 ; RR ; CELL   ; 1      ; MLABCELL_X113_Y96_N42 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~10|cin                                                                                                                                               ;
;   5.301 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X113_Y96_N45 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~6|cout                                                                                                                                               ;
;   5.301 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y96_N48 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~1|cin                                                                                                                                                ;
;   5.504 ;   0.203 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y96_N48 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~1|sumout                                                                                                                                             ;
;   5.509 ;   0.005 ; FF ; CELL   ; 3      ; MLABCELL_X113_Y96_N48 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~1~la_mlab/laboutb[13]                                                                                                                                ;
;   5.827 ;   0.318 ; FF ; IC     ; 4      ; LABCELL_X112_Y98_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_30~1|datad                                                                                                                                              ;
;   6.455 ;   0.628 ; FR ; CELL   ; 3      ; LABCELL_X112_Y98_N30  ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_30~29|cin                                                                                                                                               ;
;   6.485 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X112_Y98_N33  ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_30~45|cout                                                                                                                                              ;
;   6.485 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X112_Y98_N36  ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_30~49|cin                                                                                                                                               ;
;   6.684 ;   0.199 ; FF ; CELL   ; 1      ; LABCELL_X112_Y98_N36  ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_30~49|sumout                                                                                                                                            ;
;   6.684 ;   0.000 ; FF ; CELL   ; 1      ; FF_X112_Y98_N38       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist18_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_gettanh0_NO_NAME_x_q_1_q[15]|d                  ;
;   6.684 ;   0.000 ; FF ; CELL   ; 1      ; FF_X112_Y98_N38       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist18_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_gettanh0_NO_NAME_x_q_1_q[15]                    ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                               ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 5.078   ; 4.078   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.354 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.763 ;   0.409 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.763 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.695 ;   2.932 ; RR ; IC     ; 1      ; FF_X112_Y98_N38     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist18_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_gettanh0_NO_NAME_x_q_1_q[15]|clk ;
;   4.695 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y98_N38     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist18_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_gettanh0_NO_NAME_x_q_1_q[15]     ;
;   5.078 ;   0.383 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                       ;
; 5.331   ; 0.253   ;    ; uTsu   ; 1      ; FF_X112_Y98_N38     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist18_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_gettanh0_NO_NAME_x_q_1_q[15]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is -1.347 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist19_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_8_shuffle_i_gettanh0_NO_NAME_x_q_1_q[0]  ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist18_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_gettanh0_NO_NAME_x_q_1_q[14] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 6.679                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 5.332                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; -1.347 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.049 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.552  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.657       ; 89         ; 0.000 ; 3.146 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.476       ; 19         ; 0.158 ; 0.318 ;
;    Cell                ;        ; 14    ; 1.853       ; 73         ; 0.000 ; 0.628 ;
;    uTco                ;        ; 1     ; 0.223       ; 9          ; 0.223 ; 0.223 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.286       ; 89         ; 0.000 ; 2.932 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.127   ; 4.127   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.470 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.981 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port         ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   4.127 ;   3.146 ; RR ; IC     ; 1      ; FF_X113_Y96_N55       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist19_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_8_shuffle_i_gettanh0_NO_NAME_x_q_1_q[0]|clk                 ;
;   4.127 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y96_N55       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist19_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_8_shuffle_i_gettanh0_NO_NAME_x_q_1_q[0]                     ;
; 6.679   ; 2.552   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.350 ;   0.223 ; RR ; uTco   ; 1      ; FF_X113_Y96_N55       ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist19_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_8_shuffle_i_gettanh0_NO_NAME_x_q_1_q[0]|q                   ;
;   4.525 ;   0.175 ; RR ; CELL   ; 2      ; FF_X113_Y96_N55       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist19_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_8_shuffle_i_gettanh0_NO_NAME_x_q_1_q[0]~la_mlab/laboutb[16] ;
;   4.683 ;   0.158 ; RR ; IC     ; 2      ; MLABCELL_X113_Y96_N0  ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~66|datad                                                                                                                                             ;
;   5.214 ;   0.531 ; RR ; CELL   ; 1      ; MLABCELL_X113_Y96_N30 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~26|cin                                                                                                                                               ;
;   5.243 ;   0.029 ; RF ; CELL   ; 1      ; MLABCELL_X113_Y96_N33 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~22|cout                                                                                                                                              ;
;   5.243 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y96_N36 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~18|cin                                                                                                                                               ;
;   5.276 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X113_Y96_N39 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~14|cout                                                                                                                                              ;
;   5.276 ;   0.000 ; RR ; CELL   ; 1      ; MLABCELL_X113_Y96_N42 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~10|cin                                                                                                                                               ;
;   5.301 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X113_Y96_N45 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~6|cout                                                                                                                                               ;
;   5.301 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y96_N48 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~1|cin                                                                                                                                                ;
;   5.504 ;   0.203 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y96_N48 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~1|sumout                                                                                                                                             ;
;   5.509 ;   0.005 ; FF ; CELL   ; 3      ; MLABCELL_X113_Y96_N48 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~1~la_mlab/laboutb[13]                                                                                                                                ;
;   5.827 ;   0.318 ; FF ; IC     ; 4      ; LABCELL_X112_Y98_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_30~1|datad                                                                                                                                              ;
;   6.455 ;   0.628 ; FR ; CELL   ; 3      ; LABCELL_X112_Y98_N30  ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_30~29|cin                                                                                                                                               ;
;   6.679 ;   0.224 ; RF ; CELL   ; 1      ; LABCELL_X112_Y98_N33  ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_30~45|sumout                                                                                                                                            ;
;   6.679 ;   0.000 ; FF ; CELL   ; 1      ; FF_X112_Y98_N35       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist18_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_gettanh0_NO_NAME_x_q_1_q[14]|d                  ;
;   6.679 ;   0.000 ; FF ; CELL   ; 1      ; FF_X112_Y98_N35       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist18_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_gettanh0_NO_NAME_x_q_1_q[14]                    ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                               ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 5.078   ; 4.078   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.354 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.763 ;   0.409 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.763 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.695 ;   2.932 ; RR ; IC     ; 1      ; FF_X112_Y98_N35     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist18_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_gettanh0_NO_NAME_x_q_1_q[14]|clk ;
;   4.695 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y98_N35     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist18_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_gettanh0_NO_NAME_x_q_1_q[14]     ;
;   5.078 ;   0.383 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                       ;
; 5.332   ; 0.254   ;    ; uTsu   ; 1      ; FF_X112_Y98_N35     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist18_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_gettanh0_NO_NAME_x_q_1_q[14]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is -1.320 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist19_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_8_shuffle_i_gettanh0_NO_NAME_x_q_1_q[0]  ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist18_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_gettanh0_NO_NAME_x_q_1_q[15] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 6.651                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 5.331                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; -1.320 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.049 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.524  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.657       ; 89         ; 0.000 ; 3.146 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.479       ; 19         ; 0.158 ; 0.321 ;
;    Cell                ;        ; 18    ; 1.822       ; 72         ; 0.000 ; 0.531 ;
;    uTco                ;        ; 1     ; 0.223       ; 9          ; 0.223 ; 0.223 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.286       ; 89         ; 0.000 ; 2.932 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.127   ; 4.127   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.470 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.981 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port         ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   4.127 ;   3.146 ; RR ; IC     ; 1      ; FF_X113_Y96_N55       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist19_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_8_shuffle_i_gettanh0_NO_NAME_x_q_1_q[0]|clk                 ;
;   4.127 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y96_N55       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist19_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_8_shuffle_i_gettanh0_NO_NAME_x_q_1_q[0]                     ;
; 6.651   ; 2.524   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.350 ;   0.223 ; RR ; uTco   ; 1      ; FF_X113_Y96_N55       ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist19_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_8_shuffle_i_gettanh0_NO_NAME_x_q_1_q[0]|q                   ;
;   4.525 ;   0.175 ; RR ; CELL   ; 2      ; FF_X113_Y96_N55       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist19_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_8_shuffle_i_gettanh0_NO_NAME_x_q_1_q[0]~la_mlab/laboutb[16] ;
;   4.683 ;   0.158 ; RR ; IC     ; 2      ; MLABCELL_X113_Y96_N0  ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~66|datad                                                                                                                                             ;
;   5.214 ;   0.531 ; RR ; CELL   ; 1      ; MLABCELL_X113_Y96_N30 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~26|cin                                                                                                                                               ;
;   5.243 ;   0.029 ; RF ; CELL   ; 1      ; MLABCELL_X113_Y96_N33 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~22|cout                                                                                                                                              ;
;   5.243 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y96_N36 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~18|cin                                                                                                                                               ;
;   5.276 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X113_Y96_N39 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~14|cout                                                                                                                                              ;
;   5.276 ;   0.000 ; RR ; CELL   ; 1      ; MLABCELL_X113_Y96_N42 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~10|cin                                                                                                                                               ;
;   5.301 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X113_Y96_N45 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~6|cout                                                                                                                                               ;
;   5.301 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y96_N48 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~1|cin                                                                                                                                                ;
;   5.504 ;   0.203 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y96_N48 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~1|sumout                                                                                                                                             ;
;   5.509 ;   0.005 ; FF ; CELL   ; 3      ; MLABCELL_X113_Y96_N48 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_15~1~la_mlab/laboutb[13]                                                                                                                                ;
;   5.830 ;   0.321 ; FF ; IC     ; 4      ; LABCELL_X112_Y98_N9   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_30~13|datad                                                                                                                                             ;
;   5.936 ;   0.106 ; FR ; CELL   ; 1      ; LABCELL_X112_Y98_N9   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_30~13|shareout                                                                                                                                          ;
;   5.936 ;   0.000 ; RR ; CELL   ; 4      ; LABCELL_X112_Y98_N12  ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_30~17|sharein                                                                                                                                           ;
;   6.422 ;   0.486 ; RR ; CELL   ; 3      ; LABCELL_X112_Y98_N30  ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_30~29|cin                                                                                                                                               ;
;   6.452 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X112_Y98_N33  ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_30~45|cout                                                                                                                                              ;
;   6.452 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X112_Y98_N36  ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_30~49|cin                                                                                                                                               ;
;   6.651 ;   0.199 ; FF ; CELL   ; 1      ; LABCELL_X112_Y98_N36  ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|add_30~49|sumout                                                                                                                                            ;
;   6.651 ;   0.000 ; FF ; CELL   ; 1      ; FF_X112_Y98_N38       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist18_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_gettanh0_NO_NAME_x_q_1_q[15]|d                  ;
;   6.651 ;   0.000 ; FF ; CELL   ; 1      ; FF_X112_Y98_N38       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist18_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_gettanh0_NO_NAME_x_q_1_q[15]                    ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                               ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 5.078   ; 4.078   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.354 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.763 ;   0.409 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.763 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.695 ;   2.932 ; RR ; IC     ; 1      ; FF_X112_Y98_N38     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist18_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_gettanh0_NO_NAME_x_q_1_q[15]|clk ;
;   4.695 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y98_N38     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist18_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_gettanh0_NO_NAME_x_q_1_q[15]     ;
;   5.078 ;   0.383 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                       ;
; 5.331   ; 0.253   ;    ; uTsu   ; 1      ; FF_X112_Y98_N38     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist18_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_gettanh0_NO_NAME_x_q_1_q[15]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.015 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.015 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.264      ; Fast 900mV -40C Model           ;
; 0.015 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[6] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[7] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.266      ; Fast 900mV -40C Model           ;
; 0.015 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_valid                                                                                                                           ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_valid                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.264      ; Fast 900mV -40C Model           ;
; 0.016 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.261      ; Fast 900mV -40C Model           ;
; 0.016 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_data[0]                                                                                                                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_data[0]                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.260      ; Fast 900mV -40C Model           ;
; 0.017 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached   ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.269      ; Fast 900mV -40C Model           ;
; 0.017 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|theloop_limiter_getTanh0|thelimiter|valid_allow[0]                                                                                                                                                                                                                                                                                                                                                                                      ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|theloop_limiter_getTanh0|thelimiter|valid_allow[0]                                                                                                                                                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.260      ; Fast 900mV -40C Model           ;
; 0.019 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist5_sync_together157_aunroll_x_in_i_valid_14_delay_1[0]                                                                                                                                                                                    ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist5_sync_together157_aunroll_x_in_i_valid_14_delay_2[0]                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.019 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_sticky_ena_q[0]                                                                                                                                                      ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_sticky_ena_q[0]                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.266      ; Fast 900mV -40C Model           ;
; 0.020 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]    ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.253      ; Fast 900mV -40C Model           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.015 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0] ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 2.481                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 2.466                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; 0.015                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.993       ; 90         ; 0.000 ; 1.809 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.154       ; 58         ; 0.000 ; 0.154 ;
;    uTco                ;       ; 1     ; 0.110       ; 42         ; 0.110 ; 0.110 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.225       ; 90         ; 0.000 ; 1.952 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.217   ; 2.217   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port         ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.217 ;   1.809 ; RR ; IC     ; 1      ; FF_X107_Y99_N13       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]|clk ;
;   2.217 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y99_N13       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ;
; 2.481   ; 0.264   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   2.327 ;   0.110 ; FF ; uTco   ; 2      ; FF_X107_Y99_N13       ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]|q   ;
;   2.327 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X107_Y99_N12 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i10|datad           ;
;   2.481 ;   0.154 ; FF ; CELL   ; 1      ; MLABCELL_X107_Y99_N12 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i10|combout         ;
;   2.481 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y99_N13       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]|d   ;
;   2.481 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y99_N13       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.217   ; 2.217    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.483 ;   1.952  ; RR ; IC     ; 1      ; FF_X107_Y99_N13     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]|clk ;
;   2.483 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y99_N13     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ;
;   2.217 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 2.466   ; 0.249    ;    ; uTh    ; 1      ; FF_X107_Y99_N13     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.015 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[6] ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[7] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.487                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.472                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.015                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.266 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.155       ; 58         ; 0.000 ; 0.155 ;
;    uTco                ;       ; 1     ; 0.111       ; 42         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.230       ; 90         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 2.221   ; 2.221   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X107_Y96_N13     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[6]|clk ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y96_N13     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[6]     ;
; 2.487   ; 0.266   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.332 ;   0.111 ; FF ; uTco   ; 2      ; FF_X107_Y96_N13     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[6]|q   ;
;   2.487 ;   0.155 ; FF ; CELL   ; 1      ; FF_X107_Y96_N14     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[7]|d   ;
;   2.487 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y96_N14     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[7]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 2.221   ; 2.221    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.488 ;   1.957  ; RR ; IC     ; 1      ; FF_X107_Y96_N14     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[7]|clk ;
;   2.488 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y96_N14     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[7]     ;
;   2.221 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.472   ; 0.251    ;    ; uTh    ; 1      ; FF_X107_Y96_N14     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[7]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.015 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_valid ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_valid ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 2.485                                                                                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 2.470                                                                                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; 0.015                                                                                                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.154       ; 58         ; 0.000 ; 0.154 ;
;    uTco                ;       ; 1     ; 0.110       ; 42         ; 0.110 ; 0.110 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.230       ; 90         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.221   ; 2.221   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port         ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X103_Y95_N19       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_valid|clk ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y95_N19       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_valid     ;
; 2.485   ; 0.264   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.331 ;   0.110 ; FF ; uTco   ; 2      ; FF_X103_Y95_N19       ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_valid|q   ;
;   2.331 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y95_N18 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|i14|datad   ;
;   2.485 ;   0.154 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y95_N18 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|i14|combout ;
;   2.485 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y95_N19       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_valid|d   ;
;   2.485 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y95_N19       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_valid     ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.221   ; 2.221    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.488 ;   1.957  ; RR ; IC     ; 1      ; FF_X103_Y95_N19     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_valid|clk ;
;   2.488 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y95_N19     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_valid     ;
;   2.221 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.470   ; 0.249    ;    ; uTh    ; 1      ; FF_X103_Y95_N19     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_valid     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.016 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2] ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.482                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.466                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.016                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 60         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.105       ; 40         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.230       ; 90         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 2.221   ; 2.221   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X107_Y96_N55     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]|clk ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y96_N55     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]     ;
; 2.482   ; 0.261   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.326 ;   0.105 ; FF ; uTco   ; 2      ; FF_X107_Y96_N55     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]|q   ;
;   2.482 ;   0.156 ; FF ; CELL   ; 1      ; FF_X107_Y96_N56     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]|d   ;
;   2.482 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y96_N56     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 2.221   ; 2.221    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.488 ;   1.957  ; RR ; IC     ; 1      ; FF_X107_Y96_N56     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]|clk ;
;   2.488 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y96_N56     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
;   2.221 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.466   ; 0.245    ;    ; uTh    ; 1      ; FF_X107_Y96_N56     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.016 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_data[0] ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_data[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 2.481                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 2.465                                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; 0.016                                                                                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.260 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.154       ; 59         ; 0.000 ; 0.154 ;
;    uTco                ;       ; 1     ; 0.106       ; 41         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.230       ; 90         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.221   ; 2.221   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port         ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X103_Y95_N31       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_data[0]|clk       ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y95_N31       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_data[0]           ;
; 2.481   ; 0.260   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                         ;
;   2.327 ;   0.106 ; FF ; uTco   ; 2      ; FF_X103_Y95_N31       ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_data[0]|q         ;
;   2.327 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y95_N30 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|o_data[0]~1|datad   ;
;   2.481 ;   0.154 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y95_N30 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|o_data[0]~1|combout ;
;   2.481 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y95_N31       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_data[0]|d         ;
;   2.481 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y95_N31       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_data[0]           ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.221   ; 2.221    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.488 ;   1.957  ; RR ; IC     ; 1      ; FF_X103_Y95_N31     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_data[0]|clk ;
;   2.488 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y95_N31     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_data[0]     ;
;   2.221 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.465   ; 0.244    ;    ; uTh    ; 1      ; FF_X103_Y95_N31     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_gettanh6|thei_llvm_fpga_pipeline_keep_going13_gettanh1|push|staging_reg|r_data[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.017 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 2.486                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 2.469                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; 0.017                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.269 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.993       ; 90         ; 0.000 ; 1.809 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.157       ; 58         ; 0.000 ; 0.157 ;
;    uTco                ;       ; 1     ; 0.112       ; 42         ; 0.112 ; 0.112 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.225       ; 90         ; 0.000 ; 1.952 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.217   ; 2.217   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port        ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.217 ;   1.809 ; RR ; IC     ; 1      ; FF_X107_Y99_N2       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached|clk ;
;   2.217 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y99_N2       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached     ;
; 2.486   ; 0.269   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   2.329 ;   0.112 ; FF ; uTco   ; 2      ; FF_X107_Y99_N2       ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached|q   ;
;   2.329 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X107_Y99_N0 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i112~0|datae          ;
;   2.486 ;   0.157 ; FF ; CELL   ; 1      ; MLABCELL_X107_Y99_N0 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i112~0|combout        ;
;   2.486 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y99_N2       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached|d   ;
;   2.486 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y99_N2       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.217   ; 2.217    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.483 ;   1.952  ; RR ; IC     ; 1      ; FF_X107_Y99_N2      ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached|clk ;
;   2.483 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y99_N2      ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached     ;
;   2.217 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.469   ; 0.252    ;    ; uTh    ; 1      ; FF_X107_Y99_N2      ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.017 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                 ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|theloop_limiter_getTanh0|thelimiter|valid_allow[0] ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|theloop_limiter_getTanh0|thelimiter|valid_allow[0] ;
; Launch Clock                    ; clock                                                                                                                      ;
; Latch Clock                     ; clock                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                   ;
; Data Arrival Time               ; 2.481                                                                                                                      ;
; Data Required Time              ; 2.464                                                                                                                      ;
; Slack                           ; 0.017                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.260 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.155       ; 60         ; 0.000 ; 0.155 ;
;    uTco                ;       ; 1     ; 0.105       ; 40         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.230       ; 90         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                               ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                         ;
; 2.221   ; 2.221   ;    ;        ;        ;                       ;            ; clock path                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; getTanh_inst|clock|input                                                                                                              ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port         ;            ; getTanh_inst|clock                                                                                                                    ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X103_Y95_N55       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|theloop_limiter_getTanh0|thelimiter|valid_allow[0]|clk        ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y95_N55       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|theloop_limiter_getTanh0|thelimiter|valid_allow[0]            ;
; 2.481   ; 0.260   ;    ;        ;        ;                       ;            ; data path                                                                                                                             ;
;   2.326 ;   0.105 ; FF ; uTco   ; 2      ; FF_X103_Y95_N55       ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|theloop_limiter_getTanh0|thelimiter|valid_allow[0]|q          ;
;   2.326 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y95_N54 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|theloop_limiter_getTanh0|thelimiter|counter_next[0]~0|datae   ;
;   2.481 ;   0.155 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y95_N54 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|theloop_limiter_getTanh0|thelimiter|counter_next[0]~0|combout ;
;   2.481 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y95_N55       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|theloop_limiter_getTanh0|thelimiter|valid_allow[0]|d          ;
;   2.481 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y95_N55       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|theloop_limiter_getTanh0|thelimiter|valid_allow[0]            ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                  ;
; 2.221   ; 2.221    ;    ;        ;        ;                     ;            ; clock path                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                          ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                            ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                           ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                             ;
;   2.488 ;   1.957  ; RR ; IC     ; 1      ; FF_X103_Y95_N55     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|theloop_limiter_getTanh0|thelimiter|valid_allow[0]|clk ;
;   2.488 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y95_N55     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|theloop_limiter_getTanh0|thelimiter|valid_allow[0]     ;
;   2.221 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                        ;
; 2.464   ; 0.243    ;    ; uTh    ; 1      ; FF_X103_Y95_N55     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|theloop_limiter_getTanh0|thelimiter|valid_allow[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.019 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist5_sync_together157_aunroll_x_in_i_valid_14_delay_1[0] ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist5_sync_together157_aunroll_x_in_i_valid_14_delay_2[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 2.477                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 2.458                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; 0.019                                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.160       ; 63         ; 0.000 ; 0.160 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.230       ; 90         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                    ;
; 2.221   ; 2.221   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                            ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                               ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X105_Y94_N56     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist5_sync_together157_aunroll_x_in_i_valid_14_delay_1[0]|clk ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y94_N56     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist5_sync_together157_aunroll_x_in_i_valid_14_delay_1[0]     ;
; 2.477   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                        ;
;   2.317 ;   0.096 ; FF ; uTco   ; 1      ; FF_X105_Y94_N56     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist5_sync_together157_aunroll_x_in_i_valid_14_delay_1[0]|q   ;
;   2.477 ;   0.160 ; FF ; CELL   ; 1      ; FF_X105_Y94_N55     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist5_sync_together157_aunroll_x_in_i_valid_14_delay_2[0]|d   ;
;   2.477 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y94_N55     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist5_sync_together157_aunroll_x_in_i_valid_14_delay_2[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                    ;
; 2.221   ; 2.221    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                            ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                               ;
;   2.488 ;   1.957  ; RR ; IC     ; 1      ; FF_X105_Y94_N55     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist5_sync_together157_aunroll_x_in_i_valid_14_delay_2[0]|clk ;
;   2.488 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y94_N55     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist5_sync_together157_aunroll_x_in_i_valid_14_delay_2[0]     ;
;   2.221 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                          ;
; 2.458   ; 0.237    ;    ; uTh    ; 1      ; FF_X105_Y94_N55     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist5_sync_together157_aunroll_x_in_i_valid_14_delay_2[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.019 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_sticky_ena_q[0] ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_sticky_ena_q[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 2.488                                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 2.469                                                                                                                                                                                                                                                                                                                                                      ;
; Slack                           ; 0.019                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.266 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.160       ; 60         ; 0.000 ; 0.160 ;
;    uTco                ;       ; 1     ; 0.106       ; 40         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.231       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                  ;
; 2.222   ; 2.222   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                                                          ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port        ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                             ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X98_Y94_N13       ; Low Power  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_sticky_ena_q[0]|clk ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y94_N13       ; Low Power  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_sticky_ena_q[0]     ;
; 2.488   ; 0.266   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                      ;
;   2.328 ;   0.106 ; FF ; uTco   ; 2      ; FF_X98_Y94_N13       ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_sticky_ena_q[0]|q   ;
;   2.328 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X98_Y94_N12 ; Low Power  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|i1987~0|datae                                                                             ;
;   2.488 ;   0.160 ; FF ; CELL   ; 1      ; MLABCELL_X98_Y94_N12 ; Low Power  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|i1987~0|combout                                                                           ;
;   2.488 ;   0.000 ; FF ; CELL   ; 1      ; FF_X98_Y94_N13       ; Low Power  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_sticky_ena_q[0]|d   ;
;   2.488 ;   0.000 ; FF ; CELL   ; 1      ; FF_X98_Y94_N13       ; Low Power  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_sticky_ena_q[0]     ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                  ;
; 2.222   ; 2.222    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                          ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                             ;
;   2.489 ;   1.958  ; RR ; IC     ; 1      ; FF_X98_Y94_N13      ; Low Power  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_sticky_ena_q[0]|clk ;
;   2.489 ;   0.000  ; RR ; CELL   ; 1      ; FF_X98_Y94_N13      ; Low Power  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_sticky_ena_q[0]     ;
;   2.222 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                        ;
; 2.469   ; 0.247    ;    ; uTh    ; 1      ; FF_X98_Y94_N13      ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_sticky_ena_q[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.020 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0] ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 2.470                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 2.450                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; 0.020                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.253 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.993       ; 90         ; 0.000 ; 1.809 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.154       ; 61         ; 0.000 ; 0.154 ;
;    uTco                ;       ; 1     ; 0.099       ; 39         ; 0.099 ; 0.099 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.225       ; 90         ; 0.000 ; 1.952 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 2.217   ; 2.217   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port         ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.217 ;   1.809 ; RR ; IC     ; 1      ; FF_X107_Y99_N43       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]|clk       ;
;   2.217 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y99_N43       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]           ;
; 2.470   ; 0.253   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.316 ;   0.099 ; FF ; uTco   ; 2      ; FF_X107_Y99_N43       ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]|q         ;
;   2.316 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X107_Y99_N42 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]~0|datae   ;
;   2.470 ;   0.154 ; FR ; CELL   ; 1      ; MLABCELL_X107_Y99_N42 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]~0|combout ;
;   2.470 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y99_N43       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]|d         ;
;   2.470 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y99_N43       ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]           ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.217   ; 2.217    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.483 ;   1.952  ; RR ; IC     ; 1      ; FF_X107_Y99_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]|clk ;
;   2.483 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y99_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]     ;
;   2.217 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 2.450   ; 0.233    ;    ; uTh    ; 1      ; FF_X107_Y99_N43     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -0.387 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.387 ; sync_resetn[2] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0                                   ; clock        ; clock       ; 1.000        ; -0.057     ; 0.952      ; Slow 900mV 100C Model           ;
; -0.383 ; sync_resetn[2] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0                                   ; clock        ; clock       ; 1.000        ; -0.057     ; 1.018      ; Slow 900mV 100C Model           ;
; -0.363 ; sync_resetn[2] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul18_gettanh22|block_rsrvd_fix_impl_DSP0~register_clock0                                                           ; clock        ; clock       ; 1.000        ; -0.042     ; 0.944      ; Slow 900mV 100C Model           ;
; -0.339 ; sync_resetn[2] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul18_gettanh22|block_rsrvd_fix_impl_DSP0~register_clock0                                                           ; clock        ; clock       ; 1.000        ; -0.042     ; 0.989      ; Slow 900mV 100C Model           ;
; -0.338 ; sync_resetn[2] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add29_gettanh23|block_rsrvd_fix_impl_DSP0~register_clock0                                 ; clock        ; clock       ; 1.000        ; -0.043     ; 0.918      ; Slow 900mV 100C Model           ;
; -0.292 ; sync_resetn[2] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul21_gettanh24|block_rsrvd_fix_impl_DSP0~register_clock0                                                           ; clock        ; clock       ; 1.000        ; -0.030     ; 0.884      ; Slow 900mV 100C Model           ;
; -0.280 ; sync_resetn[2] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul21_gettanh24|block_rsrvd_fix_impl_DSP0~register_clock0                                                           ; clock        ; clock       ; 1.000        ; -0.030     ; 0.941      ; Slow 900mV 100C Model           ;
; -0.273 ; sync_resetn[2] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist32_bgTrunc_i_sub16_i_12_i_gettanh81_sel_x_b_1_q[1]                                                                     ; clock        ; clock       ; 1.000        ; -0.065     ; 1.079      ; Slow 900mV 100C Model           ;
; -0.272 ; sync_resetn[2] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist16_i_rem_lhs_trunc_gettanh19_sel_x_b_12_q[2]                                                                           ; clock        ; clock       ; 1.000        ; -0.065     ; 1.079      ; Slow 900mV 100C Model           ;
; -0.270 ; sync_resetn[2] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_mem_dmem|auto_generated|altsyncram1|lutrama19~reg1 ; clock        ; clock       ; 1.000        ; -0.057     ; 1.109      ; Slow 900mV 100C Model           ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -0.387 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                              ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 5.067                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 4.680                                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -0.387 (VIOLATED)                                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.057 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.952  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.689       ; 90         ; 0.486 ; 3.203 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.655       ; 69         ; 0.000 ; 0.655 ;
;    Cell                ;        ; 3     ; 0.100       ; 11         ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.197       ; 21         ; 0.197 ; 0.197 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.296       ; 90         ; 0.000 ; 2.956 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                               ;
; 4.115   ; 4.115   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.912 ;   0.426 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   4.115 ;   3.203 ; RR ; IC     ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                          ;
;   4.115 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                              ;
; 5.067   ; 0.952   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                   ;
;   4.312 ;   0.197 ; RR ; uTco   ; 1      ; FF_X107_Y94_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                            ;
;   4.412 ;   0.100 ; RR ; CELL   ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]~la_mlab/laboutb[6]                                                                                                                                                                                                                                                                                                                           ;
;   4.412 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|resetn|input                                                                                                                                                                                                                                                                                                                                   ;
;   4.412 ;   0.000 ; RR ; CELL   ; 1048   ; Boundary Port       ;            ; getTanh_inst|resetn                                                                                                                                                                                                                                                                                                                                         ;
;   5.067 ;   0.655 ; RR ; IC     ; 1      ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0|aclr[1]         ;
;   5.067 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                             ;
; 5.058   ; 4.058   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   1.716 ;   0.376 ; RR ; CELL ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                          ;
;   4.672 ;   2.956 ; RR ; IC   ; 1      ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.672 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   5.058 ;   0.386 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                     ;
; 4.680   ; -0.378  ;    ; uTsu ; 68     ; MPDSP_X100_Y92_N0   ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is -0.383 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                              ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 5.133                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 4.750                                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -0.383 (VIOLATED)                                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.057 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.018  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.689       ; 90         ; 0.486 ; 3.203 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.721       ; 71         ; 0.000 ; 0.721 ;
;    Cell                ;        ; 3     ; 0.100       ; 10         ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.197       ; 19         ; 0.197 ; 0.197 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.296       ; 90         ; 0.000 ; 2.956 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                               ;
; 4.115   ; 4.115   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.912 ;   0.426 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   4.115 ;   3.203 ; RR ; IC     ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                          ;
;   4.115 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                              ;
; 5.133   ; 1.018   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                   ;
;   4.312 ;   0.197 ; RR ; uTco   ; 1      ; FF_X107_Y94_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                            ;
;   4.412 ;   0.100 ; RR ; CELL   ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]~la_mlab/laboutb[6]                                                                                                                                                                                                                                                                                                                           ;
;   4.412 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|resetn|input                                                                                                                                                                                                                                                                                                                                   ;
;   4.412 ;   0.000 ; RR ; CELL   ; 1048   ; Boundary Port       ;            ; getTanh_inst|resetn                                                                                                                                                                                                                                                                                                                                         ;
;   5.133 ;   0.721 ; RR ; IC     ; 1      ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0|aclr[0]         ;
;   5.133 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                             ;
; 5.058   ; 4.058   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   1.716 ;   0.376 ; RR ; CELL ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                          ;
;   4.672 ;   2.956 ; RR ; IC   ; 1      ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.672 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X100_Y92_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   5.058 ;   0.386 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                     ;
; 4.750   ; -0.308  ;    ; uTsu ; 68     ; MPDSP_X100_Y92_N0   ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_gettanh21|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is -0.363 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                      ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul18_gettanh22|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.059                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.696                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -0.363 (VIOLATED)                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.042 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.944  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.689       ; 90         ; 0.486 ; 3.203 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.647       ; 69         ; 0.000 ; 0.647 ;
;    Cell                ;        ; 3     ; 0.100       ; 11         ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.197       ; 21         ; 0.197 ; 0.197 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.311       ; 90         ; 0.000 ; 2.971 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                       ;
; 4.115   ; 4.115   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                               ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   0.912 ;   0.426 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.115 ;   3.203 ; RR ; IC     ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                  ;
;   4.115 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                      ;
; 5.059   ; 0.944   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                           ;
;   4.312 ;   0.197 ; RR ; uTco   ; 1      ; FF_X107_Y94_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                    ;
;   4.412 ;   0.100 ; RR ; CELL   ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]~la_mlab/laboutb[6]                                                                                                                                                                                                                                                                                                   ;
;   4.412 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|resetn|input                                                                                                                                                                                                                                                                                                           ;
;   4.412 ;   0.000 ; RR ; CELL   ; 1048   ; Boundary Port       ;            ; getTanh_inst|resetn                                                                                                                                                                                                                                                                                                                 ;
;   5.059 ;   0.647 ; RR ; IC     ; 1      ; MPDSP_X100_Y96_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul18_gettanh22|block_rsrvd_fix_impl_DSP0|aclr[1]         ;
;   5.059 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X100_Y96_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul18_gettanh22|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                     ;
; 5.073   ; 4.073   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                               ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   1.716 ;   0.376 ; RR ; CELL ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                            ;
;   1.716 ;   0.000 ; RR ; CELL ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                  ;
;   4.687 ;   2.971 ; RR ; IC   ; 1      ; MPDSP_X100_Y96_N0   ; Mixed      ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul18_gettanh22|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.687 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X100_Y96_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul18_gettanh22|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   5.073 ;   0.386 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                             ;
; 4.696   ; -0.377  ;    ; uTsu ; 68     ; MPDSP_X100_Y96_N0   ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul18_gettanh22|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is -0.339 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                      ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul18_gettanh22|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.104                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.765                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -0.339 (VIOLATED)                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.042 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.989  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.689       ; 90         ; 0.486 ; 3.203 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.692       ; 70         ; 0.000 ; 0.692 ;
;    Cell                ;        ; 3     ; 0.100       ; 10         ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.197       ; 20         ; 0.197 ; 0.197 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.311       ; 90         ; 0.000 ; 2.971 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                       ;
; 4.115   ; 4.115   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                               ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   0.912 ;   0.426 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.115 ;   3.203 ; RR ; IC     ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                  ;
;   4.115 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                      ;
; 5.104   ; 0.989   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                           ;
;   4.312 ;   0.197 ; RR ; uTco   ; 1      ; FF_X107_Y94_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                    ;
;   4.412 ;   0.100 ; RR ; CELL   ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]~la_mlab/laboutb[6]                                                                                                                                                                                                                                                                                                   ;
;   4.412 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|resetn|input                                                                                                                                                                                                                                                                                                           ;
;   4.412 ;   0.000 ; RR ; CELL   ; 1048   ; Boundary Port       ;            ; getTanh_inst|resetn                                                                                                                                                                                                                                                                                                                 ;
;   5.104 ;   0.692 ; RR ; IC     ; 1      ; MPDSP_X100_Y96_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul18_gettanh22|block_rsrvd_fix_impl_DSP0|aclr[0]         ;
;   5.104 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X100_Y96_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul18_gettanh22|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                     ;
; 5.073   ; 4.073   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                               ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   1.716 ;   0.376 ; RR ; CELL ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                            ;
;   1.716 ;   0.000 ; RR ; CELL ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                  ;
;   4.687 ;   2.971 ; RR ; IC   ; 1      ; MPDSP_X100_Y96_N0   ; Mixed      ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul18_gettanh22|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.687 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X100_Y96_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul18_gettanh22|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   5.073 ;   0.386 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                             ;
; 4.765   ; -0.308  ;    ; uTsu ; 68     ; MPDSP_X100_Y96_N0   ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul18_gettanh22|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is -0.338 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add29_gettanh23|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 5.033                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 4.695                                                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -0.338 (VIOLATED)                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.043 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.918  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.689       ; 90         ; 0.486 ; 3.203 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.621       ; 68         ; 0.000 ; 0.621 ;
;    Cell                ;        ; 3     ; 0.100       ; 11         ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.197       ; 21         ; 0.197 ; 0.197 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.310       ; 90         ; 0.000 ; 2.970 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                 ;
; 4.115   ; 4.115   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                         ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   0.912 ;   0.426 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   4.115 ;   3.203 ; RR ; IC     ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                            ;
;   4.115 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                ;
; 5.033   ; 0.918   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                     ;
;   4.312 ;   0.197 ; RR ; uTco   ; 1      ; FF_X107_Y94_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                              ;
;   4.412 ;   0.100 ; RR ; CELL   ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]~la_mlab/laboutb[6]                                                                                                                                                                                                                                                                                                                             ;
;   4.412 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|resetn|input                                                                                                                                                                                                                                                                                                                                     ;
;   4.412 ;   0.000 ; RR ; CELL   ; 1048   ; Boundary Port       ;            ; getTanh_inst|resetn                                                                                                                                                                                                                                                                                                                                           ;
;   5.033 ;   0.621 ; RR ; IC     ; 1      ; MPDSP_X100_Y95_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add29_gettanh23|block_rsrvd_fix_impl_DSP0|aclr[1]         ;
;   5.033 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X100_Y95_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add29_gettanh23|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                               ;
; 5.072   ; 4.072   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                         ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   1.716 ;   0.376 ; RR ; CELL ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; CELL ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                            ;
;   4.686 ;   2.970 ; RR ; IC   ; 1      ; MPDSP_X100_Y95_N0   ; Mixed      ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add29_gettanh23|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.686 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X100_Y95_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add29_gettanh23|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   5.072 ;   0.386 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                       ;
; 4.695   ; -0.377  ;    ; uTsu ; 68     ; MPDSP_X100_Y95_N0   ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add29_gettanh23|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is -0.292 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                      ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul21_gettanh24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 4.999                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.707                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -0.292 (VIOLATED)                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.030 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.884  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.689       ; 90         ; 0.486 ; 3.203 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.587       ; 66         ; 0.000 ; 0.587 ;
;    Cell                ;        ; 3     ; 0.100       ; 11         ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.197       ; 22         ; 0.197 ; 0.197 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.294       ; 90         ; 0.000 ; 2.954 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                       ;
; 4.115   ; 4.115   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                               ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   0.912 ;   0.426 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.115 ;   3.203 ; RR ; IC     ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                  ;
;   4.115 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                      ;
; 4.999   ; 0.884   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                           ;
;   4.312 ;   0.197 ; RR ; uTco   ; 1      ; FF_X107_Y94_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                    ;
;   4.412 ;   0.100 ; RR ; CELL   ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]~la_mlab/laboutb[6]                                                                                                                                                                                                                                                                                                   ;
;   4.412 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|resetn|input                                                                                                                                                                                                                                                                                                           ;
;   4.412 ;   0.000 ; RR ; CELL   ; 1048   ; Boundary Port       ;            ; getTanh_inst|resetn                                                                                                                                                                                                                                                                                                                 ;
;   4.999 ;   0.587 ; RR ; IC     ; 1      ; MPDSP_X100_Y94_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul21_gettanh24|block_rsrvd_fix_impl_DSP0|aclr[1]         ;
;   4.999 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X100_Y94_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul21_gettanh24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                     ;
; 5.085   ; 4.085   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                               ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   1.716 ;   0.376 ; RR ; CELL ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                            ;
;   1.716 ;   0.000 ; RR ; CELL ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                  ;
;   4.670 ;   2.954 ; RR ; IC   ; 1      ; MPDSP_X100_Y94_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul21_gettanh24|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.670 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X100_Y94_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul21_gettanh24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   5.085 ;   0.415 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                             ;
; 4.707   ; -0.378  ;    ; uTsu ; 68     ; MPDSP_X100_Y94_N0   ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul21_gettanh24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is -0.280 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                      ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul21_gettanh24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.056                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.776                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -0.280 (VIOLATED)                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.030 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.941  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.689       ; 90         ; 0.486 ; 3.203 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.644       ; 68         ; 0.000 ; 0.644 ;
;    Cell                ;        ; 3     ; 0.100       ; 11         ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.197       ; 21         ; 0.197 ; 0.197 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.294       ; 90         ; 0.000 ; 2.954 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                       ;
; 4.115   ; 4.115   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                               ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   0.912 ;   0.426 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.115 ;   3.203 ; RR ; IC     ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                  ;
;   4.115 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                      ;
; 5.056   ; 0.941   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                           ;
;   4.312 ;   0.197 ; RR ; uTco   ; 1      ; FF_X107_Y94_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                    ;
;   4.412 ;   0.100 ; RR ; CELL   ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]~la_mlab/laboutb[6]                                                                                                                                                                                                                                                                                                   ;
;   4.412 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|resetn|input                                                                                                                                                                                                                                                                                                           ;
;   4.412 ;   0.000 ; RR ; CELL   ; 1048   ; Boundary Port       ;            ; getTanh_inst|resetn                                                                                                                                                                                                                                                                                                                 ;
;   5.056 ;   0.644 ; RR ; IC     ; 1      ; MPDSP_X100_Y94_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul21_gettanh24|block_rsrvd_fix_impl_DSP0|aclr[0]         ;
;   5.056 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X100_Y94_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul21_gettanh24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                     ;
; 5.085   ; 4.085   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                               ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   1.716 ;   0.376 ; RR ; CELL ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                            ;
;   1.716 ;   0.000 ; RR ; CELL ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                  ;
;   4.670 ;   2.954 ; RR ; IC   ; 1      ; MPDSP_X100_Y94_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul21_gettanh24|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.670 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X100_Y94_N0   ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul21_gettanh24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   5.085 ;   0.415 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                             ;
; 4.776   ; -0.309  ;    ; uTsu ; 68     ; MPDSP_X100_Y94_N0   ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_mul21_gettanh24|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is -0.273 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                            ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist32_bgTrunc_i_sub16_i_12_i_gettanh81_sel_x_b_1_q[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 5.194                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 4.921                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; -0.273 (VIOLATED)                                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.065 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.079  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.689       ; 90         ; 0.486 ; 3.203 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.782       ; 72         ; 0.000 ; 0.782 ;
;    Cell                ;        ; 3     ; 0.100       ; 9          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.197       ; 18         ; 0.197 ; 0.197 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.288       ; 90         ; 0.000 ; 2.948 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                  ;
; 4.115   ; 4.115   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                          ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                            ;
;   0.912 ;   0.426 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                           ;
;   4.115 ;   3.203 ; RR ; IC     ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                             ;
;   4.115 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                 ;
; 5.194   ; 1.079   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                      ;
;   4.312 ;   0.197 ; RR ; uTco   ; 1      ; FF_X107_Y94_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                               ;
;   4.412 ;   0.100 ; RR ; CELL   ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]~la_mlab/laboutb[6]                                                                                                                                                                                                                                                                                              ;
;   4.412 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|resetn|input                                                                                                                                                                                                                                                                                                      ;
;   4.412 ;   0.000 ; RR ; CELL   ; 1048   ; Boundary Port       ;            ; getTanh_inst|resetn                                                                                                                                                                                                                                                                                                            ;
;   5.194 ;   0.782 ; RR ; IC     ; 1      ; FF_X102_Y99_N5      ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist32_bgTrunc_i_sub16_i_12_i_gettanh81_sel_x_b_1_q[1]|clrn ;
;   5.194 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y99_N5      ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist32_bgTrunc_i_sub16_i_12_i_gettanh81_sel_x_b_1_q[1]      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                               ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                 ;
; 5.050   ; 4.050   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                         ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                           ;
;   1.716 ;   0.376 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                            ;
;   4.664 ;   2.948 ; RR ; IC     ; 1      ; FF_X102_Y99_N5      ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist32_bgTrunc_i_sub16_i_12_i_gettanh81_sel_x_b_1_q[1]|clk ;
;   4.664 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y99_N5      ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist32_bgTrunc_i_sub16_i_12_i_gettanh81_sel_x_b_1_q[1]     ;
;   5.050 ;   0.386 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                       ;
; 4.921   ; -0.129  ;    ; uTsu   ; 1      ; FF_X102_Y99_N5      ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist32_bgTrunc_i_sub16_i_12_i_gettanh81_sel_x_b_1_q[1]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is -0.272 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                      ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist16_i_rem_lhs_trunc_gettanh19_sel_x_b_12_q[2] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.194                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.922                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -0.272 (VIOLATED)                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.065 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.079  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.689       ; 90         ; 0.486 ; 3.203 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.782       ; 72         ; 0.000 ; 0.782 ;
;    Cell                ;        ; 3     ; 0.100       ; 9          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.197       ; 18         ; 0.197 ; 0.197 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.288       ; 90         ; 0.000 ; 2.948 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                            ;
; 4.115   ; 4.115   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                     ;
;   4.115 ;   3.203 ; RR ; IC     ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                       ;
;   4.115 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                           ;
; 5.194   ; 1.079   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                ;
;   4.312 ;   0.197 ; RR ; uTco   ; 1      ; FF_X107_Y94_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                         ;
;   4.412 ;   0.100 ; RR ; CELL   ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]~la_mlab/laboutb[6]                                                                                                                                                                                                                                                                                        ;
;   4.412 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|resetn|input                                                                                                                                                                                                                                                                                                ;
;   4.412 ;   0.000 ; RR ; CELL   ; 1048   ; Boundary Port       ;            ; getTanh_inst|resetn                                                                                                                                                                                                                                                                                                      ;
;   5.194 ;   0.782 ; RR ; IC     ; 1      ; FF_X102_Y99_N59     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist16_i_rem_lhs_trunc_gettanh19_sel_x_b_12_q[2]|clrn ;
;   5.194 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y99_N59     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist16_i_rem_lhs_trunc_gettanh19_sel_x_b_12_q[2]      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                           ;
; 5.050   ; 4.050   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                      ;
;   4.664 ;   2.948 ; RR ; IC     ; 1      ; FF_X102_Y99_N59     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist16_i_rem_lhs_trunc_gettanh19_sel_x_b_12_q[2]|clk ;
;   4.664 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y99_N59     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist16_i_rem_lhs_trunc_gettanh19_sel_x_b_12_q[2]     ;
;   5.050 ;   0.386 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                 ;
; 4.922   ; -0.128  ;    ; uTsu   ; 1      ; FF_X102_Y99_N59     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist16_i_rem_lhs_trunc_gettanh19_sel_x_b_12_q[2]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is -0.270 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_mem_dmem|auto_generated|altsyncram1|lutrama19~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 5.224                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 4.954                                                                                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -0.270 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.057 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.109  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.689       ; 90         ; 0.486 ; 3.203 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.812       ; 73         ; 0.000 ; 0.812 ;
;    Cell                ;        ; 3     ; 0.100       ; 9          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.197       ; 18         ; 0.197 ; 0.197 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.296       ; 90         ; 0.000 ; 2.956 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                 ;
; 4.115   ; 4.115   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.912 ;   0.426 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.115 ;   3.203 ; RR ; IC     ; 1      ; FF_X107_Y94_N40      ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.115 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y94_N40      ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                ;
; 5.224   ; 1.109   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.312 ;   0.197 ; RR ; uTco   ; 1      ; FF_X107_Y94_N40      ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.412 ;   0.100 ; RR ; CELL   ; 1      ; FF_X107_Y94_N40      ; High Speed ; sync_resetn[2]~la_mlab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                             ;
;   4.412 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; getTanh_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.412 ;   0.000 ; RR ; CELL   ; 1048   ; Boundary Port        ;            ; getTanh_inst|resetn                                                                                                                                                                                                                                                                                                                                                                           ;
;   5.224 ;   0.812 ; RR ; IC     ; 1      ; MLABCELL_X98_Y95_N57 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_mem_dmem|auto_generated|altsyncram1|lutrama19|clr  ;
;   5.224 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X98_Y95_N57 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_mem_dmem|auto_generated|altsyncram1|lutrama19~reg1 ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                               ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                 ;
; 5.058   ; 4.058   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.716 ;   0.376 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port        ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.672 ;   2.956 ; RR ; IC     ; 2      ; MLABCELL_X98_Y95_N57 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_mem_dmem|auto_generated|altsyncram1|lutrama19|clk1 ;
;   4.672 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X98_Y95_N57 ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_mem_dmem|auto_generated|altsyncram1|lutrama19~reg1 ;
;   5.058 ;   0.386 ;    ;        ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                       ;
; 4.954   ; -0.104  ;    ; uTsu   ; 0      ; MLABCELL_X98_Y95_N57 ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist12_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_11_mem_dmem|auto_generated|altsyncram1|lutrama19~reg1 ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.173 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.173 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                         ; clock        ; clock       ; 0.000        ; 0.011      ; 0.238      ; Fast 900mV -40C Model           ;
; 0.184 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.242      ; Fast 900mV -40C Model           ;
; 0.185 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.242      ; Fast 900mV -40C Model           ;
; 0.185 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.242      ; Fast 900mV -40C Model           ;
; 0.185 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                                        ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.252      ; Fast 900mV -40C Model           ;
; 0.186 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.242      ; Fast 900mV -40C Model           ;
; 0.186 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.242      ; Fast 900mV -40C Model           ;
; 0.186 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.242      ; Fast 900mV -40C Model           ;
; 0.186 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                                        ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.252      ; Fast 900mV -40C Model           ;
; 0.188 ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_delay_0[10]                                                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.112      ; 0.363      ; Fast 900mV -40C Model           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.173 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 2.463                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 2.290                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.173                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.238 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.079       ; 33         ; 0.079 ; 0.079 ;
;    Cell                ;       ; 2     ; 0.062       ; 26         ; 0.000 ; 0.062 ;
;    uTco                ;       ; 1     ; 0.097       ; 41         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.234       ; 90         ; 0.000 ; 1.961 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X102_Y93_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk               ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y93_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ;
; 2.463   ; 0.238   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.322 ;   0.097 ; RR ; uTco   ; 1      ; FF_X102_Y93_N43     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                 ;
;   2.384 ;   0.062 ; RR ; CELL   ; 13     ; FF_X102_Y93_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[8] ;
;   2.463 ;   0.079 ; RR ; IC     ; 1      ; FF_X103_Y93_N46     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|valid_out_ES|clrn                                                              ;
;   2.463 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y93_N46     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 2.236   ; 2.236    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   2.492 ;   1.961  ; RR ; IC     ; 1      ; FF_X103_Y93_N46     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|valid_out_ES|clk ;
;   2.492 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y93_N46     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|valid_out_ES     ;
;   2.236 ;   -0.256 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.290   ; 0.054    ;    ; uTh    ; 1      ; FF_X103_Y93_N46     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|valid_out_ES     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.184 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 2.467                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 2.283                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.184                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.242 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.083       ; 34         ; 0.083 ; 0.083 ;
;    Cell                ;       ; 2     ; 0.062       ; 26         ; 0.000 ; 0.062 ;
;    uTco                ;       ; 1     ; 0.097       ; 40         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.234       ; 90         ; 0.000 ; 1.961 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X102_Y93_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk               ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y93_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ;
; 2.467   ; 0.242   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.322 ;   0.097 ; RR ; uTco   ; 1      ; FF_X102_Y93_N43     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                 ;
;   2.384 ;   0.062 ; RR ; CELL   ; 13     ; FF_X102_Y93_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[8] ;
;   2.467 ;   0.083 ; RR ; IC     ; 1      ; FF_X102_Y93_N56     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]|clrn                                       ;
;   2.467 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y93_N56     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.225   ; 2.225    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.492 ;   1.961  ; RR ; IC     ; 1      ; FF_X102_Y93_N56     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]|clk ;
;   2.492 ;   0.000  ; RR ; CELL   ; 1      ; FF_X102_Y93_N56     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
;   2.225 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.283   ; 0.058    ;    ; uTh    ; 1      ; FF_X102_Y93_N56     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.185 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 2.467                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 2.282                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.185                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.242 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.083       ; 34         ; 0.083 ; 0.083 ;
;    Cell                ;       ; 2     ; 0.062       ; 26         ; 0.000 ; 0.062 ;
;    uTco                ;       ; 1     ; 0.097       ; 40         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.234       ; 90         ; 0.000 ; 1.961 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X102_Y93_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk               ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y93_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ;
; 2.467   ; 0.242   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.322 ;   0.097 ; RR ; uTco   ; 1      ; FF_X102_Y93_N43     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                 ;
;   2.384 ;   0.062 ; RR ; CELL   ; 13     ; FF_X102_Y93_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[8] ;
;   2.467 ;   0.083 ; RR ; IC     ; 1      ; FF_X102_Y93_N17     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]|clrn                                       ;
;   2.467 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y93_N17     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.225   ; 2.225    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.492 ;   1.961  ; RR ; IC     ; 1      ; FF_X102_Y93_N17     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]|clk ;
;   2.492 ;   0.000  ; RR ; CELL   ; 1      ; FF_X102_Y93_N17     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]     ;
;   2.225 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.282   ; 0.057    ;    ; uTh    ; 1      ; FF_X102_Y93_N17     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.185 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 2.467                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 2.282                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.185                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.242 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.083       ; 34         ; 0.083 ; 0.083 ;
;    Cell                ;       ; 2     ; 0.062       ; 26         ; 0.000 ; 0.062 ;
;    uTco                ;       ; 1     ; 0.097       ; 40         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.234       ; 90         ; 0.000 ; 1.961 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X102_Y93_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk               ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y93_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ;
; 2.467   ; 0.242   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.322 ;   0.097 ; RR ; uTco   ; 1      ; FF_X102_Y93_N43     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                 ;
;   2.384 ;   0.062 ; RR ; CELL   ; 13     ; FF_X102_Y93_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[8] ;
;   2.467 ;   0.083 ; RR ; IC     ; 1      ; FF_X102_Y93_N14     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]|clrn                                       ;
;   2.467 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y93_N14     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.225   ; 2.225    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.492 ;   1.961  ; RR ; IC     ; 1      ; FF_X102_Y93_N14     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]|clk ;
;   2.492 ;   0.000  ; RR ; CELL   ; 1      ; FF_X102_Y93_N14     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]     ;
;   2.225 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.282   ; 0.057    ;    ; uTh    ; 1      ; FF_X102_Y93_N14     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.185 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 2.468                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 2.283                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.185                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.252 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.992       ; 90         ; 0.000 ; 1.808 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.082       ; 33         ; 0.082 ; 0.082 ;
;    Cell                ;       ; 2     ; 0.066       ; 26         ; 0.000 ; 0.066 ;
;    uTco                ;       ; 1     ; 0.104       ; 41         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.224       ; 90         ; 0.000 ; 1.951 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.216   ; 2.216   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.184 ;   0.184 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.224 ; RR ; CELL ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; CELL ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.216 ;   1.808 ; RR ; IC   ; 1      ; FF_X105_Y99_N59     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|fifo_in_reset|clk                                                                 ;
;   2.216 ;   0.000 ; RR ; CELL ; 1      ; FF_X105_Y99_N59     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                     ;
; 2.468   ; 0.252   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.320 ;   0.104 ; RR ; uTco ; 1      ; FF_X105_Y99_N59     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|fifo_in_reset|q                                                                   ;
;   2.386 ;   0.066 ; RR ; CELL ; 6      ; FF_X105_Y99_N59     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|fifo_in_reset~la_mlab/laboutb[19]                                                 ;
;   2.468 ;   0.082 ; RR ; IC   ; 1      ; FF_X105_Y99_N11     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.468 ;   0.000 ; RR ; CELL ; 1      ; FF_X105_Y99_N11     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 2.216   ; 2.216    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.482 ;   1.951  ; RR ; IC     ; 1      ; FF_X105_Y99_N11     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   2.482 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y99_N11     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   2.216 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.283   ; 0.067    ;    ; uTh    ; 1      ; FF_X105_Y99_N11     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.186 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 2.467                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 2.281                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.186                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.242 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.083       ; 34         ; 0.083 ; 0.083 ;
;    Cell                ;       ; 2     ; 0.062       ; 26         ; 0.000 ; 0.062 ;
;    uTco                ;       ; 1     ; 0.097       ; 40         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.234       ; 90         ; 0.000 ; 1.961 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X102_Y93_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk               ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y93_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ;
; 2.467   ; 0.242   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.322 ;   0.097 ; RR ; uTco   ; 1      ; FF_X102_Y93_N43     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                 ;
;   2.384 ;   0.062 ; RR ; CELL   ; 13     ; FF_X102_Y93_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[8] ;
;   2.467 ;   0.083 ; RR ; IC     ; 1      ; FF_X102_Y93_N5      ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]|clrn                                       ;
;   2.467 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y93_N5      ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.225   ; 2.225    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.492 ;   1.961  ; RR ; IC     ; 1      ; FF_X102_Y93_N5      ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]|clk ;
;   2.492 ;   0.000  ; RR ; CELL   ; 1      ; FF_X102_Y93_N5      ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]     ;
;   2.225 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.281   ; 0.056    ;    ; uTh    ; 1      ; FF_X102_Y93_N5      ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.186 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 2.467                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 2.281                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.186                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.242 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.083       ; 34         ; 0.083 ; 0.083 ;
;    Cell                ;       ; 2     ; 0.062       ; 26         ; 0.000 ; 0.062 ;
;    uTco                ;       ; 1     ; 0.097       ; 40         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.234       ; 90         ; 0.000 ; 1.961 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X102_Y93_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk               ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y93_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ;
; 2.467   ; 0.242   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.322 ;   0.097 ; RR ; uTco   ; 1      ; FF_X102_Y93_N43     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                 ;
;   2.384 ;   0.062 ; RR ; CELL   ; 13     ; FF_X102_Y93_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[8] ;
;   2.467 ;   0.083 ; RR ; IC     ; 1      ; FF_X102_Y93_N55     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]|clrn                                       ;
;   2.467 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y93_N55     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.225   ; 2.225    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.492 ;   1.961  ; RR ; IC     ; 1      ; FF_X102_Y93_N55     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]|clk ;
;   2.492 ;   0.000  ; RR ; CELL   ; 1      ; FF_X102_Y93_N55     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]     ;
;   2.225 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.281   ; 0.056    ;    ; uTh    ; 1      ; FF_X102_Y93_N55     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.186 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 2.467                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 2.281                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.186                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.242 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.083       ; 34         ; 0.083 ; 0.083 ;
;    Cell                ;       ; 2     ; 0.062       ; 26         ; 0.000 ; 0.062 ;
;    uTco                ;       ; 1     ; 0.097       ; 40         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.234       ; 90         ; 0.000 ; 1.961 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X102_Y93_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk               ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y93_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ;
; 2.467   ; 0.242   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.322 ;   0.097 ; RR ; uTco   ; 1      ; FF_X102_Y93_N43     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                 ;
;   2.384 ;   0.062 ; RR ; CELL   ; 13     ; FF_X102_Y93_N43     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[8] ;
;   2.467 ;   0.083 ; RR ; IC     ; 1      ; FF_X102_Y93_N16     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]|clrn                                       ;
;   2.467 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y93_N16     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.225   ; 2.225    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.492 ;   1.961  ; RR ; IC     ; 1      ; FF_X102_Y93_N16     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]|clk ;
;   2.492 ;   0.000  ; RR ; CELL   ; 1      ; FF_X102_Y93_N16     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]     ;
;   2.225 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.281   ; 0.056    ;    ; uTh    ; 1      ; FF_X102_Y93_N16     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.186 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                             ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 2.468                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 2.282                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; 0.186                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.252 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.992       ; 90         ; 0.000 ; 1.808 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.082       ; 33         ; 0.082 ; 0.082 ;
;    Cell                ;       ; 2     ; 0.066       ; 26         ; 0.000 ; 0.066 ;
;    uTco                ;       ; 1     ; 0.104       ; 41         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.224       ; 90         ; 0.000 ; 1.951 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.216   ; 2.216   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.184 ;   0.184 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.224 ; RR ; CELL ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.000 ; RR ; CELL ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   2.216 ;   1.808 ; RR ; IC   ; 1      ; FF_X105_Y99_N59     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|fifo_in_reset|clk                                                              ;
;   2.216 ;   0.000 ; RR ; CELL ; 1      ; FF_X105_Y99_N59     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                  ;
; 2.468   ; 0.252   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.320 ;   0.104 ; RR ; uTco ; 1      ; FF_X105_Y99_N59     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|fifo_in_reset|q                                                                ;
;   2.386 ;   0.066 ; RR ; CELL ; 6      ; FF_X105_Y99_N59     ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|fifo_in_reset~la_mlab/laboutb[19]                                              ;
;   2.468 ;   0.082 ; RR ; IC   ; 1      ; FF_X105_Y99_N7      ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   2.468 ;   0.000 ; RR ; CELL ; 1      ; FF_X105_Y99_N7      ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.216   ; 2.216    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.273 ;   0.273  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.258  ; RR ; CELL ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; CELL ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.482 ;   1.951  ; RR ; IC   ; 1      ; FF_X105_Y99_N7      ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   2.482 ;   0.000  ; RR ; CELL ; 1      ; FF_X105_Y99_N7      ; High Speed ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
;   2.216 ;   -0.266 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.282   ; 0.066    ;    ; uTh  ; 1      ; FF_X105_Y99_N7      ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.188 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                               ;
; To Node                         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_delay_0[10] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 2.585                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 2.397                                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; 0.188                                                                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.112 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.363 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.998       ; 90         ; 0.184 ; 1.814 ;
;    Cell                ;       ; 2     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.222       ; 61         ; 0.000 ; 0.222 ;
;    Cell                ;       ; 3     ; 0.044       ; 12         ; 0.000 ; 0.044 ;
;    uTco                ;       ; 1     ; 0.097       ; 27         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.250       ; 90         ; 0.000 ; 1.977 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                     ;
; 2.222   ; 2.222   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                             ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                              ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                    ;
; 2.585   ; 0.363   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                         ;
;   2.319 ;   0.097 ; RR ; uTco   ; 1      ; FF_X107_Y94_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                  ;
;   2.363 ;   0.044 ; RR ; CELL   ; 1      ; FF_X107_Y94_N40     ; High Speed ; sync_resetn[2]~la_mlab/laboutb[6]                                                                                                                                                                                                                                                                                                                                 ;
;   2.363 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|resetn|input                                                                                                                                                                                                                                                                                                                                         ;
;   2.363 ;   0.000 ; RR ; CELL   ; 1048   ; Boundary Port       ;            ; getTanh_inst|resetn                                                                                                                                                                                                                                                                                                                                               ;
;   2.585 ;   0.222 ; RR ; IC     ; 1      ; FF_X111_Y93_N55     ; Mixed      ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_delay_0[10]|clrn ;
;   2.585 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y93_N55     ; Low Power  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_delay_0[10]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                    ;
; 2.334   ; 2.334    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                            ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; getTanh_inst|clock|input                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1489   ; Boundary Port       ;            ; getTanh_inst|clock                                                                                                                                                                                                                                                                                                                                               ;
;   2.508 ;   1.977  ; RR ; IC     ; 1      ; FF_X111_Y93_N55     ; Low Power  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_delay_0[10]|clk ;
;   2.508 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y93_N55     ; Low Power  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_delay_0[10]     ;
;   2.334 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                          ;
; 2.397   ; 0.063    ;    ; uTh    ; 1      ; FF_X111_Y93_N55     ;            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_delay_0[10]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Apr  5 00:01:06 2023
    Info: System process ID: 129529
Info: Command: quartus_sta quartus_compile -c quartus_compile --mode=finalize
Info: Using INI file /home/dirren/IntelHLS/getTanh/test-fpga.prj/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_getTanh".
Info (16678): Successfully loaded final database: elapsed time is 00:00:04.
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.514
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -1.514            -370.922       698      clock Slow 900mV -40C Model 
Info (332146): Worst-case hold slack is 0.015
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.015               0.000         0      clock Fast 900mV -40C Model 
Info (332146): Worst-case recovery slack is -0.387
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.387             -77.316       672      clock Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.173
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.173               0.000         0      clock Fast 900mV -40C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is -1.150
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -1.150            -105.631       208      clock Slow 900mV -40C Model 
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 4 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 0.795 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Critical Warning (19536): Report Metastability (Slow 900mV -40C Model): Found 4 synchronizer chains, 4 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 349 years or 1.1e+10 seconds.
    Critical Warning (19536): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 4
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 4
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.805 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 4 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 1.208 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV -40C Model): Found 4 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 1.337 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 34    ; 34   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; resetn           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_start[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_stall[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                     ;
+------------------------+---------------------------------------------------------------------------------------+
; Output Port            ; Comment                                                                               ;
+------------------------+---------------------------------------------------------------------------------------+
; getTanh_busy[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_done[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; resetn           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_start[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_stall[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                     ;
+------------------------+---------------------------------------------------------------------------------------+
; Output Port            ; Comment                                                                               ;
+------------------------+---------------------------------------------------------------------------------------+
; getTanh_busy[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_done[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; getTanh_returndata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.514   ; 0.015 ; -0.387   ; 0.173   ; -1.150              ;
;  clock           ; -1.514   ; 0.015 ; -0.387   ; 0.173   ; -1.150              ;
; Design-wide TNS  ; -370.922 ; 0.0   ; -77.316  ; 0.0     ; -105.631            ;
;  clock           ; -370.922 ; 0.000 ; -77.316  ; 0.000   ; -105.631            ;
+------------------+----------+-------+----------+---------+---------------------+


