$date
	Sun Oct 23 06:00:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#399043
b110 !
1"
#399046
b110 &
b110 %
1$
#399047
0"
#399050
b11 &
b11 %
#399054
b1010 &
b1010 %
#399058
b101 &
b101 %
#399062
b10000 &
b10000 %
#399066
b1000 &
b1000 %
#399070
b100 &
b100 %
#399074
b10 &
b10 %
#399078
b1 &
1#
b1 %
#399082
b0 &
b0 %
0#
0$
#1339783
b1011 !
1"
#1339786
b1011 &
b1011 %
1$
#1339787
0"
#1339790
b100010 &
b100010 %
#1339794
b10001 &
b10001 %
#1339798
b110100 &
b110100 %
#1339802
b11010 &
b11010 %
#1339806
b1101 &
b1101 %
#1339810
b101000 &
b101000 %
#1339814
b10100 &
b10100 %
#1339818
b1010 &
b1010 %
#1339822
b101 &
b101 %
#1339826
b10000 &
b10000 %
#1339830
b1000 &
b1000 %
#1339834
b100 &
b100 %
#1339838
b10 &
b10 %
#1339842
b1 &
b1 %
1#
#1339846
b0 &
0#
b0 %
0$
#2313032
b11010 !
1"
#2313034
b11010 &
b11010 %
1$
#2313035
0"
#2313038
b1101 &
b1101 %
#2313042
b101000 &
b101000 %
#2313046
b10100 &
b10100 %
#2313050
b1010 &
b1010 %
#2313054
b101 &
b101 %
#2313058
b10000 &
b10000 %
#2313062
b1000 &
b1000 %
#2313066
b100 &
b100 %
#2313070
b10 &
b10 %
#2313074
b1 &
b1 %
1#
#2313078
b0 &
0#
b0 %
0$
#4500012
