TRACE::2021-06-06.04:30:20::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:20::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:20::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:20::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:20::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-06.04:30:21::SCWPlatform::Opened new HwDB with name nexysA7fpga_2
TRACE::2021-06-06.04:30:21::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-06-06.04:30:21::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4"
		}]
}
TRACE::2021-06-06.04:30:21::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-06-06.04:30:21::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2021-06-06.04:30:21::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4"
		}]
}
TRACE::2021-06-06.04:30:21::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:21::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:21::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:21::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-06.04:30:21::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:21::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:21::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:21::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:21::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:21::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:21::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:21::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.04:30:21::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:21::SCWMssOS::mss does not exists at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:21::SCWMssOS::Creating sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:21::SCWMssOS::Adding the swdes entry, created swdb C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:21::SCWMssOS::updating the scw layer changes to swdes at   C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:21::SCWMssOS::Writing mss at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:21::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-06.04:30:21::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-06-06.04:30:21::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-06-06.04:30:21::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:21::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:21::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:21::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:21::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss||

TRACE::2021-06-06.04:30:21::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:21::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:21::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:21::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:21::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:21::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss||

TRACE::2021-06-06.04:30:21::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:21::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:21::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:21::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:21::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:21::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss||

TRACE::2021-06-06.04:30:21::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:21::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-06-06.04:30:21::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:21::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:21::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:21::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:21::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss||

TRACE::2021-06-06.04:30:21::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:21::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-06.04:30:21::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2021-06-06.04:30:23::SCWPlatform::Started generating the artifacts platform ECE544_Final_Project_v4
TRACE::2021-06-06.04:30:23::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-06.04:30:23::SCWPlatform::Started generating the artifacts for system configuration ECE544_Final_Project_v4
LOG::2021-06-06.04:30:23::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-06-06.04:30:23::SCWSystem::Not a boot domain 
LOG::2021-06-06.04:30:23::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-06-06.04:30:23::SCWDomain::Generating domain artifcats
TRACE::2021-06-06.04:30:23::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-06.04:30:23::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:23::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:23::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss||

KEYINFO::2021-06-06.04:30:23::SCWMssOS::Could not open the swdb for C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
KEYINFO::2021-06-06.04:30:23::SCWMssOS::Could not open the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss is not found

TRACE::2021-06-06.04:30:23::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-06.04:30:23::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-06-06.04:30:23::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.04:30:23::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-06.04:30:23::SCWMssOS::Mss edits present, copying mssfile into export location C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-06.04:30:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-06.04:30:23::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2021-06-06.04:30:23::SCWMssOS::skipping the bsp build ... 
TRACE::2021-06-06.04:30:23::SCWMssOS::Copying to export directory.
TRACE::2021-06-06.04:30:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-06.04:30:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-06.04:30:23::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-06-06.04:30:23::SCWSystem::Completed Processing the sysconfig ECE544_Final_Project_v4
LOG::2021-06-06.04:30:23::SCWPlatform::Completed generating the artifacts for system configuration ECE544_Final_Project_v4
TRACE::2021-06-06.04:30:23::SCWPlatform::Started preparing the platform 
TRACE::2021-06-06.04:30:23::SCWSystem::Writing the bif file for system config ECE544_Final_Project_v4
TRACE::2021-06-06.04:30:23::SCWSystem::dir created 
TRACE::2021-06-06.04:30:23::SCWSystem::Writing the bif 
TRACE::2021-06-06.04:30:23::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-06.04:30:23::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-06.04:30:23::SCWPlatform::Completed generating the platform
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:23::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:23::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:23::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:23::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:23::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:23::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:23::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:23::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:23::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"b5610f70b706831c1432a6dd39b61751",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-06.04:30:23::SCWPlatform::updated the xpfm file.
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:23::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:23::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:23::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:23::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:23::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:23::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:23::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:23::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:23::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:23::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:23::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:23::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"b5610f70b706831c1432a6dd39b61751",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:23::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:23::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:23::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:23::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:23::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:23::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:23::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:23::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:23::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:23::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:23::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:23::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:23::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:23::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:23::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:23::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:23::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:23::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"b5610f70b706831c1432a6dd39b61751",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:23::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:23::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:23::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:23::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:23::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:23::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:23::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-06.04:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:23::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:23::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"b5610f70b706831c1432a6dd39b61751",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-06-06.04:30:23::SCWPlatform::Clearing the existing platform
TRACE::2021-06-06.04:30:23::SCWSystem::Clearing the existing sysconfig
TRACE::2021-06-06.04:30:23::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:23::SCWSystem::Clearing the domains completed.
TRACE::2021-06-06.04:30:23::SCWPlatform::Clearing the opened hw db.
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform:: Platform location is C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:23::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:23::SCWPlatform::Removing the HwDB with name C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:23::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-06.04:30:23::SCWPlatform::Opened new HwDB with name nexysA7fpga_3
TRACE::2021-06-06.04:30:23::SCWReader::Active system found as  ECE544_Final_Project_v4
TRACE::2021-06-06.04:30:23::SCWReader::Handling sysconfig ECE544_Final_Project_v4
TRACE::2021-06-06.04:30:23::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:23::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:23::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:23::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:23::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:24::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:24::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:24::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:24::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:24::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:24::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:24::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:24::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:24::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:24::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:24::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:24::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.04:30:24::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:24::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:24::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:24::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-06-06.04:30:24::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.04:30:24::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-06.04:30:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-06.04:30:24::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:24::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:24::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:24::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:24::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:24::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:24::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:24::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:24::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:24::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:24::SCWReader::No isolation master present  
TRACE::2021-06-06.04:30:24::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:24::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:24::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:24::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:24::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:24::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:24::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:24::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:24::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:24::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:25::SCWMssOS::In reload Mss file.
TRACE::2021-06-06.04:30:25::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:25::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:25::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:25::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:25::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:25::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:25::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:25::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:25::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:25::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

KEYINFO::2021-06-06.04:30:25::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-06-06.04:30:25::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-06-06.04:30:25::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-06.04:30:25::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:25::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:25::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:25::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-06-06.04:30:25::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.04:30:25::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:25::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:25::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:25::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:25::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:25::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:25::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:25::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:25::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:25::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:25::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:25::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:25::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:30::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:30::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:30::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:30::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:30::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:30::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:30::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:30::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.04:30:30::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:30::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:30::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:30::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-06-06.04:30:30::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.04:30:30::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:42::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:42::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:42::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:42::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:42::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:42::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:42::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:42::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:42::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:42::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:42::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:42::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:42::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:42::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:42::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:42::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:42::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:42::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:42::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:42::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:44::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:44::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:44::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:44::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:45::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:45::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:45::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:45::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:45::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:45::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"b5610f70b706831c1432a6dd39b61751",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"tick_rate":	"1000",
							"total_heap_size":	"16384",
							"libOptionNames":	["tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-06-06.04:30:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:45::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:45::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWMssOS::In reload Mss file.
TRACE::2021-06-06.04:30:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:45::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.04:30:45::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-06-06.04:30:45::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.04:30:45::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:45::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:45::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:45::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:45::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:45::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:45::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:45::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:45::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:45::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:45::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:45::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.04:30:45::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-06-06.04:30:45::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.04:30:45::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:45::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-06.04:30:45::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2021-06-06.04:30:46::SCWMssOS::Removing file C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp\system_0.mss
TRACE::2021-06-06.04:30:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:47::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

KEYINFO::2021-06-06.04:30:47::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-06-06.04:30:47::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-06-06.04:30:47::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-06.04:30:47::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:47::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:47::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:47::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-06-06.04:30:47::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.04:30:48::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:54::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:54::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:54::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:54::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:54::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:54::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:54::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:54::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:54::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:54::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:54::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:54::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:54::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:54::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:54::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:30:54::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:30:54::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:30:54::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:30:54::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:30:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:30:54::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:30:54::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:30:54::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:31:01::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:31:01::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:31:01::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:31:01::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:31:01::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:31:01::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:31:01::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:31:01::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:31:01::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"4db40a793dd94098bbeb322b7dabd3c0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"tick_rate":	"1000",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:31:01::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:31:01::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:31:01::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWMssOS::In reload Mss file.
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:31:01::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:31:01::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.04:31:01::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-06-06.04:31:01::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.04:31:01::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:31:01::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:31:01::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:31:01::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:31:01::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:31:01::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:31:01::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:31:01::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:31:01::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:31:01::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:31:01::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:31:01::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:31:01::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:31:01::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:31:01::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:31:01::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:31:01::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:31:01::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:31:01::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:31:01::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:31:01::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:31:01::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:31:01::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:31:01::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:31:01::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:31:01::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:01::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:31:01::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:31:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:31:01::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:31:01::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:01::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:02::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:02::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:02::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:02::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:31:02::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:02::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:31:02::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:31:02::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:31:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:31:02::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:02::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.04:31:02::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:02::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:02::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:02::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-06-06.04:31:02::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.04:31:02::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:02::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-06.04:31:02::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2021-06-06.04:31:03::SCWMssOS::Removing file C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp\system_0.mss
TRACE::2021-06-06.04:31:05::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:05::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:05::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:05::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:31:05::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:31:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:31:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:31:05::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:31:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:31:05::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:05::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

KEYINFO::2021-06-06.04:31:05::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-06-06.04:31:05::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-06-06.04:31:05::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-06.04:31:05::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:05::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:05::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:05::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-06-06.04:31:05::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.04:31:05::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:31:05::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-06.04:31:05::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2021-06-06.04:31:06::SCWMssOS::Removing file C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp\system_0.mss
TRACE::2021-06-06.04:32:05::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:05::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:05::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:05::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:32:05::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:32:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:32:05::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:32:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:32:05::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:05::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

KEYINFO::2021-06-06.04:32:05::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-06-06.04:32:05::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-06-06.04:32:05::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-06.04:32:05::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:05::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:05::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:05::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-06-06.04:32:05::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.04:32:05::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:15::SCWMssOS::In reload Mss file.
TRACE::2021-06-06.04:32:15::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:15::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:15::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:15::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:32:15::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:15::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:32:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:32:15::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:32:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:32:15::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:15::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

KEYINFO::2021-06-06.04:32:15::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-06-06.04:32:15::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-06-06.04:32:15::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-06.04:32:15::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:15::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:15::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:15::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-06-06.04:32:15::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.04:32:15::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:15::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:15::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:15::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:15::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:32:15::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:15::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:32:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:32:15::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:32:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:32:15::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:15::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:32:15::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:15::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:15::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:15::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:15::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:32:15::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:15::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:32:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:32:15::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:32:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:32:15::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:15::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:32:15::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:15::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:15::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:15::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:15::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:32:16::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:32:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:32:16::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:32:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:32:16::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:16::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:32:16::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:16::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:32:16::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:32:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:32:16::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:32:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:32:16::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:16::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:32:16::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:16::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:32:16::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:32:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:32:16::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:32:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:32:16::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:16::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:32:16::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:16::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:32:16::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:32:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:32:16::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:32:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:32:16::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:16::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:32:16::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:16::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:32:16::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:32:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:32:16::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:32:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:32:16::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:16::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:32:16::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:16::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:32:16::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:32:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:32:16::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:32:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:32:16::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:16::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:32:16::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:16::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:32:16::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:32:16::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:32:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:32:16::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:32:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:32:16::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:16::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:32:16::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:32:16::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
LOG::2021-06-06.04:33:46::SCWPlatform::Started generating the artifacts platform ECE544_Final_Project_v4
TRACE::2021-06-06.04:33:46::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-06.04:33:46::SCWPlatform::Started generating the artifacts for system configuration ECE544_Final_Project_v4
LOG::2021-06-06.04:33:46::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-06-06.04:33:46::SCWSystem::Not a boot domain 
LOG::2021-06-06.04:33:46::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-06-06.04:33:46::SCWDomain::Generating domain artifcats
TRACE::2021-06-06.04:33:46::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-06.04:33:46::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-06.04:33:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:33:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:33:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:33:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:33:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:33:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:33:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:33:46::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:33:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:33:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:33:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.04:33:46::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:33:46::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:33:46::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:33:46::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-06-06.04:33:46::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.04:33:46::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:33:46::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-06.04:33:46::SCWMssOS::Mss edits present, copying mssfile into export location C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:33:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-06.04:33:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-06.04:33:46::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2021-06-06.04:33:46::SCWMssOS::doing bsp build ... 
TRACE::2021-06-06.04:33:46::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2021-06-06.04:33:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-06.04:33:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.04:33:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.04:33:47::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.04:33:47::SCWMssOS::Wextra"

TRACE::2021-06-06.04:33:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-06.04:33:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.04:33:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.04:33:47::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.04:33:47::SCWMssOS::Wextra"

TRACE::2021-06-06.04:33:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-06.04:33:47::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-06-06.04:33:47::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-06-06.04:33:47::SCWMssOS::-float-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2021-06-06.04:33:47::SCWMssOS::tions -Wall -Wextra"

TRACE::2021-06-06.04:33:47::SCWMssOS::"include"

TRACE::2021-06-06.04:33:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-06.04:33:47::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.04:33:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.04:33:47::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.04:33:47::SCWMssOS::Wextra"

TRACE::2021-06-06.04:33:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-06.04:33:47::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.04:33:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.04:33:47::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.04:33:47::SCWMssOS::Wextra"

TRACE::2021-06-06.04:33:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-06.04:33:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.04:33:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.04:33:47::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.04:33:47::SCWMssOS::-Wextra"

TRACE::2021-06-06.04:33:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-06.04:33:48::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-06.04:33:48::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-06.04:33:48::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-06.04:33:48::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-06.04:33:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-06.04:33:48::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.04:33:48::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.04:33:48::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.04:33:48::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.04:33:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-06.04:33:48::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-06.04:33:48::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-
TRACE::2021-06-06.04:33:48::SCWMssOS::convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-06-06.04:33:48::SCWMssOS::Wall -Wextra"

TRACE::2021-06-06.04:33:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-06.04:33:48::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-06.04:33:48::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-06.04:33:48::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-06.04:33:48::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-06.04:33:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-06.04:33:48::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-06.04:33:48::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-06.04:33:48::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-06.04:33:48::SCWMssOS:: -Wextra"

TRACE::2021-06-06.04:33:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-06.04:33:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.04:33:48::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.04:33:48::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.04:33:48::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.04:33:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-06.04:33:48::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-06.04:33:48::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-c
TRACE::2021-06-06.04:33:48::SCWMssOS::onvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-06-06.04:33:48::SCWMssOS::all -Wextra"

TRACE::2021-06-06.04:33:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-06.04:33:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.04:33:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.04:33:48::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.04:33:48::SCWMssOS::tra"

TRACE::2021-06-06.04:33:48::SCWMssOS::"Compiling bram"

TRACE::2021-06-06.04:33:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-06.04:33:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.04:33:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.04:33:49::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.04:33:49::SCWMssOS::tra"

TRACE::2021-06-06.04:33:49::SCWMssOS::"Compiling cpu"

TRACE::2021-06-06.04:33:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-06.04:33:49::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-06.04:33:49::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-06.04:33:49::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-06.04:33:49::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-06.04:33:49::SCWMssOS::"Compiling standalone";

TRACE::2021-06-06.04:33:51::SCWMssOS::"Compiling FreeRTOS"

TRACE::2021-06-06.04:33:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-06.04:33:53::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.04:33:53::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.04:33:53::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.04:33:53::SCWMssOS::tra"

TRACE::2021-06-06.04:33:53::SCWMssOS::"Compiling gpio"

TRACE::2021-06-06.04:33:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-06.04:33:54::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.04:33:54::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.04:33:54::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.04:33:54::SCWMssOS::tra"

TRACE::2021-06-06.04:33:54::SCWMssOS::"Compiling i2s2..."

TRACE::2021-06-06.04:33:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-06.04:33:54::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-06-06.04:33:54::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert 
TRACE::2021-06-06.04:33:54::SCWMssOS::-mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-06-06.04:33:54::SCWMssOS::xtra"

TRACE::2021-06-06.04:33:54::SCWMssOS::"Compiling intc"

TRACE::2021-06-06.04:33:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-06.04:33:55::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-06.04:33:55::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-06.04:33:55::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-06.04:33:55::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-06.04:33:55::SCWMssOS::"Compiling MIDI_processor..."

TRACE::2021-06-06.04:33:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-06.04:33:56::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.04:33:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.04:33:56::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.04:33:56::SCWMssOS::-Wextra"

TRACE::2021-06-06.04:33:56::SCWMssOS::"Compiling nexys4IO..."

TRACE::2021-06-06.04:33:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-06.04:33:56::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-06.04:33:56::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-con
TRACE::2021-06-06.04:33:56::SCWMssOS::vert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2021-06-06.04:33:56::SCWMssOS::l -Wextra"

TRACE::2021-06-06.04:33:56::SCWMssOS::"Compiling PmodENC544..."

TRACE::2021-06-06.04:33:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-06.04:33:56::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.04:33:56::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.04:33:56::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.04:33:56::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.04:33:56::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2021-06-06.04:33:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-06.04:33:57::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-06.04:33:57::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert
TRACE::2021-06-06.04:33:57::SCWMssOS:: -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2021-06-06.04:33:57::SCWMssOS::extra"

TRACE::2021-06-06.04:33:58::SCWMssOS::"Compiling tmrctr"

TRACE::2021-06-06.04:33:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-06.04:33:58::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.04:33:58::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.04:33:58::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.04:33:58::SCWMssOS::-Wextra"

TRACE::2021-06-06.04:33:58::SCWMssOS::"Compiling uartlite"

TRACE::2021-06-06.04:33:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-06.04:33:59::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-06.04:33:59::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-06.04:33:59::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-06.04:33:59::SCWMssOS:: -Wextra"

TRACE::2021-06-06.04:33:59::SCWMssOS::"Compiling uartns550"

TRACE::2021-06-06.04:34:00::SCWMssOS::'Finished building libraries'

TRACE::2021-06-06.04:34:00::SCWMssOS::Copying to export directory.
TRACE::2021-06-06.04:34:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-06.04:34:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-06.04:34:00::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-06-06.04:34:00::SCWSystem::Completed Processing the sysconfig ECE544_Final_Project_v4
LOG::2021-06-06.04:34:00::SCWPlatform::Completed generating the artifacts for system configuration ECE544_Final_Project_v4
TRACE::2021-06-06.04:34:00::SCWPlatform::Started preparing the platform 
TRACE::2021-06-06.04:34:00::SCWSystem::Writing the bif file for system config ECE544_Final_Project_v4
TRACE::2021-06-06.04:34:00::SCWSystem::dir created 
TRACE::2021-06-06.04:34:00::SCWSystem::Writing the bif 
TRACE::2021-06-06.04:34:00::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-06.04:34:00::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-06.04:34:00::SCWPlatform::Completed generating the platform
TRACE::2021-06-06.04:34:00::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:34:00::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:34:00::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:34:00::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:34:00::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:34:00::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:34:00::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:34:00::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:34:00::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:34:00::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:34:00::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:34:00::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"8d3c2dc13d4b3f33aebe1395deae89ad",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"tick_rate":	"1000",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-06.04:34:00::SCWPlatform::updated the xpfm file.
TRACE::2021-06-06.04:34:00::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:34:00::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:34:00::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:34:00::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.04:34:00::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.04:34:00::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.04:34:00::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.04:34:00::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.04:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.04:34:00::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.04:34:00::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.04:34:00::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:43::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform:: Platform location is C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa
TRACE::2021-06-06.11:14:43::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.11:14:43::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2021-06-06.11:14:43::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:43::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:43::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.11:14:43::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.11:14:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.11:14:43::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:43::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:43::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-06.11:14:43::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-06.11:14:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.11:14:43::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:43::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.11:14:43::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:43::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa
TRACE::2021-06-06.11:14:43::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:43::SCWPlatform::update - Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-06.11:14:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.11:14:43::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2021-06-06.11:14:43::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:43::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-06.11:14:43::SCWPlatform::Opened new HwDB with name nexysA7fpga_6
TRACE::2021-06-06.11:14:43::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:43::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:43::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:43::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-06.11:14:43::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-06.11:14:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.11:14:43::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:43::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.11:14:43::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:43::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"8d3c2dc13d4b3f33aebe1395deae89ad",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"tick_rate":	"1000",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-06-06.11:14:44::SCWPlatform::Clearing the existing platform
TRACE::2021-06-06.11:14:44::SCWSystem::Clearing the existing sysconfig
TRACE::2021-06-06.11:14:44::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:44::SCWSystem::Clearing the domains completed.
TRACE::2021-06-06.11:14:44::SCWPlatform::Clearing the opened hw db.
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform:: Platform location is C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:44::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:44::SCWPlatform::Removing the HwDB with name C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:44::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-06.11:14:44::SCWPlatform::Opened new HwDB with name nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWReader::Active system found as  ECE544_Final_Project_v4
TRACE::2021-06-06.11:14:44::SCWReader::Handling sysconfig ECE544_Final_Project_v4
TRACE::2021-06-06.11:14:44::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:44::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:44::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:44::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.11:14:44::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:44::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.11:14:44::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:44::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:44::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:44::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-06-06.11:14:44::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.11:14:44::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:44::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.11:14:44::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:44::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.11:14:44::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:44::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.11:14:44::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:44::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.11:14:44::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:44::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.11:14:44::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:44::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.11:14:44::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:44::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.11:14:44::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:44::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.11:14:44::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:44::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.11:14:44::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:44::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.11:14:44::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:44::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.11:14:44::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:44::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.11:14:44::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:44::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.11:14:44::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:44::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.11:14:44::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:44::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:44::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:44::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2021-06-06.11:14:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.11:14:44::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:44::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.11:14:44::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-06.11:14:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:45::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2021-06-06.11:14:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.11:14:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.11:14:45::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWReader::No isolation master present  
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:45::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.11:14:45::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.11:14:45::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWMssOS::In reload Mss file.
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:45::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.11:14:45::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

KEYINFO::2021-06-06.11:14:45::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-06-06.11:14:45::SCWMssOS::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-06.11:14:45::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-06-06.11:14:45::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.11:14:45::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:45::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.11:14:45::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.11:14:45::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:45::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.11:14:45::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.11:14:45::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:45::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.11:14:45::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.11:14:45::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:45::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.11:14:45::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.11:14:45::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:45::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.11:14:45::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.11:14:45::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:45::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.11:14:45::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.11:14:45::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:45::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.11:14:45::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.11:14:45::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:45::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.11:14:45::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.11:14:45::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:45::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.11:14:45::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.11:14:45::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:45::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
LOG::2021-06-06.11:14:53::SCWPlatform::Started generating the artifacts platform ECE544_Final_Project_v4
TRACE::2021-06-06.11:14:53::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-06.11:14:53::SCWPlatform::Started generating the artifacts for system configuration ECE544_Final_Project_v4
LOG::2021-06-06.11:14:53::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-06-06.11:14:53::SCWSystem::Not a boot domain 
LOG::2021-06-06.11:14:53::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-06-06.11:14:53::SCWDomain::Generating domain artifcats
TRACE::2021-06-06.11:14:53::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-06.11:14:53::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-06.11:14:53::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:53::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:53::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:53::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.11:14:53::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:53::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.11:14:53::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.11:14:53::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.11:14:53::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.11:14:53::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:53::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.11:14:53::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:53::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:53::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:53::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-06-06.11:14:53::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.11:14:53::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:53::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-06.11:14:53::SCWMssOS::Mss edits present, copying mssfile into export location C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.11:14:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-06.11:14:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-06.11:14:53::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2021-06-06.11:14:53::SCWMssOS::skipping the bsp build ... 
TRACE::2021-06-06.11:14:53::SCWMssOS::Copying to export directory.
TRACE::2021-06-06.11:14:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-06.11:14:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-06.11:14:54::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-06-06.11:14:54::SCWSystem::Completed Processing the sysconfig ECE544_Final_Project_v4
TRACE::2021-06-06.13:40:05::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:05::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:05::SCWPlatform:: Platform location is C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa
TRACE::2021-06-06.13:40:05::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:40:05::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2021-06-06.13:40:05::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:05::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:05::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:05::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:05::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.13:40:05::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.13:40:05::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:05::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:05::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:05::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:05::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:05::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2021-06-06.13:40:05::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.13:40:05::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:05::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:05::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:40:05::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:05::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:05::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:05::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:05::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa
TRACE::2021-06-06.13:40:05::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:05::SCWPlatform::update - Opened existing hwdb nexysA7fpga_9
TRACE::2021-06-06.13:40:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:40:05::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2021-06-06.13:40:05::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:05::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:05::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:05::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:05::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-06.13:40:06::SCWPlatform::Opened new HwDB with name nexysA7fpga_8
TRACE::2021-06-06.13:40:06::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:06::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:06::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:06::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:06::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_8
TRACE::2021-06-06.13:40:06::SCWPlatform::Opened existing hwdb nexysA7fpga_8
TRACE::2021-06-06.13:40:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:40:06::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:06::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:40:06::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:06::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"8d3c2dc13d4b3f33aebe1395deae89ad",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"tick_rate":	"1000",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-06-06.13:40:07::SCWPlatform::Clearing the existing platform
TRACE::2021-06-06.13:40:07::SCWSystem::Clearing the existing sysconfig
TRACE::2021-06-06.13:40:07::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWSystem::Clearing the domains completed.
TRACE::2021-06-06.13:40:07::SCWPlatform::Clearing the opened hw db.
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform:: Platform location is C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:07::SCWPlatform::Removing the HwDB with name C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-06.13:40:07::SCWPlatform::Opened new HwDB with name nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWReader::Active system found as  ECE544_Final_Project_v4
TRACE::2021-06-06.13:40:07::SCWReader::Handling sysconfig ECE544_Final_Project_v4
TRACE::2021-06-06.13:40:07::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:40:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:40:07::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-06-06.13:40:07::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.13:40:07::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:40:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:40:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:40:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:40:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:40:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:40:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:40:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:40:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:40:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:40:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:40:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:40:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:40:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:40:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:40:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:40:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-06.13:40:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:40:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:40:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWReader::No isolation master present  
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:07::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.13:40:07::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:40:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWMssOS::In reload Mss file.
TRACE::2021-06-06.13:40:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:08::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.13:40:08::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

KEYINFO::2021-06-06.13:40:08::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-06-06.13:40:08::SCWMssOS::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-06.13:40:08::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-06-06.13:40:08::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.13:40:08::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:08::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.13:40:08::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:40:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:08::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.13:40:08::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:40:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:08::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.13:40:08::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:40:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:08::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.13:40:08::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:40:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:08::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.13:40:08::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:40:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:08::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.13:40:08::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:40:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:08::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.13:40:08::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:40:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:08::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.13:40:08::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:40:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:08::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.13:40:08::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:40:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:08::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
LOG::2021-06-06.13:40:18::SCWPlatform::Started generating the artifacts platform ECE544_Final_Project_v4
TRACE::2021-06-06.13:40:18::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-06.13:40:18::SCWPlatform::Started generating the artifacts for system configuration ECE544_Final_Project_v4
LOG::2021-06-06.13:40:18::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-06-06.13:40:18::SCWSystem::Not a boot domain 
LOG::2021-06-06.13:40:18::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-06-06.13:40:18::SCWDomain::Generating domain artifcats
TRACE::2021-06-06.13:40:18::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-06.13:40:18::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-06.13:40:18::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:18::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:18::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:18::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:40:18::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:18::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:40:18::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:40:18::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.13:40:18::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.13:40:18::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:18::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:40:18::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:18::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:18::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:18::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-06-06.13:40:18::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.13:40:18::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:18::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-06.13:40:18::SCWMssOS::Mss edits present, copying mssfile into export location C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:40:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-06.13:40:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-06.13:40:18::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2021-06-06.13:40:18::SCWMssOS::doing bsp build ... 
TRACE::2021-06-06.13:40:18::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2021-06-06.13:40:19::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-06.13:40:19::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.13:40:19::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.13:40:19::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.13:40:19::SCWMssOS::Wextra"

TRACE::2021-06-06.13:40:19::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-06.13:40:19::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.13:40:19::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.13:40:19::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.13:40:19::SCWMssOS::Wextra"

TRACE::2021-06-06.13:40:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-06.13:40:20::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-06-06.13:40:20::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-06-06.13:40:20::SCWMssOS::-float-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2021-06-06.13:40:20::SCWMssOS::tions -Wall -Wextra"

TRACE::2021-06-06.13:40:20::SCWMssOS::"include"

TRACE::2021-06-06.13:40:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-06.13:40:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.13:40:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.13:40:21::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.13:40:21::SCWMssOS::Wextra"

TRACE::2021-06-06.13:40:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-06.13:40:22::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.13:40:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.13:40:22::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.13:40:22::SCWMssOS::Wextra"

TRACE::2021-06-06.13:40:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-06.13:40:22::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.13:40:22::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.13:40:22::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.13:40:22::SCWMssOS::-Wextra"

TRACE::2021-06-06.13:40:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-06.13:40:22::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-06.13:40:22::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-06.13:40:22::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-06.13:40:22::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-06.13:40:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-06.13:40:22::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.13:40:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.13:40:22::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.13:40:22::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.13:40:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-06.13:40:22::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-06.13:40:22::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-
TRACE::2021-06-06.13:40:22::SCWMssOS::convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-06-06.13:40:22::SCWMssOS::Wall -Wextra"

TRACE::2021-06-06.13:40:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-06.13:40:22::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-06.13:40:22::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-06.13:40:22::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-06.13:40:22::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-06.13:40:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-06.13:40:22::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-06.13:40:22::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-06.13:40:22::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-06.13:40:22::SCWMssOS:: -Wextra"

TRACE::2021-06-06.13:40:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-06.13:40:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.13:40:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.13:40:23::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.13:40:23::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.13:40:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-06.13:40:23::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-06.13:40:23::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-c
TRACE::2021-06-06.13:40:23::SCWMssOS::onvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-06-06.13:40:23::SCWMssOS::all -Wextra"

TRACE::2021-06-06.13:40:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-06.13:40:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.13:40:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.13:40:23::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.13:40:23::SCWMssOS::tra"

TRACE::2021-06-06.13:40:23::SCWMssOS::"Compiling bram"

TRACE::2021-06-06.13:40:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-06.13:40:25::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.13:40:25::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.13:40:25::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.13:40:25::SCWMssOS::tra"

TRACE::2021-06-06.13:40:25::SCWMssOS::"Compiling cpu"

TRACE::2021-06-06.13:40:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-06.13:40:25::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-06.13:40:25::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-06.13:40:25::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-06.13:40:25::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-06.13:40:25::SCWMssOS::"Compiling standalone";

TRACE::2021-06-06.13:40:28::SCWMssOS::"Compiling FreeRTOS"

TRACE::2021-06-06.13:40:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-06.13:40:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.13:40:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.13:40:30::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.13:40:30::SCWMssOS::tra"

TRACE::2021-06-06.13:40:31::SCWMssOS::"Compiling gpio"

TRACE::2021-06-06.13:40:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-06.13:40:31::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.13:40:31::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.13:40:31::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.13:40:31::SCWMssOS::tra"

TRACE::2021-06-06.13:40:32::SCWMssOS::"Compiling i2s2..."

TRACE::2021-06-06.13:40:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-06.13:40:32::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-06-06.13:40:32::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert 
TRACE::2021-06-06.13:40:32::SCWMssOS::-mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-06-06.13:40:32::SCWMssOS::xtra"

TRACE::2021-06-06.13:40:32::SCWMssOS::"Compiling intc"

TRACE::2021-06-06.13:40:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-06.13:40:33::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-06.13:40:33::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-06.13:40:33::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-06.13:40:33::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-06.13:40:33::SCWMssOS::"Compiling MIDI_processor..."

TRACE::2021-06-06.13:40:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-06.13:40:33::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.13:40:33::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.13:40:33::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.13:40:33::SCWMssOS::-Wextra"

TRACE::2021-06-06.13:40:33::SCWMssOS::"Compiling nexys4IO..."

TRACE::2021-06-06.13:40:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-06.13:40:34::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-06.13:40:34::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-con
TRACE::2021-06-06.13:40:34::SCWMssOS::vert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2021-06-06.13:40:34::SCWMssOS::l -Wextra"

TRACE::2021-06-06.13:40:34::SCWMssOS::"Compiling PmodENC544..."

TRACE::2021-06-06.13:40:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-06.13:40:34::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.13:40:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.13:40:34::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.13:40:34::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.13:40:34::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2021-06-06.13:40:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-06.13:40:35::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-06.13:40:35::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert
TRACE::2021-06-06.13:40:35::SCWMssOS:: -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2021-06-06.13:40:35::SCWMssOS::extra"

TRACE::2021-06-06.13:40:35::SCWMssOS::"Compiling tmrctr"

TRACE::2021-06-06.13:40:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-06.13:40:36::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.13:40:36::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.13:40:36::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.13:40:36::SCWMssOS::-Wextra"

TRACE::2021-06-06.13:40:36::SCWMssOS::"Compiling uartlite"

TRACE::2021-06-06.13:40:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-06.13:40:37::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-06.13:40:37::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-06.13:40:37::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-06.13:40:37::SCWMssOS:: -Wextra"

TRACE::2021-06-06.13:40:37::SCWMssOS::"Compiling uartns550"

TRACE::2021-06-06.13:40:38::SCWMssOS::'Finished building libraries'

TRACE::2021-06-06.13:40:38::SCWMssOS::Copying to export directory.
TRACE::2021-06-06.13:40:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-06.13:40:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-06.13:40:38::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-06-06.13:40:38::SCWSystem::Completed Processing the sysconfig ECE544_Final_Project_v4
LOG::2021-06-06.13:41:15::SCWPlatform::Started generating the artifacts platform ECE544_Final_Project_v4
TRACE::2021-06-06.13:41:15::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-06.13:41:15::SCWPlatform::Started generating the artifacts for system configuration ECE544_Final_Project_v4
LOG::2021-06-06.13:41:15::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-06-06.13:41:15::SCWSystem::Not a boot domain 
LOG::2021-06-06.13:41:15::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-06-06.13:41:15::SCWDomain::Generating domain artifcats
TRACE::2021-06-06.13:41:15::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-06.13:41:15::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-06.13:41:15::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:41:15::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:41:15::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:41:15::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:41:15::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:41:15::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:41:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:41:15::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.13:41:15::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.13:41:15::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:41:15::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:41:15::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:41:15::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-06.13:41:15::SCWMssOS::Mss edits present, copying mssfile into export location C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:41:15::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-06.13:41:15::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-06.13:41:15::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2021-06-06.13:41:15::SCWMssOS::doing bsp build ... 
TRACE::2021-06-06.13:41:15::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2021-06-06.13:41:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-06.13:41:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.13:41:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.13:41:15::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.13:41:15::SCWMssOS::Wextra"

TRACE::2021-06-06.13:41:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-06.13:41:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.13:41:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.13:41:15::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.13:41:15::SCWMssOS::Wextra"

TRACE::2021-06-06.13:41:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-06.13:41:16::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-06-06.13:41:16::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-06-06.13:41:16::SCWMssOS::-float-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2021-06-06.13:41:16::SCWMssOS::tions -Wall -Wextra"

TRACE::2021-06-06.13:41:16::SCWMssOS::"include"

TRACE::2021-06-06.13:41:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-06.13:41:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.13:41:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.13:41:16::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.13:41:16::SCWMssOS::Wextra"

TRACE::2021-06-06.13:41:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-06.13:41:16::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.13:41:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.13:41:16::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.13:41:16::SCWMssOS::Wextra"

TRACE::2021-06-06.13:41:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-06.13:41:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.13:41:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.13:41:16::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.13:41:16::SCWMssOS::-Wextra"

TRACE::2021-06-06.13:41:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-06.13:41:16::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-06.13:41:16::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-06.13:41:16::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-06.13:41:16::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-06.13:41:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-06.13:41:17::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.13:41:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.13:41:17::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.13:41:17::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.13:41:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-06.13:41:17::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-06.13:41:17::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-
TRACE::2021-06-06.13:41:17::SCWMssOS::convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-06-06.13:41:17::SCWMssOS::Wall -Wextra"

TRACE::2021-06-06.13:41:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-06.13:41:17::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-06.13:41:17::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-06.13:41:17::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-06.13:41:17::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-06.13:41:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-06.13:41:17::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-06.13:41:17::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-06.13:41:17::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-06.13:41:17::SCWMssOS:: -Wextra"

TRACE::2021-06-06.13:41:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-06.13:41:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.13:41:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.13:41:17::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.13:41:17::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.13:41:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-06.13:41:17::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-06.13:41:17::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-c
TRACE::2021-06-06.13:41:17::SCWMssOS::onvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-06-06.13:41:17::SCWMssOS::all -Wextra"

TRACE::2021-06-06.13:41:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-06.13:41:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.13:41:17::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.13:41:17::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.13:41:17::SCWMssOS::tra"

TRACE::2021-06-06.13:41:17::SCWMssOS::"Compiling bram"

TRACE::2021-06-06.13:41:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-06.13:41:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.13:41:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.13:41:18::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.13:41:18::SCWMssOS::tra"

TRACE::2021-06-06.13:41:18::SCWMssOS::"Compiling cpu"

TRACE::2021-06-06.13:41:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-06.13:41:18::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-06.13:41:18::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-06.13:41:18::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-06.13:41:18::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-06.13:41:19::SCWMssOS::"Compiling standalone";

TRACE::2021-06-06.13:41:21::SCWMssOS::"Compiling FreeRTOS"

TRACE::2021-06-06.13:41:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-06.13:41:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.13:41:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.13:41:23::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.13:41:23::SCWMssOS::tra"

TRACE::2021-06-06.13:41:23::SCWMssOS::"Compiling gpio"

TRACE::2021-06-06.13:41:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-06.13:41:24::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.13:41:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.13:41:24::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.13:41:24::SCWMssOS::tra"

TRACE::2021-06-06.13:41:24::SCWMssOS::"Compiling i2s2..."

TRACE::2021-06-06.13:41:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-06.13:41:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-06-06.13:41:24::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert 
TRACE::2021-06-06.13:41:24::SCWMssOS::-mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-06-06.13:41:24::SCWMssOS::xtra"

TRACE::2021-06-06.13:41:24::SCWMssOS::"Compiling intc"

TRACE::2021-06-06.13:41:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-06.13:41:25::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-06.13:41:25::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-06.13:41:25::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-06.13:41:25::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-06.13:41:25::SCWMssOS::"Compiling MIDI_processor..."

TRACE::2021-06-06.13:41:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-06.13:41:25::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.13:41:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.13:41:25::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.13:41:25::SCWMssOS::-Wextra"

TRACE::2021-06-06.13:41:25::SCWMssOS::"Compiling nexys4IO..."

TRACE::2021-06-06.13:41:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-06.13:41:26::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-06.13:41:26::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-con
TRACE::2021-06-06.13:41:26::SCWMssOS::vert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2021-06-06.13:41:26::SCWMssOS::l -Wextra"

TRACE::2021-06-06.13:41:26::SCWMssOS::"Compiling PmodENC544..."

TRACE::2021-06-06.13:41:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-06.13:41:26::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.13:41:26::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.13:41:26::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.13:41:26::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.13:41:26::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2021-06-06.13:41:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-06.13:41:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-06.13:41:27::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert
TRACE::2021-06-06.13:41:27::SCWMssOS:: -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2021-06-06.13:41:27::SCWMssOS::extra"

TRACE::2021-06-06.13:41:27::SCWMssOS::"Compiling tmrctr"

TRACE::2021-06-06.13:41:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-06.13:41:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.13:41:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.13:41:28::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.13:41:28::SCWMssOS::-Wextra"

TRACE::2021-06-06.13:41:28::SCWMssOS::"Compiling uartlite"

TRACE::2021-06-06.13:41:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-06.13:41:28::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-06.13:41:28::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-06.13:41:28::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-06.13:41:28::SCWMssOS:: -Wextra"

TRACE::2021-06-06.13:41:28::SCWMssOS::"Compiling uartns550"

TRACE::2021-06-06.13:41:29::SCWMssOS::'Finished building libraries'

TRACE::2021-06-06.13:41:29::SCWMssOS::Copying to export directory.
TRACE::2021-06-06.13:41:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-06.13:41:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-06.13:41:29::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-06-06.13:41:29::SCWSystem::Completed Processing the sysconfig ECE544_Final_Project_v4
TRACE::2021-06-06.13:41:50::SCWMssOS::cleaning the bsp 
TRACE::2021-06-06.13:41:50::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2021-06-06.13:41:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2021-06-06.13:41:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2021-06-06.13:41:50::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s clean 

TRACE::2021-06-06.13:41:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2021-06-06.13:41:50::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s clean 

ERROR::2021-06-06.13:41:51::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
TRACE::2021-06-06.13:41:58::SCWMssOS::cleaning the bsp 
TRACE::2021-06-06.13:41:58::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2021-06-06.13:41:58::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2021-06-06.13:41:58::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2021-06-06.13:41:58::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s clean 

TRACE::2021-06-06.13:41:59::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2021-06-06.13:41:59::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s clean 

ERROR::2021-06-06.13:41:59::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2021-06-06.13:42:10::SCWPlatform::Started generating the artifacts platform ECE544_Final_Project_v4
TRACE::2021-06-06.13:42:10::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-06.13:42:10::SCWPlatform::Started generating the artifacts for system configuration ECE544_Final_Project_v4
LOG::2021-06-06.13:42:10::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-06-06.13:42:10::SCWSystem::Not a boot domain 
LOG::2021-06-06.13:42:10::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-06-06.13:42:10::SCWDomain::Generating domain artifcats
TRACE::2021-06-06.13:42:10::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-06.13:42:10::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-06.13:42:10::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:42:10::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:42:10::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:42:10::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:42:10::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:42:10::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:42:10::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:42:10::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.13:42:10::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.13:42:10::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:42:10::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:42:10::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:42:10::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-06.13:42:10::SCWMssOS::Mss edits present, copying mssfile into export location C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:42:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-06.13:42:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-06.13:42:10::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2021-06-06.13:42:10::SCWMssOS::doing bsp build ... 
TRACE::2021-06-06.13:42:10::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2021-06-06.13:42:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-06.13:42:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.13:42:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.13:42:10::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.13:42:10::SCWMssOS::Wextra"

TRACE::2021-06-06.13:42:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-06.13:42:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.13:42:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.13:42:10::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.13:42:10::SCWMssOS::Wextra"

TRACE::2021-06-06.13:42:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-06.13:42:10::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-06-06.13:42:10::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-06-06.13:42:10::SCWMssOS::-float-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2021-06-06.13:42:10::SCWMssOS::tions -Wall -Wextra"

TRACE::2021-06-06.13:42:10::SCWMssOS::"include"

TRACE::2021-06-06.13:42:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-06.13:42:11::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.13:42:11::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.13:42:11::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.13:42:11::SCWMssOS::Wextra"

TRACE::2021-06-06.13:42:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-06.13:42:11::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.13:42:11::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.13:42:11::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.13:42:11::SCWMssOS::Wextra"

TRACE::2021-06-06.13:42:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-06.13:42:11::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.13:42:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.13:42:11::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.13:42:11::SCWMssOS::-Wextra"

TRACE::2021-06-06.13:42:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-06.13:42:11::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-06.13:42:11::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-06.13:42:11::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-06.13:42:11::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-06.13:42:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-06.13:42:11::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.13:42:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.13:42:11::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.13:42:11::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.13:42:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-06.13:42:12::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-06.13:42:12::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-
TRACE::2021-06-06.13:42:12::SCWMssOS::convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-06-06.13:42:12::SCWMssOS::Wall -Wextra"

TRACE::2021-06-06.13:42:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-06.13:42:12::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-06.13:42:12::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-06.13:42:12::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-06.13:42:12::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-06.13:42:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-06.13:42:12::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-06.13:42:12::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-06.13:42:12::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-06.13:42:12::SCWMssOS:: -Wextra"

TRACE::2021-06-06.13:42:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-06.13:42:12::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.13:42:12::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.13:42:12::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.13:42:12::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.13:42:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-06.13:42:12::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-06.13:42:12::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-c
TRACE::2021-06-06.13:42:12::SCWMssOS::onvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-06-06.13:42:12::SCWMssOS::all -Wextra"

TRACE::2021-06-06.13:42:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-06.13:42:12::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.13:42:12::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.13:42:12::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.13:42:12::SCWMssOS::tra"

TRACE::2021-06-06.13:42:12::SCWMssOS::"Compiling bram"

TRACE::2021-06-06.13:42:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-06.13:42:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.13:42:13::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.13:42:13::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.13:42:13::SCWMssOS::tra"

TRACE::2021-06-06.13:42:13::SCWMssOS::"Compiling cpu"

TRACE::2021-06-06.13:42:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-06.13:42:13::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-06.13:42:13::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-06.13:42:13::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-06.13:42:13::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-06.13:42:13::SCWMssOS::"Compiling standalone";

TRACE::2021-06-06.13:42:16::SCWMssOS::"Compiling FreeRTOS"

TRACE::2021-06-06.13:42:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-06.13:42:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.13:42:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.13:42:18::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.13:42:18::SCWMssOS::tra"

TRACE::2021-06-06.13:42:18::SCWMssOS::"Compiling gpio"

TRACE::2021-06-06.13:42:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-06.13:42:19::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.13:42:19::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.13:42:19::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.13:42:19::SCWMssOS::tra"

TRACE::2021-06-06.13:42:19::SCWMssOS::"Compiling i2s2..."

TRACE::2021-06-06.13:42:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-06.13:42:19::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-06-06.13:42:19::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert 
TRACE::2021-06-06.13:42:19::SCWMssOS::-mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-06-06.13:42:19::SCWMssOS::xtra"

TRACE::2021-06-06.13:42:19::SCWMssOS::"Compiling intc"

TRACE::2021-06-06.13:42:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-06.13:42:20::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-06.13:42:20::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-06.13:42:20::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-06.13:42:20::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-06.13:42:20::SCWMssOS::"Compiling MIDI_processor..."

TRACE::2021-06-06.13:42:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-06.13:42:20::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.13:42:20::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.13:42:20::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.13:42:20::SCWMssOS::-Wextra"

TRACE::2021-06-06.13:42:20::SCWMssOS::"Compiling nexys4IO..."

TRACE::2021-06-06.13:42:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-06.13:42:21::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-06.13:42:21::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-con
TRACE::2021-06-06.13:42:21::SCWMssOS::vert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2021-06-06.13:42:21::SCWMssOS::l -Wextra"

TRACE::2021-06-06.13:42:21::SCWMssOS::"Compiling PmodENC544..."

TRACE::2021-06-06.13:42:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-06.13:42:21::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.13:42:21::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.13:42:21::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.13:42:21::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.13:42:21::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2021-06-06.13:42:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-06.13:42:22::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-06.13:42:22::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert
TRACE::2021-06-06.13:42:22::SCWMssOS:: -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2021-06-06.13:42:22::SCWMssOS::extra"

TRACE::2021-06-06.13:42:22::SCWMssOS::"Compiling tmrctr"

TRACE::2021-06-06.13:42:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-06.13:42:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.13:42:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.13:42:23::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.13:42:23::SCWMssOS::-Wextra"

TRACE::2021-06-06.13:42:23::SCWMssOS::"Compiling uartlite"

TRACE::2021-06-06.13:42:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-06.13:42:24::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-06.13:42:24::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-06.13:42:24::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-06.13:42:24::SCWMssOS:: -Wextra"

TRACE::2021-06-06.13:42:24::SCWMssOS::"Compiling uartns550"

TRACE::2021-06-06.13:42:25::SCWMssOS::'Finished building libraries'

TRACE::2021-06-06.13:42:25::SCWMssOS::Copying to export directory.
TRACE::2021-06-06.13:42:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-06.13:42:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-06.13:42:25::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-06-06.13:42:25::SCWSystem::Completed Processing the sysconfig ECE544_Final_Project_v4
LOG::2021-06-06.13:42:35::SCWPlatform::Started generating the artifacts platform ECE544_Final_Project_v4
TRACE::2021-06-06.13:42:35::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-06.13:42:35::SCWPlatform::Started generating the artifacts for system configuration ECE544_Final_Project_v4
LOG::2021-06-06.13:42:35::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-06-06.13:42:35::SCWSystem::Not a boot domain 
LOG::2021-06-06.13:42:35::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-06-06.13:42:35::SCWDomain::Generating domain artifcats
TRACE::2021-06-06.13:42:35::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-06.13:42:35::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-06.13:42:35::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:42:35::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:42:35::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:42:35::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:42:35::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:42:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:42:35::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:42:35::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.13:42:35::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.13:42:35::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:42:35::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:42:35::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:42:35::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-06.13:42:35::SCWMssOS::Mss edits present, copying mssfile into export location C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:42:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-06.13:42:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-06.13:42:35::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2021-06-06.13:42:35::SCWMssOS::doing bsp build ... 
TRACE::2021-06-06.13:42:35::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2021-06-06.13:42:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-06.13:42:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.13:42:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.13:42:35::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.13:42:35::SCWMssOS::Wextra"

TRACE::2021-06-06.13:42:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-06.13:42:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.13:42:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.13:42:35::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.13:42:35::SCWMssOS::Wextra"

TRACE::2021-06-06.13:42:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-06.13:42:35::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-06-06.13:42:35::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-06-06.13:42:35::SCWMssOS::-float-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2021-06-06.13:42:35::SCWMssOS::tions -Wall -Wextra"

TRACE::2021-06-06.13:42:35::SCWMssOS::"include"

TRACE::2021-06-06.13:42:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-06.13:42:36::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.13:42:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.13:42:36::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.13:42:36::SCWMssOS::Wextra"

TRACE::2021-06-06.13:42:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-06.13:42:36::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.13:42:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.13:42:36::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.13:42:36::SCWMssOS::Wextra"

TRACE::2021-06-06.13:42:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-06.13:42:36::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.13:42:36::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.13:42:36::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.13:42:36::SCWMssOS::-Wextra"

TRACE::2021-06-06.13:42:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-06.13:42:36::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-06.13:42:36::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-06.13:42:36::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-06.13:42:36::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-06.13:42:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-06.13:42:36::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.13:42:36::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.13:42:36::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.13:42:36::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.13:42:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-06.13:42:36::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-06.13:42:36::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-
TRACE::2021-06-06.13:42:36::SCWMssOS::convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-06-06.13:42:36::SCWMssOS::Wall -Wextra"

TRACE::2021-06-06.13:42:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-06.13:42:36::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-06.13:42:36::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-06.13:42:36::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-06.13:42:36::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-06.13:42:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-06.13:42:36::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-06.13:42:36::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-06.13:42:36::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-06.13:42:36::SCWMssOS:: -Wextra"

TRACE::2021-06-06.13:42:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-06.13:42:36::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.13:42:36::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.13:42:36::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.13:42:36::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.13:42:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-06.13:42:37::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-06.13:42:37::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-c
TRACE::2021-06-06.13:42:37::SCWMssOS::onvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-06-06.13:42:37::SCWMssOS::all -Wextra"

TRACE::2021-06-06.13:42:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-06.13:42:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.13:42:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.13:42:37::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.13:42:37::SCWMssOS::tra"

TRACE::2021-06-06.13:42:37::SCWMssOS::"Compiling bram"

TRACE::2021-06-06.13:42:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-06.13:42:38::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.13:42:38::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.13:42:38::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.13:42:38::SCWMssOS::tra"

TRACE::2021-06-06.13:42:38::SCWMssOS::"Compiling cpu"

TRACE::2021-06-06.13:42:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-06.13:42:38::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-06.13:42:38::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-06.13:42:38::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-06.13:42:38::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-06.13:42:38::SCWMssOS::"Compiling standalone";

TRACE::2021-06-06.13:42:40::SCWMssOS::"Compiling FreeRTOS"

TRACE::2021-06-06.13:42:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-06.13:42:43::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.13:42:43::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.13:42:43::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.13:42:43::SCWMssOS::tra"

TRACE::2021-06-06.13:42:43::SCWMssOS::"Compiling gpio"

TRACE::2021-06-06.13:42:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-06.13:42:44::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.13:42:44::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.13:42:44::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.13:42:44::SCWMssOS::tra"

TRACE::2021-06-06.13:42:44::SCWMssOS::"Compiling i2s2..."

TRACE::2021-06-06.13:42:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-06.13:42:44::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-06-06.13:42:44::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert 
TRACE::2021-06-06.13:42:44::SCWMssOS::-mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-06-06.13:42:44::SCWMssOS::xtra"

TRACE::2021-06-06.13:42:44::SCWMssOS::"Compiling intc"

TRACE::2021-06-06.13:42:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-06.13:42:45::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-06.13:42:45::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-06.13:42:45::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-06.13:42:45::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-06.13:42:45::SCWMssOS::"Compiling MIDI_processor..."

TRACE::2021-06-06.13:42:46::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-06.13:42:46::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.13:42:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.13:42:46::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.13:42:46::SCWMssOS::-Wextra"

TRACE::2021-06-06.13:42:46::SCWMssOS::"Compiling nexys4IO..."

TRACE::2021-06-06.13:42:46::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-06.13:42:46::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-06.13:42:46::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-con
TRACE::2021-06-06.13:42:46::SCWMssOS::vert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2021-06-06.13:42:46::SCWMssOS::l -Wextra"

TRACE::2021-06-06.13:42:47::SCWMssOS::"Compiling PmodENC544..."

TRACE::2021-06-06.13:42:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-06.13:42:47::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.13:42:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.13:42:47::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.13:42:47::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.13:42:47::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2021-06-06.13:42:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-06.13:42:48::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-06.13:42:48::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert
TRACE::2021-06-06.13:42:48::SCWMssOS:: -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2021-06-06.13:42:48::SCWMssOS::extra"

TRACE::2021-06-06.13:42:48::SCWMssOS::"Compiling tmrctr"

TRACE::2021-06-06.13:42:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-06.13:42:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.13:42:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.13:42:49::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.13:42:49::SCWMssOS::-Wextra"

TRACE::2021-06-06.13:42:49::SCWMssOS::"Compiling uartlite"

TRACE::2021-06-06.13:42:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-06.13:42:50::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-06.13:42:50::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-06.13:42:50::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-06.13:42:50::SCWMssOS:: -Wextra"

TRACE::2021-06-06.13:42:50::SCWMssOS::"Compiling uartns550"

TRACE::2021-06-06.13:42:51::SCWMssOS::'Finished building libraries'

TRACE::2021-06-06.13:42:51::SCWMssOS::Copying to export directory.
TRACE::2021-06-06.13:42:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-06.13:42:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-06.13:42:51::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-06-06.13:42:51::SCWSystem::Completed Processing the sysconfig ECE544_Final_Project_v4
TRACE::2021-06-06.13:43:26::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:43:26::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:43:26::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:43:26::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:43:26::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:43:26::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:43:26::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2021-06-06.13:43:26::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2021-06-06.13:43:26::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/Work/ECE544_Final_Project/nexysA7fpga.xsa
TRACE::2021-06-06.13:43:26::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:43:26::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v3-freeRTOS/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||
C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system_0||

TRACE::2021-06-06.13:43:26::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:43:26::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-06.13:43:26::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2021-06-06.13:43:31::SCWMssOS::Removing file C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp\system_0.mss
TRACE::2021-06-06.13:44:49::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:49::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:49::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:51::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-06.13:44:51::SCWPlatform::Opened new HwDB with name nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWReader::Active system found as  ECE544_Final_Project_v4
TRACE::2021-06-06.13:44:51::SCWReader::Handling sysconfig ECE544_Final_Project_v4
TRACE::2021-06-06.13:44:51::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:51::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:51::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:51::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:51::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-06.13:44:51::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-06.13:44:51::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.13:44:51::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:51::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:51::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:44:51::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:51::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:51::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:44:51::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:51::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:51::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:44:51::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:51::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:51::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:44:51::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:51::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:51::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:44:51::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:51::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:51::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:44:51::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:51::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:51::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:44:51::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:51::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:51::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:44:51::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-06.13:44:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:51::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:51::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:44:51::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWReader::No isolation master present  
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:51::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:51::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:51::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:51::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:51::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:44:51::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWMssOS::In reload Mss file.
TRACE::2021-06-06.13:44:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:52::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2021-06-06.13:44:52::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-06-06.13:44:52::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-06-06.13:44:52::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-06.13:44:52::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-06.13:44:52::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.13:44:52::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:52::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:44:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:52::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:44:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:52::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:44:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:52::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:44:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:52::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:44:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:52::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:44:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:52::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:44:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:52::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:44:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:52::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:44:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:52::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:54::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:54::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:54::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:54::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:44:54::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:44:54::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:44:54::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:44:54::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:44:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:44:54::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-06.13:44:54::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:54::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:54::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:54::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-06.13:44:54::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.13:44:54::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:44:54::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-06.13:44:54::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2021-06-06.13:45:02::SCWPlatform::Started generating the artifacts platform ECE544_Final_Project_v4
TRACE::2021-06-06.13:45:02::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-06.13:45:02::SCWPlatform::Started generating the artifacts for system configuration ECE544_Final_Project_v4
LOG::2021-06-06.13:45:02::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-06-06.13:45:02::SCWSystem::Not a boot domain 
LOG::2021-06-06.13:45:02::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-06-06.13:45:02::SCWDomain::Generating domain artifcats
TRACE::2021-06-06.13:45:02::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-06.13:45:02::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-06.13:45:02::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:45:02::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:45:02::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:45:02::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:45:02::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:45:02::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:45:02::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:45:02::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:45:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:45:02::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:45:02::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2021-06-06.13:45:02::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-06-06.13:45:02::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-06-06.13:45:02::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-06.13:45:02::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:45:02::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:45:02::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:45:02::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-06.13:45:02::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.13:45:02::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:45:02::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-06.13:45:02::SCWMssOS::Mss edits present, copying mssfile into export location C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:45:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-06.13:45:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-06.13:45:02::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2021-06-06.13:45:02::SCWMssOS::doing bsp build ... 
TRACE::2021-06-06.13:45:02::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2021-06-06.13:45:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-06.13:45:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.13:45:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.13:45:02::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.13:45:02::SCWMssOS::Wextra"

TRACE::2021-06-06.13:45:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-06.13:45:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.13:45:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.13:45:02::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.13:45:02::SCWMssOS::Wextra"

TRACE::2021-06-06.13:45:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-06.13:45:02::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-06-06.13:45:02::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-06-06.13:45:02::SCWMssOS::-float-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2021-06-06.13:45:02::SCWMssOS::tions -Wall -Wextra"

TRACE::2021-06-06.13:45:02::SCWMssOS::"include"

TRACE::2021-06-06.13:45:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-06.13:45:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.13:45:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.13:45:04::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.13:45:04::SCWMssOS::Wextra"

TRACE::2021-06-06.13:45:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-06.13:45:04::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.13:45:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.13:45:04::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.13:45:04::SCWMssOS::Wextra"

TRACE::2021-06-06.13:45:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-06.13:45:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.13:45:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.13:45:04::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.13:45:04::SCWMssOS::-Wextra"

TRACE::2021-06-06.13:45:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-06.13:45:04::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-06.13:45:04::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-06.13:45:04::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-06.13:45:04::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-06.13:45:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-06.13:45:04::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.13:45:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.13:45:04::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.13:45:04::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.13:45:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-06.13:45:04::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-06.13:45:04::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-
TRACE::2021-06-06.13:45:04::SCWMssOS::convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-06-06.13:45:04::SCWMssOS::Wall -Wextra"

TRACE::2021-06-06.13:45:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-06.13:45:04::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-06.13:45:04::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-06.13:45:04::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-06.13:45:04::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-06.13:45:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-06.13:45:05::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-06.13:45:05::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-06.13:45:05::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-06.13:45:05::SCWMssOS:: -Wextra"

TRACE::2021-06-06.13:45:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-06.13:45:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.13:45:05::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.13:45:05::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.13:45:05::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.13:45:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-06.13:45:05::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-06.13:45:05::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-c
TRACE::2021-06-06.13:45:05::SCWMssOS::onvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-06-06.13:45:05::SCWMssOS::all -Wextra"

TRACE::2021-06-06.13:45:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-06.13:45:05::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.13:45:05::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.13:45:05::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.13:45:05::SCWMssOS::tra"

TRACE::2021-06-06.13:45:05::SCWMssOS::"Compiling bram"

TRACE::2021-06-06.13:45:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-06.13:45:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.13:45:06::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.13:45:06::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.13:45:06::SCWMssOS::tra"

TRACE::2021-06-06.13:45:06::SCWMssOS::"Compiling cpu"

TRACE::2021-06-06.13:45:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-06.13:45:06::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-06.13:45:06::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-06.13:45:06::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-06.13:45:06::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-06.13:45:06::SCWMssOS::"Compiling standalone";

TRACE::2021-06-06.13:45:09::SCWMssOS::"Compiling FreeRTOS"

TRACE::2021-06-06.13:45:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-06.13:45:11::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.13:45:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.13:45:11::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.13:45:11::SCWMssOS::tra"

TRACE::2021-06-06.13:45:11::SCWMssOS::"Compiling gpio"

TRACE::2021-06-06.13:45:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-06.13:45:12::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.13:45:12::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.13:45:12::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.13:45:12::SCWMssOS::tra"

TRACE::2021-06-06.13:45:12::SCWMssOS::"Compiling i2s2..."

TRACE::2021-06-06.13:45:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-06.13:45:12::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-06-06.13:45:12::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert 
TRACE::2021-06-06.13:45:12::SCWMssOS::-mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-06-06.13:45:12::SCWMssOS::xtra"

TRACE::2021-06-06.13:45:12::SCWMssOS::"Compiling intc"

TRACE::2021-06-06.13:45:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-06.13:45:13::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-06.13:45:13::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-06.13:45:13::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-06.13:45:13::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-06.13:45:13::SCWMssOS::"Compiling MIDI_processor..."

TRACE::2021-06-06.13:45:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-06.13:45:13::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.13:45:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.13:45:13::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.13:45:13::SCWMssOS::-Wextra"

TRACE::2021-06-06.13:45:13::SCWMssOS::"Compiling nexys4IO..."

TRACE::2021-06-06.13:45:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-06.13:45:13::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-06.13:45:13::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-con
TRACE::2021-06-06.13:45:13::SCWMssOS::vert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2021-06-06.13:45:13::SCWMssOS::l -Wextra"

TRACE::2021-06-06.13:45:14::SCWMssOS::"Compiling PmodENC544..."

TRACE::2021-06-06.13:45:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-06.13:45:14::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.13:45:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.13:45:14::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.13:45:14::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.13:45:14::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2021-06-06.13:45:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-06.13:45:15::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-06.13:45:15::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert
TRACE::2021-06-06.13:45:15::SCWMssOS:: -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2021-06-06.13:45:15::SCWMssOS::extra"

TRACE::2021-06-06.13:45:15::SCWMssOS::"Compiling tmrctr"

TRACE::2021-06-06.13:45:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-06.13:45:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.13:45:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.13:45:16::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.13:45:16::SCWMssOS::-Wextra"

TRACE::2021-06-06.13:45:16::SCWMssOS::"Compiling uartlite"

TRACE::2021-06-06.13:45:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-06.13:45:16::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-06.13:45:16::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-06.13:45:16::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-06.13:45:16::SCWMssOS:: -Wextra"

TRACE::2021-06-06.13:45:16::SCWMssOS::"Compiling uartns550"

TRACE::2021-06-06.13:45:17::SCWMssOS::'Finished building libraries'

TRACE::2021-06-06.13:45:17::SCWMssOS::Copying to export directory.
TRACE::2021-06-06.13:45:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-06.13:45:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-06.13:45:17::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-06-06.13:45:17::SCWSystem::Completed Processing the sysconfig ECE544_Final_Project_v4
LOG::2021-06-06.13:45:17::SCWPlatform::Completed generating the artifacts for system configuration ECE544_Final_Project_v4
TRACE::2021-06-06.13:45:17::SCWPlatform::Started preparing the platform 
TRACE::2021-06-06.13:45:17::SCWSystem::Writing the bif file for system config ECE544_Final_Project_v4
TRACE::2021-06-06.13:45:17::SCWSystem::dir created 
TRACE::2021-06-06.13:45:17::SCWSystem::Writing the bif 
TRACE::2021-06-06.13:45:17::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-06.13:45:17::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-06.13:45:17::SCWPlatform::Completed generating the platform
TRACE::2021-06-06.13:45:17::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:45:17::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:45:17::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:45:17::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:45:17::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:45:17::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:45:17::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:45:17::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:45:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:45:17::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:45:17::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:45:17::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:45:17::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"8d3c2dc13d4b3f33aebe1395deae89ad",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"tick_rate":	"1000",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-06.13:45:17::SCWPlatform::updated the xpfm file.
TRACE::2021-06-06.13:45:18::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:45:18::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:45:18::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:45:18::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.13:45:18::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.13:45:18::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.13:45:18::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.13:45:18::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.13:45:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.13:45:18::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.13:45:18::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.13:45:18::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.16:20:02::SCWMssOS::cleaning the bsp 
TRACE::2021-06-06.16:20:02::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2021-06-06.16:20:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2021-06-06.16:20:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2021-06-06.16:20:02::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s clean 

TRACE::2021-06-06.16:20:02::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2021-06-06.16:20:02::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s clean 

ERROR::2021-06-06.16:20:02::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2021-06-06.16:20:09::SCWPlatform::Started generating the artifacts platform ECE544_Final_Project_v4
TRACE::2021-06-06.16:20:09::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-06.16:20:09::SCWPlatform::Started generating the artifacts for system configuration ECE544_Final_Project_v4
LOG::2021-06-06.16:20:09::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-06-06.16:20:09::SCWSystem::Not a boot domain 
LOG::2021-06-06.16:20:09::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-06-06.16:20:09::SCWDomain::Generating domain artifcats
TRACE::2021-06-06.16:20:09::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-06.16:20:09::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-06.16:20:09::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.16:20:09::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.16:20:09::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.16:20:09::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.16:20:09::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.16:20:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.16:20:09::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.16:20:09::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.16:20:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.16:20:09::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.16:20:09::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.16:20:09::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.16:20:09::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-06.16:20:09::SCWMssOS::Mss edits present, copying mssfile into export location C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.16:20:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-06.16:20:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-06.16:20:09::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2021-06-06.16:20:09::SCWMssOS::doing bsp build ... 
TRACE::2021-06-06.16:20:09::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2021-06-06.16:20:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-06.16:20:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.16:20:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.16:20:09::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.16:20:09::SCWMssOS::Wextra"

TRACE::2021-06-06.16:20:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-06.16:20:09::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.16:20:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.16:20:09::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.16:20:09::SCWMssOS::Wextra"

TRACE::2021-06-06.16:20:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-06.16:20:09::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-06-06.16:20:09::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-06-06.16:20:09::SCWMssOS::-float-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2021-06-06.16:20:09::SCWMssOS::tions -Wall -Wextra"

TRACE::2021-06-06.16:20:09::SCWMssOS::"include"

TRACE::2021-06-06.16:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-06.16:20:10::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.16:20:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.16:20:10::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.16:20:10::SCWMssOS::Wextra"

TRACE::2021-06-06.16:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-06.16:20:10::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.16:20:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.16:20:10::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.16:20:10::SCWMssOS::Wextra"

TRACE::2021-06-06.16:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-06.16:20:10::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.16:20:10::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.16:20:10::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.16:20:10::SCWMssOS::-Wextra"

TRACE::2021-06-06.16:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-06.16:20:10::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-06.16:20:10::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-06.16:20:10::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-06.16:20:10::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-06.16:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-06.16:20:10::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.16:20:10::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.16:20:10::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.16:20:10::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.16:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-06.16:20:10::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-06.16:20:10::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-
TRACE::2021-06-06.16:20:10::SCWMssOS::convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-06-06.16:20:10::SCWMssOS::Wall -Wextra"

TRACE::2021-06-06.16:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-06.16:20:10::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-06.16:20:10::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-06.16:20:10::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-06.16:20:10::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-06.16:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-06.16:20:10::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-06.16:20:10::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-06.16:20:10::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-06.16:20:10::SCWMssOS:: -Wextra"

TRACE::2021-06-06.16:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-06.16:20:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.16:20:10::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.16:20:10::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.16:20:10::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.16:20:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-06.16:20:11::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-06.16:20:11::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-c
TRACE::2021-06-06.16:20:11::SCWMssOS::onvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-06-06.16:20:11::SCWMssOS::all -Wextra"

TRACE::2021-06-06.16:20:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-06.16:20:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.16:20:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.16:20:11::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.16:20:11::SCWMssOS::tra"

TRACE::2021-06-06.16:20:11::SCWMssOS::"Compiling bram"

TRACE::2021-06-06.16:20:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-06.16:20:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.16:20:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.16:20:11::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.16:20:11::SCWMssOS::tra"

TRACE::2021-06-06.16:20:11::SCWMssOS::"Compiling cpu"

TRACE::2021-06-06.16:20:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-06.16:20:12::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-06.16:20:12::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-06.16:20:12::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-06.16:20:12::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-06.16:20:12::SCWMssOS::"Compiling standalone";

TRACE::2021-06-06.16:20:14::SCWMssOS::"Compiling FreeRTOS"

TRACE::2021-06-06.16:20:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-06.16:20:15::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.16:20:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.16:20:15::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.16:20:15::SCWMssOS::tra"

TRACE::2021-06-06.16:20:15::SCWMssOS::"Compiling gpio"

TRACE::2021-06-06.16:20:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-06.16:20:16::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.16:20:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.16:20:16::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.16:20:16::SCWMssOS::tra"

TRACE::2021-06-06.16:20:16::SCWMssOS::"Compiling i2s2..."

TRACE::2021-06-06.16:20:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-06.16:20:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-06-06.16:20:16::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert 
TRACE::2021-06-06.16:20:16::SCWMssOS::-mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-06-06.16:20:16::SCWMssOS::xtra"

TRACE::2021-06-06.16:20:16::SCWMssOS::"Compiling intc"

TRACE::2021-06-06.16:20:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-06.16:20:17::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-06.16:20:17::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-06.16:20:17::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-06.16:20:17::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-06.16:20:17::SCWMssOS::"Compiling MIDI_processor..."

TRACE::2021-06-06.16:20:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-06.16:20:17::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.16:20:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.16:20:17::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.16:20:17::SCWMssOS::-Wextra"

TRACE::2021-06-06.16:20:17::SCWMssOS::"Compiling nexys4IO..."

TRACE::2021-06-06.16:20:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-06.16:20:18::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-06.16:20:18::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-con
TRACE::2021-06-06.16:20:18::SCWMssOS::vert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2021-06-06.16:20:18::SCWMssOS::l -Wextra"

TRACE::2021-06-06.16:20:18::SCWMssOS::"Compiling PmodENC544..."

TRACE::2021-06-06.16:20:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-06.16:20:18::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.16:20:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.16:20:18::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.16:20:18::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.16:20:18::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2021-06-06.16:20:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-06.16:20:19::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-06.16:20:19::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert
TRACE::2021-06-06.16:20:19::SCWMssOS:: -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2021-06-06.16:20:19::SCWMssOS::extra"

TRACE::2021-06-06.16:20:19::SCWMssOS::"Compiling tmrctr"

TRACE::2021-06-06.16:20:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-06.16:20:19::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.16:20:19::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.16:20:19::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.16:20:19::SCWMssOS::-Wextra"

TRACE::2021-06-06.16:20:19::SCWMssOS::"Compiling uartlite"

TRACE::2021-06-06.16:20:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-06.16:20:20::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-06.16:20:20::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-06.16:20:20::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-06.16:20:20::SCWMssOS:: -Wextra"

TRACE::2021-06-06.16:20:20::SCWMssOS::"Compiling uartns550"

TRACE::2021-06-06.16:20:21::SCWMssOS::'Finished building libraries'

TRACE::2021-06-06.16:20:21::SCWMssOS::Copying to export directory.
TRACE::2021-06-06.16:20:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-06.16:20:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-06.16:20:21::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-06-06.16:20:21::SCWSystem::Completed Processing the sysconfig ECE544_Final_Project_v4
LOG::2021-06-06.16:20:21::SCWPlatform::Completed generating the artifacts for system configuration ECE544_Final_Project_v4
TRACE::2021-06-06.16:20:21::SCWPlatform::Started preparing the platform 
TRACE::2021-06-06.16:20:21::SCWSystem::Writing the bif file for system config ECE544_Final_Project_v4
TRACE::2021-06-06.16:20:21::SCWSystem::dir created 
TRACE::2021-06-06.16:20:21::SCWSystem::Writing the bif 
TRACE::2021-06-06.16:20:21::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-06.16:20:21::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-06.16:20:21::SCWPlatform::Completed generating the platform
TRACE::2021-06-06.16:20:21::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.16:20:21::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.16:20:21::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.16:20:21::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.16:20:21::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.16:20:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.16:20:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.16:20:21::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.16:20:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.16:20:21::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.16:20:21::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.16:20:21::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.16:20:21::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"8d3c2dc13d4b3f33aebe1395deae89ad",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"tick_rate":	"1000",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-06.16:20:21::SCWPlatform::updated the xpfm file.
TRACE::2021-06-06.16:20:21::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.16:20:21::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.16:20:21::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.16:20:21::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.16:20:21::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.16:20:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.16:20:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.16:20:21::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.16:20:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.16:20:21::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.16:20:21::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.16:20:21::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.17:48:08::SCWMssOS::cleaning the bsp 
TRACE::2021-06-06.17:48:08::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2021-06-06.17:48:08::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2021-06-06.17:48:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2021-06-06.17:48:08::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s clean 

TRACE::2021-06-06.17:48:08::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2021-06-06.17:48:08::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s clean 

ERROR::2021-06-06.17:48:08::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2021-06-06.17:48:13::SCWPlatform::Started generating the artifacts platform ECE544_Final_Project_v4
TRACE::2021-06-06.17:48:13::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-06.17:48:13::SCWPlatform::Started generating the artifacts for system configuration ECE544_Final_Project_v4
LOG::2021-06-06.17:48:13::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-06-06.17:48:13::SCWSystem::Not a boot domain 
LOG::2021-06-06.17:48:13::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-06-06.17:48:13::SCWDomain::Generating domain artifcats
TRACE::2021-06-06.17:48:13::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-06.17:48:13::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-06.17:48:13::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.17:48:13::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.17:48:13::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.17:48:13::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.17:48:13::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.17:48:13::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.17:48:13::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.17:48:13::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.17:48:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.17:48:13::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.17:48:13::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.17:48:13::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.17:48:13::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-06.17:48:13::SCWMssOS::Mss edits present, copying mssfile into export location C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.17:48:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-06.17:48:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-06.17:48:13::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2021-06-06.17:48:13::SCWMssOS::doing bsp build ... 
TRACE::2021-06-06.17:48:13::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2021-06-06.17:48:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-06.17:48:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.17:48:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.17:48:13::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.17:48:13::SCWMssOS::Wextra"

TRACE::2021-06-06.17:48:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-06.17:48:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.17:48:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.17:48:13::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.17:48:13::SCWMssOS::Wextra"

TRACE::2021-06-06.17:48:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-06.17:48:13::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-06-06.17:48:13::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-06-06.17:48:13::SCWMssOS::-float-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2021-06-06.17:48:13::SCWMssOS::tions -Wall -Wextra"

TRACE::2021-06-06.17:48:13::SCWMssOS::"include"

TRACE::2021-06-06.17:48:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-06.17:48:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.17:48:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.17:48:14::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.17:48:14::SCWMssOS::Wextra"

TRACE::2021-06-06.17:48:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-06.17:48:14::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.17:48:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.17:48:14::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.17:48:14::SCWMssOS::Wextra"

TRACE::2021-06-06.17:48:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-06.17:48:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.17:48:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.17:48:14::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.17:48:14::SCWMssOS::-Wextra"

TRACE::2021-06-06.17:48:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-06.17:48:14::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-06.17:48:14::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-06.17:48:14::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-06.17:48:14::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-06.17:48:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-06.17:48:14::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.17:48:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.17:48:14::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.17:48:14::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.17:48:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-06.17:48:14::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-06.17:48:14::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-
TRACE::2021-06-06.17:48:14::SCWMssOS::convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-06-06.17:48:14::SCWMssOS::Wall -Wextra"

TRACE::2021-06-06.17:48:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-06.17:48:14::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-06.17:48:14::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-06.17:48:14::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-06.17:48:14::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-06.17:48:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-06.17:48:14::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-06.17:48:14::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-06.17:48:14::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-06.17:48:14::SCWMssOS:: -Wextra"

TRACE::2021-06-06.17:48:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-06.17:48:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.17:48:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.17:48:14::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.17:48:14::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.17:48:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-06.17:48:15::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-06.17:48:15::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-c
TRACE::2021-06-06.17:48:15::SCWMssOS::onvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-06-06.17:48:15::SCWMssOS::all -Wextra"

TRACE::2021-06-06.17:48:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-06.17:48:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.17:48:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.17:48:15::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.17:48:15::SCWMssOS::tra"

TRACE::2021-06-06.17:48:15::SCWMssOS::"Compiling bram"

TRACE::2021-06-06.17:48:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-06.17:48:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.17:48:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.17:48:15::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.17:48:15::SCWMssOS::tra"

TRACE::2021-06-06.17:48:15::SCWMssOS::"Compiling cpu"

TRACE::2021-06-06.17:48:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-06.17:48:16::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-06.17:48:16::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-06.17:48:16::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-06.17:48:16::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-06.17:48:16::SCWMssOS::"Compiling standalone";

TRACE::2021-06-06.17:48:18::SCWMssOS::"Compiling FreeRTOS"

TRACE::2021-06-06.17:48:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-06.17:48:19::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.17:48:19::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.17:48:19::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.17:48:19::SCWMssOS::tra"

TRACE::2021-06-06.17:48:19::SCWMssOS::"Compiling gpio"

TRACE::2021-06-06.17:48:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-06.17:48:20::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.17:48:20::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.17:48:20::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.17:48:20::SCWMssOS::tra"

TRACE::2021-06-06.17:48:20::SCWMssOS::"Compiling i2s2..."

TRACE::2021-06-06.17:48:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-06.17:48:20::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-06-06.17:48:20::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert 
TRACE::2021-06-06.17:48:20::SCWMssOS::-mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-06-06.17:48:20::SCWMssOS::xtra"

TRACE::2021-06-06.17:48:20::SCWMssOS::"Compiling intc"

TRACE::2021-06-06.17:48:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-06.17:48:21::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-06.17:48:21::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-06.17:48:21::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-06.17:48:21::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-06.17:48:21::SCWMssOS::"Compiling MIDI_processor..."

TRACE::2021-06-06.17:48:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-06.17:48:21::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.17:48:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.17:48:21::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.17:48:21::SCWMssOS::-Wextra"

TRACE::2021-06-06.17:48:21::SCWMssOS::"Compiling nexys4IO..."

TRACE::2021-06-06.17:48:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-06.17:48:22::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-06.17:48:22::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-con
TRACE::2021-06-06.17:48:22::SCWMssOS::vert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2021-06-06.17:48:22::SCWMssOS::l -Wextra"

TRACE::2021-06-06.17:48:22::SCWMssOS::"Compiling PmodENC544..."

TRACE::2021-06-06.17:48:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-06.17:48:22::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.17:48:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.17:48:22::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.17:48:22::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.17:48:22::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2021-06-06.17:48:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-06.17:48:23::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-06.17:48:23::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert
TRACE::2021-06-06.17:48:23::SCWMssOS:: -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2021-06-06.17:48:23::SCWMssOS::extra"

TRACE::2021-06-06.17:48:23::SCWMssOS::"Compiling tmrctr"

TRACE::2021-06-06.17:48:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-06.17:48:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.17:48:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.17:48:23::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.17:48:23::SCWMssOS::-Wextra"

TRACE::2021-06-06.17:48:23::SCWMssOS::"Compiling uartlite"

TRACE::2021-06-06.17:48:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-06.17:48:24::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-06.17:48:24::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-06.17:48:24::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-06.17:48:24::SCWMssOS:: -Wextra"

TRACE::2021-06-06.17:48:24::SCWMssOS::"Compiling uartns550"

TRACE::2021-06-06.17:48:25::SCWMssOS::'Finished building libraries'

TRACE::2021-06-06.17:48:25::SCWMssOS::Copying to export directory.
TRACE::2021-06-06.17:48:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-06.17:48:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-06.17:48:25::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-06-06.17:48:25::SCWSystem::Completed Processing the sysconfig ECE544_Final_Project_v4
LOG::2021-06-06.17:48:25::SCWPlatform::Completed generating the artifacts for system configuration ECE544_Final_Project_v4
TRACE::2021-06-06.17:48:25::SCWPlatform::Started preparing the platform 
TRACE::2021-06-06.17:48:25::SCWSystem::Writing the bif file for system config ECE544_Final_Project_v4
TRACE::2021-06-06.17:48:25::SCWSystem::dir created 
TRACE::2021-06-06.17:48:25::SCWSystem::Writing the bif 
TRACE::2021-06-06.17:48:25::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-06.17:48:25::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-06.17:48:25::SCWPlatform::Completed generating the platform
TRACE::2021-06-06.17:48:25::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.17:48:25::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.17:48:25::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.17:48:25::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.17:48:25::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.17:48:25::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.17:48:25::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.17:48:25::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.17:48:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.17:48:25::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.17:48:25::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.17:48:25::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.17:48:25::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"8d3c2dc13d4b3f33aebe1395deae89ad",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"tick_rate":	"1000",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-06.17:48:25::SCWPlatform::updated the xpfm file.
TRACE::2021-06-06.17:48:25::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.17:48:25::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.17:48:25::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.17:48:25::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.17:48:25::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.17:48:25::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.17:48:25::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.17:48:25::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.17:48:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.17:48:25::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.17:48:25::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.17:48:25::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:02:06::SCWMssOS::cleaning the bsp 
TRACE::2021-06-06.23:02:06::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2021-06-06.23:02:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2021-06-06.23:02:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2021-06-06.23:02:06::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s clean 

TRACE::2021-06-06.23:02:06::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2021-06-06.23:02:06::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s clean 

ERROR::2021-06-06.23:02:06::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2021-06-06.23:02:14::SCWPlatform::Started generating the artifacts platform ECE544_Final_Project_v4
TRACE::2021-06-06.23:02:14::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-06.23:02:14::SCWPlatform::Started generating the artifacts for system configuration ECE544_Final_Project_v4
LOG::2021-06-06.23:02:14::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-06-06.23:02:14::SCWSystem::Not a boot domain 
LOG::2021-06-06.23:02:14::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-06-06.23:02:14::SCWDomain::Generating domain artifcats
TRACE::2021-06-06.23:02:14::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-06.23:02:14::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-06.23:02:14::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:02:14::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:02:14::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:02:14::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:02:14::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:02:14::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:02:14::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.23:02:14::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.23:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:02:14::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:02:14::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:02:14::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:02:14::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-06.23:02:14::SCWMssOS::Mss edits present, copying mssfile into export location C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:02:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-06.23:02:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-06.23:02:14::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2021-06-06.23:02:14::SCWMssOS::doing bsp build ... 
TRACE::2021-06-06.23:02:14::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2021-06-06.23:02:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-06.23:02:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.23:02:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.23:02:14::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.23:02:14::SCWMssOS::Wextra"

TRACE::2021-06-06.23:02:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-06.23:02:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.23:02:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.23:02:15::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.23:02:15::SCWMssOS::Wextra"

TRACE::2021-06-06.23:02:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-06.23:02:15::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-06-06.23:02:15::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-06-06.23:02:15::SCWMssOS::-float-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2021-06-06.23:02:15::SCWMssOS::tions -Wall -Wextra"

TRACE::2021-06-06.23:02:15::SCWMssOS::"include"

TRACE::2021-06-06.23:02:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-06.23:02:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.23:02:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.23:02:16::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.23:02:16::SCWMssOS::Wextra"

TRACE::2021-06-06.23:02:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-06.23:02:16::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.23:02:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.23:02:16::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.23:02:16::SCWMssOS::Wextra"

TRACE::2021-06-06.23:02:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-06.23:02:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.23:02:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.23:02:16::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.23:02:16::SCWMssOS::-Wextra"

TRACE::2021-06-06.23:02:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-06.23:02:16::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-06.23:02:16::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-06.23:02:16::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-06.23:02:16::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-06.23:02:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-06.23:02:16::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.23:02:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.23:02:16::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.23:02:16::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.23:02:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-06.23:02:16::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-06.23:02:16::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-
TRACE::2021-06-06.23:02:16::SCWMssOS::convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-06-06.23:02:16::SCWMssOS::Wall -Wextra"

TRACE::2021-06-06.23:02:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-06.23:02:16::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-06.23:02:16::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-06.23:02:16::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-06.23:02:16::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-06.23:02:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-06.23:02:16::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-06.23:02:16::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-06.23:02:16::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-06.23:02:16::SCWMssOS:: -Wextra"

TRACE::2021-06-06.23:02:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-06.23:02:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.23:02:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.23:02:17::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.23:02:17::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.23:02:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-06.23:02:17::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-06.23:02:17::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-c
TRACE::2021-06-06.23:02:17::SCWMssOS::onvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-06-06.23:02:17::SCWMssOS::all -Wextra"

TRACE::2021-06-06.23:02:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-06.23:02:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.23:02:17::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.23:02:17::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.23:02:17::SCWMssOS::tra"

TRACE::2021-06-06.23:02:17::SCWMssOS::"Compiling bram"

TRACE::2021-06-06.23:02:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-06.23:02:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.23:02:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.23:02:18::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.23:02:18::SCWMssOS::tra"

TRACE::2021-06-06.23:02:18::SCWMssOS::"Compiling cpu"

TRACE::2021-06-06.23:02:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-06.23:02:18::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-06.23:02:18::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-06.23:02:18::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-06.23:02:18::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-06.23:02:18::SCWMssOS::"Compiling standalone";

TRACE::2021-06-06.23:02:21::SCWMssOS::"Compiling FreeRTOS"

TRACE::2021-06-06.23:02:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-06.23:02:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.23:02:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.23:02:23::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.23:02:23::SCWMssOS::tra"

TRACE::2021-06-06.23:02:23::SCWMssOS::"Compiling gpio"

TRACE::2021-06-06.23:02:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-06.23:02:24::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.23:02:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.23:02:24::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.23:02:24::SCWMssOS::tra"

TRACE::2021-06-06.23:02:24::SCWMssOS::"Compiling i2s2..."

TRACE::2021-06-06.23:02:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-06.23:02:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-06-06.23:02:24::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert 
TRACE::2021-06-06.23:02:24::SCWMssOS::-mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-06-06.23:02:24::SCWMssOS::xtra"

TRACE::2021-06-06.23:02:24::SCWMssOS::"Compiling intc"

TRACE::2021-06-06.23:02:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-06.23:02:25::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-06.23:02:25::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-06.23:02:25::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-06.23:02:25::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-06.23:02:25::SCWMssOS::"Compiling MIDI_processor..."

TRACE::2021-06-06.23:02:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-06.23:02:25::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.23:02:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.23:02:25::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.23:02:25::SCWMssOS::-Wextra"

TRACE::2021-06-06.23:02:25::SCWMssOS::"Compiling nexys4IO..."

TRACE::2021-06-06.23:02:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-06.23:02:26::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-06.23:02:26::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-con
TRACE::2021-06-06.23:02:26::SCWMssOS::vert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2021-06-06.23:02:26::SCWMssOS::l -Wextra"

TRACE::2021-06-06.23:02:26::SCWMssOS::"Compiling PmodENC544..."

TRACE::2021-06-06.23:02:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-06.23:02:26::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.23:02:26::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.23:02:26::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.23:02:26::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.23:02:26::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2021-06-06.23:02:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-06.23:02:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-06.23:02:27::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert
TRACE::2021-06-06.23:02:27::SCWMssOS:: -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2021-06-06.23:02:27::SCWMssOS::extra"

TRACE::2021-06-06.23:02:27::SCWMssOS::"Compiling tmrctr"

TRACE::2021-06-06.23:02:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-06.23:02:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.23:02:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.23:02:28::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.23:02:28::SCWMssOS::-Wextra"

TRACE::2021-06-06.23:02:28::SCWMssOS::"Compiling uartlite"

TRACE::2021-06-06.23:02:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-06.23:02:29::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-06.23:02:29::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-06.23:02:29::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-06.23:02:29::SCWMssOS:: -Wextra"

TRACE::2021-06-06.23:02:29::SCWMssOS::"Compiling uartns550"

TRACE::2021-06-06.23:02:30::SCWMssOS::'Finished building libraries'

TRACE::2021-06-06.23:02:30::SCWMssOS::Copying to export directory.
TRACE::2021-06-06.23:02:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-06.23:02:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-06.23:02:30::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-06-06.23:02:30::SCWSystem::Completed Processing the sysconfig ECE544_Final_Project_v4
LOG::2021-06-06.23:02:30::SCWPlatform::Completed generating the artifacts for system configuration ECE544_Final_Project_v4
TRACE::2021-06-06.23:02:30::SCWPlatform::Started preparing the platform 
TRACE::2021-06-06.23:02:30::SCWSystem::Writing the bif file for system config ECE544_Final_Project_v4
TRACE::2021-06-06.23:02:30::SCWSystem::dir created 
TRACE::2021-06-06.23:02:30::SCWSystem::Writing the bif 
TRACE::2021-06-06.23:02:30::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-06.23:02:30::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-06.23:02:30::SCWPlatform::Completed generating the platform
TRACE::2021-06-06.23:02:30::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:02:30::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:02:30::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:02:30::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:02:30::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:02:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:02:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.23:02:30::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.23:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:02:30::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:02:30::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:02:30::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:02:30::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"8d3c2dc13d4b3f33aebe1395deae89ad",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"tick_rate":	"1000",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-06.23:02:30::SCWPlatform::updated the xpfm file.
TRACE::2021-06-06.23:02:30::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:02:30::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:02:30::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:02:30::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:02:30::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:02:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:02:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-06.23:02:30::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-06.23:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:02:30::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:02:30::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:02:30::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:46::SCWPlatform::Clearing the existing platform
TRACE::2021-06-06.23:04:46::SCWSystem::Clearing the existing sysconfig
TRACE::2021-06-06.23:04:46::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:46::SCWSystem::Clearing the domains completed.
TRACE::2021-06-06.23:04:46::SCWPlatform::Clearing the opened hw db.
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform:: Platform location is C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:46::SCWPlatform::Removing the HwDB with name C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-06.23:04:46::SCWPlatform::Opened new HwDB with name nexysA7fpga_4
TRACE::2021-06-06.23:04:46::SCWReader::Active system found as  ECE544_Final_Project_v4
TRACE::2021-06-06.23:04:46::SCWReader::Handling sysconfig ECE544_Final_Project_v4
TRACE::2021-06-06.23:04:46::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-06.23:04:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:46::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:46::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:46::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-06.23:04:46::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:46::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:46::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:46::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-06.23:04:46::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.23:04:46::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:46::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:04:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:46::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:04:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:46::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:04:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:46::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:04:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:46::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:04:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:46::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:04:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:46::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:04:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:04:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-06.23:04:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:04:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWReader::No isolation master present  
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:04:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWMssOS::In reload Mss file.
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2021-06-06.23:04:47::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-06-06.23:04:47::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-06-06.23:04:47::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-06.23:04:47::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-06.23:04:47::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.23:04:47::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:04:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:04:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:04:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:04:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:04:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:04:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:04:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:04:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:04:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:47::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:04:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:04:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:04:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:04:52::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:04:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:04:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-06.23:04:52::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:52::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:52::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:04:52::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-06.23:04:52::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.23:04:52::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWMssOS::In reload Mss file.
TRACE::2021-06-06.23:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:05:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2021-06-06.23:05:07::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-06-06.23:05:07::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-06-06.23:05:07::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-06.23:05:07::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-06.23:05:07::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.23:05:07::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:05:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:05:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:05:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:05:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:05:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:05:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:05:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:05:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:05:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:05:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:05:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:05:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:05:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:05:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:05:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:05:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:05:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:05:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:07::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
LOG::2021-06-06.23:05:16::SCWPlatform::Started generating the artifacts platform ECE544_Final_Project_v4
TRACE::2021-06-06.23:05:16::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-06.23:05:16::SCWPlatform::Started generating the artifacts for system configuration ECE544_Final_Project_v4
LOG::2021-06-06.23:05:16::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-06-06.23:05:16::SCWSystem::Not a boot domain 
LOG::2021-06-06.23:05:16::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-06-06.23:05:16::SCWDomain::Generating domain artifcats
TRACE::2021-06-06.23:05:16::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-06.23:05:16::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-06.23:05:16::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:16::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:16::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:16::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:05:16::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:16::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:05:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:05:16::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:05:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:05:16::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-06.23:05:16::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:16::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:16::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:16::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-06.23:05:16::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.23:05:16::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:16::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-06.23:05:16::SCWMssOS::Mss edits present, copying mssfile into export location C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-06.23:05:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-06.23:05:16::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2021-06-06.23:05:16::SCWMssOS::skipping the bsp build ... 
TRACE::2021-06-06.23:05:16::SCWMssOS::Copying to export directory.
TRACE::2021-06-06.23:05:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-06.23:05:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-06.23:05:16::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-06-06.23:05:16::SCWSystem::Completed Processing the sysconfig ECE544_Final_Project_v4
LOG::2021-06-06.23:05:16::SCWPlatform::Completed generating the artifacts for system configuration ECE544_Final_Project_v4
TRACE::2021-06-06.23:05:16::SCWPlatform::Started preparing the platform 
TRACE::2021-06-06.23:05:16::SCWSystem::Writing the bif file for system config ECE544_Final_Project_v4
TRACE::2021-06-06.23:05:16::SCWSystem::dir created 
TRACE::2021-06-06.23:05:16::SCWSystem::Writing the bif 
TRACE::2021-06-06.23:05:16::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-06.23:05:16::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-06.23:05:16::SCWPlatform::Completed generating the platform
TRACE::2021-06-06.23:05:16::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:16::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:16::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:16::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:05:16::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:16::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:05:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:05:16::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:05:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:05:16::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:16::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:05:16::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:16::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"8d3c2dc13d4b3f33aebe1395deae89ad",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"tick_rate":	"1000",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-06.23:05:16::SCWPlatform::updated the xpfm file.
TRACE::2021-06-06.23:05:17::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:17::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:17::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:17::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:05:17::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:05:17::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:05:17::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2021-06-06.23:05:17::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-06.23:05:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:05:17::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:05:17::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:05:17::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:21:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:21:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-06.23:21:47::SCWPlatform::Opened new HwDB with name nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWReader::Active system found as  ECE544_Final_Project_v4
TRACE::2021-06-06.23:21:47::SCWReader::Handling sysconfig ECE544_Final_Project_v4
TRACE::2021-06-06.23:21:47::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:21:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:21:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:21:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:21:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-06.23:21:47::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-06.23:21:47::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-06.23:21:47::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:21:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:21:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:21:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:21:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:21:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:21:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:21:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:21:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:21:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:21:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:21:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:21:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:21:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:21:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:21:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:21:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:21:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:21:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:21:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:21:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:21:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:21:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:21:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:21:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-06.23:21:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:21:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:21:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:21:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-06.23:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:21:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:21:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:21:47::SCWReader::No isolation master present  
TRACE::2021-06-06.23:21:47::SCWMssOS::cleaning the bsp 
TRACE::2021-06-06.23:21:47::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2021-06-06.23:21:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2021-06-06.23:21:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2021-06-06.23:21:48::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s clean 

TRACE::2021-06-06.23:21:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2021-06-06.23:21:48::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s clean 

ERROR::2021-06-06.23:21:48::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2021-06-06.23:22:04::SCWPlatform::Started generating the artifacts platform ECE544_Final_Project_v4
TRACE::2021-06-06.23:22:04::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-06.23:22:04::SCWPlatform::Started generating the artifacts for system configuration ECE544_Final_Project_v4
LOG::2021-06-06.23:22:04::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-06-06.23:22:04::SCWSystem::Not a boot domain 
LOG::2021-06-06.23:22:04::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-06-06.23:22:04::SCWDomain::Generating domain artifcats
TRACE::2021-06-06.23:22:04::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-06.23:22:04::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-06.23:22:04::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:22:04::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:22:04::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:22:04::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:22:04::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:22:04::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:22:04::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-06.23:22:04::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-06.23:22:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:22:04::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:22:04::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:22:04::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:22:04::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-06.23:22:04::SCWMssOS::Mss edits present, copying mssfile into export location C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:22:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-06.23:22:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-06.23:22:04::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2021-06-06.23:22:04::SCWMssOS::doing bsp build ... 
TRACE::2021-06-06.23:22:04::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2021-06-06.23:22:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-06.23:22:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.23:22:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.23:22:04::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.23:22:04::SCWMssOS::Wextra"

TRACE::2021-06-06.23:22:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-06.23:22:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.23:22:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.23:22:04::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.23:22:04::SCWMssOS::Wextra"

TRACE::2021-06-06.23:22:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-06.23:22:04::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-06-06.23:22:04::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-06-06.23:22:04::SCWMssOS::-float-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2021-06-06.23:22:04::SCWMssOS::tions -Wall -Wextra"

TRACE::2021-06-06.23:22:04::SCWMssOS::"include"

TRACE::2021-06-06.23:22:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-06.23:22:05::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.23:22:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.23:22:05::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.23:22:05::SCWMssOS::Wextra"

TRACE::2021-06-06.23:22:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-06.23:22:06::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-06.23:22:06::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-06.23:22:06::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-06.23:22:06::SCWMssOS::Wextra"

TRACE::2021-06-06.23:22:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-06.23:22:06::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.23:22:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.23:22:06::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.23:22:06::SCWMssOS::-Wextra"

TRACE::2021-06-06.23:22:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-06.23:22:06::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-06.23:22:06::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-06.23:22:06::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-06.23:22:06::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-06.23:22:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-06.23:22:06::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.23:22:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.23:22:06::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.23:22:06::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.23:22:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-06.23:22:06::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-06.23:22:06::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-
TRACE::2021-06-06.23:22:06::SCWMssOS::convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-06-06.23:22:06::SCWMssOS::Wall -Wextra"

TRACE::2021-06-06.23:22:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-06.23:22:06::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-06.23:22:06::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-06.23:22:06::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-06.23:22:06::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-06.23:22:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-06.23:22:06::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-06.23:22:06::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-06.23:22:06::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-06.23:22:06::SCWMssOS:: -Wextra"

TRACE::2021-06-06.23:22:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-06.23:22:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.23:22:07::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.23:22:07::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.23:22:07::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.23:22:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-06.23:22:07::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-06.23:22:07::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-c
TRACE::2021-06-06.23:22:07::SCWMssOS::onvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-06-06.23:22:07::SCWMssOS::all -Wextra"

TRACE::2021-06-06.23:22:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-06.23:22:07::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.23:22:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.23:22:07::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.23:22:07::SCWMssOS::tra"

TRACE::2021-06-06.23:22:07::SCWMssOS::"Compiling bram"

TRACE::2021-06-06.23:22:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-06.23:22:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.23:22:08::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.23:22:08::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.23:22:08::SCWMssOS::tra"

TRACE::2021-06-06.23:22:08::SCWMssOS::"Compiling cpu"

TRACE::2021-06-06.23:22:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-06.23:22:08::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-06.23:22:08::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-06.23:22:08::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-06.23:22:08::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-06.23:22:08::SCWMssOS::"Compiling standalone";

TRACE::2021-06-06.23:22:11::SCWMssOS::"Compiling FreeRTOS"

TRACE::2021-06-06.23:22:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-06.23:22:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.23:22:13::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.23:22:13::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.23:22:13::SCWMssOS::tra"

TRACE::2021-06-06.23:22:13::SCWMssOS::"Compiling gpio"

TRACE::2021-06-06.23:22:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-06.23:22:14::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-06.23:22:14::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-06.23:22:14::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-06.23:22:14::SCWMssOS::tra"

TRACE::2021-06-06.23:22:14::SCWMssOS::"Compiling i2s2..."

TRACE::2021-06-06.23:22:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-06.23:22:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-06-06.23:22:14::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert 
TRACE::2021-06-06.23:22:14::SCWMssOS::-mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-06-06.23:22:14::SCWMssOS::xtra"

TRACE::2021-06-06.23:22:14::SCWMssOS::"Compiling intc"

TRACE::2021-06-06.23:22:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-06.23:22:15::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-06.23:22:15::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-06.23:22:15::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-06.23:22:15::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-06.23:22:15::SCWMssOS::"Compiling MIDI_processor..."

TRACE::2021-06-06.23:22:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-06.23:22:16::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.23:22:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.23:22:16::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.23:22:16::SCWMssOS::-Wextra"

TRACE::2021-06-06.23:22:16::SCWMssOS::"Compiling nexys4IO..."

TRACE::2021-06-06.23:22:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-06.23:22:16::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-06.23:22:16::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-con
TRACE::2021-06-06.23:22:16::SCWMssOS::vert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2021-06-06.23:22:16::SCWMssOS::l -Wextra"

TRACE::2021-06-06.23:22:16::SCWMssOS::"Compiling PmodENC544..."

TRACE::2021-06-06.23:22:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-06.23:22:17::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-06.23:22:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-06.23:22:17::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-06.23:22:17::SCWMssOS::ll -Wextra"

TRACE::2021-06-06.23:22:17::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2021-06-06.23:22:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-06.23:22:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-06.23:22:18::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert
TRACE::2021-06-06.23:22:18::SCWMssOS:: -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2021-06-06.23:22:18::SCWMssOS::extra"

TRACE::2021-06-06.23:22:18::SCWMssOS::"Compiling tmrctr"

TRACE::2021-06-06.23:22:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-06.23:22:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-06.23:22:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-06.23:22:18::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-06.23:22:18::SCWMssOS::-Wextra"

TRACE::2021-06-06.23:22:18::SCWMssOS::"Compiling uartlite"

TRACE::2021-06-06.23:22:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-06.23:22:19::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-06.23:22:19::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-06.23:22:19::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-06.23:22:19::SCWMssOS:: -Wextra"

TRACE::2021-06-06.23:22:19::SCWMssOS::"Compiling uartns550"

TRACE::2021-06-06.23:22:20::SCWMssOS::'Finished building libraries'

TRACE::2021-06-06.23:22:20::SCWMssOS::Copying to export directory.
TRACE::2021-06-06.23:22:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-06.23:22:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-06.23:22:20::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-06-06.23:22:20::SCWSystem::Completed Processing the sysconfig ECE544_Final_Project_v4
LOG::2021-06-06.23:22:20::SCWPlatform::Completed generating the artifacts for system configuration ECE544_Final_Project_v4
TRACE::2021-06-06.23:22:20::SCWPlatform::Started preparing the platform 
TRACE::2021-06-06.23:22:20::SCWSystem::Writing the bif file for system config ECE544_Final_Project_v4
TRACE::2021-06-06.23:22:20::SCWSystem::dir created 
TRACE::2021-06-06.23:22:20::SCWSystem::Writing the bif 
TRACE::2021-06-06.23:22:20::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-06.23:22:20::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-06.23:22:20::SCWPlatform::Completed generating the platform
TRACE::2021-06-06.23:22:20::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:22:20::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:22:20::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:22:20::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:22:20::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:22:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:22:20::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-06.23:22:20::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-06.23:22:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:22:20::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:22:20::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:22:20::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:22:20::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"8d3c2dc13d4b3f33aebe1395deae89ad",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"tick_rate":	"1000",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-06.23:22:20::SCWPlatform::updated the xpfm file.
TRACE::2021-06-06.23:22:21::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:22:21::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:22:21::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:22:21::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-06.23:22:21::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-06.23:22:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-06.23:22:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-06.23:22:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-06.23:22:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-06.23:22:21::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-06.23:22:21::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-06.23:22:21::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:45::SCWPlatform::Clearing the existing platform
TRACE::2021-06-07.00:08:45::SCWSystem::Clearing the existing sysconfig
TRACE::2021-06-07.00:08:45::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:45::SCWSystem::Clearing the domains completed.
TRACE::2021-06-07.00:08:45::SCWPlatform::Clearing the opened hw db.
TRACE::2021-06-07.00:08:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform:: Platform location is C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:45::SCWPlatform::Removing the HwDB with name C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-07.00:08:45::SCWPlatform::Opened new HwDB with name nexysA7fpga_2
TRACE::2021-06-07.00:08:45::SCWReader::Active system found as  ECE544_Final_Project_v4
TRACE::2021-06-07.00:08:45::SCWReader::Handling sysconfig ECE544_Final_Project_v4
TRACE::2021-06-07.00:08:45::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-07.00:08:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:45::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:45::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:45::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:45::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:45::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-07.00:08:45::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:45::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:45::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:45::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-07.00:08:45::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-07.00:08:45::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:45::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:45::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:08:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:08:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:08:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:08:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:08:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:08:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:08:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:08:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-07.00:08:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:08:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWReader::No isolation master present  
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:08:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::In reload Mss file.
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2021-06-07.00:08:46::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-06-07.00:08:46::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-06-07.00:08:46::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-07.00:08:46::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-07.00:08:46::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-07.00:08:46::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:08:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:08:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:08:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:08:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:08:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:08:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:08:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:08:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:46::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:46::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:08:46::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:46::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:51::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:51::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:51::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:51::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:08:51::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:08:51::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:08:51::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:08:51::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:08:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:08:51::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-07.00:08:51::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:51::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:51::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:08:51::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-07.00:08:51::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-07.00:08:51::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:18::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:18::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:18::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:18::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:09:18::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:18::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:09:18::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:09:18::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:09:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:09:18::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:18::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:09:18::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:18::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:18::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:18::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:18::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:09:18::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:18::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:09:18::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:09:18::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:09:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:09:18::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:18::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:09:18::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:09:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:09:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:09:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:09:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:09:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:09:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWMssOS::In reload Mss file.
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:09:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:09:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2021-06-07.00:09:47::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-06-07.00:09:47::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-06-07.00:09:47::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-07.00:09:47::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-07.00:09:47::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-07.00:09:47::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:09:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:09:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:09:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:09:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:09:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:09:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:09:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:09:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:09:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:09:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:09:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:09:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:09:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:09:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:09:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:09:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:09:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:09:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:09:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:09:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:09:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:09:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:09:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:09:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:09:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:09:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:09:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:09:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:09:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:09:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:09:47::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
LOG::2021-06-07.00:10:32::SCWPlatform::Started generating the artifacts platform ECE544_Final_Project_v4
TRACE::2021-06-07.00:10:32::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-07.00:10:32::SCWPlatform::Started generating the artifacts for system configuration ECE544_Final_Project_v4
LOG::2021-06-07.00:10:32::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-06-07.00:10:32::SCWSystem::Not a boot domain 
LOG::2021-06-07.00:10:32::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-06-07.00:10:32::SCWDomain::Generating domain artifcats
TRACE::2021-06-07.00:10:32::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-07.00:10:32::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-07.00:10:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:10:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:10:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:10:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:10:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:10:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:10:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:10:32::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:10:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:10:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-07.00:10:32::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:10:32::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:10:32::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:10:32::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-07.00:10:32::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-07.00:10:32::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:10:32::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-07.00:10:32::SCWMssOS::Mss edits present, copying mssfile into export location C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:10:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-07.00:10:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-07.00:10:32::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2021-06-07.00:10:32::SCWMssOS::skipping the bsp build ... 
TRACE::2021-06-07.00:10:32::SCWMssOS::Copying to export directory.
TRACE::2021-06-07.00:10:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-07.00:10:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-07.00:10:32::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-06-07.00:10:32::SCWSystem::Completed Processing the sysconfig ECE544_Final_Project_v4
LOG::2021-06-07.00:10:32::SCWPlatform::Completed generating the artifacts for system configuration ECE544_Final_Project_v4
TRACE::2021-06-07.00:10:32::SCWPlatform::Started preparing the platform 
TRACE::2021-06-07.00:10:32::SCWSystem::Writing the bif file for system config ECE544_Final_Project_v4
TRACE::2021-06-07.00:10:32::SCWSystem::dir created 
TRACE::2021-06-07.00:10:32::SCWSystem::Writing the bif 
TRACE::2021-06-07.00:10:32::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-07.00:10:32::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-07.00:10:32::SCWPlatform::Completed generating the platform
TRACE::2021-06-07.00:10:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:10:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:10:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:10:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:10:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:10:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:10:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:10:32::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:10:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:10:32::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:10:32::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:10:32::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"8d3c2dc13d4b3f33aebe1395deae89ad",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"tick_rate":	"1000",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-07.00:10:32::SCWPlatform::updated the xpfm file.
TRACE::2021-06-07.00:10:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:10:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:10:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:10:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.00:10:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.00:10:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.00:10:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2021-06-07.00:10:32::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2021-06-07.00:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.00:10:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.00:10:32::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.00:10:32::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:09::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:09::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:09::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:11::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.18:35:12::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.18:35:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-07.18:35:12::SCWPlatform::Opened new HwDB with name nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWReader::Active system found as  ECE544_Final_Project_v4
TRACE::2021-06-07.18:35:12::SCWReader::Handling sysconfig ECE544_Final_Project_v4
TRACE::2021-06-07.18:35:12::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.18:35:12::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.18:35:12::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.18:35:12::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.18:35:12::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-07.18:35:12::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-07.18:35:12::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-07.18:35:12::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.18:35:12::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.18:35:12::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.18:35:12::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.18:35:12::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.18:35:12::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.18:35:12::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.18:35:12::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.18:35:12::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.18:35:12::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.18:35:12::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.18:35:12::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.18:35:12::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.18:35:12::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.18:35:12::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.18:35:12::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.18:35:12::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.18:35:12::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.18:35:12::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.18:35:12::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.18:35:12::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.18:35:12::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.18:35:12::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.18:35:12::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.18:35:12::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-07.18:35:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.18:35:12::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.18:35:12::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-07.18:35:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.18:35:12::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.18:35:12::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:12::SCWReader::No isolation master present  
TRACE::2021-06-07.18:35:12::SCWMssOS::cleaning the bsp 
TRACE::2021-06-07.18:35:12::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2021-06-07.18:35:12::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2021-06-07.18:35:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2021-06-07.18:35:12::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s clean 

TRACE::2021-06-07.18:35:12::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2021-06-07.18:35:12::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s clean 

ERROR::2021-06-07.18:35:12::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2021-06-07.18:35:20::SCWPlatform::Started generating the artifacts platform ECE544_Final_Project_v4
TRACE::2021-06-07.18:35:20::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-07.18:35:20::SCWPlatform::Started generating the artifacts for system configuration ECE544_Final_Project_v4
LOG::2021-06-07.18:35:20::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-06-07.18:35:20::SCWSystem::Not a boot domain 
LOG::2021-06-07.18:35:20::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-06-07.18:35:20::SCWDomain::Generating domain artifcats
TRACE::2021-06-07.18:35:20::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-07.18:35:20::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-07.18:35:20::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:20::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:20::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:20::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.18:35:20::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.18:35:20::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-07.18:35:20::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-07.18:35:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.18:35:20::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:20::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.18:35:20::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:20::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-07.18:35:20::SCWMssOS::Mss edits present, copying mssfile into export location C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-07.18:35:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-07.18:35:20::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2021-06-07.18:35:20::SCWMssOS::doing bsp build ... 
TRACE::2021-06-07.18:35:20::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2021-06-07.18:35:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-07.18:35:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-07.18:35:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-07.18:35:20::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-07.18:35:20::SCWMssOS::Wextra"

TRACE::2021-06-07.18:35:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-07.18:35:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-07.18:35:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-07.18:35:20::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-07.18:35:20::SCWMssOS::Wextra"

TRACE::2021-06-07.18:35:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-07.18:35:20::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-06-07.18:35:20::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-06-07.18:35:20::SCWMssOS::-float-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2021-06-07.18:35:20::SCWMssOS::tions -Wall -Wextra"

TRACE::2021-06-07.18:35:20::SCWMssOS::"include"

TRACE::2021-06-07.18:35:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-07.18:35:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-07.18:35:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-07.18:35:21::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-07.18:35:21::SCWMssOS::Wextra"

TRACE::2021-06-07.18:35:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-07.18:35:21::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-07.18:35:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-07.18:35:21::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-07.18:35:21::SCWMssOS::Wextra"

TRACE::2021-06-07.18:35:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-07.18:35:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-07.18:35:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-07.18:35:21::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-07.18:35:21::SCWMssOS::-Wextra"

TRACE::2021-06-07.18:35:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-07.18:35:21::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-07.18:35:21::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-07.18:35:21::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-07.18:35:21::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-07.18:35:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-07.18:35:22::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-07.18:35:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-07.18:35:22::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-07.18:35:22::SCWMssOS::ll -Wextra"

TRACE::2021-06-07.18:35:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-07.18:35:22::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-07.18:35:22::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-
TRACE::2021-06-07.18:35:22::SCWMssOS::convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-06-07.18:35:22::SCWMssOS::Wall -Wextra"

TRACE::2021-06-07.18:35:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-07.18:35:22::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-07.18:35:22::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-07.18:35:22::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-07.18:35:22::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-07.18:35:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-07.18:35:22::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-07.18:35:22::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-07.18:35:22::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-07.18:35:22::SCWMssOS:: -Wextra"

TRACE::2021-06-07.18:35:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-07.18:35:22::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-07.18:35:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-07.18:35:22::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-07.18:35:22::SCWMssOS::ll -Wextra"

TRACE::2021-06-07.18:35:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-07.18:35:22::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-07.18:35:22::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-c
TRACE::2021-06-07.18:35:22::SCWMssOS::onvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-06-07.18:35:22::SCWMssOS::all -Wextra"

TRACE::2021-06-07.18:35:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-07.18:35:22::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-07.18:35:22::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-07.18:35:22::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-07.18:35:22::SCWMssOS::tra"

TRACE::2021-06-07.18:35:23::SCWMssOS::"Compiling bram"

TRACE::2021-06-07.18:35:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-07.18:35:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-07.18:35:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-07.18:35:24::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-07.18:35:24::SCWMssOS::tra"

TRACE::2021-06-07.18:35:24::SCWMssOS::"Compiling cpu"

TRACE::2021-06-07.18:35:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-07.18:35:24::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-07.18:35:24::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-07.18:35:24::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-07.18:35:24::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-07.18:35:24::SCWMssOS::"Compiling standalone";

TRACE::2021-06-07.18:35:30::SCWMssOS::"Compiling FreeRTOS"

TRACE::2021-06-07.18:35:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-07.18:35:33::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-07.18:35:33::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-07.18:35:33::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-07.18:35:33::SCWMssOS::tra"

TRACE::2021-06-07.18:35:33::SCWMssOS::"Compiling gpio"

TRACE::2021-06-07.18:35:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-07.18:35:35::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-07.18:35:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-07.18:35:35::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-07.18:35:35::SCWMssOS::tra"

TRACE::2021-06-07.18:35:35::SCWMssOS::"Compiling i2s2..."

TRACE::2021-06-07.18:35:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-07.18:35:35::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-06-07.18:35:35::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert 
TRACE::2021-06-07.18:35:36::SCWMssOS::-mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-06-07.18:35:36::SCWMssOS::xtra"

TRACE::2021-06-07.18:35:36::SCWMssOS::"Compiling intc"

TRACE::2021-06-07.18:35:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-07.18:35:37::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-07.18:35:37::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-07.18:35:37::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-07.18:35:37::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-07.18:35:37::SCWMssOS::"Compiling MIDI_processor..."

TRACE::2021-06-07.18:35:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-07.18:35:38::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-07.18:35:38::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-07.18:35:38::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-07.18:35:38::SCWMssOS::-Wextra"

TRACE::2021-06-07.18:35:38::SCWMssOS::"Compiling nexys4IO..."

TRACE::2021-06-07.18:35:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-07.18:35:39::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-07.18:35:39::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-con
TRACE::2021-06-07.18:35:39::SCWMssOS::vert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2021-06-07.18:35:39::SCWMssOS::l -Wextra"

TRACE::2021-06-07.18:35:39::SCWMssOS::"Compiling PmodENC544..."

TRACE::2021-06-07.18:35:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-07.18:35:40::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-07.18:35:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-07.18:35:40::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-07.18:35:40::SCWMssOS::ll -Wextra"

TRACE::2021-06-07.18:35:40::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2021-06-07.18:35:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-07.18:35:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-07.18:35:42::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert
TRACE::2021-06-07.18:35:42::SCWMssOS:: -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2021-06-07.18:35:42::SCWMssOS::extra"

TRACE::2021-06-07.18:35:42::SCWMssOS::"Compiling tmrctr"

TRACE::2021-06-07.18:35:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-07.18:35:43::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-07.18:35:43::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-07.18:35:43::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-07.18:35:43::SCWMssOS::-Wextra"

TRACE::2021-06-07.18:35:43::SCWMssOS::"Compiling uartlite"

TRACE::2021-06-07.18:35:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-07.18:35:45::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-07.18:35:45::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-07.18:35:45::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-07.18:35:45::SCWMssOS:: -Wextra"

TRACE::2021-06-07.18:35:45::SCWMssOS::"Compiling uartns550"

TRACE::2021-06-07.18:35:47::SCWMssOS::'Finished building libraries'

TRACE::2021-06-07.18:35:47::SCWMssOS::Copying to export directory.
TRACE::2021-06-07.18:35:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-07.18:35:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-07.18:35:47::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-06-07.18:35:47::SCWSystem::Completed Processing the sysconfig ECE544_Final_Project_v4
LOG::2021-06-07.18:35:47::SCWPlatform::Completed generating the artifacts for system configuration ECE544_Final_Project_v4
TRACE::2021-06-07.18:35:47::SCWPlatform::Started preparing the platform 
TRACE::2021-06-07.18:35:47::SCWSystem::Writing the bif file for system config ECE544_Final_Project_v4
TRACE::2021-06-07.18:35:47::SCWSystem::dir created 
TRACE::2021-06-07.18:35:47::SCWSystem::Writing the bif 
TRACE::2021-06-07.18:35:47::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-07.18:35:47::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-07.18:35:47::SCWPlatform::Completed generating the platform
TRACE::2021-06-07.18:35:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.18:35:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.18:35:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-07.18:35:47::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-07.18:35:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.18:35:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.18:35:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:47::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"8d3c2dc13d4b3f33aebe1395deae89ad",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"tick_rate":	"1000",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-07.18:35:47::SCWPlatform::updated the xpfm file.
TRACE::2021-06-07.18:35:48::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:48::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:48::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:48::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-07.18:35:48::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-07.18:35:48::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-07.18:35:48::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-07.18:35:48::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-07.18:35:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-07.18:35:48::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-07.18:35:48::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-07.18:35:48::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.01:02:39::SCWMssOS::cleaning the bsp 
TRACE::2021-06-08.01:02:39::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2021-06-08.01:02:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2021-06-08.01:02:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2021-06-08.01:02:39::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s clean 

TRACE::2021-06-08.01:02:39::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2021-06-08.01:02:39::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s clean 

ERROR::2021-06-08.01:02:40::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2021-06-08.01:02:47::SCWPlatform::Started generating the artifacts platform ECE544_Final_Project_v4
TRACE::2021-06-08.01:02:47::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-08.01:02:47::SCWPlatform::Started generating the artifacts for system configuration ECE544_Final_Project_v4
LOG::2021-06-08.01:02:47::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-06-08.01:02:47::SCWSystem::Not a boot domain 
LOG::2021-06-08.01:02:47::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-06-08.01:02:47::SCWDomain::Generating domain artifcats
TRACE::2021-06-08.01:02:47::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-08.01:02:47::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-08.01:02:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.01:02:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.01:02:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.01:02:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.01:02:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.01:02:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.01:02:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-08.01:02:47::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-08.01:02:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.01:02:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.01:02:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.01:02:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.01:02:47::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-08.01:02:47::SCWMssOS::Mss edits present, copying mssfile into export location C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.01:02:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-08.01:02:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-08.01:02:47::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2021-06-08.01:02:47::SCWMssOS::doing bsp build ... 
TRACE::2021-06-08.01:02:47::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2021-06-08.01:02:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-08.01:02:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.01:02:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.01:02:47::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.01:02:47::SCWMssOS::Wextra"

TRACE::2021-06-08.01:02:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-08.01:02:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.01:02:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.01:02:47::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.01:02:47::SCWMssOS::Wextra"

TRACE::2021-06-08.01:02:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-08.01:02:47::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-06-08.01:02:47::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-06-08.01:02:47::SCWMssOS::-float-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2021-06-08.01:02:47::SCWMssOS::tions -Wall -Wextra"

TRACE::2021-06-08.01:02:47::SCWMssOS::"include"

TRACE::2021-06-08.01:02:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-08.01:02:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.01:02:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.01:02:48::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.01:02:48::SCWMssOS::Wextra"

TRACE::2021-06-08.01:02:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-08.01:02:48::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.01:02:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.01:02:48::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.01:02:48::SCWMssOS::Wextra"

TRACE::2021-06-08.01:02:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-08.01:02:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.01:02:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-08.01:02:48::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-08.01:02:48::SCWMssOS::-Wextra"

TRACE::2021-06-08.01:02:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-08.01:02:48::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-08.01:02:48::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-08.01:02:48::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-08.01:02:48::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-08.01:02:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-08.01:02:48::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.01:02:48::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-08.01:02:48::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-08.01:02:48::SCWMssOS::ll -Wextra"

TRACE::2021-06-08.01:02:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-08.01:02:48::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-08.01:02:48::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-
TRACE::2021-06-08.01:02:48::SCWMssOS::convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-06-08.01:02:48::SCWMssOS::Wall -Wextra"

TRACE::2021-06-08.01:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-08.01:02:49::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-08.01:02:49::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-08.01:02:49::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-08.01:02:49::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-08.01:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-08.01:02:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.01:02:49::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-08.01:02:49::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-08.01:02:49::SCWMssOS:: -Wextra"

TRACE::2021-06-08.01:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-08.01:02:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.01:02:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-08.01:02:49::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-08.01:02:49::SCWMssOS::ll -Wextra"

TRACE::2021-06-08.01:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-08.01:02:49::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-08.01:02:49::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-c
TRACE::2021-06-08.01:02:49::SCWMssOS::onvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-06-08.01:02:49::SCWMssOS::all -Wextra"

TRACE::2021-06-08.01:02:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-08.01:02:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.01:02:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.01:02:49::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.01:02:49::SCWMssOS::tra"

TRACE::2021-06-08.01:02:49::SCWMssOS::"Compiling bram"

TRACE::2021-06-08.01:02:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-08.01:02:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.01:02:50::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.01:02:50::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.01:02:50::SCWMssOS::tra"

TRACE::2021-06-08.01:02:50::SCWMssOS::"Compiling cpu"

TRACE::2021-06-08.01:02:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-08.01:02:50::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-08.01:02:50::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-08.01:02:50::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-08.01:02:50::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-08.01:02:50::SCWMssOS::"Compiling standalone";

TRACE::2021-06-08.01:02:52::SCWMssOS::"Compiling FreeRTOS"

TRACE::2021-06-08.01:02:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-08.01:02:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.01:02:54::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.01:02:54::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.01:02:54::SCWMssOS::tra"

TRACE::2021-06-08.01:02:54::SCWMssOS::"Compiling gpio"

TRACE::2021-06-08.01:02:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-08.01:02:55::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.01:02:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.01:02:55::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.01:02:55::SCWMssOS::tra"

TRACE::2021-06-08.01:02:55::SCWMssOS::"Compiling i2s2..."

TRACE::2021-06-08.01:02:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-08.01:02:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-06-08.01:02:55::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert 
TRACE::2021-06-08.01:02:55::SCWMssOS::-mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-06-08.01:02:55::SCWMssOS::xtra"

TRACE::2021-06-08.01:02:55::SCWMssOS::"Compiling intc"

TRACE::2021-06-08.01:02:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-08.01:02:56::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-08.01:02:56::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-08.01:02:56::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-08.01:02:56::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-08.01:02:56::SCWMssOS::"Compiling MIDI_processor..."

TRACE::2021-06-08.01:02:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-08.01:02:56::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.01:02:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-08.01:02:56::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-08.01:02:56::SCWMssOS::-Wextra"

TRACE::2021-06-08.01:02:56::SCWMssOS::"Compiling nexys4IO..."

TRACE::2021-06-08.01:02:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-08.01:02:56::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-08.01:02:56::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-con
TRACE::2021-06-08.01:02:56::SCWMssOS::vert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2021-06-08.01:02:56::SCWMssOS::l -Wextra"

TRACE::2021-06-08.01:02:57::SCWMssOS::"Compiling PmodENC544..."

TRACE::2021-06-08.01:02:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-08.01:02:57::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.01:02:57::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-08.01:02:57::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-08.01:02:57::SCWMssOS::ll -Wextra"

TRACE::2021-06-08.01:02:57::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2021-06-08.01:02:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-08.01:02:58::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-08.01:02:58::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert
TRACE::2021-06-08.01:02:58::SCWMssOS:: -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2021-06-08.01:02:58::SCWMssOS::extra"

TRACE::2021-06-08.01:02:58::SCWMssOS::"Compiling tmrctr"

TRACE::2021-06-08.01:02:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-08.01:02:58::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.01:02:58::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-08.01:02:58::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-08.01:02:58::SCWMssOS::-Wextra"

TRACE::2021-06-08.01:02:58::SCWMssOS::"Compiling uartlite"

TRACE::2021-06-08.01:02:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-08.01:02:59::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.01:02:59::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-08.01:02:59::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-08.01:02:59::SCWMssOS:: -Wextra"

TRACE::2021-06-08.01:02:59::SCWMssOS::"Compiling uartns550"

TRACE::2021-06-08.01:03:00::SCWMssOS::'Finished building libraries'

TRACE::2021-06-08.01:03:00::SCWMssOS::Copying to export directory.
TRACE::2021-06-08.01:03:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-08.01:03:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-08.01:03:00::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-06-08.01:03:00::SCWSystem::Completed Processing the sysconfig ECE544_Final_Project_v4
LOG::2021-06-08.01:03:00::SCWPlatform::Completed generating the artifacts for system configuration ECE544_Final_Project_v4
TRACE::2021-06-08.01:03:00::SCWPlatform::Started preparing the platform 
TRACE::2021-06-08.01:03:00::SCWSystem::Writing the bif file for system config ECE544_Final_Project_v4
TRACE::2021-06-08.01:03:00::SCWSystem::dir created 
TRACE::2021-06-08.01:03:00::SCWSystem::Writing the bif 
TRACE::2021-06-08.01:03:00::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-08.01:03:00::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-08.01:03:00::SCWPlatform::Completed generating the platform
TRACE::2021-06-08.01:03:00::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.01:03:00::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.01:03:00::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.01:03:00::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.01:03:00::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.01:03:00::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.01:03:00::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-08.01:03:00::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-08.01:03:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.01:03:00::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.01:03:00::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.01:03:00::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.01:03:00::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"8d3c2dc13d4b3f33aebe1395deae89ad",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"tick_rate":	"1000",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-08.01:03:00::SCWPlatform::updated the xpfm file.
TRACE::2021-06-08.01:03:00::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.01:03:00::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.01:03:00::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.01:03:00::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.01:03:00::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.01:03:00::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.01:03:00::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2021-06-08.01:03:00::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2021-06-08.01:03:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.01:03:00::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.01:03:00::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.01:03:00::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWPlatform::Clearing the existing platform
TRACE::2021-06-08.03:01:50::SCWSystem::Clearing the existing sysconfig
TRACE::2021-06-08.03:01:50::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWSystem::Clearing the domains completed.
TRACE::2021-06-08.03:01:50::SCWPlatform::Clearing the opened hw db.
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform:: Platform location is C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:01:50::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:01:50::SCWPlatform::Removing the HwDB with name C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:01:50::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:01:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-08.03:01:50::SCWPlatform::Opened new HwDB with name nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWReader::Active system found as  ECE544_Final_Project_v4
TRACE::2021-06-08.03:01:50::SCWReader::Handling sysconfig ECE544_Final_Project_v4
TRACE::2021-06-08.03:01:50::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:01:50::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:01:50::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:01:50::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:01:50::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-08.03:01:50::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-08.03:01:50::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.03:01:50::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:01:50::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:01:50::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:01:50::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:01:50::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:01:50::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:01:50::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:01:50::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:01:50::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:01:50::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:01:50::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:01:50::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:01:50::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:01:50::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:01:50::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:01:50::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:01:50::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:01:50::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:01:50::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:01:50::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:01:50::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:01:50::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:01:50::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:01:50::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:01:50::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-08.03:01:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:01:50::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:01:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-08.03:01:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:01:50::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:01:50::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:50::SCWReader::No isolation master present  
TRACE::2021-06-08.03:01:53::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform:: Platform location is C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa
TRACE::2021-06-08.03:01:53::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:01:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:01:53::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2021-06-08.03:01:53::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:01:53::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:01:53::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-08.03:01:53::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-08.03:01:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:01:53::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:01:53::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:01:53::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2021-06-08.03:01:53::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2021-06-08.03:01:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:01:53::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:53::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:01:53::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:53::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa
TRACE::2021-06-08.03:01:53::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/tempdsa/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:01:53::SCWPlatform::update - Opened existing hwdb nexysA7fpga_4
TRACE::2021-06-08.03:01:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:01:53::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2021-06-08.03:01:53::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:01:53::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:01:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-08.03:01:53::SCWPlatform::Opened new HwDB with name nexysA7fpga_5
TRACE::2021-06-08.03:01:53::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:01:53::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:01:53::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:01:53::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.03:01:53::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.03:01:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:01:53::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:53::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:01:53::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:01:53::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"8d3c2dc13d4b3f33aebe1395deae89ad",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"tick_rate":	"1000",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-06-08.03:02:06::SCWPlatform::Clearing the existing platform
TRACE::2021-06-08.03:02:06::SCWSystem::Clearing the existing sysconfig
TRACE::2021-06-08.03:02:06::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWSystem::Clearing the domains completed.
TRACE::2021-06-08.03:02:06::SCWPlatform::Clearing the opened hw db.
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform:: Platform location is C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:06::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:06::SCWPlatform::Removing the HwDB with name C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:06::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-08.03:02:06::SCWPlatform::Opened new HwDB with name nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWReader::Active system found as  ECE544_Final_Project_v4
TRACE::2021-06-08.03:02:06::SCWReader::Handling sysconfig ECE544_Final_Project_v4
TRACE::2021-06-08.03:02:06::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:06::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:06::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:06::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:06::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-08.03:02:06::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-08.03:02:06::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.03:02:06::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:06::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:06::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:02:06::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:06::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:06::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:02:06::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:06::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:06::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:02:06::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:06::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:06::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:02:06::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:06::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:06::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:02:06::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:06::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:06::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:02:06::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:06::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:06::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:02:06::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:06::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:06::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:02:06::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-08.03:02:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:06::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:06::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:02:06::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:06::SCWReader::No isolation master present  
TRACE::2021-06-08.03:02:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:07::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:02:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWMssOS::In reload Mss file.
TRACE::2021-06-08.03:02:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:08::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2021-06-08.03:02:08::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-06-08.03:02:08::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-06-08.03:02:08::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-08.03:02:08::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-08.03:02:08::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.03:02:08::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:08::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:02:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:08::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:02:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:08::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:02:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:08::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:02:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:08::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:02:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:08::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:02:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:08::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:02:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:08::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:02:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:08::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:02:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:08::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:12::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:12::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:12::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:12::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:02:12::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:02:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:02:12::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:02:12::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:02:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:02:12::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-08.03:02:12::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:12::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:12::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:12::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-08.03:02:12::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.03:02:12::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:02:12::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-08.03:02:12::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-06-08.03:03:33::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:03:33::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:03:33::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:03:33::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:03:33::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:03:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:03:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.03:03:33::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.03:03:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:03:33::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:03:33::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2021-06-08.03:03:33::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-06-08.03:03:33::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-06-08.03:03:33::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-08.03:03:33::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:03:33::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:03:33::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:03:33::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-08.03:03:33::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.03:03:33::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:03:33::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-08.03:03:33::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-06-08.03:05:05::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:05::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:05::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-08.03:05:07::SCWPlatform::Opened new HwDB with name nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWReader::Active system found as  ECE544_Final_Project_v4
TRACE::2021-06-08.03:05:07::SCWReader::Handling sysconfig ECE544_Final_Project_v4
TRACE::2021-06-08.03:05:07::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-08.03:05:07::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-08.03:05:07::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.03:05:07::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:05:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:05:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:05:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:05:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:05:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:05:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:05:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:05:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-08.03:05:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:05:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWReader::No isolation master present  
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:05:07::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWMssOS::In reload Mss file.
TRACE::2021-06-08.03:05:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:08::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2021-06-08.03:05:08::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-06-08.03:05:08::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-06-08.03:05:08::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-08.03:05:08::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-08.03:05:08::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.03:05:08::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:08::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:05:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:08::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:05:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:08::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:05:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:08::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:05:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:08::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:05:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:08::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:05:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:08::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:05:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:08::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:05:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:05:08::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:05:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:05:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:05:08::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:05:08::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:05:08::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:05:08::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:09:20::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:09:20::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:09:20::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:09:20::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:09:20::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:09:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:09:20::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:09:20::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:09:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:09:20::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:09:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-08.03:09:20::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:09:20::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:09:20::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:09:20::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-08.03:09:20::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.03:09:20::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:09:20::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-08.03:09:20::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-06-08.03:09:31::SCWMssOS::cleaning the bsp 
TRACE::2021-06-08.03:09:31::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2021-06-08.03:09:31::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2021-06-08.03:09:31::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2021-06-08.03:09:31::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s clean 

TRACE::2021-06-08.03:09:31::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2021-06-08.03:09:31::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s clean 

ERROR::2021-06-08.03:09:31::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2021-06-08.03:09:39::SCWPlatform::Started generating the artifacts platform ECE544_Final_Project_v4
TRACE::2021-06-08.03:09:39::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-08.03:09:39::SCWPlatform::Started generating the artifacts for system configuration ECE544_Final_Project_v4
LOG::2021-06-08.03:09:39::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-06-08.03:09:39::SCWSystem::Not a boot domain 
LOG::2021-06-08.03:09:39::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-06-08.03:09:39::SCWDomain::Generating domain artifcats
TRACE::2021-06-08.03:09:39::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-08.03:09:39::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-08.03:09:39::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:09:39::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:09:39::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:09:39::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:09:39::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:09:39::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:09:39::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:09:39::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:09:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:09:39::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:09:39::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2021-06-08.03:09:39::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-06-08.03:09:39::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-06-08.03:09:39::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-08.03:09:39::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:09:39::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:09:39::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:09:39::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-08.03:09:39::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.03:09:39::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:09:39::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-08.03:09:39::SCWMssOS::Mss edits present, copying mssfile into export location C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:09:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-08.03:09:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-08.03:09:39::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2021-06-08.03:09:39::SCWMssOS::doing bsp build ... 
TRACE::2021-06-08.03:09:39::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2021-06-08.03:09:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-08.03:09:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.03:09:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.03:09:39::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.03:09:39::SCWMssOS::Wextra"

TRACE::2021-06-08.03:09:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-08.03:09:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.03:09:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.03:09:39::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.03:09:39::SCWMssOS::Wextra"

TRACE::2021-06-08.03:09:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-08.03:09:39::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-06-08.03:09:39::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-06-08.03:09:39::SCWMssOS::-float-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2021-06-08.03:09:39::SCWMssOS::tions -Wall -Wextra"

TRACE::2021-06-08.03:09:39::SCWMssOS::"include"

TRACE::2021-06-08.03:09:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-08.03:09:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.03:09:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.03:09:40::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.03:09:40::SCWMssOS::Wextra"

TRACE::2021-06-08.03:09:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-08.03:09:40::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.03:09:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.03:09:40::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.03:09:40::SCWMssOS::Wextra"

TRACE::2021-06-08.03:09:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-08.03:09:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.03:09:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-08.03:09:40::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-08.03:09:40::SCWMssOS::-Wextra"

TRACE::2021-06-08.03:09:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-08.03:09:40::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-08.03:09:40::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-08.03:09:40::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-08.03:09:40::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-08.03:09:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-08.03:09:40::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.03:09:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-08.03:09:40::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-08.03:09:40::SCWMssOS::ll -Wextra"

TRACE::2021-06-08.03:09:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-08.03:09:40::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-08.03:09:40::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-
TRACE::2021-06-08.03:09:40::SCWMssOS::convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-06-08.03:09:40::SCWMssOS::Wall -Wextra"

TRACE::2021-06-08.03:09:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-08.03:09:41::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-08.03:09:41::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-08.03:09:41::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-08.03:09:41::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-08.03:09:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-08.03:09:41::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.03:09:41::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-08.03:09:41::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-08.03:09:41::SCWMssOS:: -Wextra"

TRACE::2021-06-08.03:09:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-08.03:09:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.03:09:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-08.03:09:41::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-08.03:09:41::SCWMssOS::ll -Wextra"

TRACE::2021-06-08.03:09:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-08.03:09:41::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-08.03:09:41::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-c
TRACE::2021-06-08.03:09:41::SCWMssOS::onvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-06-08.03:09:41::SCWMssOS::all -Wextra"

TRACE::2021-06-08.03:09:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-08.03:09:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.03:09:41::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.03:09:41::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.03:09:41::SCWMssOS::tra"

TRACE::2021-06-08.03:09:41::SCWMssOS::"Compiling bram"

TRACE::2021-06-08.03:09:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-08.03:09:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.03:09:42::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.03:09:42::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.03:09:42::SCWMssOS::tra"

TRACE::2021-06-08.03:09:42::SCWMssOS::"Compiling cpu"

TRACE::2021-06-08.03:09:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-08.03:09:42::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-08.03:09:42::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-08.03:09:42::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-08.03:09:42::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-08.03:09:42::SCWMssOS::"Compiling standalone";

TRACE::2021-06-08.03:09:44::SCWMssOS::"Compiling FreeRTOS"

TRACE::2021-06-08.03:09:46::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-08.03:09:46::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.03:09:46::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.03:09:46::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.03:09:46::SCWMssOS::tra"

TRACE::2021-06-08.03:09:46::SCWMssOS::"Compiling gpio"

TRACE::2021-06-08.03:09:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-08.03:09:47::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.03:09:47::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.03:09:47::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.03:09:47::SCWMssOS::tra"

TRACE::2021-06-08.03:09:47::SCWMssOS::"Compiling i2s2..."

TRACE::2021-06-08.03:09:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-08.03:09:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-06-08.03:09:47::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert 
TRACE::2021-06-08.03:09:47::SCWMssOS::-mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-06-08.03:09:47::SCWMssOS::xtra"

TRACE::2021-06-08.03:09:47::SCWMssOS::"Compiling intc"

TRACE::2021-06-08.03:09:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-08.03:09:48::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-08.03:09:48::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-08.03:09:48::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-08.03:09:48::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-08.03:09:48::SCWMssOS::"Compiling MIDI_processor..."

TRACE::2021-06-08.03:09:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-08.03:09:48::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.03:09:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-08.03:09:48::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-08.03:09:48::SCWMssOS::-Wextra"

TRACE::2021-06-08.03:09:48::SCWMssOS::"Compiling nexys4IO..."

TRACE::2021-06-08.03:09:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-08.03:09:48::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-08.03:09:48::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-con
TRACE::2021-06-08.03:09:48::SCWMssOS::vert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2021-06-08.03:09:48::SCWMssOS::l -Wextra"

TRACE::2021-06-08.03:09:48::SCWMssOS::"Compiling PmodENC544..."

TRACE::2021-06-08.03:09:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-08.03:09:48::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.03:09:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-08.03:09:49::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-08.03:09:49::SCWMssOS::ll -Wextra"

TRACE::2021-06-08.03:09:49::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2021-06-08.03:09:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-08.03:09:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-08.03:09:49::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert
TRACE::2021-06-08.03:09:49::SCWMssOS:: -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2021-06-08.03:09:49::SCWMssOS::extra"

TRACE::2021-06-08.03:09:49::SCWMssOS::"Compiling tmrctr"

TRACE::2021-06-08.03:09:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-08.03:09:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.03:09:50::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-08.03:09:50::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-08.03:09:50::SCWMssOS::-Wextra"

TRACE::2021-06-08.03:09:50::SCWMssOS::"Compiling uartlite"

TRACE::2021-06-08.03:09:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-08.03:09:51::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.03:09:51::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-08.03:09:51::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-08.03:09:51::SCWMssOS:: -Wextra"

TRACE::2021-06-08.03:09:51::SCWMssOS::"Compiling uartns550"

TRACE::2021-06-08.03:09:51::SCWMssOS::'Finished building libraries'

TRACE::2021-06-08.03:09:51::SCWMssOS::Copying to export directory.
TRACE::2021-06-08.03:09:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-08.03:09:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-08.03:09:52::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-06-08.03:09:52::SCWSystem::Completed Processing the sysconfig ECE544_Final_Project_v4
LOG::2021-06-08.03:09:52::SCWPlatform::Completed generating the artifacts for system configuration ECE544_Final_Project_v4
TRACE::2021-06-08.03:09:52::SCWPlatform::Started preparing the platform 
TRACE::2021-06-08.03:09:52::SCWSystem::Writing the bif file for system config ECE544_Final_Project_v4
TRACE::2021-06-08.03:09:52::SCWSystem::dir created 
TRACE::2021-06-08.03:09:52::SCWSystem::Writing the bif 
TRACE::2021-06-08.03:09:52::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-08.03:09:52::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-08.03:09:52::SCWPlatform::Completed generating the platform
TRACE::2021-06-08.03:09:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:09:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:09:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:09:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:09:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:09:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:09:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:09:52::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:09:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:09:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:09:52::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"13957fd60958d3ad23645faf2f3cfd2b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"tick_rate":	"1000",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-08.03:09:52::SCWPlatform::updated the xpfm file.
TRACE::2021-06-08.03:09:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:09:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:09:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:09:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.03:09:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.03:09:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.03:09:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2021-06-08.03:09:52::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2021-06-08.03:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.03:09:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.03:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.03:09:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened new HwDB with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWReader::Active system found as  ECE544_Final_Project_v4
TRACE::2021-06-08.18:35:32::SCWReader::Handling sysconfig ECE544_Final_Project_v4
TRACE::2021-06-08.18:35:32::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-08.18:35:32::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-08.18:35:32::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.18:35:32::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:32::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:32::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:32::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:32::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:32::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:32::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:32::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:32::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-08.18:35:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:32::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWReader::No isolation master present  
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:32::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::In reload Mss file.
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2021-06-08.18:35:32::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-06-08.18:35:32::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-06-08.18:35:32::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-08.18:35:32::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-08.18:35:32::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.18:35:32::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:32::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:32::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:32::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:32::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:32::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:32::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:32::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:32::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:32::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:32::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:32::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:32::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:37::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:37::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:37::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:37::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:37::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:37::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:37::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:37::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-08.18:35:37::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:37::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:37::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:37::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-08.18:35:37::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.18:35:37::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"13957fd60958d3ad23645faf2f3cfd2b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"tick_rate":	"1000",
							"total_heap_size":	"32768",
							"libOptionNames":	["stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::In reload Mss file.
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-08.18:35:52::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-08.18:35:52::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.18:35:52::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:35:52::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:35:52::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:35:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:35:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:35:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:35:52::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-08.18:35:52::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-08.18:35:52::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.18:35:52::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:35:52::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-08.18:35:52::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-06-08.18:36:00::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:36:00::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:36:00::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:36:00::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:36:00::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:36:00::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:36:00::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:36:00::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:36:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:36:00::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:36:00::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2021-06-08.18:36:00::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-06-08.18:36:00::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-06-08.18:36:00::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-08.18:36:00::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:36:00::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:36:00::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:36:00::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-08.18:36:00::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.18:36:00::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:36:00::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-08.18:36:00::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2021-06-08.18:36:17::SCWPlatform::Started generating the artifacts platform ECE544_Final_Project_v4
TRACE::2021-06-08.18:36:17::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-08.18:36:17::SCWPlatform::Started generating the artifacts for system configuration ECE544_Final_Project_v4
LOG::2021-06-08.18:36:17::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-06-08.18:36:17::SCWSystem::Not a boot domain 
LOG::2021-06-08.18:36:17::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-06-08.18:36:17::SCWDomain::Generating domain artifcats
TRACE::2021-06-08.18:36:17::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-08.18:36:17::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-08.18:36:17::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:36:17::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:36:17::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:36:17::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:36:17::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:36:17::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:36:17::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:36:17::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:36:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:36:17::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:36:17::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2021-06-08.18:36:17::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-06-08.18:36:17::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-06-08.18:36:17::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-08.18:36:17::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:36:17::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:36:17::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:36:17::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-08.18:36:17::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.18:36:17::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:36:17::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-08.18:36:17::SCWMssOS::Mss edits present, copying mssfile into export location C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:36:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-08.18:36:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-08.18:36:17::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2021-06-08.18:36:17::SCWMssOS::doing bsp build ... 
TRACE::2021-06-08.18:36:17::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2021-06-08.18:36:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-08.18:36:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.18:36:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.18:36:17::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.18:36:17::SCWMssOS::Wextra"

TRACE::2021-06-08.18:36:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-08.18:36:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.18:36:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.18:36:17::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.18:36:17::SCWMssOS::Wextra"

TRACE::2021-06-08.18:36:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-08.18:36:17::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-06-08.18:36:17::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-06-08.18:36:17::SCWMssOS::-float-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2021-06-08.18:36:17::SCWMssOS::tions -Wall -Wextra"

TRACE::2021-06-08.18:36:17::SCWMssOS::"include"

TRACE::2021-06-08.18:36:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-08.18:36:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.18:36:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.18:36:18::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.18:36:18::SCWMssOS::Wextra"

TRACE::2021-06-08.18:36:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-08.18:36:18::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.18:36:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.18:36:18::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.18:36:18::SCWMssOS::Wextra"

TRACE::2021-06-08.18:36:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-08.18:36:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.18:36:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-08.18:36:18::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-08.18:36:18::SCWMssOS::-Wextra"

TRACE::2021-06-08.18:36:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-08.18:36:18::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-08.18:36:18::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-08.18:36:18::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-08.18:36:18::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-08.18:36:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-08.18:36:18::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.18:36:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-08.18:36:18::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-08.18:36:18::SCWMssOS::ll -Wextra"

TRACE::2021-06-08.18:36:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-08.18:36:18::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-08.18:36:18::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-
TRACE::2021-06-08.18:36:18::SCWMssOS::convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-06-08.18:36:18::SCWMssOS::Wall -Wextra"

TRACE::2021-06-08.18:36:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-08.18:36:18::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-08.18:36:18::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-08.18:36:18::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-08.18:36:18::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-08.18:36:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-08.18:36:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.18:36:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-08.18:36:18::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-08.18:36:18::SCWMssOS:: -Wextra"

TRACE::2021-06-08.18:36:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-08.18:36:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.18:36:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-08.18:36:18::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-08.18:36:18::SCWMssOS::ll -Wextra"

TRACE::2021-06-08.18:36:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-08.18:36:18::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-08.18:36:18::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-c
TRACE::2021-06-08.18:36:18::SCWMssOS::onvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-06-08.18:36:18::SCWMssOS::all -Wextra"

TRACE::2021-06-08.18:36:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-08.18:36:19::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.18:36:19::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.18:36:19::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.18:36:19::SCWMssOS::tra"

TRACE::2021-06-08.18:36:19::SCWMssOS::"Compiling bram"

TRACE::2021-06-08.18:36:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-08.18:36:19::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.18:36:19::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.18:36:19::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.18:36:19::SCWMssOS::tra"

TRACE::2021-06-08.18:36:19::SCWMssOS::"Compiling cpu"

TRACE::2021-06-08.18:36:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-08.18:36:20::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-08.18:36:20::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-08.18:36:20::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-08.18:36:20::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-08.18:36:20::SCWMssOS::"Compiling standalone";

TRACE::2021-06-08.18:36:22::SCWMssOS::"Compiling FreeRTOS"

TRACE::2021-06-08.18:36:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-08.18:36:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.18:36:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.18:36:24::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.18:36:24::SCWMssOS::tra"

TRACE::2021-06-08.18:36:24::SCWMssOS::"Compiling gpio"

TRACE::2021-06-08.18:36:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-08.18:36:25::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.18:36:25::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.18:36:25::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.18:36:25::SCWMssOS::tra"

TRACE::2021-06-08.18:36:25::SCWMssOS::"Compiling i2s2..."

TRACE::2021-06-08.18:36:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-08.18:36:25::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-06-08.18:36:25::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert 
TRACE::2021-06-08.18:36:25::SCWMssOS::-mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-06-08.18:36:25::SCWMssOS::xtra"

TRACE::2021-06-08.18:36:25::SCWMssOS::"Compiling intc"

TRACE::2021-06-08.18:36:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-08.18:36:25::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-08.18:36:25::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-08.18:36:25::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-08.18:36:25::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-08.18:36:25::SCWMssOS::"Compiling MIDI_processor..."

TRACE::2021-06-08.18:36:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-08.18:36:26::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.18:36:26::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-08.18:36:26::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-08.18:36:26::SCWMssOS::-Wextra"

TRACE::2021-06-08.18:36:26::SCWMssOS::"Compiling nexys4IO..."

TRACE::2021-06-08.18:36:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-08.18:36:26::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-08.18:36:26::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-con
TRACE::2021-06-08.18:36:26::SCWMssOS::vert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2021-06-08.18:36:26::SCWMssOS::l -Wextra"

TRACE::2021-06-08.18:36:26::SCWMssOS::"Compiling PmodENC544..."

TRACE::2021-06-08.18:36:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-08.18:36:27::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.18:36:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-08.18:36:27::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-08.18:36:27::SCWMssOS::ll -Wextra"

TRACE::2021-06-08.18:36:27::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2021-06-08.18:36:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-08.18:36:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-08.18:36:27::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert
TRACE::2021-06-08.18:36:27::SCWMssOS:: -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2021-06-08.18:36:27::SCWMssOS::extra"

TRACE::2021-06-08.18:36:27::SCWMssOS::"Compiling tmrctr"

TRACE::2021-06-08.18:36:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-08.18:36:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.18:36:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-08.18:36:28::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-08.18:36:28::SCWMssOS::-Wextra"

TRACE::2021-06-08.18:36:28::SCWMssOS::"Compiling uartlite"

TRACE::2021-06-08.18:36:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-08.18:36:29::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.18:36:29::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-08.18:36:29::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-08.18:36:29::SCWMssOS:: -Wextra"

TRACE::2021-06-08.18:36:29::SCWMssOS::"Compiling uartns550"

TRACE::2021-06-08.18:36:30::SCWMssOS::'Finished building libraries'

TRACE::2021-06-08.18:36:30::SCWMssOS::Copying to export directory.
TRACE::2021-06-08.18:36:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-08.18:36:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-08.18:36:30::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-06-08.18:36:30::SCWSystem::Completed Processing the sysconfig ECE544_Final_Project_v4
LOG::2021-06-08.18:36:30::SCWPlatform::Completed generating the artifacts for system configuration ECE544_Final_Project_v4
TRACE::2021-06-08.18:36:30::SCWPlatform::Started preparing the platform 
TRACE::2021-06-08.18:36:30::SCWSystem::Writing the bif file for system config ECE544_Final_Project_v4
TRACE::2021-06-08.18:36:30::SCWSystem::dir created 
TRACE::2021-06-08.18:36:30::SCWSystem::Writing the bif 
TRACE::2021-06-08.18:36:30::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-08.18:36:30::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-08.18:36:30::SCWPlatform::Completed generating the platform
TRACE::2021-06-08.18:36:30::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:36:30::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:36:30::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:36:30::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:36:30::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:36:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:36:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:36:30::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:36:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:36:30::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:36:30::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:36:30::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:36:30::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"5244160acc4c6e17f2d6bc21abfadbdb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"tick_rate":	"1000",
							"total_heap_size":	"32768",
							"libOptionNames":	["stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-08.18:36:30::SCWPlatform::updated the xpfm file.
TRACE::2021-06-08.18:36:30::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:36:30::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:36:30::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:36:30::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.18:36:30::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.18:36:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.18:36:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.18:36:30::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.18:36:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.18:36:30::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.18:36:30::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.18:36:30::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:49:15::SCWMssOS::cleaning the bsp 
TRACE::2021-06-08.22:49:15::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2021-06-08.22:49:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2021-06-08.22:49:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2021-06-08.22:49:15::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s clean 

TRACE::2021-06-08.22:49:15::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2021-06-08.22:49:15::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s clean 

ERROR::2021-06-08.22:49:15::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2021-06-08.22:49:22::SCWPlatform::Started generating the artifacts platform ECE544_Final_Project_v4
TRACE::2021-06-08.22:49:22::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-08.22:49:22::SCWPlatform::Started generating the artifacts for system configuration ECE544_Final_Project_v4
LOG::2021-06-08.22:49:22::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-06-08.22:49:22::SCWSystem::Not a boot domain 
LOG::2021-06-08.22:49:22::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-06-08.22:49:22::SCWDomain::Generating domain artifcats
TRACE::2021-06-08.22:49:22::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-08.22:49:22::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-08.22:49:22::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:49:22::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:49:22::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:49:22::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:49:22::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:49:22::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:49:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.22:49:22::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.22:49:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:49:22::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:49:22::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:49:22::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:49:22::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-08.22:49:22::SCWMssOS::Mss edits present, copying mssfile into export location C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:49:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-08.22:49:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-08.22:49:22::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2021-06-08.22:49:22::SCWMssOS::doing bsp build ... 
TRACE::2021-06-08.22:49:22::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2021-06-08.22:49:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-08.22:49:22::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.22:49:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.22:49:22::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.22:49:22::SCWMssOS::Wextra"

TRACE::2021-06-08.22:49:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-08.22:49:22::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.22:49:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.22:49:22::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.22:49:22::SCWMssOS::Wextra"

TRACE::2021-06-08.22:49:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-08.22:49:22::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-06-08.22:49:22::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-06-08.22:49:22::SCWMssOS::-float-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2021-06-08.22:49:22::SCWMssOS::tions -Wall -Wextra"

TRACE::2021-06-08.22:49:22::SCWMssOS::"include"

TRACE::2021-06-08.22:49:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-08.22:49:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.22:49:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.22:49:23::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.22:49:23::SCWMssOS::Wextra"

TRACE::2021-06-08.22:49:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-08.22:49:23::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.22:49:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.22:49:23::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.22:49:23::SCWMssOS::Wextra"

TRACE::2021-06-08.22:49:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-08.22:49:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.22:49:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-08.22:49:23::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-08.22:49:23::SCWMssOS::-Wextra"

TRACE::2021-06-08.22:49:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-08.22:49:23::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-08.22:49:23::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-08.22:49:23::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-08.22:49:23::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-08.22:49:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-08.22:49:23::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.22:49:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-08.22:49:23::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-08.22:49:23::SCWMssOS::ll -Wextra"

TRACE::2021-06-08.22:49:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-08.22:49:23::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-08.22:49:23::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-
TRACE::2021-06-08.22:49:23::SCWMssOS::convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-06-08.22:49:23::SCWMssOS::Wall -Wextra"

TRACE::2021-06-08.22:49:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-08.22:49:23::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-08.22:49:23::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-08.22:49:23::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-08.22:49:23::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-08.22:49:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-08.22:49:23::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.22:49:23::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-08.22:49:23::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-08.22:49:23::SCWMssOS:: -Wextra"

TRACE::2021-06-08.22:49:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-08.22:49:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.22:49:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-08.22:49:23::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-08.22:49:23::SCWMssOS::ll -Wextra"

TRACE::2021-06-08.22:49:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-08.22:49:23::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-08.22:49:23::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-c
TRACE::2021-06-08.22:49:23::SCWMssOS::onvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-06-08.22:49:23::SCWMssOS::all -Wextra"

TRACE::2021-06-08.22:49:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-08.22:49:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.22:49:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.22:49:24::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.22:49:24::SCWMssOS::tra"

TRACE::2021-06-08.22:49:24::SCWMssOS::"Compiling bram"

TRACE::2021-06-08.22:49:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-08.22:49:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.22:49:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.22:49:24::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.22:49:24::SCWMssOS::tra"

TRACE::2021-06-08.22:49:24::SCWMssOS::"Compiling cpu"

TRACE::2021-06-08.22:49:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-08.22:49:24::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-08.22:49:24::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-08.22:49:24::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-08.22:49:24::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-08.22:49:24::SCWMssOS::"Compiling standalone";

TRACE::2021-06-08.22:49:26::SCWMssOS::"Compiling FreeRTOS"

TRACE::2021-06-08.22:49:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-08.22:49:28::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.22:49:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.22:49:28::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.22:49:28::SCWMssOS::tra"

TRACE::2021-06-08.22:49:28::SCWMssOS::"Compiling gpio"

TRACE::2021-06-08.22:49:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-08.22:49:29::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.22:49:29::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.22:49:29::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.22:49:29::SCWMssOS::tra"

TRACE::2021-06-08.22:49:29::SCWMssOS::"Compiling i2s2..."

TRACE::2021-06-08.22:49:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-08.22:49:29::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-06-08.22:49:29::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert 
TRACE::2021-06-08.22:49:29::SCWMssOS::-mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-06-08.22:49:29::SCWMssOS::xtra"

TRACE::2021-06-08.22:49:29::SCWMssOS::"Compiling intc"

TRACE::2021-06-08.22:49:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-08.22:49:30::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-08.22:49:30::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-08.22:49:30::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-08.22:49:30::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-08.22:49:30::SCWMssOS::"Compiling MIDI_processor..."

TRACE::2021-06-08.22:49:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-08.22:49:30::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.22:49:30::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-08.22:49:30::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-08.22:49:30::SCWMssOS::-Wextra"

TRACE::2021-06-08.22:49:30::SCWMssOS::"Compiling nexys4IO..."

TRACE::2021-06-08.22:49:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-08.22:49:30::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-08.22:49:30::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-con
TRACE::2021-06-08.22:49:30::SCWMssOS::vert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2021-06-08.22:49:30::SCWMssOS::l -Wextra"

TRACE::2021-06-08.22:49:30::SCWMssOS::"Compiling PmodENC544..."

TRACE::2021-06-08.22:49:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-08.22:49:31::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.22:49:31::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-08.22:49:31::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-08.22:49:31::SCWMssOS::ll -Wextra"

TRACE::2021-06-08.22:49:31::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2021-06-08.22:49:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-08.22:49:32::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-08.22:49:32::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert
TRACE::2021-06-08.22:49:32::SCWMssOS:: -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2021-06-08.22:49:32::SCWMssOS::extra"

TRACE::2021-06-08.22:49:32::SCWMssOS::"Compiling tmrctr"

TRACE::2021-06-08.22:49:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-08.22:49:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.22:49:32::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-08.22:49:32::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-08.22:49:32::SCWMssOS::-Wextra"

TRACE::2021-06-08.22:49:32::SCWMssOS::"Compiling uartlite"

TRACE::2021-06-08.22:49:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-08.22:49:33::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.22:49:33::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-08.22:49:33::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-08.22:49:33::SCWMssOS:: -Wextra"

TRACE::2021-06-08.22:49:33::SCWMssOS::"Compiling uartns550"

TRACE::2021-06-08.22:49:34::SCWMssOS::'Finished building libraries'

TRACE::2021-06-08.22:49:34::SCWMssOS::Copying to export directory.
TRACE::2021-06-08.22:49:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-08.22:49:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-08.22:49:34::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-06-08.22:49:34::SCWSystem::Completed Processing the sysconfig ECE544_Final_Project_v4
LOG::2021-06-08.22:49:34::SCWPlatform::Completed generating the artifacts for system configuration ECE544_Final_Project_v4
TRACE::2021-06-08.22:49:34::SCWPlatform::Started preparing the platform 
TRACE::2021-06-08.22:49:34::SCWSystem::Writing the bif file for system config ECE544_Final_Project_v4
TRACE::2021-06-08.22:49:34::SCWSystem::dir created 
TRACE::2021-06-08.22:49:34::SCWSystem::Writing the bif 
TRACE::2021-06-08.22:49:34::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-08.22:49:34::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-08.22:49:34::SCWPlatform::Completed generating the platform
TRACE::2021-06-08.22:49:34::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:49:34::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:49:34::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:49:34::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:49:34::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:49:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:49:34::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.22:49:34::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.22:49:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:49:34::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:49:34::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:49:34::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:49:34::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"5244160acc4c6e17f2d6bc21abfadbdb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"tick_rate":	"1000",
							"total_heap_size":	"32768",
							"libOptionNames":	["stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-08.22:49:34::SCWPlatform::updated the xpfm file.
TRACE::2021-06-08.22:49:34::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:49:34::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:49:34::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:49:34::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:49:34::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:49:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:49:34::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2021-06-08.22:49:34::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2021-06-08.22:49:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:49:34::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:49:34::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:49:34::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWPlatform::Clearing the existing platform
TRACE::2021-06-08.22:50:57::SCWSystem::Clearing the existing sysconfig
TRACE::2021-06-08.22:50:57::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWSystem::Clearing the domains completed.
TRACE::2021-06-08.22:50:57::SCWPlatform::Clearing the opened hw db.
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform location is C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Removing the HwDB with name C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened new HwDB with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWReader::Active system found as  ECE544_Final_Project_v4
TRACE::2021-06-08.22:50:57::SCWReader::Handling sysconfig ECE544_Final_Project_v4
TRACE::2021-06-08.22:50:57::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-08.22:50:57::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-08.22:50:57::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.22:50:57::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:50:57::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:50:57::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:50:57::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:50:57::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:50:57::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:50:57::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:50:57::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:50:57::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-06-08.22:50:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:50:57::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWReader::No isolation master present  
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:50:57::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::In reload Mss file.
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2021-06-08.22:50:57::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-06-08.22:50:57::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-06-08.22:50:57::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-08.22:50:57::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-08.22:50:57::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.22:50:57::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:50:57::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:50:57::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:50:57::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:50:57::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:50:57::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:50:57::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:50:57::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:50:57::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:50:57::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:50:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:50:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:50:57::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:50:57::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:50:57::SCWMssOS::Removing the swdes entry for  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:51:07::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:51:07::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:51:07::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:51:07::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:51:07::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:51:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:51:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:51:07::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:51:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:51:07::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:51:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-08.22:51:07::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:51:07::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:51:07::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:51:07::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-08.22:51:07::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.22:51:07::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:51:07::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-08.22:51:07::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2021-06-08.22:51:21::SCWPlatform::Started generating the artifacts platform ECE544_Final_Project_v4
TRACE::2021-06-08.22:51:21::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-08.22:51:21::SCWPlatform::Started generating the artifacts for system configuration ECE544_Final_Project_v4
LOG::2021-06-08.22:51:21::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-06-08.22:51:21::SCWSystem::Not a boot domain 
LOG::2021-06-08.22:51:21::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-06-08.22:51:21::SCWDomain::Generating domain artifcats
TRACE::2021-06-08.22:51:21::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-08.22:51:21::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-08.22:51:21::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:51:21::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:51:21::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:51:21::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:51:21::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:51:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:51:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:51:21::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:51:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:51:21::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:51:21::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2021-06-08.22:51:21::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-06-08.22:51:21::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-06-08.22:51:21::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-08.22:51:21::SCWMssOS::No sw design opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:51:21::SCWMssOS::mss exists loading the mss file  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:51:21::SCWMssOS::Opened the sw design from mss  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:51:21::SCWMssOS::Adding the swdes entry C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-06-08.22:51:21::SCWMssOS::updating the scw layer about changes
TRACE::2021-06-08.22:51:21::SCWMssOS::Opened the sw design.  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:51:21::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-08.22:51:21::SCWMssOS::Mss edits present, copying mssfile into export location C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:51:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-08.22:51:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-08.22:51:21::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2021-06-08.22:51:21::SCWMssOS::doing bsp build ... 
TRACE::2021-06-08.22:51:21::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2021-06-08.22:51:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-08.22:51:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.22:51:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.22:51:21::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.22:51:21::SCWMssOS::Wextra"

TRACE::2021-06-08.22:51:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-08.22:51:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.22:51:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.22:51:21::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.22:51:21::SCWMssOS::Wextra"

TRACE::2021-06-08.22:51:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-08.22:51:21::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-06-08.22:51:21::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-06-08.22:51:21::SCWMssOS::-float-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2021-06-08.22:51:21::SCWMssOS::tions -Wall -Wextra"

TRACE::2021-06-08.22:51:21::SCWMssOS::"include"

TRACE::2021-06-08.22:51:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-08.22:51:22::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.22:51:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.22:51:22::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.22:51:22::SCWMssOS::Wextra"

TRACE::2021-06-08.22:51:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-08.22:51:22::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.22:51:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.22:51:22::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.22:51:22::SCWMssOS::Wextra"

TRACE::2021-06-08.22:51:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-08.22:51:22::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.22:51:22::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-08.22:51:22::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-08.22:51:22::SCWMssOS::-Wextra"

TRACE::2021-06-08.22:51:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-08.22:51:22::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-08.22:51:22::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-08.22:51:22::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-08.22:51:22::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-08.22:51:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-08.22:51:22::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.22:51:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-08.22:51:22::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-08.22:51:22::SCWMssOS::ll -Wextra"

TRACE::2021-06-08.22:51:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-08.22:51:22::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-08.22:51:22::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-
TRACE::2021-06-08.22:51:22::SCWMssOS::convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-06-08.22:51:22::SCWMssOS::Wall -Wextra"

TRACE::2021-06-08.22:51:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-08.22:51:22::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-08.22:51:22::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-08.22:51:22::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-08.22:51:22::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-08.22:51:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-08.22:51:23::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.22:51:23::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-08.22:51:23::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-08.22:51:23::SCWMssOS:: -Wextra"

TRACE::2021-06-08.22:51:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-08.22:51:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.22:51:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-08.22:51:23::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-08.22:51:23::SCWMssOS::ll -Wextra"

TRACE::2021-06-08.22:51:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-08.22:51:23::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-08.22:51:23::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-c
TRACE::2021-06-08.22:51:23::SCWMssOS::onvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-06-08.22:51:23::SCWMssOS::all -Wextra"

TRACE::2021-06-08.22:51:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-08.22:51:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.22:51:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.22:51:23::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.22:51:23::SCWMssOS::tra"

TRACE::2021-06-08.22:51:23::SCWMssOS::"Compiling bram"

TRACE::2021-06-08.22:51:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-08.22:51:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.22:51:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.22:51:23::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.22:51:23::SCWMssOS::tra"

TRACE::2021-06-08.22:51:23::SCWMssOS::"Compiling cpu"

TRACE::2021-06-08.22:51:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-08.22:51:24::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-08.22:51:24::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-08.22:51:24::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-08.22:51:24::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-08.22:51:24::SCWMssOS::"Compiling standalone";

TRACE::2021-06-08.22:51:26::SCWMssOS::"Compiling FreeRTOS"

TRACE::2021-06-08.22:51:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-08.22:51:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.22:51:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.22:51:27::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.22:51:27::SCWMssOS::tra"

TRACE::2021-06-08.22:51:27::SCWMssOS::"Compiling gpio"

TRACE::2021-06-08.22:51:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-08.22:51:28::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.22:51:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.22:51:28::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.22:51:28::SCWMssOS::tra"

TRACE::2021-06-08.22:51:28::SCWMssOS::"Compiling i2s2..."

TRACE::2021-06-08.22:51:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-08.22:51:29::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-06-08.22:51:29::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert 
TRACE::2021-06-08.22:51:29::SCWMssOS::-mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-06-08.22:51:29::SCWMssOS::xtra"

TRACE::2021-06-08.22:51:29::SCWMssOS::"Compiling intc"

TRACE::2021-06-08.22:51:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-08.22:51:29::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-08.22:51:29::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-08.22:51:29::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-08.22:51:29::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-08.22:51:29::SCWMssOS::"Compiling MIDI_processor..."

TRACE::2021-06-08.22:51:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-08.22:51:30::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.22:51:30::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-08.22:51:30::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-08.22:51:30::SCWMssOS::-Wextra"

TRACE::2021-06-08.22:51:30::SCWMssOS::"Compiling nexys4IO..."

TRACE::2021-06-08.22:51:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-08.22:51:30::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-08.22:51:30::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-con
TRACE::2021-06-08.22:51:30::SCWMssOS::vert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2021-06-08.22:51:30::SCWMssOS::l -Wextra"

TRACE::2021-06-08.22:51:30::SCWMssOS::"Compiling PmodENC544..."

TRACE::2021-06-08.22:51:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-08.22:51:30::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.22:51:30::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-08.22:51:30::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-08.22:51:30::SCWMssOS::ll -Wextra"

TRACE::2021-06-08.22:51:30::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2021-06-08.22:51:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-08.22:51:31::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-08.22:51:31::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert
TRACE::2021-06-08.22:51:31::SCWMssOS:: -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2021-06-08.22:51:31::SCWMssOS::extra"

TRACE::2021-06-08.22:51:31::SCWMssOS::"Compiling tmrctr"

TRACE::2021-06-08.22:51:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-08.22:51:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.22:51:32::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-08.22:51:32::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-08.22:51:32::SCWMssOS::-Wextra"

TRACE::2021-06-08.22:51:32::SCWMssOS::"Compiling uartlite"

TRACE::2021-06-08.22:51:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-08.22:51:32::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.22:51:32::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-08.22:51:32::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-08.22:51:32::SCWMssOS:: -Wextra"

TRACE::2021-06-08.22:51:33::SCWMssOS::"Compiling uartns550"

TRACE::2021-06-08.22:51:33::SCWMssOS::'Finished building libraries'

TRACE::2021-06-08.22:51:33::SCWMssOS::Copying to export directory.
TRACE::2021-06-08.22:51:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-08.22:51:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-08.22:51:33::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-06-08.22:51:33::SCWSystem::Completed Processing the sysconfig ECE544_Final_Project_v4
LOG::2021-06-08.22:51:33::SCWPlatform::Completed generating the artifacts for system configuration ECE544_Final_Project_v4
TRACE::2021-06-08.22:51:33::SCWPlatform::Started preparing the platform 
TRACE::2021-06-08.22:51:33::SCWSystem::Writing the bif file for system config ECE544_Final_Project_v4
TRACE::2021-06-08.22:51:33::SCWSystem::dir created 
TRACE::2021-06-08.22:51:33::SCWSystem::Writing the bif 
TRACE::2021-06-08.22:51:33::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-08.22:51:33::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-08.22:51:33::SCWPlatform::Completed generating the platform
TRACE::2021-06-08.22:51:33::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:51:33::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:51:33::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:51:33::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:51:33::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:51:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:51:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:51:33::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:51:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:51:33::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:51:33::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:51:33::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:51:33::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"5244160acc4c6e17f2d6bc21abfadbdb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"tick_rate":	"1000",
							"total_heap_size":	"32768",
							"libOptionNames":	["stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-08.22:51:33::SCWPlatform::updated the xpfm file.
TRACE::2021-06-08.22:51:34::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:51:34::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:51:34::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:51:34::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:51:34::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:51:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:51:34::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:51:34::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:51:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:51:34::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:51:34::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:51:34::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:52:36::SCWMssOS::cleaning the bsp 
TRACE::2021-06-08.22:52:36::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2021-06-08.22:52:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2021-06-08.22:52:36::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2021-06-08.22:52:36::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s clean 

TRACE::2021-06-08.22:52:36::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2021-06-08.22:52:36::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s clean 

ERROR::2021-06-08.22:52:36::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2021-06-08.22:52:47::SCWPlatform::Started generating the artifacts platform ECE544_Final_Project_v4
TRACE::2021-06-08.22:52:47::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-08.22:52:47::SCWPlatform::Started generating the artifacts for system configuration ECE544_Final_Project_v4
LOG::2021-06-08.22:52:47::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-06-08.22:52:47::SCWSystem::Not a boot domain 
LOG::2021-06-08.22:52:47::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-06-08.22:52:47::SCWDomain::Generating domain artifcats
TRACE::2021-06-08.22:52:47::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-08.22:52:47::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-08.22:52:47::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:52:47::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:52:47::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:52:47::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:52:47::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:52:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:52:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:52:47::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:52:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:52:47::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:52:47::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:52:47::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:52:47::SCWMssOS::Completed writing the mss file at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2021-06-08.22:52:47::SCWMssOS::Mss edits present, copying mssfile into export location C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:52:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-08.22:52:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-08.22:52:47::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2021-06-08.22:52:47::SCWMssOS::doing bsp build ... 
TRACE::2021-06-08.22:52:47::SCWMssOS::System Command Ran  C: & cd  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2021-06-08.22:52:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-08.22:52:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.22:52:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.22:52:48::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.22:52:48::SCWMssOS::Wextra"

TRACE::2021-06-08.22:52:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-08.22:52:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.22:52:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.22:52:48::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.22:52:48::SCWMssOS::Wextra"

TRACE::2021-06-08.22:52:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-08.22:52:48::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2021-06-08.22:52:48::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl
TRACE::2021-06-08.22:52:48::SCWMssOS::-float-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sec
TRACE::2021-06-08.22:52:48::SCWMssOS::tions -Wall -Wextra"

TRACE::2021-06-08.22:52:48::SCWMssOS::"include"

TRACE::2021-06-08.22:52:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-08.22:52:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.22:52:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.22:52:48::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.22:52:48::SCWMssOS::Wextra"

TRACE::2021-06-08.22:52:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-08.22:52:48::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-06-08.22:52:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conver
TRACE::2021-06-08.22:52:48::SCWMssOS::t -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-06-08.22:52:48::SCWMssOS::Wextra"

TRACE::2021-06-08.22:52:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-08.22:52:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.22:52:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-08.22:52:48::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-08.22:52:48::SCWMssOS::-Wextra"

TRACE::2021-06-08.22:52:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-08.22:52:48::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-08.22:52:48::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-08.22:52:48::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-08.22:52:48::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-08.22:52:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-08.22:52:48::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.22:52:48::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-08.22:52:48::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-08.22:52:48::SCWMssOS::ll -Wextra"

TRACE::2021-06-08.22:52:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-08.22:52:49::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-06-08.22:52:49::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-
TRACE::2021-06-08.22:52:49::SCWMssOS::convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-06-08.22:52:49::SCWMssOS::Wall -Wextra"

TRACE::2021-06-08.22:52:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-08.22:52:49::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-08.22:52:49::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-08.22:52:49::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-08.22:52:49::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-08.22:52:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-08.22:52:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.22:52:49::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-08.22:52:49::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-08.22:52:49::SCWMssOS:: -Wextra"

TRACE::2021-06-08.22:52:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-08.22:52:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.22:52:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-08.22:52:49::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-08.22:52:49::SCWMssOS::ll -Wextra"

TRACE::2021-06-08.22:52:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-08.22:52:49::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-06-08.22:52:49::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-c
TRACE::2021-06-08.22:52:49::SCWMssOS::onvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-06-08.22:52:49::SCWMssOS::all -Wextra"

TRACE::2021-06-08.22:52:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-06-08.22:52:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.22:52:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.22:52:49::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.22:52:49::SCWMssOS::tra"

TRACE::2021-06-08.22:52:49::SCWMssOS::"Compiling bram"

TRACE::2021-06-08.22:52:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-06-08.22:52:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.22:52:50::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.22:52:50::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.22:52:50::SCWMssOS::tra"

TRACE::2021-06-08.22:52:50::SCWMssOS::"Compiling cpu"

TRACE::2021-06-08.22:52:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_4/src"

TRACE::2021-06-08.22:52:50::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-06-08.22:52:50::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-fl
TRACE::2021-06-08.22:52:50::SCWMssOS::oat-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sectio
TRACE::2021-06-08.22:52:50::SCWMssOS::ns -Wall -Wextra"

TRACE::2021-06-08.22:52:50::SCWMssOS::"Compiling standalone";

TRACE::2021-06-08.22:52:53::SCWMssOS::"Compiling FreeRTOS"

TRACE::2021-06-08.22:52:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-06-08.22:52:55::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.22:52:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.22:52:55::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.22:52:55::SCWMssOS::tra"

TRACE::2021-06-08.22:52:55::SCWMssOS::"Compiling gpio"

TRACE::2021-06-08.22:52:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/i2s2_v1_0/src"

TRACE::2021-06-08.22:52:56::SCWMssOS::make -C microblaze_0/libsrc/i2s2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-06-08.22:52:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert -
TRACE::2021-06-08.22:52:56::SCWMssOS::mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-06-08.22:52:56::SCWMssOS::tra"

TRACE::2021-06-08.22:52:56::SCWMssOS::"Compiling i2s2..."

TRACE::2021-06-08.22:52:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2021-06-08.22:52:56::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-06-08.22:52:56::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert 
TRACE::2021-06-08.22:52:56::SCWMssOS::-mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-06-08.22:52:56::SCWMssOS::xtra"

TRACE::2021-06-08.22:52:56::SCWMssOS::"Compiling intc"

TRACE::2021-06-08.22:52:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/MIDI_processor_v1_0/src"

TRACE::2021-06-08.22:52:57::SCWMssOS::make -C microblaze_0/libsrc/MIDI_processor_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-06-08.22:52:57::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float
TRACE::2021-06-08.22:52:57::SCWMssOS::-convert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-06-08.22:52:57::SCWMssOS::-Wall -Wextra"

TRACE::2021-06-08.22:52:57::SCWMssOS::"Compiling MIDI_processor..."

TRACE::2021-06-08.22:52:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2021-06-08.22:52:57::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.22:52:57::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-08.22:52:57::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-08.22:52:57::SCWMssOS::-Wextra"

TRACE::2021-06-08.22:52:57::SCWMssOS::"Compiling nexys4IO..."

TRACE::2021-06-08.22:52:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC544_v1_0/src"

TRACE::2021-06-08.22:52:58::SCWMssOS::make -C microblaze_0/libsrc/PmodENC544_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-06-08.22:52:58::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-con
TRACE::2021-06-08.22:52:58::SCWMssOS::vert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2021-06-08.22:52:58::SCWMssOS::l -Wextra"

TRACE::2021-06-08.22:52:58::SCWMssOS::"Compiling PmodENC544..."

TRACE::2021-06-08.22:52:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2021-06-08.22:52:58::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-06-08.22:52:58::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-co
TRACE::2021-06-08.22:52:58::SCWMssOS::nvert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-06-08.22:52:58::SCWMssOS::ll -Wextra"

TRACE::2021-06-08.22:52:58::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2021-06-08.22:52:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2021-06-08.22:52:59::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-06-08.22:52:59::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-convert
TRACE::2021-06-08.22:52:59::SCWMssOS:: -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2021-06-08.22:52:59::SCWMssOS::extra"

TRACE::2021-06-08.22:52:59::SCWMssOS::"Compiling tmrctr"

TRACE::2021-06-08.22:53:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-06-08.22:53:00::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-06-08.22:53:00::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conve
TRACE::2021-06-08.22:53:00::SCWMssOS::rt -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-06-08.22:53:00::SCWMssOS::-Wextra"

TRACE::2021-06-08.22:53:00::SCWMssOS::"Compiling uartlite"

TRACE::2021-06-08.22:53:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_5/src"

TRACE::2021-06-08.22:53:01::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-06-08.22:53:01::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-float-conv
TRACE::2021-06-08.22:53:01::SCWMssOS::ert -mxl-float-sqrt -mxl-multiply-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-06-08.22:53:01::SCWMssOS:: -Wextra"

TRACE::2021-06-08.22:53:01::SCWMssOS::"Compiling uartns550"

TRACE::2021-06-08.22:53:02::SCWMssOS::'Finished building libraries'

TRACE::2021-06-08.22:53:02::SCWMssOS::Copying to export directory.
TRACE::2021-06-08.22:53:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-08.22:53:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-08.22:53:02::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-06-08.22:53:02::SCWSystem::Completed Processing the sysconfig ECE544_Final_Project_v4
LOG::2021-06-08.22:53:02::SCWPlatform::Completed generating the artifacts for system configuration ECE544_Final_Project_v4
TRACE::2021-06-08.22:53:02::SCWPlatform::Started preparing the platform 
TRACE::2021-06-08.22:53:02::SCWSystem::Writing the bif file for system config ECE544_Final_Project_v4
TRACE::2021-06-08.22:53:02::SCWSystem::dir created 
TRACE::2021-06-08.22:53:02::SCWSystem::Writing the bif 
TRACE::2021-06-08.22:53:02::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-08.22:53:02::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-08.22:53:03::SCWPlatform::Completed generating the platform
TRACE::2021-06-08.22:53:03::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:53:03::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:53:03::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:53:03::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:53:03::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:53:03::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:53:03::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:53:03::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:53:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:53:03::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:53:03::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:53:03::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:53:03::SCWWriter::formatted JSON is {
	"platformName":	"ECE544_Final_Project_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ECE544_Final_Project_v4",
	"platHandOff":	"C:/Work/ECE544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ECE544_Final_Project_v4",
	"systems":	[{
			"systemName":	"ECE544_Final_Project_v4",
			"systemDesc":	"ECE544_Final_Project_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ECE544_Final_Project_v4",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.4",
					"mssFile":	"",
					"md5Digest":	"5244160acc4c6e17f2d6bc21abfadbdb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"tick_rate":	"1000",
							"total_heap_size":	"32768",
							"libOptionNames":	["stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-08.22:53:03::SCWPlatform::updated the xpfm file.
TRACE::2021-06-08.22:53:03::SCWPlatform::Trying to open the hw design at C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:53:03::SCWPlatform::DSA given C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:53:03::SCWPlatform::DSA absoulate path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:53:03::SCWPlatform::DSA directory C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw
TRACE::2021-06-08.22:53:03::SCWPlatform:: Platform Path C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/hw/nexysA7fpga.xsa
TRACE::2021-06-08.22:53:03::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2021-06-08.22:53:03::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2021-06-08.22:53:03::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2021-06-08.22:53:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-08.22:53:03::SCWMssOS::Checking the sw design at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-06-08.22:53:03::SCWMssOS::DEBUG:  swdes dump  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2021-06-08.22:53:03::SCWMssOS::Sw design exists and opened at  C:/Work/Vitis_Workspace/ECE544_Final_Project_v4/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
