-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity lenet_hls_exp_32_32_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x : IN STD_LOGIC_VECTOR (8 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of lenet_hls_exp_32_32_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv6_16 : STD_LOGIC_VECTOR (5 downto 0) := "010110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal exp_x_msb_1_table_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal exp_x_msb_1_table_q0 : STD_LOGIC_VECTOR (67 downto 0);
    signal tmp_fu_77_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_225 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln542_fu_131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln542_reg_230 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln542_2_fu_143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln542_2_reg_235 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln897_fu_159_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exp_x_msb_1_table_ce0_local : STD_LOGIC;
    signal tmp_1_fu_89_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_103_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_117_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_l_int_fu_85_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal overf_fu_97_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln538_1_fu_125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln542_1_fu_137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln538_fu_111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln524_fu_73_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_msb_ind_1_fu_149_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_fu_168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln542_fu_164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln530_fu_173_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal y_1_fu_181_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal y_2_fu_191_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal overf_1_fu_199_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_fu_207_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component lenet_hls_exp_32_32_s_exp_x_msb_1_table_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (67 downto 0) );
    end component;



begin
    exp_x_msb_1_table_U : component lenet_hls_exp_32_32_s_exp_x_msb_1_table_ROM_AUTO_1R
    generic map (
        DataWidth => 68,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_msb_1_table_address0,
        ce0 => exp_x_msb_1_table_ce0_local,
        q0 => exp_x_msb_1_table_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln542_reg_230 <= icmp_ln542_fu_131_p2;
                or_ln542_2_reg_235 <= or_ln542_2_fu_143_p2;
                tmp_reg_225 <= x(8 downto 8);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= 
        ap_const_lv8_FF when (overf_1_fu_199_p3(0) = '1') else 
        trunc_ln_fu_207_p4;
    exp_x_msb_1_table_address0 <= zext_ln897_fu_159_p1(8 - 1 downto 0);

    exp_x_msb_1_table_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_msb_1_table_ce0_local <= ap_const_logic_1;
        else 
            exp_x_msb_1_table_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln542_fu_131_p2 <= "1" when (signed(x_l_int_fu_85_p1) > signed(ap_const_lv6_16)) else "0";
    or_ln542_1_fu_137_p2 <= (xor_ln538_1_fu_125_p2 or overf_fu_97_p2);
    or_ln542_2_fu_143_p2 <= (xor_ln538_fu_111_p2 or or_ln542_1_fu_137_p2);
    or_ln542_fu_164_p2 <= (or_ln542_2_reg_235 or icmp_ln542_reg_230);
    overf_1_fu_199_p3 <= y_2_fu_191_p3(63 downto 63);
    overf_fu_97_p2 <= (tmp_fu_77_p3 xor tmp_1_fu_89_p3);
    select_ln530_fu_173_p3 <= 
        ap_const_lv64_FFFFFFFFFFFFFFFF when (y_fu_168_p2(0) = '1') else 
        ap_const_lv64_0;
    tmp_1_fu_89_p3 <= x(5 downto 5);
    tmp_2_fu_103_p3 <= x(6 downto 6);
    tmp_3_fu_117_p3 <= x(7 downto 7);
    tmp_fu_77_p3 <= x(8 downto 8);
    trunc_ln524_fu_73_p1 <= x(5 - 1 downto 0);
    trunc_ln_fu_207_p4 <= y_2_fu_191_p3(39 downto 32);
    x_l_int_fu_85_p1 <= x(6 - 1 downto 0);
    x_msb_ind_1_fu_149_p4 <= ((tmp_fu_77_p3 & trunc_ln524_fu_73_p1) & ap_const_lv2_0);
    xor_ln538_1_fu_125_p2 <= (tmp_fu_77_p3 xor tmp_3_fu_117_p3);
    xor_ln538_fu_111_p2 <= (tmp_fu_77_p3 xor tmp_2_fu_103_p3);
    y_1_fu_181_p4 <= exp_x_msb_1_table_q0(67 downto 4);
    y_2_fu_191_p3 <= 
        select_ln530_fu_173_p3 when (or_ln542_fu_164_p2(0) = '1') else 
        y_1_fu_181_p4;
    y_fu_168_p2 <= (tmp_reg_225 xor ap_const_lv1_1);
    zext_ln897_fu_159_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_msb_ind_1_fu_149_p4),64));
end behav;
