--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Documents\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 73530190722668646000000000 paths analyzed, 198 endpoints analyzed, 35 failing endpoints
 35 timing errors detected. (35 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  53.179ns.
--------------------------------------------------------------------------------
Slack:                  -33.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.133ns (Levels of Logic = 53)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.694   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X21Y48.C5      net (fanout=18)       0.731   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X21Y48.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1042_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995151
    SLICE_X22Y44.A3      net (fanout=1)        0.805   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[8]
    SLICE_X22Y44.DMUX    Topad                 0.671   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.133ns (17.578ns logic, 35.555ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  -33.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.130ns (Levels of Logic = 54)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.694   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X23Y47.A5      net (fanout=18)       0.514   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X23Y47.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1037_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995101
    SLICE_X22Y43.B2      net (fanout=1)        0.972   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[3]
    SLICE_X22Y43.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<3>
    SLICE_X22Y44.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy[3]
    SLICE_X22Y44.DMUX    Tcind                 0.267   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.130ns (17.622ns logic, 35.508ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  -33.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.125ns (Levels of Logic = 53)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.686   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lut<4>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X21Y48.C5      net (fanout=18)       0.731   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X21Y48.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1042_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995151
    SLICE_X22Y44.A3      net (fanout=1)        0.805   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[8]
    SLICE_X22Y44.DMUX    Topad                 0.671   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.125ns (17.570ns logic, 35.555ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  -33.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.123ns (Levels of Logic = 53)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.694   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X23Y51.A6      net (fanout=18)       0.680   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X23Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n099561
    SLICE_X22Y44.D4      net (fanout=1)        1.006   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[14]
    SLICE_X22Y44.DMUX    Topdd                 0.511   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lutdi7
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.123ns (17.418ns logic, 35.705ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  -33.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.122ns (Levels of Logic = 54)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.686   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lut<4>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X23Y47.A5      net (fanout=18)       0.514   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X23Y47.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1037_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995101
    SLICE_X22Y43.B2      net (fanout=1)        0.972   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[3]
    SLICE_X22Y43.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<3>
    SLICE_X22Y44.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy[3]
    SLICE_X22Y44.DMUX    Tcind                 0.267   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.122ns (17.614ns logic, 35.508ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  -33.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.115ns (Levels of Logic = 53)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.686   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lut<4>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X23Y51.A6      net (fanout=18)       0.680   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X23Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n099561
    SLICE_X22Y44.D4      net (fanout=1)        1.006   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[14]
    SLICE_X22Y44.DMUX    Topdd                 0.511   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lutdi7
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.115ns (17.410ns logic, 35.705ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  -33.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.110ns (Levels of Logic = 53)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.694   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X21Y48.C5      net (fanout=18)       0.731   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X21Y48.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1042_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995151
    SLICE_X22Y44.A3      net (fanout=1)        0.805   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[8]
    SLICE_X22Y44.DMUX    Topad                 0.648   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lut<4>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.110ns (17.555ns logic, 35.555ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  -33.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.110ns (Levels of Logic = 53)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.694   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.501   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lut<6>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X21Y48.C5      net (fanout=18)       0.731   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X21Y48.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1042_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995151
    SLICE_X22Y44.A3      net (fanout=1)        0.805   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[8]
    SLICE_X22Y44.DMUX    Topad                 0.671   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.110ns (17.555ns logic, 35.555ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  -33.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.107ns (Levels of Logic = 54)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.694   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.501   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lut<6>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X23Y47.A5      net (fanout=18)       0.514   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X23Y47.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1037_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995101
    SLICE_X22Y43.B2      net (fanout=1)        0.972   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[3]
    SLICE_X22Y43.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<3>
    SLICE_X22Y44.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy[3]
    SLICE_X22Y44.DMUX    Tcind                 0.267   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.107ns (17.599ns logic, 35.508ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  -33.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.102ns (Levels of Logic = 53)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.686   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lut<4>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.501   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lut<6>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X21Y48.C5      net (fanout=18)       0.731   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X21Y48.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1042_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995151
    SLICE_X22Y44.A3      net (fanout=1)        0.805   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[8]
    SLICE_X22Y44.DMUX    Topad                 0.671   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.102ns (17.547ns logic, 35.555ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  -33.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.102ns (Levels of Logic = 53)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.626   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lut<4>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.694   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X21Y48.C5      net (fanout=18)       0.731   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X21Y48.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1042_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995151
    SLICE_X22Y44.A3      net (fanout=1)        0.805   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[8]
    SLICE_X22Y44.DMUX    Topad                 0.671   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.102ns (17.547ns logic, 35.555ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  -33.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.102ns (Levels of Logic = 53)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.686   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lut<4>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X21Y48.C5      net (fanout=18)       0.731   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X21Y48.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1042_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995151
    SLICE_X22Y44.A3      net (fanout=1)        0.805   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[8]
    SLICE_X22Y44.DMUX    Topad                 0.648   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lut<4>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.102ns (17.547ns logic, 35.555ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  -33.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.100ns (Levels of Logic = 53)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.694   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.501   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lut<6>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X23Y51.A6      net (fanout=18)       0.680   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X23Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n099561
    SLICE_X22Y44.D4      net (fanout=1)        1.006   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[14]
    SLICE_X22Y44.DMUX    Topdd                 0.511   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lutdi7
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.100ns (17.395ns logic, 35.705ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  -33.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.099ns (Levels of Logic = 54)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.686   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lut<4>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.501   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lut<6>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X23Y47.A5      net (fanout=18)       0.514   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X23Y47.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1037_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995101
    SLICE_X22Y43.B2      net (fanout=1)        0.972   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[3]
    SLICE_X22Y43.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<3>
    SLICE_X22Y44.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy[3]
    SLICE_X22Y44.DMUX    Tcind                 0.267   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.099ns (17.591ns logic, 35.508ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  -33.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.099ns (Levels of Logic = 54)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.626   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lut<4>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.694   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X23Y47.A5      net (fanout=18)       0.514   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X23Y47.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1037_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995101
    SLICE_X22Y43.B2      net (fanout=1)        0.972   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[3]
    SLICE_X22Y43.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<3>
    SLICE_X22Y44.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy[3]
    SLICE_X22Y44.DMUX    Tcind                 0.267   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.099ns (17.591ns logic, 35.508ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  -33.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.096ns (Levels of Logic = 53)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.411   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lutdi1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.694   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X21Y48.C5      net (fanout=18)       0.731   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X21Y48.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1042_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995151
    SLICE_X22Y44.A3      net (fanout=1)        0.805   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[8]
    SLICE_X22Y44.DMUX    Topad                 0.671   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.096ns (17.541ns logic, 35.555ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  -33.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.096ns (Levels of Logic = 53)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.411   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lutdi1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.694   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X21Y48.C5      net (fanout=18)       0.731   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X21Y48.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1042_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995151
    SLICE_X22Y44.A3      net (fanout=1)        0.805   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[8]
    SLICE_X22Y44.DMUX    Topad                 0.671   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.096ns (17.541ns logic, 35.555ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  -33.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.096ns (Levels of Logic = 53)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.411   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lutdi1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.694   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X21Y48.C5      net (fanout=18)       0.731   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X21Y48.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1042_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995151
    SLICE_X22Y44.A3      net (fanout=1)        0.805   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[8]
    SLICE_X22Y44.DMUX    Topad                 0.671   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.096ns (17.541ns logic, 35.555ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  -33.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.096ns (Levels of Logic = 53)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.411   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lutdi1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.694   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X21Y48.C5      net (fanout=18)       0.731   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X21Y48.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1042_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995151
    SLICE_X22Y44.A3      net (fanout=1)        0.805   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[8]
    SLICE_X22Y44.DMUX    Topad                 0.671   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.096ns (17.541ns logic, 35.555ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  -33.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.094ns (Levels of Logic = 53)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.626   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lut<4>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.686   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lut<4>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X21Y48.C5      net (fanout=18)       0.731   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X21Y48.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1042_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995151
    SLICE_X22Y44.A3      net (fanout=1)        0.805   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[8]
    SLICE_X22Y44.DMUX    Topad                 0.671   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.094ns (17.539ns logic, 35.555ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  -33.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.093ns (Levels of Logic = 54)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.411   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lutdi1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.694   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X23Y47.A5      net (fanout=18)       0.514   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X23Y47.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1037_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995101
    SLICE_X22Y43.B2      net (fanout=1)        0.972   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[3]
    SLICE_X22Y43.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<3>
    SLICE_X22Y44.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy[3]
    SLICE_X22Y44.DMUX    Tcind                 0.267   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.093ns (17.585ns logic, 35.508ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  -33.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.093ns (Levels of Logic = 54)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.411   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lutdi1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.694   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X23Y47.A5      net (fanout=18)       0.514   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X23Y47.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1037_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995101
    SLICE_X22Y43.B2      net (fanout=1)        0.972   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[3]
    SLICE_X22Y43.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<3>
    SLICE_X22Y44.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy[3]
    SLICE_X22Y44.DMUX    Tcind                 0.267   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.093ns (17.585ns logic, 35.508ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  -33.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.093ns (Levels of Logic = 54)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.411   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lutdi1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.694   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X23Y47.A5      net (fanout=18)       0.514   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X23Y47.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1037_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995101
    SLICE_X22Y43.B2      net (fanout=1)        0.972   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[3]
    SLICE_X22Y43.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<3>
    SLICE_X22Y44.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy[3]
    SLICE_X22Y44.DMUX    Tcind                 0.267   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.093ns (17.585ns logic, 35.508ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  -33.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.093ns (Levels of Logic = 54)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.694   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X23Y47.A5      net (fanout=18)       0.514   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X23Y47.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1037_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995101
    SLICE_X22Y43.B2      net (fanout=1)        0.972   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[3]
    SLICE_X22Y43.COUT    Topcyb                0.411   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lutdi1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<3>
    SLICE_X22Y44.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy[3]
    SLICE_X22Y44.DMUX    Tcind                 0.267   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.093ns (17.585ns logic, 35.508ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  -33.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.093ns (Levels of Logic = 54)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.411   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lutdi1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.694   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X23Y47.A5      net (fanout=18)       0.514   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X23Y47.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1037_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995101
    SLICE_X22Y43.B2      net (fanout=1)        0.972   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[3]
    SLICE_X22Y43.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<3>
    SLICE_X22Y44.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy[3]
    SLICE_X22Y44.DMUX    Tcind                 0.267   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.093ns (17.585ns logic, 35.508ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  -33.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.092ns (Levels of Logic = 53)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.686   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lut<4>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.501   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lut<6>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X23Y51.A6      net (fanout=18)       0.680   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X23Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n099561
    SLICE_X22Y44.D4      net (fanout=1)        1.006   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[14]
    SLICE_X22Y44.DMUX    Topdd                 0.511   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lutdi7
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.092ns (17.387ns logic, 35.705ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  -33.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.092ns (Levels of Logic = 53)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.626   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lut<4>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.694   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X23Y51.A6      net (fanout=18)       0.680   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X23Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n099561
    SLICE_X22Y44.D4      net (fanout=1)        1.006   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[14]
    SLICE_X22Y44.DMUX    Topdd                 0.511   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lutdi7
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.092ns (17.387ns logic, 35.705ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  -33.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.092ns (Levels of Logic = 53)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X20Y52.B3      net (fanout=32)       1.214   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X20Y52.B       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_878_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o171
    SLICE_X16Y52.B5      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_878_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.694   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X21Y48.C5      net (fanout=18)       0.731   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X21Y48.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1042_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995151
    SLICE_X22Y44.A3      net (fanout=1)        0.805   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[8]
    SLICE_X22Y44.DMUX    Topad                 0.671   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.092ns (17.573ns logic, 35.519ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  -33.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.091ns (Levels of Logic = 54)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X18Y57.D5      net (fanout=22)       0.814   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X18Y57.D       Tilo                  0.235   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o121
    SLICE_X18Y60.B4      net (fanout=5)        0.723   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_677_o
    SLICE_X18Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.626   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lut<4>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.686   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lut<4>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X23Y47.A5      net (fanout=18)       0.514   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X23Y47.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1037_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995101
    SLICE_X22Y43.B2      net (fanout=1)        0.972   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[3]
    SLICE_X22Y43.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<3>
    SLICE_X22Y44.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy[3]
    SLICE_X22Y44.DMUX    Tcind                 0.267   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.091ns (17.583ns logic, 35.508ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  -33.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      53.089ns (Levels of Logic = 53)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A2      net (fanout=17)       1.120   M_state_q_FSM_FFd2_1
    SLICE_X14Y51.A       Tilo                  0.235   M_state_q_FSM_FFd5_3
                                                       Mmux_M_myAlu_b103_SW1
    SLICE_X13Y53.A1      net (fanout=1)        0.958   N126
    SLICE_X13Y53.A       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       Mmux_M_myAlu_b103
    SLICE_X14Y54.D3      net (fanout=4)        0.599   Mmux_M_myAlu_b102
    SLICE_X14Y54.COUT    Topcyd                0.290   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_lut<3>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<3>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[3]
    SLICE_X14Y55.COUT    Tbyp                  0.091   M_b_q[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy[7]
    SLICE_X14Y56.CMUX    Tcinc                 0.289   M_b_q[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Msub_b[15]_unary_minus_3_OUT_cy<11>
    SLICE_X14Y52.C3      net (fanout=2)        0.873   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_unary_minus_3_OUT[10]
    SLICE_X14Y52.C       Tilo                  0.235   M_state_q_FSM_FFd5_1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21_1
    SLICE_X14Y58.D1      net (fanout=1)        0.997   myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_b[15]_b[15]_mux_3_OUT21
    SLICE_X14Y58.D       Tilo                  0.235   M_b_q[15]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/BUS_0002_INV_468_o21_SW0
    SLICE_X13Y59.A3      net (fanout=2)        0.602   myAlu/muldivMod/a[15]_b[15]_div_2/N217
    SLICE_X13Y59.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/N91
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_447_o11
    SLICE_X13Y60.C6      net (fanout=9)        0.352   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_447_o
    SLICE_X13Y60.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_507_o12
    SLICE_X12Y59.A3      net (fanout=2)        0.550   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_507_o
    SLICE_X12Y59.A       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/b[15]_b[15]_mux_3_OUT[10]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_565_o11
    SLICE_X16Y60.B5      net (fanout=2)        0.783   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_565_o
    SLICE_X16Y60.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<3>
    SLICE_X16Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy[3]
    SLICE_X16Y61.AMUX    Tcina                 0.230   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0005_INV_465_o_cy<4>
    SLICE_X17Y61.A4      net (fanout=15)       0.377   myAlu/Mcompar_BUS_0005_INV_465_o_cy[4]
    SLICE_X17Y61.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_b[15]_add_15_OUT_Madd_Madd_cy[14]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_621_o111
    SLICE_X12Y57.B2      net (fanout=4)        1.009   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_622_o
    SLICE_X12Y57.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<3>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy[3]
    SLICE_X12Y58.AMUX    Tcina                 0.230   myAlu/muldivMod/a[15]_b[15]_div_2/N186
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0006_INV_464_o_cy<4>
    SLICE_X19Y57.B5      net (fanout=22)       0.798   Mcompar_BUS_0006_INV_464_o_cy[4]
    SLICE_X19Y57.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_732_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_675_o141
    SLICE_X18Y60.A5      net (fanout=5)        0.624   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_679_o
    SLICE_X18Y60.COUT    Topcya                0.495   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_lutdi
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<3>
    SLICE_X18Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy[3]
    SLICE_X18Y61.AMUX    Tcina                 0.240   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0007_INV_463_o_cy<4>
    SLICE_X21Y58.A4      net (fanout=26)       0.936   myAlu/Mcompar_BUS_0007_INV_463_o_cy[4]
    SLICE_X21Y58.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_830_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_727_o16
    SLICE_X18Y58.D4      net (fanout=3)        0.710   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_727_o
    SLICE_X18Y58.COUT    Topcyd                0.335   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_lutdi3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<3>
    SLICE_X18Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy[3]
    SLICE_X18Y59.BMUX    Tcinb                 0.239   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_a[15]_mux_1_OUT[12]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0008_INV_462_o_cy<5>
    SLICE_X21Y55.A3      net (fanout=26)       1.048   myAlu/Mcompar_BUS_0008_INV_462_o_cy[5]
    SLICE_X21Y55.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_921_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_777_o151
    SLICE_X20Y58.B3      net (fanout=5)        0.861   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_782_o
    SLICE_X20Y58.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<3>
    SLICE_X20Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy[3]
    SLICE_X20Y59.BMUX    Tcinb                 0.286   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_829_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0009_INV_461_o_cy<5>
    SLICE_X20Y55.D6      net (fanout=34)       0.934   myAlu/Mcompar_BUS_0009_INV_461_o_cy[5]
    SLICE_X20Y55.D       Tilo                  0.254   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_825_o161
    SLICE_X22Y60.B5      net (fanout=3)        0.842   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_831_o
    SLICE_X22Y60.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<3>
    SLICE_X22Y61.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy[3]
    SLICE_X22Y61.BMUX    Tcinb                 0.239   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0010_INV_460_o_cy<5>
    SLICE_X21Y53.D5      net (fanout=32)       1.027   myAlu/Mcompar_BUS_0010_INV_460_o_cy[5]
    SLICE_X21Y53.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_871_o161
    SLICE_X16Y52.B4      net (fanout=5)        1.084   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_877_o
    SLICE_X16Y52.COUT    Topcyb                0.483   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<3>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy[3]
    SLICE_X16Y53.BMUX    Tcinb                 0.286   M_state_q_FSM_FFd3
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0011_INV_459_o_cy<5>
    SLICE_X21Y52.D6      net (fanout=44)       0.886   myAlu/Mcompar_BUS_0011_INV_459_o_cy[5]
    SLICE_X21Y52.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_915_o171
    SLICE_X22Y58.B4      net (fanout=3)        0.970   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_922_o
    SLICE_X22Y58.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy[3]
    SLICE_X22Y59.CMUX    Tcinc                 0.296   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0012_INV_458_o_cy<6>
    SLICE_X21Y51.A3      net (fanout=39)       1.161   myAlu/Mcompar_BUS_0012_INV_458_o_cy[6]
    SLICE_X21Y51.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1077_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_957_o131
    SLICE_X18Y49.A2      net (fanout=5)        1.147   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_960_o
    SLICE_X18Y49.CMUX    Topac                 0.657   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1085_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0013_INV_457_o_cy<6>
    SLICE_X23Y50.A6      net (fanout=54)       0.920   myAlu/Mcompar_BUS_0013_INV_457_o_cy[6]
    SLICE_X23Y50.A       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1000_o161
    SLICE_X18Y46.B5      net (fanout=4)        1.071   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1006_o
    SLICE_X18Y46.COUT    Topcyb                0.448   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_lut<1>
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy[3]
    SLICE_X18Y47.CMUX    Tcinc                 0.296   Mcompar_BUS_0014_INV_456_o_cy[6]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0014_INV_456_o_cy<6>
    SLICE_X23Y50.D3      net (fanout=57)       1.094   Mcompar_BUS_0014_INV_456_o_cy[6]
    SLICE_X23Y50.D       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1035_o151
    SLICE_X20Y47.A3      net (fanout=3)        0.822   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1040_o
    SLICE_X20Y47.DMUX    Topad                 0.694   Mcompar_BUS_0015_INV_455_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0015_INV_455_o_cy<7>
    SLICE_X19Y51.B6      net (fanout=48)       0.829   Mcompar_BUS_0015_INV_455_o_cy[7]
    SLICE_X19Y51.B       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_968_o_mand1
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_a[15]_GND_15_o_MUX_1071_o121
    SLICE_X22Y46.C4      net (fanout=2)        1.196   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1073_o
    SLICE_X22Y46.DMUX    Topcd                 0.524   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_lutdi6
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0016_INV_454_o_cy<7>
    SLICE_X21Y48.C5      net (fanout=18)       0.731   myAlu/Mcompar_BUS_0016_INV_454_o_cy[7]
    SLICE_X21Y48.C       Tilo                  0.259   myAlu/muldivMod/a[15]_b[15]_div_2/a[15]_GND_15_o_MUX_1042_o
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mmux_n0995151
    SLICE_X22Y44.A3      net (fanout=1)        0.805   myAlu/muldivMod/a[15]_b[15]_div_2/n0995[8]
    SLICE_X22Y44.DMUX    Topad                 0.671   Mcompar_BUS_0017_INV_453_o_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_lutdi4
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Mcompar_BUS_0017_INV_453_o_cy<7>
    SLICE_X18Y40.A5      net (fanout=5)        1.015   Mcompar_BUS_0017_INV_453_o_cy[7]
    SLICE_X18Y40.COUT    Topcya                0.472   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
                                                       Mcompar_BUS_0017_INV_453_o_cy[7]_rt
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[3]
    SLICE_X18Y41.COUT    Tbyp                  0.091   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<7>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[7]
    SLICE_X18Y42.BMUX    Tcinb                 0.277   myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy[11]
                                                       myAlu/muldivMod/a[15]_b[15]_div_2/Madd_GND_15_o_BUS_0001_add_38_OUT[16:0]_cy<11>
    SLICE_X13Y42.B4      net (fanout=3)        0.891   GND_15_o_BUS_0001_add_38_OUT[16:0][9]
    SLICE_X13Y42.B       Tilo                  0.259   myAlu/N155
                                                       myAlu/Mmux_f3310_1
    SLICE_X17Y42.C4      net (fanout=5)        0.609   Mmux_f33101
    SLICE_X17Y42.C       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1_SW0_SW3
    SLICE_X17Y42.A2      net (fanout=4)        0.554   N491
    SLICE_X17Y42.A       Tilo                  0.259   M_state_q_FSM_FFd5-In32
                                                       M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.C3      net (fanout=14)       0.643   M_myAlu_f[15]_GND_1_o_equal_119_o<15>1
    SLICE_X16Y40.CMUX    Tilo                  0.430   N16
                                                       M_state_q_FSM_FFd2-In12_G
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C5      net (fanout=2)        0.757   M_state_q_FSM_FFd2-In12
    SLICE_X16Y37.C       Tilo                  0.255   M_state_q_FSM_FFd4-In8
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A6      net (fanout=1)        0.980   M_state_q_FSM_FFd4-In10
    SLICE_X16Y45.A       Tilo                  0.254   N59
                                                       M_state_q_FSM_FFd4-In11
    SLICE_X15Y53.CX      net (fanout=3)        1.157   M_state_q_FSM_FFd4-In
    SLICE_X15Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     53.089ns (17.649ns logic, 35.440ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_display_q[0]/CLK0
  Logical resource: M_display_q_0/CK0
  Location pin: OLOGIC_X12Y46.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_display_q[1]/CLK0
  Logical resource: M_display_q_1/CK0
  Location pin: OLOGIC_X12Y47.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_display_q[2]/CLK0
  Logical resource: M_display_q_2/CK0
  Location pin: OLOGIC_X12Y34.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_display_q[3]/CLK0
  Logical resource: M_display_q_3/CK0
  Location pin: OLOGIC_X12Y35.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_display_q[4]/CLK0
  Logical resource: M_display_q_4/CK0
  Location pin: OLOGIC_X12Y32.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_display_q[5]/CLK0
  Logical resource: M_display_q_5/CK0
  Location pin: OLOGIC_X12Y33.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_display_q[6]/CLK0
  Logical resource: M_display_q_6/CK0
  Location pin: OLOGIC_X12Y30.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_display_q[7]/CLK0
  Logical resource: M_display_q_7/CK0
  Location pin: OLOGIC_X12Y31.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_display_q[8]/CLK0
  Logical resource: M_display_q_8/CK0
  Location pin: OLOGIC_X12Y28.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_display_q[9]/CLK0
  Logical resource: M_display_q_9/CK0
  Location pin: OLOGIC_X12Y29.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_display_q[10]/CLK0
  Logical resource: M_display_q_10/CK0
  Location pin: OLOGIC_X12Y24.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_display_q[11]/CLK0
  Logical resource: M_display_q_11/CK0
  Location pin: OLOGIC_X12Y25.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_display_q[12]/CLK0
  Logical resource: M_display_q_12/CK0
  Location pin: OLOGIC_X12Y22.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_display_q[13]/CLK0
  Logical resource: M_display_q_13/CK0
  Location pin: OLOGIC_X12Y23.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_display_q[14]/CLK0
  Logical resource: M_display_q_14/CK0
  Location pin: OLOGIC_X0Y44.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_display_q[15]/CLK0
  Logical resource: M_display_q_15/CK0
  Location pin: OLOGIC_X0Y34.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: M_a_q_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_0_IBUF/SR
  Logical resource: M_a_q_0/SR
  Location pin: ILOGIC_X9Y60.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: M_a_q_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_1_IBUF/SR
  Logical resource: M_a_q_1/SR
  Location pin: ILOGIC_X9Y61.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: M_a_q_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_2_IBUF/SR
  Logical resource: M_a_q_2/SR
  Location pin: ILOGIC_X10Y62.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: M_a_q_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_3_IBUF/SR
  Logical resource: M_a_q_3/SR
  Location pin: ILOGIC_X10Y63.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: M_a_q_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_4_IBUF/SR
  Logical resource: M_a_q_4/SR
  Location pin: ILOGIC_X10Y60.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: M_a_q_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_5_IBUF/SR
  Logical resource: M_a_q_5/SR
  Location pin: ILOGIC_X10Y61.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: M_a_q_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   53.179|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 35  Score: 1094211  (Setup/Max: 1094211, Hold: 0)

Constraints cover 73530190722668646000000000 paths, 0 nets, and 6035 connections

Design statistics:
   Minimum period:  53.179ns{1}   (Maximum frequency:  18.804MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 31 09:53:58 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4573 MB



