[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] DMUB hardware initialized: version=0x0101001F
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:366
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:374
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:382
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:437
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:511
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:445
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:519
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:453
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:527
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:461
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:535
[drm] kiq ring mec 2 pipe 1 q 0
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] DMUB hardware initialized: version=0x0101001F
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:366
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:374
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:382
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:437
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:511
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:445
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:519
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:453
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:527
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:461
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:535
[drm] kiq ring mec 2 pipe 1 q 0
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] DMUB hardware initialized: version=0x0101001F
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:366
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:374
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:382
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:437
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:511
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:445
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:519
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:453
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:527
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:461
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:535
[drm] kiq ring mec 2 pipe 1 q 0
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] DMUB hardware initialized: version=0x0101001F
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:366
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:374
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:382
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:437
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:511
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:445
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:519
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:453
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:527
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:461
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:535
[drm] kiq ring mec 2 pipe 1 q 0
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] DMUB hardware initialized: version=0x0101001F
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:366
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:374
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:382
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:437
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:511
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:445
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:519
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:453
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:527
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:461
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:535
[drm] kiq ring mec 2 pipe 1 q 0
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] DMUB hardware initialized: version=0x0101001F
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:366
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:374
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:382
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:437
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:511
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:445
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:519
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:453
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:527
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:461
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:535
[drm] kiq ring mec 2 pipe 1 q 0
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
