<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>JESD204 FPGA IP</title>

    <!-- slider -->
    <link rel="stylesheet" href="/css/all.min.css">
    <link rel="stylesheet" href="/css/animate.min.css">
    <link rel="stylesheet" href="/css/owl.carousel.min.css">
    <link rel="stylesheet" href="/css/owl.theme.default.min.css">

    <link rel="stylesheet" href="/css/dk_agilex_7_FPGA_M_series_development_kit_HBM2e_edition.css">
    <link rel="stylesheet" href="/css/dk_agilex_5_FPGA_and_SoC_FPGA_E_Series.css">

    <link rel="stylesheet" href="/css/yatri.css">
    <!-- **** Bootstrap ****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet"
        integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- **** Fontawesome ****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css"
        integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg=="
        crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- **** Google Fonts ****  -->
    <link rel="stylesheet"
        href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav {
            position: relative !important;
        }

        .mv_industry_model_content {
            background-color: transparent !important;
            border: none !important;
        }

        .VK_ai_nav_bar::-webkit-scrollbar {
            display: none !important;
        }

        /********** Agilex™ FPG *********/
        .mv_intel_data_bg_color {
            padding: 40px 0px;
            background-color: #ebebeb;
        }

        .mv_intel_data_content {
            color: #fff;
        }

        .mv_intel_data_content h1 {
            font-weight: 300;
            margin-bottom: 16px;
        }

        .mv_intel_data_content a {
            color: #fff;
            border-bottom: 1px dashed #fff;
        }

        .mv_intel_data_content a:hover {
            color: #fff;
            border-bottom: 1px solid #fff;
        }

        .mv_intel_data_image img {
            width: 100%;
            margin-bottom: 10px;
        }

        .mv_intel_data_respomsive_image img {
            display: none;
        }

        .mv_key_bg_color {
            background-color: #EBEBEB;
        }

        .mv_nav_pills_key_features .mv_nav_link_key_features.active {
            background-color: #fff !important;
            color: #003c71 !important;
        }

        .mv_nav_pills_key_features .mv_nav_link_key_features {
            font-weight: 400;
            padding: 10px 40px;
            color: #003c71 !important;
            border-radius: 0rem !important;
        }

        .mv_nav_pills_key_features .mv_nav_link_key_features:hover {
            background-color: #FFF !important;
        }

        /*********************************/

        /****** Device Information ******/
        .mv_deploy_nav_tab {
            background-color: #fff;
        }

        .mv_deploy_nav_pills {
            border-bottom: 1px solid #E6E6E6;
            flex-wrap: nowrap !important;
            overflow-x: auto !important;
            width: 100% !important;
        }

        .mv_deploy_nav_link {
            color: #0068b5 !important;
        }

        .mv_deploy_nav_pills .mv_deploy_nav_link {
            background-color: #fff !important;
            text-wrap: nowrap !important;
        }

        .mv_deploy_nav_pills .mv_deploy_nav_link.active {
            border-radius: 0rem !important;
            color: #0068b5 !important;
            border-bottom: 4px solid #00aeef;
            background-color: #F2F2F2 !important;
        }

        .mv_deploy_nav_pills .mv_deploy_nav_link:hover {
            border-radius: 0rem;
            background-color: #F2F2F2 !important;
        }

        .mv_gpu_flex_padd {
            padding: 3rem 0rem;
        }

        .mv_gpu_flex {
            align-content: center;
        }

        .mv_gpu_flex h1 {
            font-weight: 350;
        }

        .mv_gpu_flex p {
            margin-bottom: .5rem;
        }

        .mv_gpu_flex p a {
            color: #0068b5;
            border-bottom: 1px dashed #0068b5;
        }

        .mv_gpu_flex p a:hover {
            border-bottom: 1px solid #0068b5;
        }

        .mv_gpu_flex_img img {
            width: 100%;
        }

        .mv_enable_boundless_padd {
            padding: 3rem 0rem;
        }

        .mv_enable_img img {
            width: 100%;
            margin-bottom: 10px;
        }

        /*********************************/

        @media(max-width:767px) {

            /* Device Information  */
            .mv_gpu_flex_padd {
                padding: 2.5rem 0rem;
            }

            .mv_achieve_media {
                flex-wrap: wrap-reverse !important;
            }

            .mv_enable_boundless_padd {
                padding: 2.5rem 0rem;
            }

            .mv_gpu_flex_img {
                margin-bottom: 1rem;
            }
        }

        @media(max-width:768px) {
            .mv_silder_flex img {
                margin-bottom: 1.5rem;
            }
        }
    </style>
</head>

<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="/y_index/Intel_Products.html">Intel® Products</a></li>
                    <li><a href="/Product/B8_FPGA_CPLD.html">Altera® FPGA, SoC FPGA and CPLD</a></li>
                    <li><a href="/Product/B11_intel_intellectual.html">Altera® FPGA Intellectual Property</a></li>
                    <li><a href="">Interface Protocols IP Cores</a></li>
                    <li>
                        <p class="mb-0">JESD204 FPGA IP Overview</p>
                    </li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color" style="background-color: #00285A;">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-md-12">
                        <h1>JESD204 FPGA IP</h1>
                        <p>The JEDEC committee created the JESD204 data converter serial interface standard to
                            standardize and reduce the number of data inputs/outputs between high-speed data converters
                            and other devices, such as FPGAs. The protocol has many advantages, such as simplified
                            layouts, skew management, and deterministic latency.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------- Use the ----------------------------->
    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row align-items-center">
                    <div class="col-md-5">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal"
                                    data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100"
                                    src="/img/darshit_image/jesd204b-c-integration-data-transfer-diagram_1920-1080.webp"
                                    alt="">
                            </div>
                        </div>
                    </div>
                    <div class="col-md-7">
                        <h2 style="font-weight: 300;">Pre-Verified and JEDEC Compliant</h2>
                        <p class="mb-0">Altera offers pre-verified JESD204C and JESD204B IPs, which save designers
                            significant development time compared to developing the IP from scratch.</p>
                        <p class="mb-0">&nbsp;</p>
                        <p class="mb-0">The IPs are compliant with JEDEC specifications, which is crucial for ensuring
                            interoperability and reliability in high-speed data applications.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!---------------------- Recap at Embedded --------------------------->
    <section>
        <div class="mv_deploy_nav_tab">
            <div class="">
                <div class="container">
                    <ul class="nav nav-pills mv_deploy_nav_pills pt-3" id="pills-tab" role="tablist">
                        <li class="nav-item" role="presentation">
                            <button class="nav-link active mv_deploy_nav_link" id="pills-home-tab" data-bs-toggle="pill"
                                data-bs-target="#pills-home" type="button" role="tab" aria-controls="pills-home"
                                aria-selected="true">Data Rates and Features</button>
                        </li>
                        <li class="nav-item" role="presentation">
                            <button class="nav-link mv_deploy_nav_link" id="pills-profile-tab" data-bs-toggle="pill"
                                data-bs-target="#pills-profile" type="button" role="tab" aria-controls="pills-profile"
                                aria-selected="false">Interoperability Reports</button>
                        </li>
                        <li class="nav-item" role="presentation">
                            <button class="nav-link mv_deploy_nav_link" id="pills-video-tab" data-bs-toggle="pill"
                                data-bs-target="#pills-video" type="button" role="tab" aria-controls="pills-video"
                                aria-selected="false">Documentation</button>
                        </li>
                        <li class="nav-item" role="presentation">
                            <button class="nav-link mv_deploy_nav_link" id="pills-design-tab" data-bs-toggle="pill"
                                data-bs-target="#pills-design" type="button" role="tab" aria-controls="pills-design"
                                aria-selected="false">Applications</button>
                        </li>
                        <li class="nav-item" role="presentation">
                            <button class="nav-link mv_deploy_nav_link" id="pills-simulation-tab" data-bs-toggle="pill"
                                data-bs-target="#pills-simulation" type="button" role="tab" aria-controls="pills-simulation"
                                aria-selected="false">Ordering Information</button>
                        </li>
                    </ul>
                </div>
                <div class="tab-content" id="pills-tabContent">
                    <!-- Data Rates and Features -->
                    <div class="tab-pane fade show active" id="pills-home" role="tabpanel"
                        aria-labelledby="pills-home-tab" tabindex="0">
                        <p>&nbsp;</p>
                        <div class="container">
                            <table class="mv_product_table w-100 mb-4">
                                <thead>
                                    <tr>
                                        <th>IP Protocol</th>
                                        <th class="medium-column">Features</th>
                                        <th class="large-column">Agilex ™ 7 FPGA (E-Tile)</th>
                                        <th class="large-column">
                                            <p style="text-align: center;">Agilex ™ 7 FPGA (F-Tile)</p>
                                            <p style="text-align: center;">Agilex™ 9 FPGA (F-Tile)</p>
                                        </th>
                                        <th>Agilex™ 5 FPGA E-Series (GTS) Device Group B</th>
                                        <th>Agilex™ 5 FPGA E-Series (GTS) Device Group A</th>
                                        <th>Agilex™ 5 FPGA D-Series (GTS)</th>
                                    </tr>
                                </thead>
                                <tbody>
                                    <tr class="data" data-category-id="">
                                        <td rowspan="4" style="text-align: center;">JESD204C</td>
                                        <td class="medium-column" style="text-align: center;">Data Rate</td>
                                        <td style="text-align: center;" class="large-column">28.9 Gbps</td>
                                        <td style="text-align: center;" class="large-column">32.44032 Gbps</td>
                                        <td style="text-align: center;">17.16 Gbps</td>
                                        <td colspan="2" style="text-align: center;">28.1 Gbps</td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td style="text-align: center;" class="medium-column">Lanes</td>
                                        <td colspan="2" style="text-align: center;" class="large-column">1-16x&nbsp;</td>
                                        <td colspan="3" style="text-align: center;">1-8x</td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td style="text-align: center;" class="medium-column">&nbsp;HIP/SIP</td>
                                        <td colspan="2" style="text-align: center;" class="large-column">Hard IP (HIP)</td>
                                        <td colspan="3" style="text-align: center;">Soft IP (SIP)</td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td style="text-align: center;" class="medium-column">Data Modes&nbsp;</td>
                                        <td class="large-column">
                                            <p style="text-align: center;">Simplex (TX-only, RX-only)</p>
                                            <p style="text-align: center;">Duplex (TX/RX- Shared PHY, Same Data Rates)</p>
                                        </td>
                                        <td colspan="4"><br _rte_temp_br="brEOB">
                                            <p style="text-align: center;">Simplex (TX-only, RX-only)</p>
                                            <p style="text-align: center;">Duplex (TX/RX- Shared PHY, Same Data Rates)</p>
                                            <p style="text-align: center;">Dual Simplex (TX/RX – Independent PHY, Different
                                                Data Rates)</p>
                                        </td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td style="text-align: center;" rowspan="4">JE<span
                                                class="categorywithoutexpandcollapse"></span>SD204B</td>
                                        <td style="text-align: center;" class="medium-column">Data Rate</td>
                                        <td style="text-align: center;" class="large-column">19.2 Gbps</td>
                                        <td style="text-align: center;" class="large-column">20 Gbps</td>
                                        <td style="text-align: center;">17.16 Gbps</td>
                                        <td style="text-align: center;">19.2 Gbps</td>
                                        <td style="text-align: center;">19.2 Gbps</td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td style="text-align: center;" class="medium-column">Lanes</td>
                                        <td colspan="2" style="text-align: center;" class="large-column">1-8x</td>
                                        <td colspan="3" style="text-align: center;">1-8x</td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td style="text-align: center;" class="medium-column">&nbsp;HIP/SIP</td>
                                        <td colspan="2" style="text-align: center;" class="large-column">MAC+PHY - Hard IP
                                            (HIP)&nbsp;<br>
                                            TL-&nbsp;Soft IP (SIP)</td>
                                        <td colspan="3" style="text-align: center;">Soft IP (SIP)</td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td style="text-align: center;" class="medium-column">Data Modes</td>
                                        <td class="large-column">
                                            <p style="text-align: center;">Simplex (TX-only, RX-only)</p>
                                            <p style="text-align: center;">Duplex (TX/RX- Shared PHY, Same Data Rates)</p>
                                        </td>
                                        <td colspan="4"><br _rte_temp_br="brEOB">
                                            <p style="text-align: center;">Simplex (TX-only, RX-only)</p>
                                            <p style="text-align: center;">Duplex (TX/RX- Shared PHY, Same Data Rates)</p>
                                            <p style="text-align: center;">Dual Simplex (TX/RX – Independent PHY, Different
                                                Data Rates)</p>
                                        </td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td colspan="7" class="medium-column"><b>Note</b>: For detailed IP information check
                                            the respective IP user guides in the <a class="b_special_a1"
                                                href="">documentation section</a>.</td>
                                    </tr>
                                </tbody>
                            </table>
                        </div>
                    </div>
                    <!-- Interoperability Reports -->
                    <div class="tab-pane fade" id="pills-profile" role="tabpanel" aria-labelledby="pills-profile-tab"
                        tabindex="0">
                        <p>&nbsp;</p>
                        <!-- User Guides -->
                        <div class="container">
                            <table class="mv_product_table w-100 mb-4">
                                <thead>
                                    <tr>
                                        <th>IP Protocol</th>
                                        <th>Agilex ™ 7 FPGA (E-Tile)</th>
                                        <th>
                                            <p>Agilex ™ 7 FPGA (F-Tile)</p>
                                            <p>Agilex™ 9 FPGA (F-Tile)</p>
                                        </th>
                                    </tr>
                                </thead>
                                <tbody>
                                    <tr class="data" data-category-id="">
                                        <td style="text-align: center;" rowspan="2">JESD204C</td>
                                        <td rowspan="2" style="text-align: center;"><a class="b_special_a1" href="">AN 960:
                                                Interoperability Report with ADI AD9081 MxFE* ADC</a></td>
                                        <td style="text-align: center;"><a class="b_special_a1" href="">AN 876:
                                                Interoperability Report with ADI AD9081 Mx FE* ADC</a></td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td>
                                            <p style="text-align: center;"><a class="b_special_a1" href="">AN 976:
                                                    Interoperability Report with ADI AD9081 MxFE* DAC</a></p>
                                            <p>&nbsp;</p>
                                        </td>
                                    </tr>
                                </tbody>
                            </table>
                        </div>
                    </div>
                    <!-- Documentation -->
                    <div class="tab-pane fade" id="pills-video" role="tabpanel" aria-labelledby="pills-video-tab"
                        tabindex="0">
                        <p>&nbsp;</p>
                        <div class="container">
                            <table class="mv_product_table w-100 mb-4">
                                <thead>
                                    <tr>
                                        <th>IP Protocol</th>
                                        <th>Agilex ™ 7 FPGA (E-Tile)</th>
                                        <th>
                                            <p>Agilex ™ 7 FPGA (F-Tile)</p>
                                            <p>Agilex™ 9 FPGA (F-Tile)</p>
                                        </th>
                                        <th>Agilex™ 5 FPGA (GTS)</th>
                                    </tr>
                                </thead>
                                <tbody>
                                    <tr class="data" data-category-id="">
                                        <td style="text-align: center;" rowspan="3">JESD204C</td>
                                        <td><a class="b_special_a1" href="">E-Tile JESD204C FPGA IP User </a><a
                                                class="b_special_a1" href="">Guide</a><a class="b_special_a1" href=""> </a>
                                        </td>
                                        <td><a class="b_special_a1" href="">F-Tile JESD204C FPGA IP User Guide</a></td>
                                        <td><a class="b_special_a1" href="">GTS JESD204C FPGA IP User Guide</a></td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td><a class="b_special_a1" href="">E-Tile JESD204C </a><a class="b_special_a1"
                                                href="">Agilex</a><a class="b_special_a1" href=""> 7 Design Example User
                                                Guide</a></td>
                                        <td><a class="b_special_a1" href="">F-Tile JESD204C FPGA IP Design Example User
                                                Guide&nbsp;</a></td>
                                        <td><a class="b_special_a1" href="">GTS JESD204C FPGA IP Design Example User
                                                Guide</a></td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td><a class="b_special_a1" href="">E-Tile JESD204C FPGA IP Release Notes</a></td>
                                        <td><a class="b_special_a1" href="">F-Tile JESD204C FPGA IP Release Notes</a></td>
                                        <td><a class="b_special_a1" href="">GT</a><a class="b_special_a1" href="">S</a><a
                                                class="b_special_a1" href=""> JESD204C FPGA IP Release Notes</a></td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td style="text-align: center;" rowspan="3">JE<span
                                                class="categorywithoutexpandcollapse"></span>SD204B</td>
                                        <td><a class="b_special_a1" href="">E-Tile JESD204B FPGA IP User Guide</a></td>
                                        <td><a class="b_special_a1" href="">F-Tile JESD204B FPGA IP User Guide</a></td>
                                        <td rowspan="3">&nbsp;</td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td><a class="b_special_a1" href="">E-Tile JESD204B Agilex 7 Design Example User
                                                Guide</a></td>
                                        <td><a class="b_special_a1" href="">F-Tile JESD204B FPGA IP Design Example User
                                                Guide</a></td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td><a class="b_special_a1" href="">E-Tile JESD204B FPGA IP Release Notes</a></td>
                                        <td><a class="b_special_a1" href="">F-Tile JESD204B FPGA IP Release Notes</a></td>
                                    </tr>
                                </tbody>
                            </table>
                        </div>
                        <div class="container">
                            <div style="padding: 3rem 0rem;">
                                <h2 class="mb-4" style="font-weight: 400;">JESD204 IP Integration Documentation</h2>
                                <ul>
                                    <li><a class="b_special_a1" href="">AN 901: Implementing ADC Dual Link Design with
                                        </a><a class="b_special_a1" href="">Agilex</a><a class="b_special_a1" href="">™ 7
                                            FPGA E-Tile JESD204C RX IP</a></li>
                                    <li><a class="b_special_a1" href="">AN 967: Multiple Device Synchronization in Digital
                                            Phased Array System</a></li>
                                </ul>
                            </div>
                        </div>
                        <!-- Related Links -->
                        <div class="mv_discover_more_padd" style="background-color:#00285A;">
                            <div class="container">
                                <h3 class="mb-3" style="font-weight: 300; color: #FFF;">Related Links</h3>
                                <div class="row mv_intel_tiber_content">
                                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                                        <div class="mv_intel_card">
                                            <div class="mv_intel_tiber_img">
                                                <i class="fa-solid fa-globe"></i>
                                            </div>
                                            <div style="align-content: center;">
                                                <a href="/darshit/dk_product/JESD204B_and_JESD204C_ip_core_support_center.html" class="dk_issue">JESD204 FPGA IP Resource Page</a>
                                            </div>
                                        </div>
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                    <!-- Applications -->
                    <div class="tab-pane fade" id="pills-design" role="tabpanel" aria-labelledby="pills-design-tab"
                        tabindex="0">
                        <p>&nbsp;</p>
                        <p>&nbsp;</p>
                        <div class="container">
                            <ul> 
                                <li>Wireless Communications
                                 <ul> 
                                  <li><a class="b_special_a1" href="">Learn about the complete solution for rapid deployment of 5G Open RAN O-RU workloads</a></li> 
                                 </ul> </li> 
                                <li>Air Traffic Control</li> 
                                <li>Broadcast</li> 
                                <li>Test and Measurement Equipment</li> 
                                <li>Medical Imaging</li> 
                                <li>Device Synchronization
                                 <ul> 
                                  <li><a class="b_special_a1" href="">Learn how Agilex™ 9 SoC FPGAs use JESD204C protocol to support multiple device synchronization</a></li> 
                                 </ul> </li> 
                            </ul>
                        </div>
                        <p>&nbsp;</p>
                    </div>
                    <!-- Ordering Information -->
                    <div class="tab-pane fade" id="pills-simulation" role="tabpanel"
                        aria-labelledby="pills-simulation-tab" tabindex="0">
                        <div class="container">

                            <div style="padding: 3rem 0rem; text-align: center;">
                                <h2 style="font-weight: 300;">Ordering Codes and Pricing</h2>
                                <p>After you have purchased the license for the JESD204 FPGA IP Suite, you can obtain and manage the license through the Self-Service Licensing Center.</p>
                                <p class="mb-0">&nbsp;</p>
                                <a class="mv_coman_btn" href="/vaidikhtml/mv_product/quartus_development_software_tools_licensing.html">For more information, visit the Licensing Support Center</a>
                            </div>

                            <div style="padding: 2rem 0rem 0rem;">
                                <table class="mv_product_table w-100 mb-4">
                                    <thead>
                                        <tr>
                                            <th class="medium-column">IP</th>
                                            <th class="medium-column">Ordering Code</th>
                                            <th class="medium-column">Primary</th>
                                            <th class="medium-column">Renewal</th>
                                        </tr>   
                                    </thead>
                                    <tbody>
                                        <tr class="data" data-category-id="">
                                            <td class="medium-column">JESD204 FPGA IP Suite<br></td>
                                            <td style="text-align: left;" class="medium-column"><b>Primary:</b> IPS-JESD204<br>
                                                <b>Renewal:</b>&nbsp;IPSR-JESD204</td>
                                            <td class="medium-column"><p><a class="b_special_a1" href="">Digikey</a><br></p>
                                                <p><a class="b_special_a1" href="">Mouser</a></p>
                                                <p><a class="b_special_a1" href="">Arrow</a></p></td>
                                            <td class="medium-column"><p><a class="b_special_a1" href="">Digikey</a></p><p><a class="b_special_a1" href="">Mouser</a></p></td>
                                        </tr>
                                        <tr class="data" data-category-id="">
                                            <td colspan="4" class="medium-column"><b>Note:&nbsp;</b>Purchase and renewal of JESD204 FPGA IP Suite will include the following IP licenses:&nbsp;<span style="background-color: transparent;">IP-JESD204C, IP-JESD204C-FTILE, IP-JESD204B, IP-JESD204B-FTILE</span></td>
                                        </tr>
                                    </tbody>
                                </table>
                            </div>

                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------- -->

    <!---------------------------------------- Additional Resources ----------------------------------->
    <section>
        <div style="padding: 2.5rem; background-color: #f7f7f7;">
            <div class="container">
                <h1 style="font-weight: 350;" class="mb-3">Additional Resources</h1>
                <div class="row" style="row-gap: 1.5rem;">
                    <div class="col-sm-3 col-sm-6 col-lg-4 col-xl-3">
                        <h4><a class="b_special_a2" href="">Find IP</a></h4>
                        <p>Find the right Altera® FPGA Intellectual Property core for your needs.</p>
                    </div>
                    <div class="col-sm-3 col-sm-6 col-lg-4 col-xl-3">
                        <h4><a class="b_special_a2" href="">Technical Support</a></h4>
                        <p>For technical support on this IP core, please visit <a class="b_special_a1" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">Support
                                Resources</a> or&nbsp;<a class="b_special_a1" href="">Intel® Premier Support</a>. You
                            may also search for related topics on this function in the&nbsp;<a class="b_special_a1"
                                href="">Knowledge Center</a>&nbsp;and <a class="b_special_a1" href="">Communities</a>.
                        </p>
                    </div>
                    <div class="col-sm-3 col-sm-6 col-lg-4 col-xl-3">
                        <h4><a class="b_special_a2" href="/vaidikhtml/mv_product/intellectual_property_IP_evaluation_and_purchase.html">IP Evaluation and Purchase</a></h4>
                        <p>Evaluation mode and purchasing information for Altera® FPGA Intellectual Property cores.</p>
                    </div>
                    <div class="col-sm-3 col-sm-6 col-lg-4 col-xl-3">
                        <h4><a class="b_special_a2" href="/vaidikhtml/mv_product/intellectual_property_IP_base_suite.html">IP Base Suite</a></h4>
                        <p>Free Altera® FPGA IP Core licenses with an active license for Quartus® Prime Standard or Pro
                            Edition Software.</p>
                    </div>
                    <div class="col-sm-3 col-sm-6 col-lg-4 col-xl-3">
                        <h4><a class="b_special_a2" href="">Design Examples</a></h4>
                        <p>Download design examples and reference designs for Altera® FPGA devices.</p>
                    </div>
                    <div class="col-sm-3 col-sm-6 col-lg-4 col-xl-3">
                        <h4><a class="b_special_a2" href="">Contact Sales</a></h4>
                        <p>Get in touch with sales for your Altera® FPGA product design and acceleration needs.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- Use the 1 -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/darshit_image/jesd204b-c-integration-data-transfer-diagram_1920-1080.webp"
                            alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>

    <!-- ----------------------------------------------------------------------------- -->

</body>

<script src="/js/jquery-3.7.1.js"></script>
<script src="/js/owl.carousel.min.js"></script>
<script src="/js/mv_slider.js"></script>

<script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js"
    integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM"
    crossorigin="anonymous"></script>

<script>
    // navbar include
    fetch('/y_index/y_navbar.html')
        .then(response => response.text())
        .then(data => {
            document.getElementById('navbar').innerHTML = data;
        });
    // footer include 
    fetch('/y_index/y_footer.html')
        .then(response => response.text())
        .then(data => {
            document.getElementById('footer').innerHTML = data;
        });
</script>


<script>
    $('#test1, #test2').owlCarousel({
        loop: true,
        margin: 10,
        // autoplay: true,
        // autoplayTimeout: 2000,
        dots: true,  // Keep this true if you want to show dots as well
        nav: true,   // Enable navigation arrows
        responsive: {
            0: {
                items: 1
            },
            320: {
                items: 1
            },
            1000: {
                items: 1
            }
        }
    });
</script>

</html>