little-endian, trailing zero-pad. |- | 72 || 0x48 ||colspan=8| Module manufacturing location || Vendor-specific code |- | 73–90 || 0x49–0x5a ||colspan=8| Module part number || ASCII, space-padded (limited to (,-,),A-Z,a-z,0-9,space) |- | 91–92 || 0x5b–0x5c ||colspan=8| Module revision code || Vendor-specific code |- | 93 || 0x5d ||colspan=8| Years since 2000 (0–255) ||rowspan=2| Manufacturing date (YYWW) |- | 94 || 0x5e ||colspan=8| Weeks (1–52) |- | 95–98 ||0x5f–0x62 ||colspan=8| Module serial number || Vendor-specific code |- | 99–127 || 0x63–0x7f ||colspan=8| Manufacturer-specific data || Could be enhanced performance profile |} ===DDR3 SDRAM=== The DDR3 SDRAM standard significantly overhauls and simplifies the SPD contents layout. Instead of a number of BCD-encoded nanosecond fields, some "timebase" units are specified to high precision, and various timing parameters are encoded as multiples of that base unit.<ref>[http://www.simmtester.com/page/news/showpubnews.asp?num=153 Understanding DDR3 Serial Presence Detect (SPD) Table]</ref> Further, the practice of specifying different time values depending on the CAS latency has been dropped; now there are just a single set of timing parameters. {|class=wikitable |+ SPD contents for DDR3 SDRAM<ref name=spd_ddr3>[http://www.jedec.org/sites/default/files/docs/4_01_02_11R20.pdf JESD21-C Annex K: Serial Presence Detect for DDR3 SDRAM Modules], SPD Revision 1.0</ref> !colspan=2| Byte !! b7 !! b6 !! b5 !! b4 !! b3 !! b2 !! b1 !! b0 !! Notes |- | 0 || 0x00 || CRC exclude 117–125 ||colspan=3| SPD bytes total (undef/256) ||colspan=4| SPD bytes used (undef/128/176/256) || Bit 7 indicates serial number excluded from CRC |- | 1 || 0x01 ||colspan=4| SPD major revision ||colspan=4| SPD minor revision || Typically 1.0 |- | 2 || 0x02 ||colspan=8| Basic memory type (11 = DDR3 SDRAM) || Type of RAM chips |- | 3 || 0x03 ||colspan=4| ''Reserved, zero'' ||colspan=4| Module type || Type of module, e.g. 2 = Unbuffered DIMM, 3 = SO-DIMM |- | 4 || 0x04 || — ||colspan=3| Bank address bits−3 ||colspan=4| log<sub>2</sub>(bits per chip)−28 || Zero means 8 banks, 256 Mibit. |- | 5 || 0x05 ||colspan=2| — ||colspan=3| Row address bits−12 ||colspan=3| Column address bits−9 || |- | 6 || 0x06 ||colspan=5| ''reserved'' || 1.2''x'' V || 1.35 V || NOT 1.5 V || Modules voltages supported. 1.5V is default. |- | 7 || 0x07 ||colspan=2| — ||colspan=3| log<sub>2</sub>(ranks) ||colspan=3| log<sub>2</sub>(I/O bits/chip)−2 || Module organization |- | 8 || 0x08 ||colspan=3| — ||colspan=2| ECC bits (001=8) ||colspan=3| log<sub>2</sub>(data bits)−3 || 0x03 for 64-bit, non-ECC DIMM. |- | 9 || 0x09 ||colspan=4| FTP dividend (1–15) ||colspan=4| FTP divisor (1–15) || Fine Time Base = dividend/divisor ps. |- | 10 || 0x0a ||colspan=8| Medium time base dividend (1–255)||rowspan=2| MTB = dividend/divisor ns, commonly 1/8 |- | 11 || 0x0b ||colspan=8| Medium time base divisor (1–255) |- | 12 || 0x0c ||colspan=8| Minimum cycle time t<sub>CK</sub>min || In multiples of MTB |- | 13 || 0x0d ||colspan=8 | ''reserved'' || |- | 14 || 0x0e || 11 || 10 || 9 || 8 || 7 || 6 || 5 || 4 ||rowspan=2| CAS latencies supported (bitmap) |- | 15 || 0x0f || — || 18 || 17 || 16 || 15 || 14 || 13 || 12 |- | 16 || 0x10 ||colspan=8| Minimum CAS latency time t<sub>AA</sub>min || In multiples of MTB, e.g. 80/8 ns. |- | 17 || 0x11 ||colspan=8| Minimum write recovery time t<sub>WR</sub>min || In multiples of MTB, e.g. 120/8 ns. |- | 18 || 0x12 ||colspan=8| Minimum RAS to CAS delay time t<sub>RCD</sub>min || In multiples of MTB, e.g. 100/8 ns. |- | 19 || 0x13 ||colspan=8| Minimum row to row active delay time t<sub>RRD</sub>min || In multiples of MTB, e.g. 60/8 ns. |- | 20 || 0x14 ||colspan=8| Minimum row precharge time t<sub>RP</sub>min || In multiples of MTB, e.g. 100/8 ns. |- | 21 || 0x15 ||colspan=4| t<sub>RC</sub>min, bits 11:8 ||colspan=4| t<sub>RAS</sub>min, bits 11:8 || Upper 4 bits of bytes 23 and 22 |- | 22 || 0x16 ||colspan=8| Minimum active to time t<sub>RAS</sub>min, bits 7:0 || In multiples of MTB, e.g. 280/8 ns. |- | 23 || 0x17 ||colspan=8| Minimum active to active/refresh t<sub>RC</sub>min, bits 7:0 || In multiples of MTB, e.g. 396/8 ns. |- | 24 || 0x18 ||colspan=8| Minimum refresh recovery delay t<sub>RFC</sub>min, bits 7:0 ||rowspan=2| In multiples of MTB, e.g. 1280/8 ns. |- | 25 || 0x19 ||colspan=8| Minimum refresh recovery delay t<sub>RFC</sub>min, bits 15:8 |- | 26 || 0x20 ||colspan=8| Minimum internal write to read delay t<sub>WTR</sub>min || In multiples of MTB, e.g. 60/8 ns. |- | 27 || 0x21 ||colspan=8| Minimum internal read to precharge delay t<sub>RTP</sub>min || In multiples of MTB, e.g. 60/8 ns. |- | 28 || 0x22 ||colspan=4|''reserved'' ||colspan=4| t<sub>FAW</sub>min, bits 11:8 ||rowspan=2| In multiples of MTB, e.g. 240/8 ns. |- | 29 || 0x23 ||colspan=8| Minimum four activate window delay t<sub>FAW</sub>min, bits 7:0 |- | 30 || 0x24 || DLL-off || — || — || — || — || — || RZQ/7 || RZQ/6 || SDRAM optional features support bitmap |- | 31 || 0x25 || PASR || — || — || — || ODTS || ASR || ETR 1× || ETR (95°C) || SDRAM thermal and refresh options |- | 32 || 0x26 || Present ||colspan=7| Accuracy (TBD; currently 0 = undefined) || DIMM thermal sensor present? |- | 33 || 0x27 || Nonstd. ||colspan=7| Nonstandard device type || Nonstandard SDRAM device type (e.g. stacked die) |- | 34–59 || 0x28–0x3b ||colspan=8| ''Reserved'' || For future standardization. |- | 60 || 0x3c || colspan=3| — ||colspan=5 | Module height, ceil(mm)−15 || Module nominal height (31 = Height > 45 mm) |- | 61 || 0x3d || colspan=4| Back thickness ||colspan=4 | Front thickness || Module thickness, value=ceil(mm)−1 |- | 62 || 0x3e || Design ||colspan=2|Revision ||colspan=5| JEDEC design number || JEDEC reference design used (11111=none) |- | 63–116 || 0x3f–0x74 ||colspan=8| Module-specific section || Differs between registered/unbuffered |- | 117 || 0x75 ||colspan=8| Module manufacturer ID, lsbyte ||rowspan=2| Assigned by JEP-106 |- | 118 || 0x76 ||colspan=8| Module manufacturer ID, msbyte |- | 119 || 0x77 ||colspan=8| Module manufacturing location || Vendor-specific code |- | 120 || 0x78 ||colspan=4| Decades ||colspan=4| Years || 