Release 12.3 - xst M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "ddr3_sdram_wrapper_xst.prj"
Verilog Include Directory          : {"/data/work/reconos_v3/demos/semaphore/edk/pcores/" "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6vlx240tff1156-1
Output File Name                   : "../implementation/ddr3_sdram_wrapper.ngc"

---- Source Options
Top Module Name                    : ddr3_sdram_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/ddr3_sdram_wrapper}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/phy_init_sdram.v\" into library mpmc_v6_02_a
Parsing module <phy_init_sdram>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/phy_dm_iob_sdram.v\" into library mpmc_v6_02_a
Parsing module <phy_dm_iob_sdram>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/phy_dq_iob_sdram.v\" into library mpmc_v6_02_a
Parsing module <phy_dq_iob_sdram>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/phy_io_sdram.v\" into library mpmc_v6_02_a
Parsing module <phy_io_sdram>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/phy_ctl_io_sdram.v\" into library mpmc_v6_02_a
Parsing module <phy_ctl_io_sdram>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/phy_write_sdram.v\" into library mpmc_v6_02_a
Parsing module <phy_write_sdram>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/phy_top_sdram.v\" into library mpmc_v6_02_a
Parsing module <phy_top_sdram>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mib_pim.v\" into library mpmc_v6_02_a
Parsing module <mib_pim>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_pd.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_pd>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_pd_top.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_pd_top>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_dly_ctrl.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_dly_ctrl>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdclk_gen.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_rdclk_gen>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_circ_buffer.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_circ_buffer>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rddata_sync.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_rddata_sync>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdctrl_sync.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_rdctrl_sync>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_read.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_read>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_rdlvl>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_write.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_write>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_wrlvl.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_wrlvl>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_init.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_init>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rd_bitslip.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_rd_bitslip>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_dq_iob.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_dq_iob>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_dm_iob.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_dm_iob>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_dqs_iob.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_dqs_iob>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_data_io>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_ck_iob.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_ck_iob>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_clock_io.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_clock_io>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_control_io.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_control_io>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_ocb_mon_top.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_ocb_mon_top>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_ocb_mon.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_ocb_mon>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_top.v\" into library mpmc_v6_02_a
Parsing module <v6_ddrx_top>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/round_robin_arb.v\" into library mpmc_v6_02_a
Parsing module <round_robin_arb>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/rank_common.v\" into library mpmc_v6_02_a
Parsing module <rank_common>.
WARNING:HDLCompiler:224 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/rank_common.v" Line 96: Assignment to input size
WARNING:HDLCompiler:224 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/rank_common.v" Line 98: Assignment to input size
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/rank_cntrl.v\" into library mpmc_v6_02_a
Parsing module <rank_cntrl>.
WARNING:HDLCompiler:224 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/rank_cntrl.v" Line 111: Assignment to input size
WARNING:HDLCompiler:224 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/rank_cntrl.v" Line 113: Assignment to input size
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/rank_mach.v\" into library mpmc_v6_02_a
Parsing module <rank_mach>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/port_encoder.v\" into library mpmc_v6_02_a
Parsing module <port_encoder>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_ctrl_logic.v\" into library mpmc_v6_02_a
Parsing module <mpmc_ctrl_logic>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/static_phy_srl_delay.v\" into library mpmc_v6_02_a
Parsing module <static_phy_srl_delay>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/static_phy_read.v\" into library mpmc_v6_02_a
Parsing module <static_phy_read>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/static_phy_write.v\" into library mpmc_v6_02_a
Parsing module <static_phy_write>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/static_phy_control.v\" into library mpmc_v6_02_a
Parsing module <static_phy_control>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/static_phy_iobs.v\" into library mpmc_v6_02_a
Parsing module <static_phy_iobs>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/static_phy_top.v\" into library mpmc_v6_02_a
Parsing module <static_phy_top>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/dpram.v\" into library mpmc_v6_02_a
Parsing module <dpram>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/srl16e_fifo.v\" into library mpmc_v6_02_a
Parsing module <srl16e_fifo>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/srl16e_fifo_protect.v\" into library mpmc_v6_02_a
Parsing module <srl16e_fifo_protect>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/fifo_pipeline.v\" into library mpmc_v6_02_a
Parsing module <fifo_pipeline>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_sample_cycle.v\" into library mpmc_v6_02_a
Parsing module <mpmc_sample_cycle>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_pm_arbiter.v\" into library mpmc_v6_02_a
Parsing module <mpmc_pm_arbiter>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_pm_timer.v\" into library mpmc_v6_02_a
Parsing module <mpmc_pm_timer>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_pm.v\" into library mpmc_v6_02_a
Parsing module <mpmc_pm>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_npi2pm_rd.v\" into library mpmc_v6_02_a
Parsing module <mpmc_npi2pm_rd>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_npi2pm_wr.v\" into library mpmc_v6_02_a
Parsing module <mpmc_npi2pm_wr>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_pm_npi_if.v\" into library mpmc_v6_02_a
Parsing module <mpmc_pm_npi_if>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_rdcntr.v\" into library mpmc_v6_02_a
Parsing module <mpmc_rdcntr>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/pop_generator.v\" into library mpmc_v6_02_a
Parsing module <pop_generator>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/xcl_addr.v\" into library mpmc_v6_02_a
Parsing module <xcl_addr>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/xcl_read_data.v\" into library mpmc_v6_02_a
Parsing module <xcl_read_data>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/xcl_write_data.v\" into library mpmc_v6_02_a
Parsing module <xcl_write_data>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_xcl_if.v\" into library mpmc_v6_02_a
Parsing module <mpmc_xcl_if>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/dualxcl_access_data_path.v\" into library mpmc_v6_02_a
Parsing module <dualxcl_access_data_path>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/dualxcl_access.v\" into library mpmc_v6_02_a
Parsing module <dualxcl_access>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/dualxcl_fsm.v\" into library mpmc_v6_02_a
Parsing module <dualxcl_fsm>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/dualxcl_read.v\" into library mpmc_v6_02_a
Parsing module <dualxcl_read>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/dualxcl.v\" into library mpmc_v6_02_a
Parsing module <dualxcl>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/DDR_MEMC_FIFO_32_RdCntr.v\" into library mpmc_v6_02_a
Parsing module <DDR_MEMC_FIFO_32_RdCntr>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_srl_fifo_gen_fifoaddr.v\" into library mpmc_v6_02_a
Parsing module <mpmc_srl_fifo_gen_fifoaddr>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_srl_fifo_gen_input_pipeline.v\" into library mpmc_v6_02_a
Parsing module <mpmc_srl_fifo_gen_input_pipeline>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_srl_fifo_gen_output_pipeline.v\" into library mpmc_v6_02_a
Parsing module <mpmc_srl_fifo_gen_output_pipeline>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_srl_fifo_gen_push_tmp.v\" into library mpmc_v6_02_a
Parsing module <mpmc_srl_fifo_gen_push_tmp>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_srl_fifo_nto1_mux.v\" into library mpmc_v6_02_a
Parsing module <mpmc_srl_fifo_nto1_mux>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_srl_fifo_nto1_ormux.v\" into library mpmc_v6_02_a
Parsing module <mpmc_srl_fifo_nto1_ormux>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_srl_fifo.v\" into library mpmc_v6_02_a
Parsing module <mpmc_srl_fifo>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_ramb16_sx_sx.v\" into library mpmc_v6_02_a
Parsing module <mpmc_ramb16_sx_sx>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_bram_fifo.v\" into library mpmc_v6_02_a
Parsing module <mpmc_bram_fifo>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_read_fifo.v\" into library mpmc_v6_02_a
Parsing module <mpmc_read_fifo>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_write_fifo.v\" into library mpmc_v6_02_a
Parsing module <mpmc_write_fifo>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_data_path.v\" into library mpmc_v6_02_a
Parsing module <mpmc_data_path>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_addr_path.v\" into library mpmc_v6_02_a
Parsing module <mpmc_addr_path>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/fifo_32_rdcntr.v\" into library mpmc_v6_02_a
Parsing module <fifo_32_rdcntr>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/fifo_4.v\" into library mpmc_v6_02_a
Parsing module <fifo_4>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/fifo_1.v\" into library mpmc_v6_02_a
Parsing module <fifo_1>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_ctrl_path_fifo.v\" into library mpmc_v6_02_a
Parsing module <mpmc_ctrl_path_fifo>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_req_pending_muxes.v\" into library mpmc_v6_02_a
Parsing module <arb_req_pending_muxes>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/high_priority_select.v\" into library mpmc_v6_02_a
Parsing module <high_priority_select>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_pattern_type_fifo.v\" into library mpmc_v6_02_a
Parsing module <arb_pattern_type_fifo>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_pattern_type_muxes.v\" into library mpmc_v6_02_a
Parsing module <arb_pattern_type_muxes>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_acknowledge.v\" into library mpmc_v6_02_a
Parsing module <arb_acknowledge>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_bram_addr.v\" into library mpmc_v6_02_a
Parsing module <arb_bram_addr>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_pattern_start.v\" into library mpmc_v6_02_a
Parsing module <arb_pattern_start>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_which_port.v\" into library mpmc_v6_02_a
Parsing module <arb_which_port>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_pattern_type.v\" into library mpmc_v6_02_a
Parsing module <arb_pattern_type>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arbiter.v\" into library mpmc_v6_02_a
Parsing module <arbiter>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_srl_delay.v\" into library mpmc_v6_02_a
Parsing module <mpmc_srl_delay>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/ctrl_path.v\" into library mpmc_v6_02_a
Parsing module <ctrl_path>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_ctrl_path.v\" into library mpmc_v6_02_a
Parsing module <mpmc_ctrl_path>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v4_phy_controller_iobs.v\" into library mpmc_v6_02_a
Parsing module <v4_phy_controller_iobs>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v4_phy_data_path_iobs.v\" into library mpmc_v6_02_a
Parsing module <v4_phy_data_path_iobs>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v4_phy_data_tap_inc.v\" into library mpmc_v6_02_a
Parsing module <v4_phy_data_tap_inc>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v4_phy_dm_iob.v\" into library mpmc_v6_02_a
Parsing module <v4_phy_dm_iob>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v4_phy_dq_iob.v\" into library mpmc_v6_02_a
Parsing module <v4_phy_dq_iob>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v4_phy_dqs_iob.v\" into library mpmc_v6_02_a
Parsing module <v4_phy_dqs_iob>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v4_phy_infrastructure_iobs.v\" into library mpmc_v6_02_a
Parsing module <v4_phy_infrastructure_iobs>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v4_phy_init_ddr1.v\" into library mpmc_v6_02_a
Parsing module <v4_phy_init_ddr1>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v4_phy_init_ddr2.v\" into library mpmc_v6_02_a
Parsing module <v4_phy_init_ddr2>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v4_phy_iobs.v\" into library mpmc_v6_02_a
Parsing module <v4_phy_iobs>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v4_phy_pattern_compare8.v\" into library mpmc_v6_02_a
Parsing module <v4_phy_pattern_compare8>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v4_phy_tap_ctrl.v\" into library mpmc_v6_02_a
Parsing module <v4_phy_tap_ctrl>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v4_phy_tap_logic.v\" into library mpmc_v6_02_a
Parsing module <v4_phy_tap_logic>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v4_phy_top.v\" into library mpmc_v6_02_a
Parsing module <v4_phy_top>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v4_phy_write.v\" into library mpmc_v6_02_a
Parsing module <v4_phy_write>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v5_phy_calib_ddr1.v\" into library mpmc_v6_02_a
Parsing module <v5_phy_calib_ddr1>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v5_phy_dm_iob_ddr1.v\" into library mpmc_v6_02_a
Parsing module <v5_phy_dm_iob_ddr1>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v5_phy_dq_iob_ddr1.v\" into library mpmc_v6_02_a
Parsing module <v5_phy_dq_iob_ddr1>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v5_phy_dqs_iob_ddr1.v\" into library mpmc_v6_02_a
Parsing module <v5_phy_dqs_iob_ddr1>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v5_phy_io_ddr1.v\" into library mpmc_v6_02_a
Parsing module <v5_phy_io_ddr1>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v5_phy_ctl_io_ddr1.v\" into library mpmc_v6_02_a
Parsing module <v5_phy_ctl_io_ddr1>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v5_phy_write_ddr1.v\" into library mpmc_v6_02_a
Parsing module <v5_phy_write_ddr1>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v5_phy_init_ddr1.v\" into library mpmc_v6_02_a
Parsing module <v5_phy_init_ddr1>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v5_phy_top_ddr1.v\" into library mpmc_v6_02_a
Parsing module <v5_phy_top_ddr1>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v5_phy_calib_ddr2.v\" into library mpmc_v6_02_a
Parsing module <v5_phy_calib_ddr2>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v5_phy_dm_iob_ddr2.v\" into library mpmc_v6_02_a
Parsing module <v5_phy_dm_iob_ddr2>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v5_phy_dq_iob_ddr2.v\" into library mpmc_v6_02_a
Parsing module <v5_phy_dq_iob_ddr2>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v5_phy_dqs_iob_ddr2.v\" into library mpmc_v6_02_a
Parsing module <v5_phy_dqs_iob_ddr2>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v5_phy_io_ddr2.v\" into library mpmc_v6_02_a
Parsing module <v5_phy_io_ddr2>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v5_phy_ctl_io_ddr2.v\" into library mpmc_v6_02_a
Parsing module <v5_phy_ctl_io_ddr2>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v5_phy_write_ddr2.v\" into library mpmc_v6_02_a
Parsing module <v5_phy_write_ddr2>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v5_phy_init_ddr2.v\" into library mpmc_v6_02_a
Parsing module <v5_phy_init_ddr2>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v5_phy_top_ddr2.v\" into library mpmc_v6_02_a
Parsing module <v5_phy_top_ddr2>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_rd_data_ram.v\" into library mpmc_v6_02_a
Parsing module <s3_rd_data_ram>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_cal_ctl.v\" into library mpmc_v6_02_a
Parsing module <s3_cal_ctl>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_cal_top.v\" into library mpmc_v6_02_a
Parsing module <s3_cal_top>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_controller_iobs.v\" into library mpmc_v6_02_a
Parsing module <s3_controller_iobs>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_data_path.v\" into library mpmc_v6_02_a
Parsing module <s3_data_path>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_data_path_iobs.v\" into library mpmc_v6_02_a
Parsing module <s3_data_path_iobs>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_data_read_controller.v\" into library mpmc_v6_02_a
Parsing module <s3_data_read_controller>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_data_read.v\" into library mpmc_v6_02_a
Parsing module <s3_data_read>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_dm_iobs.v\" into library mpmc_v6_02_a
Parsing module <s3_dm_iobs>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_dq_iob.v\" into library mpmc_v6_02_a
Parsing module <s3_dq_iob>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_dqs_delay.v\" into library mpmc_v6_02_a
Parsing module <s3_dqs_delay>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_dqs_div.v\" into library mpmc_v6_02_a
Parsing module <s3_dqs_div>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_dqs_iob.v\" into library mpmc_v6_02_a
Parsing module <s3_dqs_iob>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_fifo_0_wr_en.v\" into library mpmc_v6_02_a
Parsing module <s3_fifo_0_wr_en>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_fifo_1_wr_en.v\" into library mpmc_v6_02_a
Parsing module <s3_fifo_1_wr_en>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_gray_cntr.v\" into library mpmc_v6_02_a
Parsing module <s3_gray_cntr>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_infrastructure.v\" into library mpmc_v6_02_a
Parsing module <s3_infrastructure>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_infrastructure_iobs.v\" into library mpmc_v6_02_a
Parsing module <s3_infrastructure_iobs>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_iobs.v\" into library mpmc_v6_02_a
Parsing module <s3_iobs>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_phy_init.v\" into library mpmc_v6_02_a
Parsing module <s3_phy_init>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_phy_top.v\" into library mpmc_v6_02_a
Parsing module <s3_phy_top>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_phy_write.v\" into library mpmc_v6_02_a
Parsing module <s3_phy_write>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_rd_data_ram0.v\" into library mpmc_v6_02_a
Parsing module <s3_rd_data_ram0>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_rd_data_ram1.v\" into library mpmc_v6_02_a
Parsing module <s3_rd_data_ram1>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s3_tap_dly.v\" into library mpmc_v6_02_a
Parsing module <s3_tap_dly>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mcb_raw_wrapper.v\" into library mpmc_v6_02_a
Parsing module <mcb_raw_wrapper>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/iodrp_controller.v\" into library mpmc_v6_02_a
Parsing module <iodrp_controller>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/iodrp_mcb_controller.v\" into library mpmc_v6_02_a
Parsing module <iodrp_mcb_controller>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mcb_soft_calibration_top.v\" into library mpmc_v6_02_a
Parsing module <mcb_soft_calibration_top>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mcb_soft_calibration.v\" into library mpmc_v6_02_a
Parsing module <mcb_soft_calibration>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/s6_phy_top.v\" into library mpmc_v6_02_a
Parsing module <s6_phy_top>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_npi2mcb.v\" into library mpmc_v6_02_a
Parsing module <mpmc_npi2mcb>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/bram_fifo_32bit.v\" into library mpmc_v6_02_a
Parsing module <bram_fifo_32bit>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_rmw_fifo.v\" into library mpmc_v6_02_a
Parsing module <mpmc_rmw_fifo>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_ecc_control.v\" into library mpmc_v6_02_a
Parsing module <mpmc_ecc_control>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_ecc_encode.v\" into library mpmc_v6_02_a
Parsing module <mpmc_ecc_encode>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_ecc_decode.v\" into library mpmc_v6_02_a
Parsing module <mpmc_ecc_decode>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/ecc_top.v\" into library mpmc_v6_02_a
Parsing module <ecc_top>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_realign_bytes.v\" into library mpmc_v6_02_a
Parsing module <mpmc_realign_bytes>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_debug_ctrl_reg.v\" into library mpmc_v6_02_a
Parsing module <mpmc_debug_ctrl_reg>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v\" into library mpmc_v6_02_a
Parsing module <mpmc_core>.
Analyzing Verilog file \"/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc.v\" into library mpmc_v6_02_a
Parsing module <mpmc>.
Analyzing Verilog file \"/data/work/reconos_v3/demos/semaphore/edk/synthesis/../hdl/ddr3_sdram_wrapper.v\" into library work
Parsing module <ddr3_sdram_wrapper>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
WARNING:HDLCompiler:443 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" Line 206: Function get_rloc_name does not always return a value.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
WARNING:HDLCompiler:443 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" Line 206: Function get_rloc_name does not always return a value.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_address_decoder>.
Parsing architecture <IMP> of entity <plb_address_decoder>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_slave_attachment>.
Parsing architecture <implementation> of entity <plb_slave_attachment>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plbv46_slave_single>.
Parsing architecture <implementation> of entity <plbv46_slave_single>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/MemXLib_utils.vhd" into library mpmc_v6_02_a
Parsing package <memxlib_utils>.
Parsing package body <memxlib_utils>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/MemXLib_arch.vhd" into library mpmc_v6_02_a
Parsing entity <dp_ram>.
Parsing architecture <rtl> of entity <dp_ram>.
Parsing entity <sp_ram>.
Parsing architecture <rtl> of entity <sp_ram>.
Parsing entity <synch_fifo>.
Parsing architecture <rtl> of entity <synch_fifo>.
Parsing entity <ObjFifo_cons_ctl>.
Parsing architecture <structure> of entity <objfifo_cons_ctl>.
Parsing entity <ObjFifo_prod_ctl>.
Parsing architecture <structure> of entity <objfifo_prod_ctl>.
Parsing entity <ObjFifo>.
Parsing architecture <structure> of entity <objfifo>.
Parsing entity <dp_ram_async>.
Parsing architecture <rtl> of entity <dp_ram_async>.
Parsing entity <ObjFifoAsync>.
Parsing architecture <structure> of entity <objfifoasync>.
Parsing entity <async_fifo>.
Parsing architecture <rtl> of entity <async_fifo>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/PrimXLib_arch.vhd" into library mpmc_v6_02_a
Parsing entity <dp_ram_async_diffw>.
Parsing architecture <ramb> of entity <dp_ram_async_diffw>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/ObjFifoAsyncDiffW.vhd" into library mpmc_v6_02_a
Parsing entity <ObjFifo_cons_ctl_async>.
Parsing architecture <structure> of entity <objfifo_cons_ctl_async>.
Parsing entity <ObjFifo_prod_ctl_async>.
Parsing architecture <structure> of entity <objfifo_prod_ctl_async>.
Parsing entity <ObjFifoAsyncDiffW>.
Parsing architecture <rtl> of entity <objfifoasyncdiffw>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_sample_cycle.vhd" into library mpmc_v6_02_a
Parsing entity <plbv46_sample_cycle>.
Parsing architecture <implementation> of entity <plbv46_sample_cycle>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_data_steer_mirror.vhd" into library mpmc_v6_02_a
Parsing entity <plbv46_data_steer_mirror>.
Parsing architecture <implementation> of entity <plbv46_data_steer_mirror>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_rd_support.vhd" into library mpmc_v6_02_a
Parsing entity <plbv46_rd_support>.
Parsing architecture <implementation> of entity <plbv46_rd_support>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_rd_support_dsplb.vhd" into library mpmc_v6_02_a
Parsing entity <plbv46_rd_support_dsplb>.
Parsing architecture <implementation> of entity <plbv46_rd_support_dsplb>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_rd_support_isplb.vhd" into library mpmc_v6_02_a
Parsing entity <plbv46_rd_support_isplb>.
Parsing architecture <implementation> of entity <plbv46_rd_support_isplb>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_rd_support_single.vhd" into library mpmc_v6_02_a
Parsing entity <plbv46_rd_support_single>.
Parsing architecture <implementation> of entity <plbv46_rd_support_single>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_write_module.vhd" into library mpmc_v6_02_a
Parsing entity <plbv46_write_module>.
Parsing architecture <implementation> of entity <plbv46_write_module>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_address_decoder.vhd" into library mpmc_v6_02_a
Parsing entity <plbv46_address_decoder>.
Parsing architecture <RTL> of entity <plbv46_address_decoder>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_address_decoder_dsplb.vhd" into library mpmc_v6_02_a
Parsing entity <plbv46_address_decoder_dsplb>.
Parsing architecture <RTL> of entity <plbv46_address_decoder_dsplb>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_address_decoder_isplb.vhd" into library mpmc_v6_02_a
Parsing entity <plbv46_address_decoder_isplb>.
Parsing architecture <RTL> of entity <plbv46_address_decoder_isplb>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_address_decoder_single.vhd" into library mpmc_v6_02_a
Parsing entity <plbv46_address_decoder_single>.
Parsing architecture <RTL> of entity <plbv46_address_decoder_single>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_pim.vhd" into library mpmc_v6_02_a
Parsing entity <plbv46_pim>.
Parsing architecture <rtl_pim> of entity <plbv46_pim>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_pkg.vhd" into library mpmc_v6_02_a
Parsing package <sdma_pkg>.
Parsing package body <sdma_pkg>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_addr_arbiter.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_addr_arbiter>.
Parsing architecture <implementation> of entity <sdma_addr_arbiter>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_address_counter.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_address_counter>.
Parsing architecture <implementation> of entity <sdma_address_counter>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_channel_status_reg.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_channel_status_reg>.
Parsing architecture <implementation> of entity <sdma_channel_status_reg>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_sample_cycle.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_sample_cycle>.
Parsing architecture <implementation> of entity <sdma_sample_cycle>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_ipic_if.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_ipic_if>.
Parsing architecture <implementation> of entity <sdma_ipic_if>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_dmac_regfile_arb.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_dmac_regfile_arb>.
Parsing architecture <implementation> of entity <sdma_dmac_regfile_arb>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_interrupt_register.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_interrupt_register>.
Parsing architecture <implementation> of entity <sdma_interrupt_register>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_length_counter.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_length_counter>.
Parsing architecture <implementation> of entity <sdma_length_counter>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_port_arbiter.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_port_arbiter>.
Parsing architecture <implementation> of entity <sdma_port_arbiter>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_read_data_delay.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_read_data_delay>.
Parsing architecture <implementation> of entity <sdma_read_data_delay>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_rx_byte_shifter.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_rx_byte_shifter>.
Parsing architecture <implementation> of entity <sdma_rx_byte_shifter>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_rx_port_controller.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_rx_port_controller>.
Parsing architecture <implementation> of entity <sdma_rx_port_controller>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_rx_read_handler.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_rx_read_handler>.
Parsing architecture <implementation> of entity <sdma_rx_read_handler>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_rx_write_handler.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_rx_write_handler>.
Parsing architecture <implementation> of entity <sdma_rx_write_handler>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_tx_byte_shifter.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_tx_byte_shifter>.
Parsing architecture <implementation> of entity <sdma_tx_byte_shifter>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_tx_port_controller.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_tx_port_controller>.
Parsing architecture <implementation> of entity <sdma_tx_port_controller>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_tx_read_handler.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_tx_read_handler>.
Parsing architecture <implementation> of entity <sdma_tx_read_handler>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_tx_rx_state.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_tx_rx_state>.
Parsing architecture <implementation> of entity <sdma_tx_rx_state>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_tx_write_handler.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_tx_write_handler>.
Parsing architecture <implementation> of entity <sdma_tx_write_handler>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_reset_module.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_reset_module>.
Parsing architecture <implementation> of entity <sdma_reset_module>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_cntl.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_cntl>.
Parsing architecture <implementation> of entity <sdma_cntl>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_datapath.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_datapath>.
Parsing architecture <implementation> of entity <sdma_datapath>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma.vhd" into library mpmc_v6_02_a
Parsing entity <sdma>.
Parsing architecture <implementation> of entity <sdma>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_pim_wrapper.vhd" into library mpmc_v6_02_a
Parsing entity <plbv46_pim_wrapper>.
Parsing architecture <rtl_pim> of entity <plbv46_pim_wrapper>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/sdma_wrapper.vhd" into library mpmc_v6_02_a
Parsing entity <sdma_wrapper>.
Parsing architecture <implementation> of entity <sdma_wrapper>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/p_vfbc.vhd" into library mpmc_v6_02_a
Parsing package <p_vfbc>.
Parsing package body <p_vfbc>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/vfbc_arbitrator.vhd" into library mpmc_v6_02_a
Parsing entity <vfbc_arbitrator>.
Parsing architecture <rtl> of entity <vfbc_arbitrator>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/vfbc_onehot.vhd" into library mpmc_v6_02_a
Parsing entity <vfbc_onehot>.
Parsing architecture <rtl> of entity <vfbc_onehot>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/vfbc_burst_control.vhd" into library mpmc_v6_02_a
Parsing entity <vfbc_burst_control>.
Parsing architecture <rtl> of entity <vfbc_burst_control>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/vfbc_cmd_buffer.vhd" into library mpmc_v6_02_a
Parsing entity <vfbc_cmd_buffer>.
Parsing architecture <rtl> of entity <vfbc_cmd_buffer>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/vfbc_cmd_control.vhd" into library mpmc_v6_02_a
Parsing entity <vfbc_cmd_control>.
Parsing architecture <rtl> of entity <vfbc_cmd_control>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/vfbc_cmd_fetch.vhd" into library mpmc_v6_02_a
Parsing entity <vfbc_cmd_fetch>.
Parsing architecture <rtl> of entity <vfbc_cmd_fetch>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/vfbc_newcmd.vhd" into library mpmc_v6_02_a
Parsing entity <vfbc_newcmd>.
Parsing architecture <rtl> of entity <vfbc_newcmd>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/vfbc.vhd" into library mpmc_v6_02_a
Parsing entity <vfbc>.
Parsing architecture <rtl> of entity <vfbc>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/vfbc_backend_control.vhd" into library mpmc_v6_02_a
Parsing entity <vfbc_backend_control>.
Parsing architecture <rtl> of entity <vfbc_backend_control>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/vfbc1_pim.vhd" into library mpmc_v6_02_a
Parsing entity <vfbc1_pim>.
Parsing architecture <rtl> of entity <vfbc1_pim>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/vfbc_pim_wrapper.vhd" into library mpmc_v6_02_a
Parsing entity <vfbc_pim_wrapper>.
Parsing architecture <IMP> of entity <vfbc_pim_wrapper>.
Parsing VHDL file "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/mpmc_ctrl_if.vhd" into library mpmc_v6_02_a
Parsing entity <mpmc_ctrl_if>.
Parsing architecture <IMP> of entity <mpmc_ctrl_if>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ddr3_sdram_wrapper>.

Elaborating module
<mpmc(C_FAMILY="virtex6",C_BASEFAMILY="virtex6",C_SPEEDGRADE_INT=1,C_NUM_PORTS=3,C_PORT_CONFIG=1,C_ALL_PIMS_SHARE_ADDRESSES=1,C_MPMC_BASEADDR=32'b0,C_MPMC_HIGHADDR=32'b01111111111111111111111111111,C_SDMA_CTRL_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL_HIGHADDR=32'b0,C_MPMC_CTRL_BASEADDR=32'b11111111111111111111111111111111,C_MPMC_CTRL_HIGHADDR=32'b0,C_MPMC_CTRL_AWIDTH=32,C_MPMC_CTRL_DWIDTH=64,C_MPMC_CTRL_NATIVE_DWIDTH=32,C_MPMC_CTRL_NUM_MASTERS=1,C_MPMC_CTRL_MID_WIDTH=1,C_MPMC_CTRL_P2P=1,C_MPMC_CTRL_SUPPORT_BURSTS=0,C_MPMC_CTRL_SMALLEST_MASTER=32,C_NUM_IDELAYCTRL=1,C_IODELAY_GRP="DDR3_SDRAM",C_MAX_REQ_ALLOWED=1,C_ARB_PIPELINE=1,C_WR_DATAPATH_TML_PIPELINE=1,C_RD_DATAPATH_TML_MAX_FANOUT=0,C_ARB_USE_DEFAULT=0,C_ARB0_ALGO="ROUND_ROBIN",C_ARB0_NUM_SLOTS=8,C_PM_ENABLE=0,C_PM_DC_WIDTH=48,C_PM_GC_CNTR=1,C_PM_GC_WIDTH=48,C_PM_SHIFT_CNT_BY=1,C_SKIP_SIM_INIT_DELAY=0,C_USE_MIG_S3_PHY=0,C_USE_MIG_V4_PHY=0,C_USE_MIG_V5_PHY=0,C_USE_MIG_V6_PHY=1,C_USE_MCB_S6_PHY=0,C_USE_STATIC_PHY=0,C_STATIC_PHY_RDDATA_CLK_SE
L=0,C_STATIC_PHY_RDDATA_SWAP_RISE=0,C_STATIC_PHY_RDEN_DELAY=5,C_DEBUG_REG_ENABLE=0,C_SPECIAL_BOARD="NONE",C_MEM_ADDR_ORDER="BANK_ROW_COLUMN",C_MEM_CALIBRATION_MODE=1,C_MEM_CALIBRATION_DELAY="HALF",C_MEM_CALIBRATION_SOFT_IP="FALSE",C_MEM_CALIBRATION_BYPASS="NO",C_MPMC_MCB_DRP_CLK_PRESENT=0,C_MEM_SKIP_IN_TERM_CAL=1,C_MEM_SKIP_DYNAMIC_CAL=1,C_MEM_SKIP_DYN_IN_TERM=1,C_MEM_INCDEC_THRESHOLD=32'b010,C_MEM_CHECK_MAX_INDELAY=0,C_MEM_CHECK_MAX_TAP_REG=0,C_MEM_TZQINIT_MAXCNT=528,C_MPMC_CLK_MEM_2X_PERIOD_PS=1250,C_MCB_USE_EXTERNAL_BUFPLL=0,C_MCB_LDQSP_TAP_DELAY_VAL=0,C_MCB_UDQSP_TAP_DELAY_VAL=0,C_MCB_LDQSN_TAP_DELAY_VAL=0,C_MCB_UDQSN_TAP_DELAY_VAL=0,C_MCB_DQ0_TAP_DELAY_VAL=0,C_MCB_DQ1_TAP_DELAY_VAL=0,C_MCB_DQ2_TAP_DELAY_VAL=0,C_MCB_DQ3_TAP_DELAY_VAL=0,C_MCB_DQ4_TAP_DELAY_VAL=0,C_MCB_DQ5_TAP_DELAY_VAL=0,C_MCB_DQ6_TAP_DELAY_VAL=0,C_MCB_DQ7_TAP_DELAY_VAL=0,C_MCB_DQ8_TAP_DELAY_VAL=0,C_MCB_DQ9_TAP_DELAY_VAL=0,C_MCB_DQ10_TAP_DELAY_VAL=0,C_MCB_DQ11_TAP_DELAY_VAL=0,C_MCB_DQ12_TAP_DELAY_VAL=0,C_MCB_DQ13_TAP_DELAY_VAL=0,C_MCB_DQ14
_TAP_DELAY_VAL=0,C_MCB_DQ15_TAP_DELAY_VAL=0,C_MEM_TYPE="DDR3",C_MEM_PART_NUM_BANK_BITS=3,C_MEM_PART_NUM_ROW_BITS=13,C_MEM_PART_NUM_COL_BITS=10,C_MEM_PART_TRAS=37500,C_MEM_PART_TRCD=13130,C_MEM_PART_TWR=15000,C_MEM_PART_TRP=13130,C_MEM_PART_TRFC=110000,C_MEM_PART_TREFI=7800000,C_MEM_PART_TWTR=7500,C_MEM_PART_TRTP=7500,C_MEM_PART_TPRDI=1000000,C_MEM_PART_TZQI=128000000,C_MPMC_CLK0_PERIOD_PS=5000,C_MEM_CAS_LATENCY=6,C_MEM_ODT_TYPE=1,C_MEM_REDUCED_DRV=0,C_MEM_REG_DIMM=0,C_MEM_CLK_WIDTH=1,C_MEM_ODT_WIDTH=1,C_MEM_CE_WIDTH=1,C_MEM_CS_N_WIDTH=1,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_DATA_WIDTH=32,C_MEM_BITS_DATA_PER_DQS=8,C_MEM_DM_WIDTH=4,C_MEM_DQS_WIDTH=4,C_MEM_NUM_DIMMS=1,C_MEM_NUM_RANKS=1,C_MEM_DQS_IO_COL=72'b0,C_MEM_DQ_IO_MS=72'b0,C_DDR2_DQSN_ENABLE=1,C_INCLUDE_ECC_SUPPORT=0,C_ECC_DEFAULT_ON=1,C_INCLUDE_ECC_TEST=0,C_ECC_SEC_THRESHOLD=1,C_ECC_DEC_THRESHOLD=1,C_ECC_PEC_THRESHOLD=1,C_ECC_DATA_WIDTH=0,C_ECC_DM_WIDTH=0,C_ECC_DQS_WIDTH=0,C_MEM_PA_SR=0,C_MEM_CAS_WR_LATENCY=5,C_MEM_AUTO_SR="ENABLED",C_MEM_HIGH_
TEMP_SR="NORMAL",C_MEM_DYNAMIC_WRITE_ODT="OFF",C_MEM_WRLVL=1,C_IDELAY_CLK_FREQ="DEFAULT",C_MEM_PHASE_DETECT="DEFAULT",C_MEM_IBUF_LPWR_MODE="DEFAULT",C_MEM_IODELAY_HP_MODE="DEFAULT",C_MEM_SIM_INIT_OPTION="DEFAULT",C_MEM_SIM_CAL_OPTION="DEFAULT",C_MEM_CAL_WIDTH="DEFAULT",C_MEM_NDQS_COL0=3,C_MEM_NDQS_COL1=1,C_MEM_NDQS_COL2=0,C_MEM_NDQS_COL3=0,C_MEM_DQS_LOC_COL0=144'b0100000000100000000,C_MEM_DQS_LOC_COL1=144'b011,C_MEM_DQS_LOC_COL2=144'b0,C_MEM_DQS_LOC_COL3=144'b0,C_MAINT_PRESCALER_PERIOD=200000,C_TBY4TAPVALUE=9999,C_PIM0_BASEADDR=32'b11111111111111111111111111111111,C_PIM0_HIGHADDR=32'b0,C_PIM0_OFFSET=32'b0,C_PIM0_DATA_WIDTH=64,C_PIM0_BASETYPE=2,C_PIM0_SUBTYPE="PLB",C_XCL0_LINESIZE=4,C_XCL0_WRITEXFER=1,C_XCL0_PIPE_STAGES=2,C_XCL0_B_IN_USE=0,C_PIM0_B_SUBTYPE="PLB",C_XCL0_B_LINESIZE=4,C_XCL0_B_WRITEXFER=1,C_SPLB0_AWIDTH=32,C_SPLB0_DWIDTH=64,C_SPLB0_NATIVE_DWIDTH=64,C_SPLB0_NUM_MASTERS=3,C_SPLB0_MID_WIDTH=2,C_SPLB0_P2P=0,C_SPLB0_SUPPORT_BURSTS=1,C_SPLB0_SMALLEST_MASTER=32,C_SDMA_CTRL0_BASEADDR=32'b1111111111111111
1111111111111111,C_SDMA_CTRL0_HIGHADDR=32'b0,C_SDMA_CTRL0_AWIDTH=32,C_SDMA_CTRL0_DWIDTH=64,C_SDMA_CTRL0_NATIVE_DWIDTH=32,C_SDMA_CTRL0_NUM_MASTERS=1,C_SDMA_CTRL0_MID_WIDTH=1,C_SDMA_CTRL0_P2P=1,C_SDMA_CTRL0_SUPPORT_BURSTS=0,C_SDMA_CTRL0_SMALLEST_MASTER=32,C_SDMA0_COMPLETED_ERR_TX=1,C_SDMA0_COMPLETED_ERR_RX=1,C_SDMA0_PRESCALAR=1023,C_SDMA0_PI2LL_CLK_RATIO=1,C_PPC440MC0_BURST_LENGTH=4,C_PPC440MC0_PIPE_STAGES=1,C_VFBC0_CMD_FIFO_DEPTH=32,C_VFBC0_CMD_AFULL_COUNT=3,C_VFBC0_RDWD_DATA_WIDTH=32,C_VFBC0_RDWD_FIFO_DEPTH=1024,C_VFBC0_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI0_RD_FIFO_TYPE="BRAM",C_PI0_WR_FIFO_TYPE="BRAM",C_PI0_ADDRACK_PIPELINE=1,C_PI0_RD_FIFO_APP_PIPELINE=1,C_PI0_RD_FIFO_MEM_PIPELINE=1,C_PI0_WR_FIFO_APP_PIPELINE=1,C_PI0_WR_FIFO_MEM_PIPELINE=1,C_PI0_PM_USED=1,C_PI0_PM_DC_CNTR=1,C_PIM1_BASEADDR=32'b11111111111111111111111111111111,C_PIM1_HIGHADDR=32'b0,C_PIM1_OFFSET=32'b0,C_PIM1_DATA_WIDTH=64,C_PIM1_BASETYPE=1,C_PIM1_SUBTYPE="IXCL",C_XCL1_LINESIZE=8,C_XCL1_WRITEXFER=1,C_XCL1_PIPE_STAGES=2,C_XCL1_B_IN_USE=0,C_PIM1_B_SU
BTYPE="INACTIVE",C_XCL1_B_LINESIZE=4,C_XCL1_B_WRITEXFER=1,C_SPLB1_AWIDTH=32,C_SPLB1_DWIDTH=64,C_SPLB1_NATIVE_DWIDTH=64,C_SPLB1_NUM_MASTERS=1,C_SPLB1_MID_WIDTH=1,C_SPLB1_P2P=1,C_SPLB1_SUPPORT_BURSTS=0,C_SPLB1_SMALLEST_MASTER=32,C_SDMA_CTRL1_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL1_HIGHADDR=32'b0,C_SDMA_CTRL1_AWIDTH=32,C_SDMA_CTRL1_DWIDTH=64,C_SDMA_CTRL1_NATIVE_DWIDTH=32,C_SDMA_CTRL1_NUM_MASTERS=1,C_SDMA_CTRL1_MID_WIDTH=1,C_SDMA_CTRL1_P2P=1,C_SDMA_CTRL1_SUPPORT_BURSTS=0,C_SDMA_CTRL1_SMALLEST_MASTER=32,C_SDMA1_COMPLETED_ERR_TX=1,C_SDMA1_COMPLETED_ERR_RX=1,C_SDMA1_PRESCALAR=1023,C_SDMA1_PI2LL_CLK_RATIO=1,C_PPC440MC1_BURST_LENGTH=4,C_PPC440MC1_PIPE_STAGES=1,C_VFBC1_CMD_FIFO_DEPTH=32,C_VFBC1_CMD_AFULL_COUNT=3,C_VFBC1_RDWD_DATA_WIDTH=32,C_VFBC1_RDWD_FIFO_DEPTH=1024,C_VFBC1_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI1_RD_FIFO_TYPE="BRAM",C_PI1_WR_FIFO_TYPE="BRAM",C_PI1_ADDRACK_PIPELINE=1,C_PI1_RD_FIFO_APP_PIPELINE=1,C_PI1_RD_FIFO_MEM_PIPELINE=1,C_PI1_WR_FIFO_APP_PIPELINE=1,C_PI1_WR_FIFO_MEM_PIPELINE=1,C_PI1_PM_
USED=1,C_PI1_PM_DC_CNTR=1,C_PIM2_BASEADDR=32'b11111111111111111111111111111111,C_PIM2_HIGHADDR=32'b0,C_PIM2_OFFSET=32'b0,C_PIM2_DATA_WIDTH=64,C_PIM2_BASETYPE=1,C_PIM2_SUBTYPE="DXCL",C_XCL2_LINESIZE=4,C_XCL2_WRITEXFER=1,C_XCL2_PIPE_STAGES=2,C_XCL2_B_IN_USE=0,C_PIM2_B_SUBTYPE="INACTIVE",C_XCL2_B_LINESIZE=4,C_XCL2_B_WRITEXFER=1,C_SPLB2_AWIDTH=32,C_SPLB2_DWIDTH=64,C_SPLB2_NATIVE_DWIDTH=64,C_SPLB2_NUM_MASTERS=1,C_SPLB2_MID_WIDTH=1,C_SPLB2_P2P=1,C_SPLB2_SUPPORT_BURSTS=0,C_SPLB2_SMALLEST_MASTER=32,C_SDMA_CTRL2_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL2_HIGHADDR=32'b0,C_SDMA_CTRL2_AWIDTH=32,C_SDMA_CTRL2_DWIDTH=64,C_SDMA_CTRL2_NATIVE_DWIDTH=32,C_SDMA_CTRL2_NUM_MASTERS=1,C_SDMA_CTRL2_MID_WIDTH=1,C_SDMA_CTRL2_P2P=1,C_SDMA_CTRL2_SUPPORT_BURSTS=0,C_SDMA_CTRL2_SMALLEST_MASTER=32,C_SDMA2_COMPLETED_ERR_TX=1,C_SDMA2_COMPLETED_ERR_RX=1,C_SDMA2_PRESCALAR=1023,C_SDMA2_PI2LL_CLK_RATIO=1,C_PPC440MC2_BURST_LENGTH=4,C_PPC440MC2_PIPE_STAGES=1,C_VFBC2_CMD_FIFO_DEPTH=32,C_VFBC2_CMD_AFULL_COUNT=3,C_VFBC2_RDWD_DATA_WIDTH=
32,C_VFBC2_RDWD_FIFO_DEPTH=1024,C_VFBC2_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI2_RD_FIFO_TYPE="BRAM",C_PI2_WR_FIFO_TYPE="BRAM",C_PI2_ADDRACK_PIPELINE=1,C_PI2_RD_FIFO_APP_PIPELINE=1,C_PI2_RD_FIFO_MEM_PIPELINE=1,C_PI2_WR_FIFO_APP_PIPELINE=1,C_PI2_WR_FIFO_MEM_PIPELINE=1,C_PI2_PM_USED=1,C_PI2_PM_DC_CNTR=1,C_PIM3_BASEADDR=32'b11111111111111111111111111111111,C_PIM3_HIGHADDR=32'b0,C_PIM3_OFFSET=32'b0,C_PIM3_DATA_WIDTH=64,C_PIM3_BASETYPE=0,C_PIM3_SUBTYPE="INACTIVE",C_XCL3_LINESIZE=4,C_XCL3_WRITEXFER=1,C_XCL3_PIPE_STAGES=2,C_XCL3_B_IN_USE=0,C_PIM3_B_SUBTYPE="INACTIVE",C_XCL3_B_LINESIZE=4,C_XCL3_B_WRITEXFER=1,C_SPLB3_AWIDTH=32,C_SPLB3_DWIDTH=64,C_SPLB3_NATIVE_DWIDTH=64,C_SPLB3_NUM_MASTERS=1,C_SPLB3_MID_WIDTH=1,C_SPLB3_P2P=1,C_SPLB3_SUPPORT_BURSTS=0,C_SPLB3_SMALLEST_MASTER=32,C_SDMA_CTRL3_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL3_HIGHADDR=32'b0,C_SDMA_CTRL3_AWIDTH=32,C_SDMA_CTRL3_DWIDTH=64,C_SDMA_CTRL3_NATIVE_DWIDTH=32,C_SDMA_CTRL3_NUM_MASTERS=1,C_SDMA_CTRL3_MID_WIDTH=1,C_SDMA_CTRL3_P2P=1,C_SDMA_CTRL3_SUPPORT_
BURSTS=0,C_SDMA_CTRL3_SMALLEST_MASTER=32,C_SDMA3_COMPLETED_ERR_TX=1,C_SDMA3_COMPLETED_ERR_RX=1,C_SDMA3_PRESCALAR=1023,C_SDMA3_PI2LL_CLK_RATIO=1,C_PPC440MC3_BURST_LENGTH=4,C_PPC440MC3_PIPE_STAGES=1,C_VFBC3_CMD_FIFO_DEPTH=32,C_VFBC3_CMD_AFULL_COUNT=3,C_VFBC3_RDWD_DATA_WIDTH=32,C_VFBC3_RDWD_FIFO_DEPTH=1024,C_VFBC3_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI3_RD_FIFO_TYPE="BRAM",C_PI3_WR_FIFO_TYPE="BRAM",C_PI3_ADDRACK_PIPELINE=1,C_PI3_RD_FIFO_APP_PIPELINE=1,C_PI3_RD_FIFO_MEM_PIPELINE=1,C_PI3_WR_FIFO_APP_PIPELINE=1,C_PI3_WR_FIFO_MEM_PIPELINE=1,C_PI3_PM_USED=1,C_PI3_PM_DC_CNTR=1,C_PIM4_BASEADDR=32'b11111111111111111111111111111111,C_PIM4_HIGHADDR=32'b0,C_PIM4_OFFSET=32'b0,C_PIM4_DATA_WIDTH=64,C_PIM4_BASETYPE=0,C_PIM4_SUBTYPE="INACTIVE",C_XCL4_LINESIZE=4,C_XCL4_WRITEXFER=1,C_XCL4_PIPE_STAGES=2,C_XCL4_B_IN_USE=0,C_PIM4_B_SUBTYPE="INACTIVE",C_XCL4_B_LINESIZE=4,C_XCL4_B_WRITEXFER=1,C_SPLB4_AWIDTH=32,C_SPLB4_DWIDTH=64,C_SPLB4_NATIVE_DWIDTH=64,C_SPLB4_NUM_MASTERS=1,C_SPLB4_MID_WIDTH=1,C_SPLB4_P2P=1,C_SPLB4_SUPPORT_BURSTS=0,C_SPLB4_S
MALLEST_MASTER=32,C_SDMA_CTRL4_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL4_HIGHADDR=32'b0,C_SDMA_CTRL4_AWIDTH=32,C_SDMA_CTRL4_DWIDTH=64,C_SDMA_CTRL4_NATIVE_DWIDTH=32,C_SDMA_CTRL4_NUM_MASTERS=1,C_SDMA_CTRL4_MID_WIDTH=1,C_SDMA_CTRL4_P2P=1,C_SDMA_CTRL4_SUPPORT_BURSTS=0,C_SDMA_CTRL4_SMALLEST_MASTER=32,C_SDMA4_COMPLETED_ERR_TX=1,C_SDMA4_COMPLETED_ERR_RX=1,C_SDMA4_PRESCALAR=1023,C_SDMA4_PI2LL_CLK_RATIO=1,C_PPC440MC4_BURST_LENGTH=4,C_PPC440MC4_PIPE_STAGES=1,C_VFBC4_CMD_FIFO_DEPTH=32,C_VFBC4_CMD_AFULL_COUNT=3,C_VFBC4_RDWD_DATA_WIDTH=32,C_VFBC4_RDWD_FIFO_DEPTH=1024,C_VFBC4_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI4_RD_FIFO_TYPE="BRAM",C_PI4_WR_FIFO_TYPE="BRAM",C_PI4_ADDRACK_PIPELINE=1,C_PI4_RD_FIFO_APP_PIPELINE=1,C_PI4_RD_FIFO_MEM_PIPELINE=1,C_PI4_WR_FIFO_APP_PIPELINE=1,C_PI4_WR_FIFO_MEM_PIPELINE=1,C_PI4_PM_USED=1,C_PI4_PM_DC_CNTR=1,C_PIM5_BASEADDR=32'b11111111111111111111111111111111,C_PIM5_HIGHADDR=32'b0,C_PIM5_OFFSET=32'b0,C_PIM5_DATA_WIDTH=64,C_PIM5_BASETYPE=0,C_PIM5_SUBTYPE="INACTIVE",C_XCL5_LINESIZE=4,C_XCL
5_WRITEXFER=1,C_XCL5_PIPE_STAGES=2,C_XCL5_B_IN_USE=0,C_PIM5_B_SUBTYPE="INACTIVE",C_XCL5_B_LINESIZE=4,C_XCL5_B_WRITEXFER=1,C_SPLB5_AWIDTH=32,C_SPLB5_DWIDTH=64,C_SPLB5_NATIVE_DWIDTH=64,C_SPLB5_NUM_MASTERS=1,C_SPLB5_MID_WIDTH=1,C_SPLB5_P2P=1,C_SPLB5_SUPPORT_BURSTS=0,C_SPLB5_SMALLEST_MASTER=32,C_SDMA_CTRL5_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL5_HIGHADDR=32'b0,C_SDMA_CTRL5_AWIDTH=32,C_SDMA_CTRL5_DWIDTH=64,C_SDMA_CTRL5_NATIVE_DWIDTH=32,C_SDMA_CTRL5_NUM_MASTERS=1,C_SDMA_CTRL5_MID_WIDTH=1,C_SDMA_CTRL5_P2P=1,C_SDMA_CTRL5_SUPPORT_BURSTS=0,C_SDMA_CTRL5_SMALLEST_MASTER=32,C_SDMA5_COMPLETED_ERR_TX=1,C_SDMA5_COMPLETED_ERR_RX=1,C_SDMA5_PRESCALAR=1023,C_SDMA5_PI2LL_CLK_RATIO=1,C_PPC440MC5_BURST_LENGTH=4,C_PPC440MC5_PIPE_STAGES=1,C_VFBC5_CMD_FIFO_DEPTH=32,C_VFBC5_CMD_AFULL_COUNT=3,C_VFBC5_RDWD_DATA_WIDTH=32,C_VFBC5_RDWD_FIFO_DEPTH=1024,C_VFBC5_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI5_RD_FIFO_TYPE="BRAM",C_PI5_WR_FIFO_TYPE="BRAM",C_PI5_ADDRACK_PIPELINE=1,C_PI5_RD_FIFO_APP_PIPELINE=1,C_PI5_RD_FIFO_MEM_PIPELINE=1,C_P
I5_WR_FIFO_APP_PIPELINE=1,C_PI5_WR_FIFO_MEM_PIPELINE=1,C_PI5_PM_USED=1,C_PI5_PM_DC_CNTR=1,C_PIM6_BASEADDR=32'b11111111111111111111111111111111,C_PIM6_HIGHADDR=32'b0,C_PIM6_OFFSET=32'b0,C_PIM6_DATA_WIDTH=64,C_PIM6_BASETYPE=0,C_PIM6_SUBTYPE="INACTIVE",C_XCL6_LINESIZE=4,C_XCL6_WRITEXFER=1,C_XCL6_PIPE_STAGES=2,C_XCL6_B_IN_USE=0,C_PIM6_B_SUBTYPE="INACTIVE",C_XCL6_B_LINESIZE=4,C_XCL6_B_WRITEXFER=1,C_SPLB6_AWIDTH=32,C_SPLB6_DWIDTH=64,C_SPLB6_NATIVE_DWIDTH=64,C_SPLB6_NUM_MASTERS=1,C_SPLB6_MID_WIDTH=1,C_SPLB6_P2P=1,C_SPLB6_SUPPORT_BURSTS=0,C_SPLB6_SMALLEST_MASTER=32,C_SDMA_CTRL6_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL6_HIGHADDR=32'b0,C_SDMA_CTRL6_AWIDTH=32,C_SDMA_CTRL6_DWIDTH=64,C_SDMA_CTRL6_NATIVE_DWIDTH=32,C_SDMA_CTRL6_NUM_MASTERS=1,C_SDMA_CTRL6_MID_WIDTH=1,C_SDMA_CTRL6_P2P=1,C_SDMA_CTRL6_SUPPORT_BURSTS=0,C_SDMA_CTRL6_SMALLEST_MASTER=32,C_SDMA6_COMPLETED_ERR_TX=1,C_SDMA6_COMPLETED_ERR_RX=1,C_SDMA6_PRESCALAR=1023,C_SDMA6_PI2LL_CLK_RATIO=1,C_PPC440MC6_BURST_LENGTH=4,C_PPC440MC6_PIPE_STAGES=1,C_VFBC6_
CMD_FIFO_DEPTH=32,C_VFBC6_CMD_AFULL_COUNT=3,C_VFBC6_RDWD_DATA_WIDTH=32,C_VFBC6_RDWD_FIFO_DEPTH=1024,C_VFBC6_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI6_RD_FIFO_TYPE="BRAM",C_PI6_WR_FIFO_TYPE="BRAM",C_PI6_ADDRACK_PIPELINE=1,C_PI6_RD_FIFO_APP_PIPELINE=1,C_PI6_RD_FIFO_MEM_PIPELINE=1,C_PI6_WR_FIFO_APP_PIPELINE=1,C_PI6_WR_FIFO_MEM_PIPELINE=1,C_PI6_PM_USED=1,C_PI6_PM_DC_CNTR=1,C_PIM7_BASEADDR=32'b11111111111111111111111111111111,C_PIM7_HIGHADDR=32'b0,C_PIM7_OFFSET=32'b0,C_PIM7_DATA_WIDTH=64,C_PIM7_BASETYPE=0,C_PIM7_SUBTYPE="INACTIVE",C_XCL7_LINESIZE=4,C_XCL7_WRITEXFER=1,C_XCL7_PIPE_STAGES=2,C_XCL7_B_IN_USE=0,C_PIM7_B_SUBTYPE="INACTIVE",C_XCL7_B_LINESIZE=4,C_XCL7_B_WRITEXFER=1,C_SPLB7_AWIDTH=32,C_SPLB7_DWIDTH=64,C_SPLB7_NATIVE_DWIDTH=64,C_SPLB7_NUM_MASTERS=1,C_SPLB7_MID_WIDTH=1,C_SPLB7_P2P=1,C_SPLB7_SUPPORT_BURSTS=0,C_SPLB7_SMALLEST_MASTER=32,C_SDMA_CTRL7_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL7_HIGHADDR=32'b0,C_SDMA_CTRL7_AWIDTH=32,C_SDMA_CTRL7_DWIDTH=64,C_SDMA_CTRL7_NATIVE_DWIDTH=32,C_SDMA_CTRL7_NUM_MASTERS
=1,C_SDMA_CTRL7_MID_WIDTH=1,C_SDMA_CTRL7_P2P=1,C_SDMA_CTRL7_SUPPORT_BURSTS=0,C_SDMA_CTRL7_SMALLEST_MASTER=32,C_SDMA7_COMPLETED_ERR_TX=1,C_SDMA7_COMPLETED_ERR_RX=1,C_SDMA7_PRESCALAR=1023,C_SDMA7_PI2LL_CLK_RATIO=1,C_PPC440MC7_BURST_LENGTH=4,C_PPC440MC7_PIPE_STAGES=1,C_VFBC7_CMD_FIFO_DEPTH=32,C_VFBC7_CMD_AFULL_COUNT=3,C_VFBC7_RDWD_DATA_WIDTH=32,C_VFBC7_RDWD_FIFO_DEPTH=1024,C_VFBC7_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI7_RD_FIFO_TYPE="BRAM",C_PI7_WR_FIFO_TYPE="BRAM",C_PI7_ADDRACK_PIPELINE=1,C_PI7_RD_FIFO_APP_PIPELINE=1,C_PI7_RD_FIFO_MEM_PIPELINE=1,C_PI7_WR_FIFO_APP_PIPELINE=1,C_PI7_WR_FIFO_MEM_PIPELINE=1,C_PI7_PM_USED=1,C_PI7_PM_DC_CNTR=1,C_WR_TRAINING_PORT=0,C_ARB_BRAM_INIT_00=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000,C_ARB_BRAM_INIT_01=256'b011111111111111111111111100000000111111111111111111111111000000001111
111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_02=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000,C_ARB_BRAM_INIT_03=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_04=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000,C_ARB_BRAM_INIT_05=25
6'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_06=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000,C_ARB_BRAM_INIT_07=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_NCK_PER_CLK=2,C_TWR=15000,C_CTRL_COMPLETE_INDEX=0,C_CTRL_IS_WRITE_INDEX=1,C_CTRL_PHYIF_RAS_N_INDEX=0,C_CTRL_PHYIF_CAS_N_INDEX=0,C_CTRL_PHYIF_WE_N_INDEX=0,C_CTRL_RMW_INDEX=0,C_CTRL_SKIP_0_INDEX=0,C_CTRL_PHYIF_DQS_O_INDEX=0
,C_CTRL_SKIP_1_INDEX=0,C_CTRL_DP_RDFIFO_PUSH_INDEX=0,C_CTRL_SKIP_2_INDEX=0,C_CTRL_AP_COL_CNT_LOAD_INDEX=12,C_CTRL_AP_COL_CNT_ENABLE_INDEX=13,C_CTRL_AP_PRECHARGE_ADDR10_INDEX=14,C_CTRL_AP_ROW_COL_SEL_INDEX=15,C_CTRL_PHYIF_FORCE_DM_INDEX=0,C_CTRL_REPEAT4_INDEX=17,C_CTRL_DFI_RAS_N_0_INDEX=2,C_CTRL_DFI_CAS_N_0_INDEX=3,C_CTRL_DFI_WE_N_0_INDEX=4,C_CTRL_DFI_RAS_N_1_INDEX=20,C_CTRL_DFI_CAS_N_1_INDEX=21,C_CTRL_DFI_WE_N_1_INDEX=22,C_CTRL_DP_WRFIFO_POP_INDEX=8,C_CTRL_DFI_WRDATA_EN_INDEX=18,C_CTRL_DFI_RDDATA_EN_INDEX=19,C_CTRL_AP_OTF_ADDR12_INDEX=23,C_CTRL_ARB_RDMODWR_DELAY=0,C_CTRL_AP_COL_DELAY=1,C_CTRL_AP_PI_ADDR_CE_DELAY=0,C_CTRL_AP_PORT_SELECT_DELAY=0,C_CTRL_AP_PIPELINE1_CE_DELAY=0,C_CTRL_DP_LOAD_RDWDADDR_DELAY=2,C_CTRL_DP_RDFIFO_WHICHPORT_DELAY=15,C_CTRL_DP_SIZE_DELAY=2,C_CTRL_DP_WRFIFO_WHICHPORT_DELAY=1,C_CTRL_PHYIF_DUMMYREADSTART_DELAY=5,C_CTRL_Q0_DELAY=1,C_CTRL_Q1_DELAY=1,C_CTRL_Q2_DELAY=2,C_CTRL_Q3_DELAY=2,C_CTRL_Q4_DELAY=2,C_CTRL_Q5_DELAY=0,C_CTRL_Q6_DELAY=0,C_CTRL_Q7_DELAY=0,C_CTRL_Q8_DELAY=1,C_CTRL_Q9_DELAY=0
,C_CTRL_Q10_DELAY=0,C_CTRL_Q11_DELAY=0,C_CTRL_Q12_DELAY=1,C_CTRL_Q13_DELAY=1,C_CTRL_Q14_DELAY=1,C_CTRL_Q15_DELAY=1,C_CTRL_Q16_DELAY=0,C_CTRL_Q17_DELAY=1,C_CTRL_Q18_DELAY=2,C_CTRL_Q19_DELAY=2,C_CTRL_Q20_DELAY=2,C_CTRL_Q21_DELAY=2,C_CTRL_Q22_DELAY=2,C_CTRL_Q23_DELAY=1,C_CTRL_Q24_DELAY=0,C_CTRL_Q25_DELAY=0,C_CTRL_Q26_DELAY=0,C_CTRL_Q27_DELAY=0,C_CTRL_Q28_DELAY=0,C_CTRL_Q29_DELAY=0,C_CTRL_Q30_DELAY=0,C_CTRL_Q31_DELAY=0,C_CTRL_Q32_DELAY=0,C_CTRL_Q33_DELAY=0,C_CTRL_Q34_DELAY=0,C_CTRL_Q35_DELAY=0,C_SKIP_1_VALUE=32'b01,C_SKIP_2_VALUE=32'b01,C_SKIP_3_VALUE=32'b01,C_SKIP_4_VALUE=32'b01,C_SKIP_5_VALUE=32'b01,C_SKIP_6_VALUE=32'b01,C_SKIP_7_VALUE=32'b01,C_B16_REPEAT_CNT=0,C_B32_REPEAT_CNT=0,C_B64_REPEAT_CNT=0,C_ZQCS_REPEAT_CNT=6,C_BASEADDR_CTRL0=12'b0,C_HIGHADDR_CTRL0=12'b01111,C_BASEADDR_CTRL1=12'b010000,C_HIGHADDR_CTRL1=12'b011011,C_BASEADDR_CTRL2=12'b011100,C_HIGHADDR_CTRL2=12'b0101011,C_BASEADDR_CTRL3=12'b0101100,C_HIGHADDR_CTRL3=12'b0110111,C_BASEADDR_CTRL4=12'b0111000,C_HIGHADDR_CTRL4=12'b01000111,C_BASEADDR_CTRL5=1
2'b01001000,C_HIGHADDR_CTRL5=12'b01010011,C_BASEADDR_CTRL6=12'b01010100,C_HIGHADDR_CTRL6=12'b01100011,C_BASEADDR_CTRL7=12'b01100100,C_HIGHADDR_CTRL7=12'b01101111,C_BASEADDR_CTRL8=12'b01110000,C_HIGHADDR_CTRL8=12'b010000001,C_BASEADDR_CTRL9=12'b010000010,C_HIGHADDR_CTRL9=12'b010001110,C_BASEADDR_CTRL10=12'b010001111,C_HIGHADDR_CTRL10=12'b010100100,C_BASEADDR_CTRL11=12'b010100101,C_HIGHADDR_CTRL11=12'b010110101,C_BASEADDR_CTRL12=12'b010110110,C_HIGHADDR_CTRL12=12'b011010011,C_BASEADDR_CTRL13=12'b011010100,C_HIGHADDR_CTRL13=12'b011101100,C_BASEADDR_CTRL14=12'b011101101,C_HIGHADDR_CTRL14=12'b0100000110,C_BASEADDR_CTRL15=12'b0100000111,C_HIGHADDR_CTRL15=12'b0100000111,C_BASEADDR_CTRL16=12'b0100001000,C_HIGHADDR_CTRL16=12'b0100010000,C_CTRL_BRAM_INIT_3F=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3E=256'b
0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3B=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTR
L_BRAM_INIT_3A=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_39=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_38=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_37=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000
00001011111100,C_CTRL_BRAM_INIT_36=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_35=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_34=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_33=256'b010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111
0000000000000000000000001011111100,C_CTRL_BRAM_INIT_32=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_31=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_30=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2F=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000
000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2E=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2B=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000
10111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2A=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_29=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_28=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_27=256'b010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000
0000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_26=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_25=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_24=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_23=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000
000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_22=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000011100000000000000011100,C_CTRL_BRAM_INIT_21=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001110010000000000001110000000000011100000000000000001100,C_CTRL_BRAM_INIT_20=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110100000000011100000000000000011100,C_CTRL_BRAM_INIT_1F=256'b011100000000000000011100000000000111000000000000000111000000000001110000000
00000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100,C_CTRL_BRAM_INIT_1E=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000010000000000000000011100,C_CTRL_BRAM_INIT_1D=256'b01110000000000000001110000000000011100000000000000011100000000000111000001000000000010000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100,C_CTRL_BRAM_INIT_1C=256'b01111000000000000001110100000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100,C_CTRL_BRAM_INIT_1B=256'b011
11000000000000001110000000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100,C_CTRL_BRAM_INIT_1A=256'b01110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010,C_CTRL_BRAM_INIT_19=256'b01110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000001110100000000000001111000000000100101000010000000011110,C_CTRL_BRAM_INIT_18=256'b0111010000000001000111100000000010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110100000000010001111000000000100101000010000100011110000000000111010000000
0010001111000000000100101000010000100011110,C_CTRL_BRAM_INIT_17=256'b01110100000000010001111000000000100101000010000100011110000000000111010000000001000111100000000010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110000000100010001111000000000011100000000000100011110,C_CTRL_BRAM_INIT_16=256'b01110000100000000001101000000000011100000000000000011110000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011110000000000000011101,C_CTRL_BRAM_INIT_15=256'b011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011100000001000000011100,C_CTRL_BRAM_INIT_14=256'b011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111
00000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110,C_CTRL_BRAM_INIT_13=256'b01110000000000000001111100000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000010000000011110000000000111010000000000000111100000000010010100001000000001111000000000011101000000000100011110,C_CTRL_BRAM_INIT_12=256'b010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110100000000010001111000000000100101000010000100011110000000000111000000010001000111100000000001110000000000010001111000000000011100001000000000011010,C_CTRL_BRAM_INIT_11=256'b01110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000010000001000000000111000000000001111000000000000001110100000000110110000010000000011100,C_CTRL_BRAM_INIT_10=256'b01111000000000000001110000000000110110000010000000011100000
000000111000000010000000111000000000001110000000000000001110000000000011100001000000000011000000000000111000000000000000111000000000001110000000000000001111000000000011100000000000000011110,C_CTRL_BRAM_INIT_0F=256'b01110000000000000001111000000000011100000100000000001010000000000111000000000000000111100000000001110000000000000001111100000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000010000000011110,C_CTRL_BRAM_INIT_0E=256'b01110100000000000001111000000000100101000010000000011110000000000111010000000001000111100000000010010100001000010001111000000000011100000001000100011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110,C_CTRL_BRAM_INIT_0D=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011100000000000000011100000000000111000000000000000111010000000001111000000000000001110000000000110110000010000000011100,C_CTRL_BRAM_
INIT_0C=256'b01110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010,C_CTRL_BRAM_INIT_0B=256'b01110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000001110100000000000001111000000000100101000010000000011110,C_CTRL_BRAM_INIT_0A=256'b01110000000100010001111000000000011100000000000100011110000000000111000010000000000110100000000001110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100,C_CTRL_BRAM_INIT_09=256'b011100000000000000011100000000000111000000000000000111010000000001110000000000000001110000000000010110000010000000011100000000000111000000010000000111000000000001110000000000000001110000000
00001110000100000000001100000000000011100000000000000011100,C_CTRL_BRAM_INIT_08=256'b01110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110000000000111000000000000000111110000000001110000000000000001111000000000011100000000000000011110,C_CTRL_BRAM_INIT_07=256'b01110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000000010100001000000001111000000000011100000001000000011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110,C_CTRL_BRAM_INIT_06=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011100000000000000011100000000000111000000000000000111010000000001110000000000000001110000000000010110000010000000011100,C_CTRL_BRAM_INIT_05=256'b011100000001000000011100000000000111000000000000000111000000000001110000100000000001100000000000011100000000000000011
10000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010,C_CTRL_BRAM_INIT_04=256'b01110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000000101000010000000011110,C_CTRL_BRAM_INIT_03=256'b01110000000100000001111000000000011100000000000100011110000000000111000010000000000110100000000001110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100,C_CTRL_BRAM_INIT_02=256'b01110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001011000001000000001110000000000011100000001000000011100000000000111000000000000000111000000000001110000100000000001100000000000011100000000000000011100,C_CTRL_BRAM_INIT_01=256'b011100000000000000011110000000000111000000000
00000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110000000000111000000000000000111110000000001110000000000000001111000000000011100000000000000011110,C_CTRL_BRAM_INIT_00=256'b01110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000000010100001000000001111000000000011100000001000000011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110,C_CTRL_BRAM_SRVAL=36'b01011111100,C_CTRL_BRAM_INITP_07=256'b0,C_CTRL_BRAM_INITP_06=256'b0,C_CTRL_BRAM_INITP_05=256'b0,C_CTRL_BRAM_INITP_04=256'b0,C_CTRL_BRAM_INITP_03=256'b0,C_CTRL_BRAM_INITP_02=256'b0,C_CTRL_BRAM_INITP_01=256'b0,C_CTRL_BRAM_INITP_00=256'b0>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc.v" Line 3459: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <IDELAYCTRL>.

Elaborating module
<mpmc_core(C_FAMILY="virtex6",C_USE_MIG_S3_PHY=0,C_USE_MIG_V4_PHY=0,C_USE_MIG_V5_PHY=0,C_USE_MIG_V6_PHY=1,C_USE_MCB_S6_PHY=0,C_IODELAY_GRP="DDR3_SDRAM",C_SPEEDGRADE_INT=1,C_MEM_TYPE="DDR3",C_DEBUG_REG_ENABLE=0,C_USE_STATIC_PHY=0,C_STATIC_PHY_RDDATA_CLK_SEL=0,C_STATIC_PHY_RDDATA_SWAP_RISE=0,C_STATIC_PHY_RDEN_DELAY=5,C_MEM_PART_NUM_COL_BITS=10,C_ARB0_NUM_SLOTS=8,C_PORT_CONFIG=1,C_MEM_ADDR_ORDER="BANK_ROW_COLUMN",C_MEM_CALIBRATION_MODE=1,C_MEM_CALIBRATION_DELAY="HALF",C_MEM_CALIBRATION_SOFT_IP="FALSE",C_MEM_SKIP_IN_TERM_CAL=1,C_MEM_SKIP_DYNAMIC_CAL=1,C_MEM_SKIP_DYN_IN_TERM=1,C_MEM_CALIBRATION_BYPASS="NO",C_MCB_DRP_CLK_PRESENT=0,C_MEM_TZQINIT_MAXCNT=528,C_MCB_LDQSP_TAP_DELAY_VAL=0,C_MCB_UDQSP_TAP_DELAY_VAL=0,C_MCB_LDQSN_TAP_DELAY_VAL=0,C_MCB_UDQSN_TAP_DELAY_VAL=0,C_MCB_DQ0_TAP_DELAY_VAL=0,C_MCB_DQ1_TAP_DELAY_VAL=0,C_MCB_DQ2_TAP_DELAY_VAL=0,C_MCB_DQ3_TAP_DELAY_VAL=0,C_MCB_DQ4_TAP_DELAY_VAL=0,C_MCB_DQ5_TAP_DELAY_VAL=0,C_MCB_DQ6_TAP_DELAY_VAL=0,C_MCB_DQ7_TAP_DELAY_VAL=0,C_MCB_DQ8_TAP_DELAY_VAL=0,C_MCB_DQ9_TAP_DELAY_
VAL=0,C_MCB_DQ10_TAP_DELAY_VAL=0,C_MCB_DQ11_TAP_DELAY_VAL=0,C_MCB_DQ12_TAP_DELAY_VAL=0,C_MCB_DQ13_TAP_DELAY_VAL=0,C_MCB_DQ14_TAP_DELAY_VAL=0,C_MCB_DQ15_TAP_DELAY_VAL=0,C_MPMC_CLK_MEM_2X_PERIOD_PS=1250,C_MCB_USE_EXTERNAL_BUFPLL=0,C_INCLUDE_ECC_SUPPORT=0,C_INCLUDE_ECC_TEST=0,C_ECC_DEFAULT_ON=1,C_ECC_SEC_THRESHOLD=1,C_ECC_DEC_THRESHOLD=1,C_ECC_PEC_THRESHOLD=1,C_IS_DDR=1'b1,C_SPECIAL_BOARD=0,C_MEM_PA_SR=0,C_MEM_CAS_WR_LATENCY=5,C_MEM_AUTO_SR="ENABLED",C_MEM_HIGH_TEMP_SR="NORMAL",C_MEM_DYNAMIC_WRITE_ODT="OFF",C_MEM_WRLVL=1,C_IDELAY_CLK_FREQ="DEFAULT",C_MEM_PHASE_DETECT="DEFAULT",C_MEM_IBUF_LPWR_MODE="DEFAULT",C_MEM_IODELAY_HP_MODE="DEFAULT",C_MEM_SIM_INIT_OPTION="DEFAULT",C_MEM_SIM_CAL_OPTION="DEFAULT",C_MEM_CAL_WIDTH="DEFAULT",C_MEM_NDQS_COL0=3,C_MEM_NDQS_COL1=1,C_MEM_NDQS_COL2=0,C_MEM_NDQS_COL3=0,C_MEM_DQS_LOC_COL0=144'b0100000000100000000,C_MEM_DQS_LOC_COL1=144'b011,C_MEM_DQS_LOC_COL2=144'b0,C_MEM_DQS_LOC_COL3=144'b0,C_NUM_PORTS=3,C_MEM_DQS_IO_COL=72'b0,C_MEM_DQ_IO_MS=72'b0,C_MEM_DQS_MATCHED=1'b0,C_MEM_CAS_LATE
NCY0=6,C_MEM_CAS_LATENCY1=0,C_MEM_BURST_LENGTH=4'b1000,C_MEM_ADDITIVE_LATENCY=0,C_MEM_ODT_TYPE=1,C_MEM_REDUCED_DRV=0,C_MEM_REG_DIMM=0,C_MPMC_CLK_PERIOD=5000,C_MEM_PART_TRAS=37500,C_MEM_PART_TRCD=13130,C_MEM_PART_TWR=15000,C_MEM_PART_TREFI=7800000,C_MEM_PART_TRP=13130,C_MEM_PART_TRFC=110000,C_MEM_PART_TWTR=7500,C_MEM_PART_TRTP=7500,C_MEM_PART_TPRDI=1000000,C_MEM_PART_TZQI=128000000,C_MEM_DDR2_ENABLE=1'b0,C_MEM_DQSN_ENABLE=1'b1,C_MEM_DQS_GATE_EN=1'b1,C_MEM_IDEL_HIGH_PERF="FALSE",C_MEM_CLK_WIDTH=1,C_MEM_ODT_WIDTH=1,C_MEM_CE_WIDTH=1,C_MEM_CS_N_WIDTH=1,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_ECC_DATA_WIDTH_INT=0,C_ECC_DATA_WIDTH=0,C_ECC_DM_WIDTH=0,C_ECC_DM_WIDTH_INT=32'b0,C_ECC_DQS_WIDTH=0,C_ECC_DQS_WIDTH_INT=32'b0,C_MEM_DATA_WIDTH=32,C_MEM_DATA_WIDTH_INT=32'b010000000,C_MEM_DM_WIDTH=4,C_MEM_DM_WIDTH_INT=32'b010000,C_MEM_DQS_WIDTH=4,C_MEM_DQS_WIDTH_INT=32'b010000,C_MEM_BITS_DATA_PER_DQS=8,C_MEM_NUM_DIMMS=1,C_MEM_NUM_RANKS=1,C_MEM_SUPPORTED_TOTAL_OFFSETS=32'b010000000000000000000000000000,C_MEM_SUPPORTED_DIMM_
OFFSETS=32'b010000000000000000000000000000,C_MEM_SUPPORTED_RANK_OFFSETS=32'b010000000000000000000000000000,C_MEM_SUPPORTED_BANK_OFFSETS=32'b010000000000000000000000000,C_MEM_SUPPORTED_ROW_OFFSETS=32'b01000000000000,C_MEM_SUPPORTED_COL_OFFSETS=32'b0100,C_WR_TRAINING_PORT=0,C_PIX_ADDR_WIDTH_MAX=32,C_PIX_DATA_WIDTH_MAX=64,C_PI_DATA_WIDTH=8'b01,C_PI_RD_FIFO_TYPE=16'b1111111111111111,C_PI_WR_FIFO_TYPE=16'b1111111111110011,C_RD_FIFO_APP_PIPELINE=8'b11111111,C_RD_FIFO_MEM_PIPELINE=8'b11111111,C_WR_FIFO_APP_PIPELINE=8'b11111111,C_WR_FIFO_MEM_PIPELINE=8'b11111111,C_PIX_BE_WIDTH_MAX=8,C_PIX_RDWDADDR_WIDTH_MAX=4,C_WR_DATAPATH_TML_PIPELINE=1,C_RD_DATAPATH_TML_MAX_FANOUT=0,C_AP_PIPELINE1=1'b1,C_AP_PIPELINE2=1'b1,C_NUM_CTRL_SIGNALS=36,C_PIPELINE_ADDRACK=8'b11111111,C_CP_PIPELINE=1'b1,C_ARB_PIPELINE=1,C_MAX_REQ_ALLOWED=1,C_REQ_PENDING_CNTR_WIDTH=1,C_REFRESH_CNT_MAX=1560,C_REFRESH_CNT_WIDTH=11,C_MAINT_PRESCALER_DIV=40,C_REFRESH_TIMER_DIV=38,C_PERIODIC_RD_TIMER_DIV=5,C_MAINT_PRESCALER_PERIOD_NS=200,C_ZQ_TIMER_DIV=640000,C_ECC
_NUM_REG=16,C_STATIC_PHY_NUM_REG=1,C_WORD_WRITE_SEQ=0,C_WORD_READ_SEQ=1,C_DOUBLEWORD_WRITE_SEQ=2,C_DOUBLEWORD_READ_SEQ=3,C_CL4_WRITE_SEQ=4,C_CL4_READ_SEQ=5,C_CL8_WRITE_SEQ=6,C_CL8_READ_SEQ=7,C_B16_WRITE_SEQ=8,C_B16_READ_SEQ=9,C_B32_WRITE_SEQ=10,C_B32_READ_SEQ=11,C_B64_WRITE_SEQ=12,C_B64_READ_SEQ=13,C_NOP_SEQ=15,C_REFH_SEQ=14,C_NCK_PER_CLK=2,C_TWR=15000,C_CTRL_COMPLETE_INDEX=0,C_CTRL_IS_WRITE_INDEX=1,C_CTRL_PHYIF_RAS_N_INDEX=0,C_CTRL_PHYIF_CAS_N_INDEX=0,C_CTRL_PHYIF_WE_N_INDEX=0,C_CTRL_RMW_INDEX=0,C_CTRL_SKIP_0_INDEX=0,C_CTRL_PHYIF_DQS_O_INDEX=0,C_CTRL_SKIP_1_INDEX=0,C_CTRL_DP_RDFIFO_PUSH_INDEX=0,C_CTRL_SKIP_2_INDEX=0,C_CTRL_AP_COL_CNT_LOAD_INDEX=12,C_CTRL_AP_COL_CNT_ENABLE_INDEX=13,C_CTRL_AP_PRECHARGE_ADDR10_INDEX=14,C_CTRL_AP_ROW_COL_SEL_INDEX=15,C_CTRL_PHYIF_FORCE_DM_INDEX=0,C_CTRL_REPEAT4_INDEX=17,C_CTRL_DFI_RAS_N_0_INDEX=2,C_CTRL_DFI_CAS_N_0_INDEX=3,C_CTRL_DFI_WE_N_0_INDEX=4,C_CTRL_DFI_RAS_N_1_INDEX=20,C_CTRL_DFI_CAS_N_1_INDEX=21,C_CTRL_DFI_WE_N_1_INDEX=22,C_CTRL_DP_WRFIFO_POP_INDEX=8,C_CTRL_DFI_WRDATA_EN
_INDEX=18,C_CTRL_DFI_RDDATA_EN_INDEX=19,C_CTRL_AP_OTF_ADDR12_INDEX=23,C_CTRL_ARB_RDMODWR_DELAY=0,C_CTRL_AP_COL_DELAY=1,C_CTRL_AP_PI_ADDR_CE_DELAY=0,C_CTRL_AP_PORT_SELECT_DELAY=0,C_CTRL_AP_PIPELINE1_CE_DELAY=0,C_CTRL_DP_LOAD_RDWDADDR_DELAY=2,C_CTRL_DP_RDFIFO_WHICHPORT_DELAY=15,C_CTRL_DP_SIZE_DELAY=2,C_CTRL_DP_WRFIFO_WHICHPORT_DELAY=1,C_CTRL_PHYIF_DUMMYREADSTART_DELAY=5,C_CTRL_Q0_DELAY=1,C_CTRL_Q1_DELAY=1,C_CTRL_Q2_DELAY=2,C_CTRL_Q3_DELAY=2,C_CTRL_Q4_DELAY=2,C_CTRL_Q5_DELAY=0,C_CTRL_Q6_DELAY=0,C_CTRL_Q7_DELAY=0,C_CTRL_Q8_DELAY=1,C_CTRL_Q9_DELAY=0,C_CTRL_Q10_DELAY=0,C_CTRL_Q11_DELAY=0,C_CTRL_Q12_DELAY=1,C_CTRL_Q13_DELAY=1,C_CTRL_Q14_DELAY=1,C_CTRL_Q15_DELAY=1,C_CTRL_Q16_DELAY=0,C_CTRL_Q17_DELAY=1,C_CTRL_Q18_DELAY=2,C_CTRL_Q19_DELAY=2,C_CTRL_Q20_DELAY=2,C_CTRL_Q21_DELAY=2,C_CTRL_Q22_DELAY=2,C_CTRL_Q23_DELAY=1,C_CTRL_Q24_DELAY=0,C_CTRL_Q25_DELAY=0,C_CTRL_Q26_DELAY=0,C_CTRL_Q27_DELAY=0,C_CTRL_Q28_DELAY=0,C_CTRL_Q29_DELAY=0,C_CTRL_Q30_DELAY=0,C_CTRL_Q31_DELAY=0,C_CTRL_Q32_DELAY=0,C_CTRL_Q33_DELAY=0,C_CTRL_Q34_DELAY=
0,C_CTRL_Q35_DELAY=0,C_ARB0_ALGO="ROUND_ROBIN",C_BASEADDR_ARB0=9'b0,C_HIGHADDR_ARB0=32'b0111,C_BASEADDR_ARB1=9'b010000,C_HIGHADDR_ARB1=9'b011111,C_BASEADDR_ARB2=9'b0100000,C_HIGHADDR_ARB2=9'b0101111,C_BASEADDR_ARB3=9'b0110000,C_HIGHADDR_ARB3=9'b0111111,C_BASEADDR_ARB4=9'b01000000,C_HIGHADDR_ARB4=9'b01001111,C_BASEADDR_ARB5=9'b01010000,C_HIGHADDR_ARB5=9'b01011111,C_BASEADDR_ARB6=9'b01100000,C_HIGHADDR_ARB6=9'b01101111,C_BASEADDR_ARB7=9'b01110000,C_HIGHADDR_ARB7=9'b01111111,C_BASEADDR_ARB8=9'b010000000,C_HIGHADDR_ARB8=9'b010001111,C_BASEADDR_ARB9=9'b010010000,C_HIGHADDR_ARB9=9'b010011111,C_BASEADDR_ARB10=9'b010100000,C_HIGHADDR_ARB10=9'b010101111,C_BASEADDR_ARB11=9'b010110000,C_HIGHADDR_ARB11=9'b010111111,C_BASEADDR_ARB12=9'b011000000,C_HIGHADDR_ARB12=9'b011001111,C_BASEADDR_ARB13=9'b011010000,C_HIGHADDR_ARB13=9'b011011111,C_BASEADDR_ARB14=9'b011100000,C_HIGHADDR_ARB14=9'b011101111,C_BASEADDR_ARB15=9'b011110000,C_HIGHADDR_ARB15=9'b011111111,C_ARB_BRAM_SRVAL_A=36'b0,C_ARB_BRAM_SRVAL_B=36'b0,C_ARB_BRAM_INIT_00=25
6'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000,C_ARB_BRAM_INIT_01=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_02=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000,C_ARB_BRAM_INIT_03=256'b0111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111
11111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_04=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000,C_ARB_BRAM_INIT_05=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_06=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000,C_ARB_BRAM_INIT_07=256'b0111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000
00111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_08=256'b0,C_ARB_BRAM_INIT_09=256'b0,C_ARB_BRAM_INIT_0A=256'b0,C_ARB_BRAM_INIT_0B=256'b0,C_ARB_BRAM_INIT_0C=256'b0,C_ARB_BRAM_INIT_0D=256'b0,C_ARB_BRAM_INIT_0E=256'b0,C_ARB_BRAM_INIT_0F=256'b0,C_ARB_BRAM_INIT_10=256'b0,C_ARB_BRAM_INIT_11=256'b0,C_ARB_BRAM_INIT_12=256'b0,C_ARB_BRAM_INIT_13=256'b0,C_ARB_BRAM_INIT_14=256'b0,C_ARB_BRAM_INIT_15=256'b0,C_ARB_BRAM_INIT_16=256'b0,C_ARB_BRAM_INIT_17=256'b0,C_ARB_BRAM_INIT_18=256'b0,C_ARB_BRAM_INIT_19=256'b0,C_ARB_BRAM_INIT_1A=256'b0,C_ARB_BRAM_INIT_1B=256'b0,C_ARB_BRAM_INIT_1C=256'b0,C_ARB_BRAM_INIT_1D=256'b0,C_ARB_BRAM_INIT_1E=256'b0,C_ARB_BRAM_INIT_1F=256'b0,C_ARB_BRAM_INIT_20=256'b0,C_ARB_BRAM_INIT_21=256'b0,C_ARB_BRAM_INIT_22=256'b0,C_ARB_BRAM_INIT_23=256'b0,C_ARB_BRAM_INIT_24=256'b0,C_ARB_BRAM_INIT_25=256'b0,C_ARB_BRAM_INIT_26=256'b0,C_ARB_BRAM_INIT_27=256'b0,C_ARB_BRAM_INIT_28=256'b0,C_ARB_BRAM_INIT_29=256'b0,C_ARB_BRAM_INIT_2
A=256'b0,C_ARB_BRAM_INIT_2B=256'b0,C_ARB_BRAM_INIT_2C=256'b0,C_ARB_BRAM_INIT_2D=256'b0,C_ARB_BRAM_INIT_2E=256'b0,C_ARB_BRAM_INIT_2F=256'b0,C_ARB_BRAM_INIT_30=256'b0,C_ARB_BRAM_INIT_31=256'b0,C_ARB_BRAM_INIT_32=256'b0,C_ARB_BRAM_INIT_33=256'b0,C_ARB_BRAM_INIT_34=256'b0,C_ARB_BRAM_INIT_35=256'b0,C_ARB_BRAM_INIT_36=256'b0,C_ARB_BRAM_INIT_37=256'b0,C_ARB_BRAM_INIT_38=256'b0,C_ARB_BRAM_INIT_39=256'b0,C_ARB_BRAM_INIT_3A=256'b0,C_ARB_BRAM_INIT_3B=256'b0,C_ARB_BRAM_INIT_3C=256'b0,C_ARB_BRAM_INIT_3D=256'b0,C_ARB_BRAM_INIT_3E=256'b0,C_ARB_BRAM_INIT_3F=256'b0,C_ARB_BRAM_INITP_00=256'b0,C_ARB_BRAM_INITP_01=256'b0,C_ARB_BRAM_INITP_02=256'b0,C_ARB_BRAM_INITP_03=256'b0,C_ARB_BRAM_INITP_04=256'b0,C_ARB_BRAM_INITP_05=256'b0,C_ARB_BRAM_INITP_06=256'b0,C_ARB_BRAM_INITP_07=256'b0,C_USE_FIXED_BASEADDR_CTRL=0,C_SKIP_1_VALUE=32'b01,C_SKIP_2_VALUE=32'b01,C_SKIP_3_VALUE=32'b01,C_SKIP_4_VALUE=32'b01,C_SKIP_5_VALUE=32'b01,C_SKIP_6_VALUE=32'b01,C_SKIP_7_VALUE=32'b01,C_B16_REPEAT_CNT=0,C_B32_REPEAT_CNT=0,C_B64_REPEAT_CNT=0,C_ZQCS_REPEAT_
CNT=6,C_BASEADDR_CTRL0=12'b0,C_HIGHADDR_CTRL0=12'b01111,C_BASEADDR_CTRL1=12'b010000,C_HIGHADDR_CTRL1=12'b011011,C_BASEADDR_CTRL2=12'b011100,C_HIGHADDR_CTRL2=12'b0101011,C_BASEADDR_CTRL3=12'b0101100,C_HIGHADDR_CTRL3=12'b0110111,C_BASEADDR_CTRL4=12'b0111000,C_HIGHADDR_CTRL4=12'b01000111,C_BASEADDR_CTRL5=12'b01001000,C_HIGHADDR_CTRL5=12'b01010011,C_BASEADDR_CTRL6=12'b01010100,C_HIGHADDR_CTRL6=12'b01100011,C_BASEADDR_CTRL7=12'b01100100,C_HIGHADDR_CTRL7=12'b01101111,C_BASEADDR_CTRL8=12'b01110000,C_HIGHADDR_CTRL8=12'b010000001,C_BASEADDR_CTRL9=12'b010000010,C_HIGHADDR_CTRL9=12'b010001110,C_BASEADDR_CTRL10=12'b010001111,C_HIGHADDR_CTRL10=12'b010100100,C_BASEADDR_CTRL11=12'b010100101,C_HIGHADDR_CTRL11=12'b010110101,C_BASEADDR_CTRL12=12'b010110110,C_HIGHADDR_CTRL12=12'b011010011,C_BASEADDR_CTRL13=12'b011010100,C_HIGHADDR_CTRL13=12'b011101100,C_BASEADDR_CTRL14=12'b011101101,C_HIGHADDR_CTRL14=12'b0100000110,C_BASEADDR_CTRL15=12'b0100000111,C_HIGHADDR_CTRL15=12'b0100000111,C_BASEADDR_CTRL16=12'b0100001000,C_HIGHADDR_CTRL
16=12'b0100010000,C_CTRL_BRAM_SRVAL=36'b01011111100,C_CTRL_BRAM_INIT_00=256'b01110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000000010100001000000001111000000000011100000001000000011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110,C_CTRL_BRAM_INIT_01=256'b01110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110000000000111000000000000000111110000000001110000000000000001111000000000011100000000000000011110,C_CTRL_BRAM_INIT_02=256'b01110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001011000001000000001110000000000011100000001000000011100000000000111000000000000000111000000000001110000100000000001100000000000011100000000000000011100,C_CTRL_BRAM_INIT_03=256'b01110000000100000001111000000000011100000000000100011110000000000111000010000000000110100000000001110000000000000001111000000
000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100,C_CTRL_BRAM_INIT_04=256'b01110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000000101000010000000011110,C_CTRL_BRAM_INIT_05=256'b01110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010,C_CTRL_BRAM_INIT_06=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011100000000000000011100000000000111000000000000000111010000000001110000000000000001110000000000010110000010000000011100,C_CTRL_BRAM_INIT_07=256'b01110000000000000001111000000000011100000000000000011
110000000000111000000100000000111100000000000010100001000000001111000000000011100000001000000011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110,C_CTRL_BRAM_INIT_08=256'b01110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110000000000111000000000000000111110000000001110000000000000001111000000000011100000000000000011110,C_CTRL_BRAM_INIT_09=256'b01110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001011000001000000001110000000000011100000001000000011100000000000111000000000000000111000000000001110000100000000001100000000000011100000000000000011100,C_CTRL_BRAM_INIT_0A=256'b01110000000100010001111000000000011100000000000100011110000000000111000010000000000110100000000001110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100,C_CTRL
_BRAM_INIT_0B=256'b01110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000001110100000000000001111000000000100101000010000000011110,C_CTRL_BRAM_INIT_0C=256'b01110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010,C_CTRL_BRAM_INIT_0D=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011100000000000000011100000000000111000000000000000111010000000001111000000000000001110000000000110110000010000000011100,C_CTRL_BRAM_INIT_0E=256'b011101000000000000011110000000001001010000100000000111100000000001110100000000010001111000000000100101000010000100011110000000000111000000010001000111100000000001110000000000010001111
00000000001110000100000000001101000000000011100000000000000011110,C_CTRL_BRAM_INIT_0F=256'b01110000000000000001111000000000011100000100000000001010000000000111000000000000000111100000000001110000000000000001111100000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000010000000011110,C_CTRL_BRAM_INIT_10=256'b01111000000000000001110000000000110110000010000000011100000000000111000000010000000111000000000001110000000000000001110000000000011100001000000000011000000000000111000000000000000111000000000001110000000000000001111000000000011100000000000000011110,C_CTRL_BRAM_INIT_11=256'b01110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000010000001000000000111000000000001111000000000000001110100000000110110000010000000011100,C_CTRL_BRAM_INIT_12=256'b010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110100000000
010001111000000000100101000010000100011110000000000111000000010001000111100000000001110000000000010001111000000000011100001000000000011010,C_CTRL_BRAM_INIT_13=256'b01110000000000000001111100000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000010000000011110000000000111010000000000000111100000000010010100001000000001111000000000011101000000000100011110,C_CTRL_BRAM_INIT_14=256'b01110000000000000001110000000000011100001000000000011000000000000111000000000000000111000000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110,C_CTRL_BRAM_INIT_15=256'b011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011100000001000000011100,C_CTRL_BRAM_INIT_16=256'b0111000010000000000110100000000001110
0000000000000011110000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011110000000000000011101,C_CTRL_BRAM_INIT_17=256'b01110100000000010001111000000000100101000010000100011110000000000111010000000001000111100000000010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110000000100010001111000000000011100000000000100011110,C_CTRL_BRAM_INIT_18=256'b01110100000000010001111000000000100101000010000100011110000000000111010000000001000111100000000010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110100000000010001111000000000100101000010000100011110,C_CTRL_BRAM_INIT_19=256'b01110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000001110100000000000001111000000000100101000010000
000011110,C_CTRL_BRAM_INIT_1A=256'b01110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010,C_CTRL_BRAM_INIT_1B=256'b01111000000000000001110000000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100,C_CTRL_BRAM_INIT_1C=256'b01111000000000000001110100000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100,C_CTRL_BRAM_INIT_1D=256'b01110000000000000001110000000000011100000000000000011100000000000111000001000000000010000000000001110000000000000001110000000000011100000000000000011100000000000111000
000000000000111000000000001110000000000000001110000000000001000000100000000011100,C_CTRL_BRAM_INIT_1E=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000010000000000000000011100,C_CTRL_BRAM_INIT_1F=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100,C_CTRL_BRAM_INIT_20=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110100000000011100000000000000011100,C_CTRL_BRAM_INIT_21=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000
001110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001110010000000000001110000000000011100000000000000001100,C_CTRL_BRAM_INIT_22=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000011100000000000000011100,C_CTRL_BRAM_INIT_23=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_24=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_25=256'b01011111100000000000000000000000010111111000000000000000000000
00010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_26=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_27=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_28=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_29=256'b010111111000000000000000000000000101111110
0000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2A=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2B=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2D=256'b0101111110000000000000
000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2E=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2F=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_30=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_31=256'b01
01111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_32=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_33=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_34=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_
BRAM_INIT_35=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_36=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_37=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_38=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000
001011111100,C_CTRL_BRAM_INIT_39=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3A=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3B=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3C=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
00000000000000000000001011111100,C_CTRL_BRAM_INIT_3D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3E=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3F=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INITP_00=256'b0,C_CTRL_BRAM_INITP_01=256'b0,C_CTRL_BRAM_INITP_02=256'b0,C_CTRL_BRAM_INITP_03=256'b0,C_CTRL_BRAM_INITP_04=256'b0,C_CTRL_BRAM_INITP_05=256'b0,C_CTRL_BRAM_INITP_06=256'b0,C_CTRL_BRAM_
INITP_07=256'b0,C_PIM0_BASETYPE=2,C_PI0_ADDR_WIDTH=32,C_PI0_DATA_WIDTH=64,C_PI0_BE_WIDTH=8,C_PI0_RDWDADDR_WIDTH=4,C_PIM1_BASETYPE=1,C_PI1_ADDR_WIDTH=32,C_PI1_DATA_WIDTH=64,C_PI1_BE_WIDTH=8,C_PI1_RDWDADDR_WIDTH=4,C_PIM2_BASETYPE=1,C_PI2_ADDR_WIDTH=32,C_PI2_DATA_WIDTH=64,C_PI2_BE_WIDTH=8,C_PI2_RDWDADDR_WIDTH=4,C_PIM3_BASETYPE=0,C_PI3_ADDR_WIDTH=32,C_PI3_DATA_WIDTH=64,C_PI3_BE_WIDTH=8,C_PI3_RDWDADDR_WIDTH=4,C_PIM4_BASETYPE=0,C_PI4_ADDR_WIDTH=32,C_PI4_DATA_WIDTH=64,C_PI4_BE_WIDTH=8,C_PI4_RDWDADDR_WIDTH=4,C_PIM5_BASETYPE=0,C_PI5_ADDR_WIDTH=32,C_PI5_DATA_WIDTH=64,C_PI5_BE_WIDTH=8,C_PI5_RDWDADDR_WIDTH=4,C_PI6_ADDR_WIDTH=32,C_PI6_DATA_WIDTH=64,C_PI6_BE_WIDTH=8,C_PI6_RDWDADDR_WIDTH=4,C_PI7_ADDR_WIDTH=32,C_PI7_DATA_WIDTH=64,C_PI7_BE_WIDTH=8,C_PI7_RDWDADDR_WIDTH=4,C_TBY4TAPVALUE=32'sb010000>.

Elaborating module <v6_ddrx_top(TCQ=100,REFCLK_FREQ=200.0,nCS_PER_RANK=1,CAL_WIDTH="FULL",CS_WIDTH=1,nCK_PER_CLK=2,CKE_WIDTH=1,DRAM_TYPE="DDR3",SLOT_0_CONFIG=8'b01,SLOT_1_CONFIG=8'b0,CLK_PERIOD=5000,BANK_WIDTH=3,CK_WIDTH=1,COL_WIDTH=10,DQ_CNT_WIDTH=5,DM_WIDTH=4,DQ_WIDTH=32,DQS_CNT_WIDTH=2,DQS_WIDTH=4,DRAM_WIDTH=8,ROW_WIDTH=13,RANK_WIDTH=1,AL="0",BURST_MODE="OTF",BURST_TYPE="SEQ",nCL=6,nCWL=5,tRFC=110000,OUTPUT_DRV="HIGH",REG_CTRL="OFF",RTT_NOM="60",RTT_WR="0",WRLVL="ON",PHASE_DETECT="ON",IODELAY_HP_MODE="ON",IODELAY_GRP="DDR3_SDRAM",SIM_INIT_OPTION="NONE",SIM_CAL_OPTION="NONE",nDQS_COL0=3,nDQS_COL1=1,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=144'b0100000000100000000,DQS_LOC_COL1=144'b011,DQS_LOC_COL2=144'b0,DQS_LOC_COL3=144'b0,USE_DM_PORT=1,SIM_BYPASS_INIT_CAL="OFF",DEBUG_PORT="OFF",CALIB_ROW_ADD=16'b1111111111111111,CALIB_COL_ADD=12'b111100000000,CALIB_BA_ADD=3'b111)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_top.v" Line 308: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <v6_ddrx_init(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,DRAM_TYPE="DDR3",BANK_WIDTH=3,COL_WIDTH=10,nCS_PER_RANK=1,DQ_WIDTH=32,ROW_WIDTH=13,CS_WIDTH=1,CKE_WIDTH=1,CALIB_ROW_ADD=16'b1111111111111111,CALIB_COL_ADD=12'b111100000000,CALIB_BA_ADD=3'b111,AL="0",BURST_MODE="OTF",BURST_TYPE="SEQ",nAL=0,nCL=6,nCWL=5,tRFC=110000,OUTPUT_DRV="HIGH",REG_CTRL="OFF",RTT_NOM="60",RTT_WR="0",WRLVL="ON",PHASE_DETECT="ON",nSLOTS=1,SIM_INIT_OPTION="NONE",SIM_CAL_OPTION="NONE")>.

Elaborating module <FDRSE>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_init.v" Line 758: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_init.v" Line 848: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_init.v" Line 873: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_init.v" Line 882: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_init.v" Line 929: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_init.v" Line 944: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_init.v" Line 960: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_init.v" Line 981: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_init.v" Line 1032: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_init.v" Line 1045: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:91 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_init.v" Line 1205: Signal <auto_cnt_r> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1308 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_init.v" Line 1077: Found full_case directive in module v6_ddrx_init. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_init.v" Line 1559: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_init.v" Line 1571: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_init.v" Line 1655: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_init.v" Line 1733: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1308 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_init.v" Line 1743: Found full_case directive in module v6_ddrx_init. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <v6_ddrx_control_io(TCQ=100,BANK_WIDTH=3,RANK_WIDTH=1,nCS_PER_RANK=1,CS_WIDTH=1,CKE_WIDTH=1,ROW_WIDTH=13,WRLVL="ON",nCWL=5,DRAM_TYPE="DDR3",REG_CTRL="OFF",REFCLK_FREQ=200.0,IODELAY_HP_MODE="ON",IODELAY_GRP="DDR3_SDRAM")>.

Elaborating module <ODDR(DDR_CLK_EDGE="SAME_EDGE",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b1,INIT_TQ=1'b0,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b0,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <v6_ddrx_clock_io(TCQ=100,CK_WIDTH=1,WRLVL="ON",DRAM_TYPE="DDR3",REFCLK_FREQ=200.0,IODELAY_GRP="DDR3_SDRAM")>.

Elaborating module <v6_ddrx_ck_iob(TCQ=100,WRLVL="ON",DRAM_TYPE="DDR3",REFCLK_FREQ=200.0,IODELAY_GRP="DDR3_SDRAM")>.

Elaborating module <OBUFDS>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="BUF",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b0,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=1)>.

Elaborating module <v6_ddrx_data_io(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,DRAM_TYPE="DDR3",DRAM_WIDTH=8,DM_WIDTH=4,DQ_WIDTH=32,DQS_WIDTH=4,nCWL=5,WRLVL="ON",REFCLK_FREQ=200.0,IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",IODELAY_GRP="DDR3_SDRAM",nDQS_COL0=3,nDQS_COL1=1,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=144'b0100000000100000000,DQS_LOC_COL1=144'b011,DQS_LOC_COL2=144'b0,DQS_LOC_COL3=144'b0,USE_DM_PORT=1)>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" Line 226: Assignment to rst_r ignored, since the identifier is never used

Elaborating module <v6_ddrx_dqs_iob(DRAM_TYPE="DDR3",REFCLK_FREQ=200.0,IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",IODELAY_GRP="DDR3_SDRAM")>.

Elaborating module <IOBUFDS_DIFF_OUT(IBUF_LOW_PWR="FALSE")>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_dqs_iob.v" Line 146: Assignment to dqs_ibuf_n ignored, since the identifier is never used

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="IO",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="VAR_LOADABLE",ODELAY_TYPE="VAR_LOADABLE",IDELAY_VALUE=0,ODELAY_VALUE=0,REFCLK_FREQUENCY=200.0)>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b1,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b1,INIT_TQ=1'b1,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_dqs_iob.v" Line 282: Assignment to dqs_n_tfb ignored, since the identifier is never used

Elaborating module <ISERDESE1(DATA_RATE="DDR",DATA_WIDTH=4,DYN_CLKDIV_INV_EN="TRUE",DYN_CLK_INV_EN="FALSE",INIT_Q1=1'b0,INIT_Q2=1'b0,INIT_Q3=1'b0,INIT_Q4=1'b0,INTERFACE_TYPE="MEMORY_DDR3",NUM_CE=2,IOBDELAY="IFD",OFB_USED="FALSE",SERDES_MODE="MASTER",SRVAL_Q1=1'b0,SRVAL_Q2=1'b0,SRVAL_Q3=1'b0,SRVAL_Q4=1'b0)>.

Elaborating module <v6_ddrx_rd_bitslip(TCQ=100)>.

Elaborating module <v6_ddrx_dm_iob(TCQ=100,nCWL=5,DRAM_TYPE="DDR3",WRLVL="ON",REFCLK_FREQ=200.0,IODELAY_HP_MODE="ON",IODELAY_GRP="DDR3_SDRAM")>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_dm_iob.v" Line 141: Assignment to mask_data_rise0_r4 ignored, since the identifier is never used

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="O",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_TYPE="VAR_LOADABLE",ODELAY_VALUE=0,REFCLK_FREQUENCY=200.0,SIGNAL_PATTERN="DATA")>.

Elaborating module <OBUF>.

Elaborating module <v6_ddrx_dq_iob(TCQ=100,nCWL=5,DRAM_TYPE="DDR3",WRLVL="ON",REFCLK_FREQ=200.0,IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",IODELAY_GRP="DDR3_SDRAM")>.

Elaborating module <IOBUF(IBUF_LOW_PWR="FALSE")>.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="IO",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="VAR_LOADABLE",IDELAY_VALUE=0,ODELAY_TYPE="VAR_LOADABLE",ODELAY_VALUE=0,REFCLK_FREQUENCY=200.0,SIGNAL_PATTERN="DATA")>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_dq_iob.v" Line 233: Assignment to wr_data_rise0_r4 ignored, since the identifier is never used

Elaborating module <v6_ddrx_dly_ctrl(TCQ=100,DQ_WIDTH=32,DQS_CNT_WIDTH=2,DQS_WIDTH=4,RANK_WIDTH=1,nCWL=5,WRLVL="ON",PHASE_DETECT="ON",DRAM_TYPE="DDR3",nDQS_COL0=3,nDQS_COL1=1,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=144'b0100000000100000000,DQS_LOC_COL1=144'b011,DQS_LOC_COL2=144'b0,DQS_LOC_COL3=144'b0,DEBUG_PORT="OFF")>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_dly_ctrl.v" Line 192: Assignment to dqs_oe_r ignored, since the identifier is never used

Elaborating module <v6_ddrx_write(TCQ=100,WRLVL="ON",DQ_WIDTH=32,DQS_WIDTH=4,DRAM_TYPE="DDR3",RANK_WIDTH=1,nCWL=5,REG_CTRL="OFF")>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_write.v" Line 263: Assignment to wrdata_en_r7 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_write.v" Line 1543: Assignment to wrlvl_done_r3 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_write.v" Line 1628: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_write.v" Line 1752: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_write.v" Line 1755: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_write.v" Line 1758: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_write.v" Line 1761: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <v6_ddrx_wrlvl(TCQ=100,DQS_CNT_WIDTH=2,DQ_WIDTH=32,DQS_WIDTH=4,DRAM_WIDTH=8,CS_WIDTH=1,CAL_WIDTH="FULL",DQS_TAP_CNT_INDEX=19,SHIFT_TBY4_TAP=32'sb01000,SIM_CAL_OPTION="NONE")>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_wrlvl.v" Line 278: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_wrlvl.v" Line 292: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_wrlvl.v" Line 517: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_wrlvl.v" Line 534: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_wrlvl.v" Line 447: Assignment to wl_state_r1 ignored, since the identifier is never used

Elaborating module <v6_ddrx_read(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,REFCLK_FREQ=200.0,DQS_WIDTH=4,DQ_WIDTH=32,DRAM_WIDTH=8,IODELAY_GRP="DDR3_SDRAM",nDQS_COL0=3,nDQS_COL1=1,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=144'b0100000000100000000,DQS_LOC_COL1=144'b011,DQS_LOC_COL2=144'b0,DQS_LOC_COL3=144'b0)>.

Elaborating module <v6_ddrx_rdclk_gen(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,DQS_WIDTH=4,REFCLK_FREQ=200.0,IODELAY_GRP="DDR3_SDRAM",nDQS_COL0=3,nDQS_COL1=1,nDQS_COL2=0,nDQS_COL3=0)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdclk_gen.v" Line 304: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdclk_gen.v" Line 318: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdclk_gen.v" Line 325: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdclk_gen.v" Line 333: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1308 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdclk_gen.v" Line 295: Found full_case directive in module v6_ddrx_rdclk_gen. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b0,INTERFACE_TYPE="MEMORY_DDR3",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="O",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_TYPE="VARIABLE",ODELAY_VALUE=0,REFCLK_FREQUENCY=200.0,SIGNAL_PATTERN="CLOCK")>.

Elaborating module <BUFIO>.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="O",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_TYPE="VARIABLE",ODELAY_VALUE=16,REFCLK_FREQUENCY=200.0,SIGNAL_PATTERN="CLOCK")>.

Elaborating module <BUFR(BUFR_DIVIDE="2",SIM_DEVICE="VIRTEX6")>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdclk_gen.v" Line 167: Net <ocbextend_rsync[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdclk_gen.v" Line 174: Net <rsync_bufr[3]> does not have a driver.

Elaborating module <v6_ddrx_rdctrl_sync(TCQ=100)>.

Elaborating module <SRLC32E>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdctrl_sync.v" Line 157: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <v6_ddrx_rddata_sync(TCQ=100,DQ_WIDTH=32,DQS_WIDTH=4,DRAM_WIDTH=8,nDQS_COL0=3,nDQS_COL1=1,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=144'b0100000000100000000,DQS_LOC_COL1=144'b011,DQS_LOC_COL2=144'b0,DQS_LOC_COL3=144'b0)>.

Elaborating module <v6_ddrx_circ_buffer(TCQ=100,DATA_WIDTH=108,BUF_DEPTH=6)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_circ_buffer.v" Line 137: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_circ_buffer.v" Line 164: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <RAM64X1D(INIT=64'b0)>.

Elaborating module <v6_ddrx_circ_buffer(TCQ=100,DATA_WIDTH=36,BUF_DEPTH=6)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_circ_buffer.v" Line 137: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_circ_buffer.v" Line 164: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <v6_ddrx_rdlvl(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,REFCLK_FREQ=200.0,DQ_WIDTH=32,DQS_CNT_WIDTH=2,DQS_WIDTH=4,DRAM_WIDTH=8,nCL=6,PD_TAP_REQ=0,SIM_CAL_OPTION="NONE",DEBUG_PORT="OFF")>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 162: Result of 64-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 640: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 700: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 871: Assignment to prev_found_edge_valid_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 911: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 939: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1018: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1039: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1041: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1160: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1172: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1276: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1285: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1289: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1310: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1336: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1365: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1388: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1406: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1472: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1474: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1476: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1490: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1518: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1066: Assignment to found_two_edge_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1534: Result of 31-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1643: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1777: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1802: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1873: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1967: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1977: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 1988: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 2030: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v" Line 2084: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <v6_ddrx_pd_top(TCQ=100,DQS_CNT_WIDTH=2,DQS_WIDTH=4,PD_LHC_WIDTH=16,PD_CALIB_MODE="PARALLEL",PD_MSB_SEL=8,PD_DQS0_ONLY="ON",SIM_CAL_OPTION="NONE",DEBUG_PORT="OFF")>.

Elaborating module <v6_ddrx_pd(TCQ=100,SIM_CAL_OPTION="NONE",PD_LHC_WIDTH=16)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_pd.v" Line 193: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_pd.v" Line 223: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_pd.v" Line 410: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_pd.v" Line 411: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_pd.v" Line 587: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:634 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_top.v" Line 962: Net <out_oserdes_wc> does not have a driver.

Elaborating module <mpmc_addr_path(C_FAMILY="virtex6",C_USE_MIG_S3_PHY=0,C_USE_STATIC_PHY=0,C_NUM_PORTS=3,C_PI_ADDR_WIDTH=32,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_DATA_WIDTH=32,C_MEM_BURST_LENGTH=4'b1000,C_AP_PIPELINE1=1'b1,C_AP_PIPELINE2=1'b1,C_MEM_NUM_DIMMS=1,C_MEM_NUM_RANKS=1,C_MEM_SUPPORTED_TOTAL_OFFSETS=32'b010000000000000000000000000000,C_MEM_SUPPORTED_DIMM_OFFSETS=32'b010000000000000000000000000000,C_MEM_SUPPORTED_RANK_OFFSETS=32'b010000000000000000000000000000,C_MEM_SUPPORTED_BANK_OFFSETS=32'b010000000000000000000000000,C_MEM_SUPPORTED_ROW_OFFSETS=32'b01000000000000,C_MEM_SUPPORTED_COL_OFFSETS=32'b0100,C_IS_DDR=1'b1,C_MEM_TYPE="DDR3",C_NCK_PER_CLK=2,C_ARB_PORT_ENCODING_WIDTH=2)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_addr_path.v" Line 241: Result of 96-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_addr_path.v" Line 360: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_addr_path.v" Line 361: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_addr_path.v" Line 370: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_addr_path.v" Line 371: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_addr_path.v" Line 380: Result of 32-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_addr_path.v" Line 381: Result of 32-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_addr_path.v" Line 390: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_addr_path.v" Line 391: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_addr_path.v" Line 437: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_addr_path.v" Line 438: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_addr_path.v" Line 439: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_addr_path.v" Line 593: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module
<mpmc_ctrl_path(C_FAMILY="virtex6",C_USE_STATIC_PHY=0,C_USE_MIG_S3_PHY=0,C_USE_MIG_V4_PHY=0,C_USE_MIG_V5_PHY=0,C_USE_MIG_V6_PHY=1,C_USE_INIT_PUSH=1'b0,C_MEM_TYPE="DDR3",C_MEM_CAS_LATENCY=6,C_INCLUDE_ECC_SUPPORT=0,C_ECC_ENCODE_PIPELINE=1'b1,C_MEM_DDR2_ENABLE=1'b0,C_NUM_PORTS=3,C_NUM_CTRL_SIGNALS=36,C_PIPELINE_ADDRACK=8'b11111111,C_CP_PIPELINE=1'b1,C_ARB_PIPELINE=1,C_MAX_REQ_ALLOWED=1,C_REQ_PENDING_CNTR_WIDTH=1,C_REFRESH_CNT_MAX=1560,C_REFRESH_CNT_WIDTH=11,C_MAINT_PRESCALER_DIV=40,C_REFRESH_TIMER_DIV=38,C_PERIODIC_RD_TIMER_DIV=5,C_MAINT_PRESCALER_PERIOD_NS=200,C_ZQ_TIMER_DIV=640000,C_MEM_REG_DIMM=0,C_IS_DDR=1'b1,C_MEM_DATA_WIDTH=32,C_MEM_DM_WIDTH=4,C_MEM_DQS_WIDTH=4,C_PI_DATA_WIDTH=8'b01,C_WR_FIFO_MEM_PIPELINE=1'b1,C_PORT_FOR_WRITE_TRAINING_PATTERN=0,C_AP_PIPELINE1=1'b1,C_NCK_PER_CLK=2,C_CTRL_COMPLETE_INDEX=0,C_CTRL_IS_WRITE_INDEX=1,C_CTRL_PHYIF_RAS_N_INDEX=0,C_CTRL_PHYIF_CAS_N_INDEX=0,C_CTRL_PHYIF_WE_N_INDEX=0,C_CTRL_RMW_INDEX=0,C_CTRL_SKIP_0_INDEX=0,C_CTRL_PHYIF_DQS_O_INDEX=0,C_CTRL_SKIP_1_INDEX=0,C_CTRL_DP_R
DFIFO_PUSH_INDEX=0,C_CTRL_SKIP_2_INDEX=0,C_CTRL_AP_COL_CNT_LOAD_INDEX=12,C_CTRL_AP_COL_CNT_ENABLE_INDEX=13,C_CTRL_AP_PRECHARGE_ADDR10_INDEX=14,C_CTRL_AP_ROW_COL_SEL_INDEX=15,C_CTRL_PHYIF_FORCE_DM_INDEX=0,C_CTRL_REPEAT4_INDEX=17,C_CTRL_DFI_RAS_N_0_INDEX=2,C_CTRL_DFI_CAS_N_0_INDEX=3,C_CTRL_DFI_WE_N_0_INDEX=4,C_CTRL_DFI_RAS_N_1_INDEX=20,C_CTRL_DFI_CAS_N_1_INDEX=21,C_CTRL_DFI_WE_N_1_INDEX=22,C_CTRL_DP_WRFIFO_POP_INDEX=8,C_CTRL_DFI_WRDATA_EN_INDEX=18,C_CTRL_DFI_RDDATA_EN_INDEX=19,C_CTRL_AP_OTF_ADDR12_INDEX=23,C_BURST_LENGTH=4'b1000,C_INIT0_STALL=0,C_INIT1_STALL=0,C_INIT2_STALL=0,C_WORD_WRITE_SEQ=0,C_WORD_READ_SEQ=1,C_DOUBLEWORD_WRITE_SEQ=2,C_DOUBLEWORD_READ_SEQ=3,C_CL4_WRITE_SEQ=4,C_CL4_READ_SEQ=5,C_CL8_WRITE_SEQ=6,C_CL8_READ_SEQ=7,C_B16_WRITE_SEQ=8,C_B16_READ_SEQ=9,C_B32_WRITE_SEQ=10,C_B32_READ_SEQ=11,C_B64_WRITE_SEQ=12,C_B64_READ_SEQ=13,C_NOP_SEQ=15,C_REFH_SEQ=14,C_CTRL_ARB_RDMODWR_DELAY=0,C_CTRL_AP_COL_DELAY=1,C_CTRL_AP_PI_ADDR_CE_DELAY=0,C_CTRL_AP_PORT_SELECT_DELAY=0,C_CTRL_AP_PIPELINE1_CE_DELAY=0,C_CTRL_DP_RD
FIFO_WHICHPORT_DELAY=15,C_CTRL_DP_SIZE_DELAY=2,C_CTRL_DP_WRFIFO_WHICHPORT_REP=32'b01000,C_CTRL_DP_WRFIFO_WHICHPORT_DELAY=1,C_CTRL_PHYIF_DUMMYREADSTART_DELAY=5,C_CTRL_Q0_DELAY=1,C_CTRL_Q1_DELAY=1,C_CTRL_Q2_DELAY=2,C_CTRL_Q3_DELAY=2,C_CTRL_Q4_DELAY=2,C_CTRL_Q5_DELAY=0,C_CTRL_Q6_DELAY=0,C_CTRL_Q7_DELAY=0,C_CTRL_Q8_DELAY=1,C_CTRL_Q9_DELAY=0,C_CTRL_Q10_DELAY=0,C_CTRL_Q11_DELAY=0,C_CTRL_Q12_DELAY=1,C_CTRL_Q13_DELAY=1,C_CTRL_Q14_DELAY=1,C_CTRL_Q15_DELAY=1,C_CTRL_Q16_DELAY=0,C_CTRL_Q17_DELAY=1,C_CTRL_Q18_DELAY=2,C_CTRL_Q19_DELAY=2,C_CTRL_Q20_DELAY=2,C_CTRL_Q21_DELAY=2,C_CTRL_Q22_DELAY=2,C_CTRL_Q23_DELAY=1,C_CTRL_Q24_DELAY=0,C_CTRL_Q25_DELAY=0,C_CTRL_Q26_DELAY=0,C_CTRL_Q27_DELAY=0,C_CTRL_Q28_DELAY=0,C_CTRL_Q29_DELAY=0,C_CTRL_Q30_DELAY=0,C_CTRL_Q31_DELAY=0,C_CTRL_Q32_DELAY=0,C_CTRL_Q33_DELAY=0,C_CTRL_Q34_DELAY=0,C_CTRL_Q35_DELAY=0,C_ARB0_ALGO="ROUND_ROBIN",C_BASEADDR_ARB0=9'b0,C_HIGHADDR_ARB0=32'b0111,C_BASEADDR_ARB1=9'b010000,C_HIGHADDR_ARB1=9'b011111,C_BASEADDR_ARB2=9'b0100000,C_HIGHADDR_ARB2=9'b0101111,C_BASEADDR_AR
B3=9'b0110000,C_HIGHADDR_ARB3=9'b0111111,C_BASEADDR_ARB4=9'b01000000,C_HIGHADDR_ARB4=9'b01001111,C_BASEADDR_ARB5=9'b01010000,C_HIGHADDR_ARB5=9'b01011111,C_BASEADDR_ARB6=9'b01100000,C_HIGHADDR_ARB6=9'b01101111,C_BASEADDR_ARB7=9'b01110000,C_HIGHADDR_ARB7=9'b01111111,C_BASEADDR_ARB8=9'b010000000,C_HIGHADDR_ARB8=9'b010001111,C_BASEADDR_ARB9=9'b010010000,C_HIGHADDR_ARB9=9'b010011111,C_BASEADDR_ARB10=9'b010100000,C_HIGHADDR_ARB10=9'b010101111,C_BASEADDR_ARB11=9'b010110000,C_HIGHADDR_ARB11=9'b010111111,C_BASEADDR_ARB12=9'b011000000,C_HIGHADDR_ARB12=9'b011001111,C_BASEADDR_ARB13=9'b011010000,C_HIGHADDR_ARB13=9'b011011111,C_BASEADDR_ARB14=9'b011100000,C_HIGHADDR_ARB14=9'b011101111,C_BASEADDR_ARB15=9'b011110000,C_HIGHADDR_ARB15=9'b011111111,C_ARB_BRAM_SRVAL_A=36'b0,C_ARB_BRAM_SRVAL_B=36'b0,C_ARB_BRAM_INIT_00=256'b01111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111101000100001100000000111111111111001000011010000000001111111111110000
1101000100000000111111111111011010001000,C_ARB_BRAM_INIT_01=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_02=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000,C_ARB_BRAM_INIT_03=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_04=256'b01111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111
1111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000,C_ARB_BRAM_INIT_05=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_06=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000,C_ARB_BRAM_INIT_07=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_08=256'b0,C_ARB_BRAM_INIT_09=256'b0,C_ARB_BRAM_INIT_0A=256'b0,C_ARB_BRAM_
INIT_0B=256'b0,C_ARB_BRAM_INIT_0C=256'b0,C_ARB_BRAM_INIT_0D=256'b0,C_ARB_BRAM_INIT_0E=256'b0,C_ARB_BRAM_INIT_0F=256'b0,C_ARB_BRAM_INIT_10=256'b0,C_ARB_BRAM_INIT_11=256'b0,C_ARB_BRAM_INIT_12=256'b0,C_ARB_BRAM_INIT_13=256'b0,C_ARB_BRAM_INIT_14=256'b0,C_ARB_BRAM_INIT_15=256'b0,C_ARB_BRAM_INIT_16=256'b0,C_ARB_BRAM_INIT_17=256'b0,C_ARB_BRAM_INIT_18=256'b0,C_ARB_BRAM_INIT_19=256'b0,C_ARB_BRAM_INIT_1A=256'b0,C_ARB_BRAM_INIT_1B=256'b0,C_ARB_BRAM_INIT_1C=256'b0,C_ARB_BRAM_INIT_1D=256'b0,C_ARB_BRAM_INIT_1E=256'b0,C_ARB_BRAM_INIT_1F=256'b0,C_ARB_BRAM_INIT_20=256'b0,C_ARB_BRAM_INIT_21=256'b0,C_ARB_BRAM_INIT_22=256'b0,C_ARB_BRAM_INIT_23=256'b0,C_ARB_BRAM_INIT_24=256'b0,C_ARB_BRAM_INIT_25=256'b0,C_ARB_BRAM_INIT_26=256'b0,C_ARB_BRAM_INIT_27=256'b0,C_ARB_BRAM_INIT_28=256'b0,C_ARB_BRAM_INIT_29=256'b0,C_ARB_BRAM_INIT_2A=256'b0,C_ARB_BRAM_INIT_2B=256'b0,C_ARB_BRAM_INIT_2C=256'b0,C_ARB_BRAM_INIT_2D=256'b0,C_ARB_BRAM_INIT_2E=256'b0,C_ARB_BRAM_INIT_2F=256'b0,C_ARB_BRAM_INIT_30=256'b0,C_ARB_BRAM_INIT_31=256'b0,C_ARB_BRAM_INIT_32=25
6'b0,C_ARB_BRAM_INIT_33=256'b0,C_ARB_BRAM_INIT_34=256'b0,C_ARB_BRAM_INIT_35=256'b0,C_ARB_BRAM_INIT_36=256'b0,C_ARB_BRAM_INIT_37=256'b0,C_ARB_BRAM_INIT_38=256'b0,C_ARB_BRAM_INIT_39=256'b0,C_ARB_BRAM_INIT_3A=256'b0,C_ARB_BRAM_INIT_3B=256'b0,C_ARB_BRAM_INIT_3C=256'b0,C_ARB_BRAM_INIT_3D=256'b0,C_ARB_BRAM_INIT_3E=256'b0,C_ARB_BRAM_INIT_3F=256'b0,C_ARB_BRAM_INITP_00=256'b0,C_ARB_BRAM_INITP_01=256'b0,C_ARB_BRAM_INITP_02=256'b0,C_ARB_BRAM_INITP_03=256'b0,C_ARB_BRAM_INITP_04=256'b0,C_ARB_BRAM_INITP_05=256'b0,C_ARB_BRAM_INITP_06=256'b0,C_ARB_BRAM_INITP_07=256'b0,C_USE_FIXED_BASEADDR_CTRL=0,C_B16_REPEAT_CNT=0,C_B32_REPEAT_CNT=0,C_B64_REPEAT_CNT=0,C_ZQCS_REPEAT_CNT=6,C_BASEADDR_CTRL0=12'b0,C_HIGHADDR_CTRL0=12'b01111,C_BASEADDR_CTRL1=12'b010000,C_HIGHADDR_CTRL1=12'b011011,C_BASEADDR_CTRL2=12'b011100,C_HIGHADDR_CTRL2=12'b0101011,C_BASEADDR_CTRL3=12'b0101100,C_HIGHADDR_CTRL3=12'b0110111,C_BASEADDR_CTRL4=12'b0111000,C_HIGHADDR_CTRL4=12'b01000111,C_BASEADDR_CTRL5=12'b01001000,C_HIGHADDR_CTRL5=12'b01010011,C_BASEADDR_CTRL6=12'
b01010100,C_HIGHADDR_CTRL6=12'b01100011,C_BASEADDR_CTRL7=12'b01100100,C_HIGHADDR_CTRL7=12'b01101111,C_BASEADDR_CTRL8=12'b01110000,C_HIGHADDR_CTRL8=12'b010000001,C_BASEADDR_CTRL9=12'b010000010,C_HIGHADDR_CTRL9=12'b010001110,C_BASEADDR_CTRL10=12'b010001111,C_HIGHADDR_CTRL10=12'b010100100,C_BASEADDR_CTRL11=12'b010100101,C_HIGHADDR_CTRL11=12'b010110101,C_BASEADDR_CTRL12=12'b010110110,C_HIGHADDR_CTRL12=12'b011010011,C_BASEADDR_CTRL13=12'b011010100,C_HIGHADDR_CTRL13=12'b011101100,C_BASEADDR_CTRL14=12'b011101101,C_HIGHADDR_CTRL14=12'b0100000110,C_BASEADDR_CTRL15=12'b0100000111,C_HIGHADDR_CTRL15=12'b0100000111,C_BASEADDR_CTRL16=12'b0100001000,C_HIGHADDR_CTRL16=12'b0100010000,C_CTRL_BRAM_SRVAL=36'b01011111100,C_CTRL_BRAM_INIT_00=256'b01110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000000010100001000000001111000000000011100000001000000011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110,C_CTRL_BRAM_INIT_01=256'b011100000000000
00001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110000000000111000000000000000111110000000001110000000000000001111000000000011100000000000000011110,C_CTRL_BRAM_INIT_02=256'b01110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001011000001000000001110000000000011100000001000000011100000000000111000000000000000111000000000001110000100000000001100000000000011100000000000000011100,C_CTRL_BRAM_INIT_03=256'b01110000000100000001111000000000011100000000000100011110000000000111000010000000000110100000000001110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100,C_CTRL_BRAM_INIT_04=256'b0111000000000000000111100000000001110000000000000001111100000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100
0000000000101000010000000011110,C_CTRL_BRAM_INIT_05=256'b01110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010,C_CTRL_BRAM_INIT_06=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011100000000000000011100000000000111000000000000000111010000000001110000000000000001110000000000010110000010000000011100,C_CTRL_BRAM_INIT_07=256'b01110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000000010100001000000001111000000000011100000001000000011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110,C_CTRL_BRAM_INIT_08=256'b0111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000001000000000010100000000001110000000000000
0011110000000000111000000000000000111110000000001110000000000000001111000000000011100000000000000011110,C_CTRL_BRAM_INIT_09=256'b01110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001011000001000000001110000000000011100000001000000011100000000000111000000000000000111000000000001110000100000000001100000000000011100000000000000011100,C_CTRL_BRAM_INIT_0A=256'b01110000000100010001111000000000011100000000000100011110000000000111000010000000000110100000000001110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100,C_CTRL_BRAM_INIT_0B=256'b01110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000001110100000000000001111000000000100101000010000000011110,C_CTRL_BRAM_INIT_0C=256'b0111000000010000000111000000000001110000000000000001110000000000011100001
0000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010,C_CTRL_BRAM_INIT_0D=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011100000000000000011100000000000111000000000000000111010000000001111000000000000001110000000000110110000010000000011100,C_CTRL_BRAM_INIT_0E=256'b01110100000000000001111000000000100101000010000000011110000000000111010000000001000111100000000010010100001000010001111000000000011100000001000100011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110,C_CTRL_BRAM_INIT_0F=256'b01110000000000000001111000000000011100000100000000001010000000000111000000000000000111100000000001110000000000000001111100000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000010000000011110,C_CTRL_BRAM_INIT_10=256'b0
1111000000000000001110000000000110110000010000000011100000000000111000000010000000111000000000001110000000000000001110000000000011100001000000000011000000000000111000000000000000111000000000001110000000000000001111000000000011100000000000000011110,C_CTRL_BRAM_INIT_11=256'b01110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000010000001000000000111000000000001111000000000000001110100000000110110000010000000011100,C_CTRL_BRAM_INIT_12=256'b010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110100000000010001111000000000100101000010000100011110000000000111000000010001000111100000000001110000000000010001111000000000011100001000000000011010,C_CTRL_BRAM_INIT_13=256'b0111000000000000000111110000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000001000000001111000000000011101000000000000011110000000001001010000
1000000001111000000000011101000000000100011110,C_CTRL_BRAM_INIT_14=256'b01110000000000000001110000000000011100001000000000011000000000000111000000000000000111000000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110,C_CTRL_BRAM_INIT_15=256'b011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011100000001000000011100,C_CTRL_BRAM_INIT_16=256'b01110000100000000001101000000000011100000000000000011110000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011110000000000000011101,C_CTRL_BRAM_INIT_17=256'b011101000000000100011110000000001001010000100001000111100000000001110100000000010001111000000000100101000010000100011110000000000
11101000000000100011110000000001001010000100001000111100000000001110000000100010001111000000000011100000000000100011110,C_CTRL_BRAM_INIT_18=256'b01110100000000010001111000000000100101000010000100011110000000000111010000000001000111100000000010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110100000000010001111000000000100101000010000100011110,C_CTRL_BRAM_INIT_19=256'b01110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000001110100000000000001111000000000100101000010000000011110,C_CTRL_BRAM_INIT_1A=256'b01110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010,C_CTRL_BRAM_INIT_1B=256'b011110000000000000011100000000001101100000100000000111000
00000000111100000000000000111000000000011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100,C_CTRL_BRAM_INIT_1C=256'b01111000000000000001110100000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100,C_CTRL_BRAM_INIT_1D=256'b01110000000000000001110000000000011100000000000000011100000000000111000001000000000010000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100,C_CTRL_BRAM_INIT_1E=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000010000000000000000011100,C_CTRL_BRA
M_INIT_1F=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100,C_CTRL_BRAM_INIT_20=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110100000000011100000000000000011100,C_CTRL_BRAM_INIT_21=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001110010000000000001110000000000011100000000000000001100,C_CTRL_BRAM_INIT_22=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000
000000101111110000000000011100000000000000011100,C_CTRL_BRAM_INIT_23=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_24=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_25=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_26=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111
11000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_27=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_28=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_29=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2A=256'b010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000
0000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2B=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2E=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000
001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2F=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_30=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_31=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_32=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
00000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_33=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_34=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_35=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_36=256'b010111111000000000000000000000000101111110000000000000000000000001011111100000000000000
0000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_37=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_38=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_39=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3A=256'b0101111110000000000000000000000001011111100000000000000000000000010
111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3B=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3E=256'b01011111100000000000000000000000010111111000000
00000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3F=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INITP_00=256'b0,C_CTRL_BRAM_INITP_01=256'b0,C_CTRL_BRAM_INITP_02=256'b0,C_CTRL_BRAM_INITP_03=256'b0,C_CTRL_BRAM_INITP_04=256'b0,C_CTRL_BRAM_INITP_05=256'b0,C_CTRL_BRAM_INITP_06=256'b0,C_CTRL_BRAM_INITP_07=256'b0,C_SKIP_1_VALUE=32'b01,C_SKIP_2_VALUE=32'b01,C_SKIP_3_VALUE=32'b01,C_SKIP_4_VALUE=32'b01,C_SKIP_5_VALUE=32'b01,C_SKIP_6_VALUE=32'b01,C_SKIP_7_VALUE=32'b01,C_ARB_SEQUENCE_ENCODING_WIDTH=4,C_ARB_PORT_ENCODING_WIDTH=2,C_MEM_DM_WIDTH_INT=32'b010000,C_MEM_PHASE_DETECT="ON",C_MEM_ODT_TYPE=1>.

Elaborating module <mpmc_srl_delay(C_DELAY=1)>.

Elaborating module <mpmc_srl_delay(C_DELAY=0)>.

Elaborating module <mpmc_srl_delay(C_DELAY=14)>.

Elaborating module <SRL16>.

Elaborating module <port_encoder(C_NUM_PORTS=3,C_PORT_WIDTH=2)>.

Elaborating module <rank_mach(BURST_MODE="OTF",CS_WIDTH=1'b1,DRAM_TYPE="DDR3",MAINT_PRESCALER_DIV=40,nBANK_MACHS=1,nCK_PER_CLK=2,CL=6,nFAW=30,nREFRESH_BANK=8,nRRD=4,nWTR=4,PERIODIC_RD_TIMER_DIV=5,RANK_BM_BV_WIDTH=1,RANK_WIDTH=1,RANKS=1,PHASE_DETECT="ON",REFRESH_TIMER_DIV=38,ZQ_TIMER_DIV=640000)>.

Elaborating module <rank_cntrl(BURST_MODE="OTF",ID=0,nBANK_MACHS=1,nCK_PER_CLK=2,CL=6,nFAW=30,nREFRESH_BANK=8,nRRD=4,nWTR=4,PERIODIC_RD_TIMER_DIV=5,RANK_BM_BV_WIDTH=1,RANK_WIDTH=1,RANKS=1,PHASE_DETECT="ON",REFRESH_TIMER_DIV=38)>.

Elaborating module <SRLC32E(INIT=32'b0)>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/rank_cntrl.v" Line 146: Net <add_rrd_inhbt> does not have a driver.

Elaborating module <rank_common(DRAM_TYPE="DDR3",MAINT_PRESCALER_DIV=40,nBANK_MACHS=1,RANK_WIDTH=1,RANKS=1,REFRESH_TIMER_DIV=38,ZQ_TIMER_DIV=640000)>.

Elaborating module <round_robin_arb(WIDTH=2)>.

Elaborating module <round_robin_arb(WIDTH=1)>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/round_robin_arb.v" Line 153: Net <channel[0].inh_group[0]> does not have a driver.

Elaborating module <mpmc_srl_delay(C_DELAY=16)>.

Elaborating module
<ctrl_path(C_FAMILY="virtex6",C_IS_DDR=1'b1,C_INCLUDE_ECC_SUPPORT=0,C_SKIP_1_VALUE=32'sb01,C_SKIP_2_VALUE=32'sb01,C_SKIP_3_VALUE=32'sb01,C_SKIP_4_VALUE=32'sb01,C_SKIP_5_VALUE=32'sb01,C_SKIP_6_VALUE=32'sb01,C_SKIP_7_VALUE=32'sb01,C_ARB_PATTERN_TYPE_WIDTH=4,C_ARB_PATTERN_TYPE_DECODE_WIDTH=16,C_NUM_CTRL_SIGNALS=36,C_USE_FIXED_BASEADDR_CTRL=0,C_B16_REPEAT_CNT=0,C_B32_REPEAT_CNT=0,C_B64_REPEAT_CNT=0,C_ZQCS_REPEAT_CNT=6,C_BASEADDR_CTRL0=12'b0,C_HIGHADDR_CTRL0=12'b01111,C_BASEADDR_CTRL1=12'b010000,C_HIGHADDR_CTRL1=12'b011011,C_BASEADDR_CTRL2=12'b011100,C_HIGHADDR_CTRL2=12'b0101011,C_BASEADDR_CTRL3=12'b0101100,C_HIGHADDR_CTRL3=12'b0110111,C_BASEADDR_CTRL4=12'b0111000,C_HIGHADDR_CTRL4=12'b01000111,C_BASEADDR_CTRL5=12'b01001000,C_HIGHADDR_CTRL5=12'b01010011,C_BASEADDR_CTRL6=12'b01010100,C_HIGHADDR_CTRL6=12'b01100011,C_BASEADDR_CTRL7=12'b01100100,C_HIGHADDR_CTRL7=12'b01101111,C_BASEADDR_CTRL8=12'b01110000,C_HIGHADDR_CTRL8=12'b010000001,C_BASEADDR_CTRL9=12'b010000010,C_HIGHADDR_CTRL9=12'b010001110,C_BASEADDR_CTRL10=12'b0
10001111,C_HIGHADDR_CTRL10=12'b010100100,C_BASEADDR_CTRL11=12'b010100101,C_HIGHADDR_CTRL11=12'b010110101,C_BASEADDR_CTRL12=12'b010110110,C_HIGHADDR_CTRL12=12'b011010011,C_BASEADDR_CTRL13=12'b011010100,C_HIGHADDR_CTRL13=12'b011101100,C_BASEADDR_CTRL14=12'b011101101,C_HIGHADDR_CTRL14=12'b0100000110,C_BASEADDR_CTRL15=12'b0100000111,C_HIGHADDR_CTRL15=12'b0100000111,C_BASEADDR_CTRL16=12'b0100001000,C_HIGHADDR_CTRL16=12'b0100010000,C_WORD_WRITE_SEQ=0,C_WORD_READ_SEQ=1,C_DOUBLEWORD_WRITE_SEQ=2,C_DOUBLEWORD_READ_SEQ=3,C_CL4_WRITE_SEQ=4,C_CL4_READ_SEQ=5,C_CL8_WRITE_SEQ=6,C_CL8_READ_SEQ=7,C_B16_WRITE_SEQ=8,C_B16_READ_SEQ=9,C_B32_WRITE_SEQ=10,C_B32_READ_SEQ=11,C_B64_WRITE_SEQ=12,C_B64_READ_SEQ=13,C_REFH_SEQ=14,C_NOP_SEQ=15,C_CTRL_Q0_DELAY=1,C_CTRL_Q1_DELAY=1,C_CTRL_Q2_DELAY=2,C_CTRL_Q3_DELAY=2,C_CTRL_Q4_DELAY=2,C_CTRL_Q5_DELAY=0,C_CTRL_Q6_DELAY=0,C_CTRL_Q7_DELAY=0,C_CTRL_Q8_DELAY=1,C_CTRL_Q9_DELAY=0,C_CTRL_Q10_DELAY=0,C_CTRL_Q11_DELAY=0,C_CTRL_Q12_DELAY=1,C_CTRL_Q13_DELAY=1,C_CTRL_Q14_DELAY=1,C_CTRL_Q15_DELAY=1,C_CTRL_Q
16_DELAY=0,C_CTRL_Q17_DELAY=1,C_CTRL_Q18_DELAY=2,C_CTRL_Q19_DELAY=2,C_CTRL_Q20_DELAY=2,C_CTRL_Q21_DELAY=2,C_CTRL_Q22_DELAY=2,C_CTRL_Q23_DELAY=1,C_CTRL_Q24_DELAY=0,C_CTRL_Q25_DELAY=0,C_CTRL_Q26_DELAY=0,C_CTRL_Q27_DELAY=0,C_CTRL_Q28_DELAY=0,C_CTRL_Q29_DELAY=0,C_CTRL_Q30_DELAY=0,C_CTRL_Q31_DELAY=0,C_CTRL_Q32_DELAY=0,C_CTRL_Q33_DELAY=0,C_CTRL_Q34_DELAY=0,C_CTRL_Q35_DELAY=0,C_CTRL_IS_WRITE_INDEX=1,C_CTRL_BRAM_SRVAL=36'b01011111100,C_CTRL_BRAM_INIT_00=256'b01110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000000010100001000000001111000000000011100000001000000011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110,C_CTRL_BRAM_INIT_01=256'b01110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110000000000111000000000000000111110000000001110000000000000001111000000000011100000000000000011110,C_CTRL_BRAM_INIT_02=256'b011100000000000000011
10000000000011100000000000000011101000000000111000000000000000111000000000001011000001000000001110000000000011100000001000000011100000000000111000000000000000111000000000001110000100000000001100000000000011100000000000000011100,C_CTRL_BRAM_INIT_03=256'b01110000000100000001111000000000011100000000000100011110000000000111000010000000000110100000000001110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100,C_CTRL_BRAM_INIT_04=256'b01110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000000101000010000000011110,C_CTRL_BRAM_INIT_05=256'b0111000000010000000111000000000001110000000000000001110000000000011100001000000000011000000000000111000000000000000111000000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000
0011100000100000000001010,C_CTRL_BRAM_INIT_06=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011100000000000000011100000000000111000000000000000111010000000001110000000000000001110000000000010110000010000000011100,C_CTRL_BRAM_INIT_07=256'b01110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000000010100001000000001111000000000011100000001000000011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110,C_CTRL_BRAM_INIT_08=256'b01110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110000000000111000000000000000111110000000001110000000000000001111000000000011100000000000000011110,C_CTRL_BRAM_INIT_09=256'b0111000000000000000111000000000001110000000000000001110100000000011100000000000000011100000000000101100000100000000111000000000001110000000100000001110
0000000000111000000000000000111000000000001110000100000000001100000000000011100000000000000011100,C_CTRL_BRAM_INIT_0A=256'b01110000000100010001111000000000011100000000000100011110000000000111000010000000000110100000000001110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100,C_CTRL_BRAM_INIT_0B=256'b01110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000001110100000000000001111000000000100101000010000000011110,C_CTRL_BRAM_INIT_0C=256'b01110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010,C_CTRL_BRAM_INIT_0D=256'b0111000000000000000111000000000001110000000000000001110000000000011100000000000
0000111000000000000100000010000000001110000000000011100000000000000011100000000000111000000000000000111010000000001111000000000000001110000000000110110000010000000011100,C_CTRL_BRAM_INIT_0E=256'b01110100000000000001111000000000100101000010000000011110000000000111010000000001000111100000000010010100001000010001111000000000011100000001000100011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110,C_CTRL_BRAM_INIT_0F=256'b01110000000000000001111000000000011100000100000000001010000000000111000000000000000111100000000001110000000000000001111100000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000010000000011110,C_CTRL_BRAM_INIT_10=256'b01111000000000000001110000000000110110000010000000011100000000000111000000010000000111000000000001110000000000000001110000000000011100001000000000011000000000000111000000000000000111000000000001110000000000000001111000000000011100000000000000011110,C_CTRL_BRAM_INIT_11=256'b0111000
0000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000010000001000000000111000000000001111000000000000001110100000000110110000010000000011100,C_CTRL_BRAM_INIT_12=256'b010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110100000000010001111000000000100101000010000100011110000000000111000000010001000111100000000001110000000000010001111000000000011100001000000000011010,C_CTRL_BRAM_INIT_13=256'b01110000000000000001111100000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000010000000011110000000000111010000000000000111100000000010010100001000000001111000000000011101000000000100011110,C_CTRL_BRAM_INIT_14=256'b0111000000000000000111000000000001110000100000000001100000000000011100000000000000011100000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000001000000
0000101000000000011100000000000000011110,C_CTRL_BRAM_INIT_15=256'b011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011100000001000000011100,C_CTRL_BRAM_INIT_16=256'b01110000100000000001101000000000011100000000000000011110000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011110000000000000011101,C_CTRL_BRAM_INIT_17=256'b01110100000000010001111000000000100101000010000100011110000000000111010000000001000111100000000010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110000000100010001111000000000011100000000000100011110,C_CTRL_BRAM_INIT_18=256'b011101000000000100011110000000001001010000100001000111100000000001110100000000010001111000000000100101000010000100011110000000000111010
00000000100011110000000001001010000100001000111100000000001110100000000010001111000000000100101000010000100011110,C_CTRL_BRAM_INIT_19=256'b01110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000001110100000000000001111000000000100101000010000000011110,C_CTRL_BRAM_INIT_1A=256'b01110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010,C_CTRL_BRAM_INIT_1B=256'b01111000000000000001110000000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100,C_CTRL_BRAM_INIT_1C=256'b011110000000000000011101000000001101100000100000000111000000000
00111100000000000000111000000000011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100,C_CTRL_BRAM_INIT_1D=256'b01110000000000000001110000000000011100000000000000011100000000000111000001000000000010000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100,C_CTRL_BRAM_INIT_1E=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000010000000000000000011100,C_CTRL_BRAM_INIT_1F=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100,C_CTRL_BRAM_INIT
_20=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110100000000011100000000000000011100,C_CTRL_BRAM_INIT_21=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001110010000000000001110000000000011100000000000000001100,C_CTRL_BRAM_INIT_22=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000011100000000000000011100,C_CTRL_BRAM_INIT_23=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000
00000000000000000001011111100,C_CTRL_BRAM_INIT_24=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_25=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_26=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_27=256'b010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000
0000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_28=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_29=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2A=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2B=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111
111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2E=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2F=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000
00000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_30=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_31=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_32=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_33=256'b010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000
0001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_34=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_35=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_36=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_37=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110
000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_38=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_39=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3A=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3B=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000
00000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3E=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3F=256'b010111111000000000000000000000000101111110000000000000000000000001
0111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INITP_00=256'b0,C_CTRL_BRAM_INITP_01=256'b0,C_CTRL_BRAM_INITP_02=256'b0,C_CTRL_BRAM_INITP_03=256'b0,C_CTRL_BRAM_INITP_04=256'b0,C_CTRL_BRAM_INITP_05=256'b0,C_CTRL_BRAM_INITP_06=256'b0,C_CTRL_BRAM_INITP_07=256'b0,C_MEM_TYPE="DDR3">.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/ctrl_path.v" Line 501: Result of 12-bit expression is truncated to fit in 9-bit target.

Elaborating module
<RAMB16_S36(SRVAL=36'b01011111100,INIT_00=256'b01110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000000010100001000000001111000000000011100000001000000011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110,INIT_01=256'b01110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110000000000111000000000000000111110000000001110000000000000001111000000000011100000000000000011110,INIT_02=256'b01110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001011000001000000001110000000000011100000001000000011100000000000111000000000000000111000000000001110000100000000001100000000000011100000000000000011100,INIT_03=256'b01110000000100000001111000000000011100000000000100011110000000000111000010000000000110100000000001110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000
001110000000000000001110000000000001000000100000000011100,INIT_04=256'b01110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000000101000010000000011110,INIT_05=256'b01110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010,INIT_06=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011100000000000000011100000000000111000000000000000111010000000001110000000000000001110000000000010110000010000000011100,INIT_07=256'b01110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000000010100001000000001111000000000011100000001000000011110000000000111000
000000001000111100000000001110000100000000001101000000000011100000000000000011110,INIT_08=256'b01110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110000000000111000000000000000111110000000001110000000000000001111000000000011100000000000000011110,INIT_09=256'b01110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001011000001000000001110000000000011100000001000000011100000000000111000000000000000111000000000001110000100000000001100000000000011100000000000000011100,INIT_0A=256'b01110000000100010001111000000000011100000000000100011110000000000111000010000000000110100000000001110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100,INIT_0B=256'b01110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000
000011110000000000111000000100000000111100000000001110100000000000001111000000000100101000010000000011110,INIT_0C=256'b01110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010,INIT_0D=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011100000000000000011100000000000111000000000000000111010000000001111000000000000001110000000000110110000010000000011100,INIT_0E=256'b01110100000000000001111000000000100101000010000000011110000000000111010000000001000111100000000010010100001000010001111000000000011100000001000100011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110,INIT_0F=256'b01110000000000000001111000000000011100000100000000001010000000000111000000000000000111100000000001110000000000000001111
100000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000010000000011110,INIT_10=256'b01111000000000000001110000000000110110000010000000011100000000000111000000010000000111000000000001110000000000000001110000000000011100001000000000011000000000000111000000000000000111000000000001110000000000000001111000000000011100000000000000011110,INIT_11=256'b01110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000010000001000000000111000000000001111000000000000001110100000000110110000010000000011100,INIT_12=256'b010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110100000000010001111000000000100101000010000100011110000000000111000000010001000111100000000001110000000000010001111000000000011100001000000000011010,INIT_13=256'b0111000000000000000111110000000001110000000000000001111000000000011100000000000000011110000000
0001110000000000000001111000000000011100000010000000011110000000000111010000000000000111100000000010010100001000000001111000000000011101000000000100011110,INIT_14=256'b01110000000000000001110000000000011100001000000000011000000000000111000000000000000111000000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110,INIT_15=256'b011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011100000001000000011100,INIT_16=256'b01110000100000000001101000000000011100000000000000011110000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011110000000000000011101,INIT_17=256'b011101000000000100011110000000001001010000100001000111100000000001110
10000000001000111100000000010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110000000100010001111000000000011100000000000100011110,INIT_18=256'b01110100000000010001111000000000100101000010000100011110000000000111010000000001000111100000000010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110100000000010001111000000000100101000010000100011110,INIT_19=256'b01110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000001110100000000000001111000000000100101000010000000011110,INIT_1A=256'b01110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010,INIT_1B=256'b011110000000000000011100000000001101100000100
00000011100000000000111100000000000000111000000000011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100,INIT_1C=256'b01111000000000000001110100000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100,INIT_1D=256'b01110000000000000001110000000000011100000000000000011100000000000111000001000000000010000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100,INIT_1E=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000010000000000000000011100,INIT_1F=256'b011100000000000000011
10000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100,INIT_20=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110100000000011100000000000000011100,INIT_21=256'b01110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001110010000000000001110000000000011100000000000000001100,INIT_22=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000011100000000000000011100,INIT_23=256'b0101111110
000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_24=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_25=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_26=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_27=256'b01011111100000000000000000000000010111
11100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_28=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_29=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_2A=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_2B=256'b010111111000000000000000000000000101111110000000000000000000000001
0111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_2C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_2D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_2E=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_2F=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000
000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_30=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_31=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_32=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_33=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000
00000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_34=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_35=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_36=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_37=256'b010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000
0000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_38=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_39=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_3A=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_3B=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000
000000000000000101111110000000000000000000000001011111100,INIT_3C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_3D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_3E=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,INIT_3F=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000
00000000000000000001011111100,INITP_00=256'b0,INITP_01=256'b0,INITP_02=256'b0,INITP_03=256'b0,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b0,INITP_07=256'b0>.

Elaborating module <mpmc_srl_delay(C_DELAY=5'b01)>.

Elaborating module <mpmc_srl_delay(C_DELAY=5'b010)>.

Elaborating module <mpmc_srl_delay(C_DELAY=5'b0)>.

Elaborating module
<arbiter(C_FAMILY="virtex6",C_USE_INIT_PUSH=1'b0,C_INCLUDE_ECC_SUPPORT=0,C_NUM_PORTS=3,C_PI_DATA_WIDTH=8'b01,C_PIPELINE_ADDRACK=8'b11111111,C_CP_PIPELINE=1'b1,C_MAX_REQ_ALLOWED_INT=1,C_ARB_PORT_ENCODING_WIDTH=2,C_ARB_PATTERN_TYPE_WIDTH=4,C_ARB_PATTERN_TYPE_DECODE_WIDTH=16,C_ARB_SEQUENCE_ENCODING_WIDTH=4,C_ARB_BRAM_ADDR_WIDTH=9,C_ARB_PIPELINE=1,C_REQ_PENDING_CNTR_WIDTH=1,C_ARB0_ALGO="ROUND_ROBIN",C_BASEADDR_ARB0=9'b0,C_HIGHADDR_ARB0=32'b0111,C_BASEADDR_ARB1=9'b010000,C_HIGHADDR_ARB1=9'b011111,C_BASEADDR_ARB2=9'b0100000,C_HIGHADDR_ARB2=9'b0101111,C_BASEADDR_ARB3=9'b0110000,C_HIGHADDR_ARB3=9'b0111111,C_BASEADDR_ARB4=9'b01000000,C_HIGHADDR_ARB4=9'b01001111,C_BASEADDR_ARB5=9'b01010000,C_HIGHADDR_ARB5=9'b01011111,C_BASEADDR_ARB6=9'b01100000,C_HIGHADDR_ARB6=9'b01101111,C_BASEADDR_ARB7=9'b01110000,C_HIGHADDR_ARB7=9'b01111111,C_BASEADDR_ARB8=9'b010000000,C_HIGHADDR_ARB8=9'b010001111,C_BASEADDR_ARB9=9'b010010000,C_HIGHADDR_ARB9=9'b010011111,C_BASEADDR_ARB10=9'b010100000,C_HIGHADDR_ARB10=9'b010101111,C_BASEADDR_ARB11=9'
b010110000,C_HIGHADDR_ARB11=9'b010111111,C_BASEADDR_ARB12=9'b011000000,C_HIGHADDR_ARB12=9'b011001111,C_BASEADDR_ARB13=9'b011010000,C_HIGHADDR_ARB13=9'b011011111,C_BASEADDR_ARB14=9'b011100000,C_HIGHADDR_ARB14=9'b011101111,C_BASEADDR_ARB15=9'b011110000,C_HIGHADDR_ARB15=9'b011111111,C_ARB_BRAM_SRVAL_A=36'b0,C_ARB_BRAM_SRVAL_B=36'b0,C_ARB_BRAM_INIT_00=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000,C_ARB_BRAM_INIT_01=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_02=256'b0111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
00000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000,C_ARB_BRAM_INIT_03=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_04=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000,C_ARB_BRAM_INIT_05=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_06=256'b0111111111111111111111111000000001111111111111111
11111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000,C_ARB_BRAM_INIT_07=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_08=256'b0,C_ARB_BRAM_INIT_09=256'b0,C_ARB_BRAM_INIT_0A=256'b0,C_ARB_BRAM_INIT_0B=256'b0,C_ARB_BRAM_INIT_0C=256'b0,C_ARB_BRAM_INIT_0D=256'b0,C_ARB_BRAM_INIT_0E=256'b0,C_ARB_BRAM_INIT_0F=256'b0,C_ARB_BRAM_INIT_10=256'b0,C_ARB_BRAM_INIT_11=256'b0,C_ARB_BRAM_INIT_12=256'b0,C_ARB_BRAM_INIT_13=256'b0,C_ARB_BRAM_INIT_14=256'b0,C_ARB_BRAM_INIT_15=256'b0,C_ARB_BRAM_INIT_16=256'b0,C_ARB_BRAM_INIT_17=256'b0,C_ARB_BRAM_INIT_18=256'b0,C_ARB_BRAM_INIT_19=256'b0,C_ARB_BRAM_INIT_1A=256'b0,C_ARB_BRAM_INIT_1B=256'b0,C_ARB_BRAM_INIT_1C=256'b0,C_A
RB_BRAM_INIT_1D=256'b0,C_ARB_BRAM_INIT_1E=256'b0,C_ARB_BRAM_INIT_1F=256'b0,C_ARB_BRAM_INIT_20=256'b0,C_ARB_BRAM_INIT_21=256'b0,C_ARB_BRAM_INIT_22=256'b0,C_ARB_BRAM_INIT_23=256'b0,C_ARB_BRAM_INIT_24=256'b0,C_ARB_BRAM_INIT_25=256'b0,C_ARB_BRAM_INIT_26=256'b0,C_ARB_BRAM_INIT_27=256'b0,C_ARB_BRAM_INIT_28=256'b0,C_ARB_BRAM_INIT_29=256'b0,C_ARB_BRAM_INIT_2A=256'b0,C_ARB_BRAM_INIT_2B=256'b0,C_ARB_BRAM_INIT_2C=256'b0,C_ARB_BRAM_INIT_2D=256'b0,C_ARB_BRAM_INIT_2E=256'b0,C_ARB_BRAM_INIT_2F=256'b0,C_ARB_BRAM_INIT_30=256'b0,C_ARB_BRAM_INIT_31=256'b0,C_ARB_BRAM_INIT_32=256'b0,C_ARB_BRAM_INIT_33=256'b0,C_ARB_BRAM_INIT_34=256'b0,C_ARB_BRAM_INIT_35=256'b0,C_ARB_BRAM_INIT_36=256'b0,C_ARB_BRAM_INIT_37=256'b0,C_ARB_BRAM_INIT_38=256'b0,C_ARB_BRAM_INIT_39=256'b0,C_ARB_BRAM_INIT_3A=256'b0,C_ARB_BRAM_INIT_3B=256'b0,C_ARB_BRAM_INIT_3C=256'b0,C_ARB_BRAM_INIT_3D=256'b0,C_ARB_BRAM_INIT_3E=256'b0,C_ARB_BRAM_INIT_3F=256'b0,C_ARB_BRAM_INITP_00=256'b0,C_ARB_BRAM_INITP_01=256'b0,C_ARB_BRAM_INITP_02=256'b0,C_ARB_BRAM_INITP_03=256'b0,C_ARB_BRA
M_INITP_04=256'b0,C_ARB_BRAM_INITP_05=256'b0,C_ARB_BRAM_INITP_06=256'b0,C_ARB_BRAM_INITP_07=256'b0,C_WORD_WRITE_SEQ=0,C_WORD_READ_SEQ=1,C_DOUBLEWORD_WRITE_SEQ=2,C_DOUBLEWORD_READ_SEQ=3,C_CL4_WRITE_SEQ=4,C_CL4_READ_SEQ=5,C_CL8_WRITE_SEQ=6,C_CL8_READ_SEQ=7,C_B16_WRITE_SEQ=8,C_B16_READ_SEQ=9,C_B32_WRITE_SEQ=10,C_B32_READ_SEQ=11,C_B64_WRITE_SEQ=12,C_B64_READ_SEQ=13,C_REFH_SEQ=14,C_NOP_SEQ=15,C_PORT_FOR_WRITE_TRAINING_PATTERN=0>.

Elaborating module <arb_acknowledge(C_NUM_PORTS=3,C_PIPELINE_ADDRACK=8'b11111111,C_MAX_REQ_ALLOWED_INT=1,C_REQ_PENDING_CNTR_WIDTH=1,C_ARB_PIPELINE=1,C_WORD_WRITE_SEQ=0,C_WORD_READ_SEQ=1,C_DOUBLEWORD_WRITE_SEQ=2,C_DOUBLEWORD_READ_SEQ=3,C_CL4_WRITE_SEQ=4,C_CL4_READ_SEQ=5,C_CL8_WRITE_SEQ=6,C_CL8_READ_SEQ=7,C_B16_WRITE_SEQ=8,C_B16_READ_SEQ=9,C_B32_WRITE_SEQ=10,C_B32_READ_SEQ=11,C_B64_WRITE_SEQ=12,C_B64_READ_SEQ=13)>.

Elaborating module <arb_pattern_start(C_FAMILY="virtex6",C_NUM_PORTS=3,C_ARB_PIPELINE=1,C_CP_PIPELINE=1'b1,C_ARB_PORT_ENCODING_WIDTH=2,C_ARB0_ALGO="ROUND_ROBIN")>.

Elaborating module <arb_which_port(C_FAMILY="virtex6",C_USE_INIT_PUSH=1'b0,C_NUM_PORTS=3,C_ARB_PIPELINE=1,C_CP_PIPELINE=1'b1,C_ARB_PORT_ENCODING_WIDTH=2,C_PORT_FOR_WRITE_TRAINING_PATTERN=0,C_ARB0_ALGO="ROUND_ROBIN")>.

Elaborating module <arb_req_pending_muxes(C_NUM_PORTS=3,C_ARB_PORT_ENCODING_WIDTH=2)>.

Elaborating module <high_priority_select(C_FAMILY="virtex6",C_NUM_PORTS=3,C_PI_D_WIDTH=2)>.

Elaborating module <arb_pattern_type(C_FAMILY="virtex6",C_INCLUDE_ECC_SUPPORT=0,C_NUM_PORTS=3,C_PI_DATA_WIDTH=8'b01,C_CP_PIPELINE=1'b1,C_ARB_PORT_ENCODING_WIDTH=2,C_ARB_PATTERN_TYPE_WIDTH=4,C_ARB_PATTERN_TYPE_DECODE_WIDTH=16,C_MAX_REQ_ALLOWED_INT=1,C_WORD_WRITE_SEQ=0,C_WORD_READ_SEQ=1,C_DOUBLEWORD_WRITE_SEQ=2,C_DOUBLEWORD_READ_SEQ=3,C_CL4_WRITE_SEQ=4,C_CL4_READ_SEQ=5,C_CL8_WRITE_SEQ=6,C_CL8_READ_SEQ=7,C_B16_WRITE_SEQ=8,C_B16_READ_SEQ=9,C_B32_WRITE_SEQ=10,C_B32_READ_SEQ=11,C_B64_WRITE_SEQ=12,C_B64_READ_SEQ=13,C_REFH_SEQ=14,C_NOP_SEQ=15)>.

Elaborating module <arb_pattern_type_fifo(C_PI_DATA_WIDTH=1'b1,C_INCLUDE_ECC_SUPPORT=0,C_ARB_PATTERN_TYPE_WIDTH=4,C_MAX_REQ_ALLOWED_INT=1,C_WORD_WRITE_SEQ=0,C_WORD_READ_SEQ=1,C_DOUBLEWORD_WRITE_SEQ=2,C_DOUBLEWORD_READ_SEQ=3,C_CL4_WRITE_SEQ=4,C_CL4_READ_SEQ=5,C_CL8_WRITE_SEQ=6,C_CL8_READ_SEQ=7,C_B16_WRITE_SEQ=8,C_B16_READ_SEQ=9,C_B32_WRITE_SEQ=10,C_B32_READ_SEQ=11,C_B64_WRITE_SEQ=12,C_B64_READ_SEQ=13,C_REFH_SEQ=14,C_NOP_SEQ=15)>.

Elaborating module <mpmc_ctrl_path_fifo(C_FIFO_DEPTH=2,C_FIFO_ADDR_WIDTH=1,C_DATA_WIDTH=4)>.

Elaborating module <mpmc_srl_fifo_nto1_mux(C_RATIO=2,C_SEL_WIDTH=1,C_DATAOUT_WIDTH=4)>.

Elaborating module <arb_pattern_type_fifo(C_PI_DATA_WIDTH=1'b0,C_INCLUDE_ECC_SUPPORT=0,C_ARB_PATTERN_TYPE_WIDTH=4,C_MAX_REQ_ALLOWED_INT=1,C_WORD_WRITE_SEQ=0,C_WORD_READ_SEQ=1,C_DOUBLEWORD_WRITE_SEQ=2,C_DOUBLEWORD_READ_SEQ=3,C_CL4_WRITE_SEQ=4,C_CL4_READ_SEQ=5,C_CL8_WRITE_SEQ=6,C_CL8_READ_SEQ=7,C_B16_WRITE_SEQ=8,C_B16_READ_SEQ=9,C_B32_WRITE_SEQ=10,C_B32_READ_SEQ=11,C_B64_WRITE_SEQ=12,C_B64_READ_SEQ=13,C_REFH_SEQ=14,C_NOP_SEQ=15)>.

Elaborating module <arb_pattern_type_muxes(C_NUM_PORTS=3,C_ARB_PORT_ENCODING_WIDTH=2,C_ARB_PATTERN_TYPE_WIDTH=4)>.
WARNING:HDLCompiler:295 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_pattern_type_muxes.v" Line 123: case condition never applies
WARNING:HDLCompiler:295 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_pattern_type_muxes.v" Line 127: case condition never applies
WARNING:HDLCompiler:295 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_pattern_type_muxes.v" Line 131: case condition never applies
WARNING:HDLCompiler:295 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_pattern_type_muxes.v" Line 135: case condition never applies
WARNING:HDLCompiler:295 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_pattern_type.v" Line 235: case condition never applies
WARNING:HDLCompiler:295 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_pattern_type.v" Line 236: case condition never applies
WARNING:HDLCompiler:295 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_pattern_type.v" Line 237: case condition never applies
WARNING:HDLCompiler:295 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_pattern_type.v" Line 238: case condition never applies
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_pattern_type.v" Line 260: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <mpmc_data_path(C_FAMILY="virtex6",C_USE_INIT_PUSH=1'b0,C_PI_WRFIFO_TYPE=16'b1111111111110011,C_WRFIFO_TML_PIPELINE=1,C_WRFIFO_PI_PIPELINE=8'b11111111,C_WRFIFO_MEM_PIPELINE=8'b11111111,C_PI_RDFIFO_TYPE=16'b1111111111111111,C_RDFIFO_MAX_FANOUT=0,C_RDFIFO_PI_PIPELINE=8'b11111111,C_RDFIFO_MEM_PIPELINE=8'b11111111,C_NUM_PORTS=3,C_IS_DDR=1'b1,C_MEM_DATA_WIDTH=32'b010000000,C_PI_ADDR_WIDTH=32,C_PI_DATA_WIDTH=8'b01,C_PIX_DATA_WIDTH_MAX=64,C_INCLUDE_ECC_SUPPORT=0,C_CTRL_DP_WRFIFO_WHICHPORT_REP=32'b01000,C_PORT_FOR_WRITE_TRAINING_PATTERN=0,C_ARB_PORT_ENCODING_WIDTH=2)>.

Elaborating module <mpmc_write_fifo(C_FAMILY="virtex6",C_FIFO_TYPE=2'b11,C_PI_PIPELINE=1'b1,C_MEM_PIPELINE=1'b1,C_PI_ADDR_WIDTH=32,C_PI_DATA_WIDTH=64,C_MEM_DATA_WIDTH=32'sb010000000,C_USE_INIT_PUSH=1'b0)>.

Elaborating module <mpmc_bram_fifo(C_FAMILY="virtex6",C_INPUT_PIPELINE=1'b1,C_OUTPUT_PIPELINE=1'b1,C_ADDR_WIDTH=10,C_INPUT_DATA_WIDTH=64,C_OUTPUT_DATA_WIDTH=32'sb010000000,C_DIRECTION="write",C_USE_INIT_PUSH=1'b0)>.

Elaborating module <RAMB16(DOA_REG=0,DOB_REG=0,WRITE_WIDTH_A=18,WRITE_WIDTH_B=32'sb0100100,READ_WIDTH_A=18,READ_WIDTH_B=32'sb0100100,WRITE_MODE_A="READ_FIRST",WRITE_MODE_B="READ_FIRST",SIM_COLLISION_CHECK="NONE")>.

Elaborating module <mpmc_write_fifo(C_FAMILY="virtex6",C_FIFO_TYPE=2'b11,C_PI_PIPELINE=1'b1,C_MEM_PIPELINE=1'b1,C_PI_ADDR_WIDTH=32,C_PI_DATA_WIDTH=32,C_MEM_DATA_WIDTH=32'sb010000000,C_USE_INIT_PUSH=1'b0)>.

Elaborating module <mpmc_bram_fifo(C_FAMILY="virtex6",C_INPUT_PIPELINE=1'b1,C_OUTPUT_PIPELINE=1'b1,C_ADDR_WIDTH=10,C_INPUT_DATA_WIDTH=32,C_OUTPUT_DATA_WIDTH=32'sb010000000,C_DIRECTION="write",C_USE_INIT_PUSH=1'b0)>.

Elaborating module <RAMB16(DOA_REG=0,DOB_REG=0,WRITE_WIDTH_A=9,WRITE_WIDTH_B=32'sb0100100,READ_WIDTH_A=9,READ_WIDTH_B=32'sb0100100,WRITE_MODE_A="READ_FIRST",WRITE_MODE_B="READ_FIRST",SIM_COLLISION_CHECK="NONE")>.

Elaborating module <mpmc_srl_fifo_nto1_ormux(C_RATIO=3,C_SEL_WIDTH=2,C_DATAOUT_WIDTH=32'b010000)>.

Elaborating module <mpmc_srl_fifo_nto1_ormux(C_RATIO=3,C_SEL_WIDTH=2,C_DATAOUT_WIDTH=32'b010)>.

Elaborating module <mpmc_read_fifo(C_FAMILY="virtex6",C_FIFO_TYPE=2'b11,C_PI_PIPELINE=1'b1,C_MEM_PIPELINE=1'b1,C_PI_ADDR_WIDTH=32,C_PI_DATA_WIDTH=64,C_MEM_DATA_WIDTH=32'sb010000000,C_IS_DDR=1'b1)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_read_fifo.v" Line 905: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <mpmc_bram_fifo(C_FAMILY="virtex6",C_INPUT_PIPELINE=1'b1,C_OUTPUT_PIPELINE=1'b1,C_ADDR_WIDTH=10,C_INPUT_DATA_WIDTH=32'sb010000000,C_OUTPUT_DATA_WIDTH=64,C_DIRECTION="read",C_USE_INIT_PUSH=1'b0)>.

Elaborating module <RAMB16(DOA_REG=0,DOB_REG=0,WRITE_WIDTH_A=32'sb0100100,WRITE_WIDTH_B=18,READ_WIDTH_A=32'sb0100100,READ_WIDTH_B=18,WRITE_MODE_A="READ_FIRST",WRITE_MODE_B="READ_FIRST",SIM_COLLISION_CHECK="NONE")>.

Elaborating module <mpmc_read_fifo(C_FAMILY="virtex6",C_FIFO_TYPE=2'b11,C_PI_PIPELINE=1'b1,C_MEM_PIPELINE=1'b1,C_PI_ADDR_WIDTH=32,C_PI_DATA_WIDTH=32,C_MEM_DATA_WIDTH=32'sb010000000,C_IS_DDR=1'b1)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_read_fifo.v" Line 905: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <mpmc_bram_fifo(C_FAMILY="virtex6",C_INPUT_PIPELINE=1'b1,C_OUTPUT_PIPELINE=1'b1,C_ADDR_WIDTH=10,C_INPUT_DATA_WIDTH=32'sb010000000,C_OUTPUT_DATA_WIDTH=32,C_DIRECTION="read",C_USE_INIT_PUSH=1'b0)>.

Elaborating module <RAMB16(DOA_REG=0,DOB_REG=0,WRITE_WIDTH_A=32'sb0100100,WRITE_WIDTH_B=9,READ_WIDTH_A=32'sb0100100,READ_WIDTH_B=9,WRITE_MODE_A="READ_FIRST",WRITE_MODE_B="READ_FIRST",SIM_COLLISION_CHECK="NONE")>.
WARNING:HDLCompiler:552 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" Line 2367: Input port dbg_wr_dqs_tap_set[19] is not connected on this instance
Going to vhdl side to elaborate module plbv46_pim_wrapper

Elaborating entity <plbv46_pim_wrapper> (architecture <rtl_pim>) with generics from library <mpmc_v6_02_a>.

Elaborating entity <plbv46_pim> (architecture <rtl_pim>) with generics from library <mpmc_v6_02_a>.

Elaborating entity <plbv46_address_decoder> (architecture <RTL>) with generics from library <mpmc_v6_02_a>.

Elaborating entity <plbv46_sample_cycle> (architecture <implementation>) from library <mpmc_v6_02_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_address_decoder.vhd" Line 3265. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_address_decoder.vhd" Line 3388: Assignment to sl_addrack_reg3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_address_decoder.vhd" Line 3503: Assignment to pi2ad_addrack_reg ignored, since the identifier is never used

Elaborating entity <plbv46_write_module> (architecture <implementation>) with generics from library <mpmc_v6_02_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_write_module.vhd" Line 1021: Assignment to ad2wr_new_cmd_dly ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_write_module.vhd" Line 1281. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_write_module.vhd" Line 1414: Assignment to wr2pi_wrfifo_push_reg ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_write_module.vhd" Line 1595: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_write_module.vhd" Line 2156: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <plbv46_rd_support> (architecture <implementation>) with generics from library <mpmc_v6_02_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_rd_support.vhd" Line 933: Assignment to sig_doing_brst64_reg ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_rd_support.vhd" Line 1185. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_rd_support.vhd" Line 1208: Assignment to sm_xfer_done ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_rd_support.vhd" Line 2348: Assignment to sig_make_fifo_dreg_stale ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_rd_support.vhd" Line 3067: Assignment to sig_dbcnt_eq_1 ignored, since the identifier is never used

Elaborating entity <plbv46_data_steer_mirror> (architecture <implementation>) with generics from library <mpmc_v6_02_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_rd_support.vhd" Line 3365: Assignment to sig_sl_rdack_i_dly ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_rd_support.vhd" Line 3405: Assignment to sig_plb_dreg_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_rd_support.vhd" Line 3455: Assignment to sig_sl_rdwdaddr ignored, since the identifier is never used

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 114: <muxcy_l> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 124: <xorcy> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 133: <fds> remains a black-box since it has no binding entity.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:321 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_pim.vhd" Line 698: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_pim.vhd" Line 1055: Comparison between arrays of unequal length always returns FALSE.
Back to verilog to continue elaboration

Elaborating module <dualxcl(C_FAMILY="virtex6",C_PI_A_SUBTYPE="IXCL",C_PI_B_SUBTYPE="INACTIVE",C_PI_BASEADDR=32'sb0,C_PI_HIGHADDR=32'sb01111111111111111111111111111,C_PI_OFFSET=32'b0,C_PI_ADDR_WIDTH=32,C_PI_DATA_WIDTH=32,C_PI_BE_WIDTH=4,C_PI_RDWDADDR_WIDTH=4,C_PI_RDDATA_DELAY=32'b010,C_XCL_A_WRITEXFER=1,C_XCL_A_LINESIZE=8,C_XCL_B_WRITEXFER=1,C_XCL_B_LINESIZE=4,C_XCL_PIPE_STAGES=2,C_MEM_DATA_WIDTH=32,C_MEM_SDR_DATA_WIDTH=32'b010000000)>.

Elaborating module <mpmc_sample_cycle>.

Elaborating module <dualxcl_access(C_PI_A_SUBTYPE="IXCL",C_PI_B_SUBTYPE="INACTIVE",C_ADDR_MASK=32'b01111111111111111111111111111,C_PI_OFFSET=32'b0,C_PI_ADDR_WIDTH=32,C_PI_DATA_WIDTH=32,C_PI_BE_WIDTH=4,C_XCL_A_WRITEXFER=0,C_XCL_A_LINESIZE=8,C_XCL_B_WRITEXFER=1,C_XCL_B_LINESIZE=4,C_MEM_DATA_WIDTH=32,C_ACCESS_FIFO_PIPE=1'b0)>.

Elaborating module <dualxcl_access_data_path(C_XCL_LINESIZE=8,C_XCL_WRITEXFER=0,C_PI_SUBTYPE="IXCL",C_ADDR_MASK=32'b01111111111111111111111111111,C_PI_OFFSET=32'b0,C_PI_ADDR_WIDTH=32,C_PI_DATA_WIDTH=32,C_PI_BE_WIDTH=4,C_MEM_DATA_WIDTH=32,C_ACCESS_FIFO_PIPE=1'b0)>.

Elaborating module <srl16e_fifo(c_width=32,c_awidth=1,c_depth=1)>.

Elaborating module <dualxcl_fsm(C_PI_A_SUBTYPE="IXCL",C_PI_B_SUBTYPE="INACTIVE",C_XCL_A_WRITEXFER=0,C_XCL_B_WRITEXFER=1,C_XCL_A_LINESIZE=8,C_XCL_B_LINESIZE=4,C_MAX_CNTR_WIDTH=3)>.

Elaborating module <dualxcl_read(C_PI_A_SUBTYPE="IXCL",C_PI_B_SUBTYPE="INACTIVE",C_PI_DATA_WIDTH=32,C_PI_RDWDADDR_WIDTH=4,C_PI_RDDATA_DELAY=32'b010,C_XCL_A_LINESIZE=8,C_XCL_B_LINESIZE=4,C_MEM_SDR_DATA_WIDTH=32'b010000000,C_READ_FIFO_PIPE=1'b1,C_RDFIFO_EMPTY_PIPE=1'b1,C_MAX_CNTR_WIDTH=3)>.

Elaborating module <srl16e_fifo_protect(c_width=3,c_awidth=2,c_depth=4)>.

Elaborating module <fifo_pipeline(C_DWIDTH=3,C_INV_EXISTS=1)>.

Elaborating module <xcl_read_data(C_PI_SUBTYPE="IXCL",C_PI_DATA_WIDTH=32,C_PI_RDWDADDR_WIDTH=4,C_PI_RDDATA_DELAY=32'b010,C_LINESIZE=8,C_MEM_SDR_DATA_WIDTH=32'b010000000,C_READ_FIFO_PIPE=1'b1,C_RDFIFO_EMPTY_PIPE=1'b1)>.

Elaborating module <pop_generator(C_PI_DATA_WIDTH=32,C_LINESIZE=8,C_MEM_SDR_DATA_WIDTH=32'b010000000,C_CNT_WIDTH=3)>.

Elaborating module <dpram(C_WIDTH=33,C_AWIDTH=3,C_DEPTH=32'sb01000)>.

Elaborating module <dualxcl(C_FAMILY="virtex6",C_PI_A_SUBTYPE="DXCL",C_PI_B_SUBTYPE="INACTIVE",C_PI_BASEADDR=32'sb0,C_PI_HIGHADDR=32'sb01111111111111111111111111111,C_PI_OFFSET=32'b0,C_PI_ADDR_WIDTH=32,C_PI_DATA_WIDTH=32,C_PI_BE_WIDTH=4,C_PI_RDWDADDR_WIDTH=4,C_PI_RDDATA_DELAY=32'b010,C_XCL_A_WRITEXFER=1,C_XCL_A_LINESIZE=4,C_XCL_B_WRITEXFER=1,C_XCL_B_LINESIZE=4,C_XCL_PIPE_STAGES=2,C_MEM_DATA_WIDTH=32,C_MEM_SDR_DATA_WIDTH=32'b010000000)>.

Elaborating module <dualxcl_access(C_PI_A_SUBTYPE="DXCL",C_PI_B_SUBTYPE="INACTIVE",C_ADDR_MASK=32'b01111111111111111111111111111,C_PI_OFFSET=32'b0,C_PI_ADDR_WIDTH=32,C_PI_DATA_WIDTH=32,C_PI_BE_WIDTH=4,C_XCL_A_WRITEXFER=1,C_XCL_A_LINESIZE=4,C_XCL_B_WRITEXFER=1,C_XCL_B_LINESIZE=4,C_MEM_DATA_WIDTH=32,C_ACCESS_FIFO_PIPE=1'b0)>.

Elaborating module <dualxcl_access_data_path(C_XCL_LINESIZE=4,C_XCL_WRITEXFER=1,C_PI_SUBTYPE="DXCL",C_ADDR_MASK=32'b01111111111111111111111111111,C_PI_OFFSET=32'b0,C_PI_ADDR_WIDTH=32,C_PI_DATA_WIDTH=32,C_PI_BE_WIDTH=4,C_MEM_DATA_WIDTH=32,C_ACCESS_FIFO_PIPE=1'b0)>.

Elaborating module <srl16e_fifo(c_width=33,c_awidth=1,c_depth=1)>.

Elaborating module <dualxcl_fsm(C_PI_A_SUBTYPE="DXCL",C_PI_B_SUBTYPE="INACTIVE",C_XCL_A_WRITEXFER=1,C_XCL_B_WRITEXFER=1,C_XCL_A_LINESIZE=4,C_XCL_B_LINESIZE=4,C_MAX_CNTR_WIDTH=2)>.

Elaborating module <dualxcl_read(C_PI_A_SUBTYPE="DXCL",C_PI_B_SUBTYPE="INACTIVE",C_PI_DATA_WIDTH=32,C_PI_RDWDADDR_WIDTH=4,C_PI_RDDATA_DELAY=32'b010,C_XCL_A_LINESIZE=4,C_XCL_B_LINESIZE=4,C_MEM_SDR_DATA_WIDTH=32'b010000000,C_READ_FIFO_PIPE=1'b1,C_RDFIFO_EMPTY_PIPE=1'b1,C_MAX_CNTR_WIDTH=2)>.

Elaborating module <srl16e_fifo_protect(c_width=2,c_awidth=2,c_depth=4)>.

Elaborating module <fifo_pipeline(C_DWIDTH=2,C_INV_EXISTS=1)>.

Elaborating module <xcl_read_data(C_PI_SUBTYPE="DXCL",C_PI_DATA_WIDTH=32,C_PI_RDWDADDR_WIDTH=4,C_PI_RDDATA_DELAY=32'b010,C_LINESIZE=4,C_MEM_SDR_DATA_WIDTH=32'b010000000,C_READ_FIFO_PIPE=1'b1,C_RDFIFO_EMPTY_PIPE=1'b1)>.

Elaborating module <pop_generator(C_PI_DATA_WIDTH=32,C_LINESIZE=4,C_MEM_SDR_DATA_WIDTH=32'b010000000,C_CNT_WIDTH=2)>.

Elaborating module <dpram(C_WIDTH=33,C_AWIDTH=2,C_DEPTH=32'sb0100)>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc.v" Line 3513: Net <NPI_WrFIFO_Data[191]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc.v" Line 3514: Net <NPI_WrFIFO_BE[23]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ddr3_sdram_wrapper>.
    Related source file is "/data/work/reconos_v3/demos/semaphore/edk/hdl/ddr3_sdram_wrapper.v".
    Summary:
	no macro.
Unit <ddr3_sdram_wrapper> synthesized.

Synthesizing Unit <mpmc>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc.v".
        C_FAMILY = "virtex6"
        C_BASEFAMILY = "virtex6"
        C_SPEEDGRADE_INT = 1
        C_NUM_PORTS = 3
        C_ALL_PIMS_SHARE_ADDRESSES = 1
        C_MPMC_BASEADDR = 0
        C_MPMC_HIGHADDR = 268435455
        C_SDMA_CTRL_BASEADDR = -1
        C_SDMA_CTRL_HIGHADDR = 0
        C_MPMC_CTRL_BASEADDR = -1
        C_MPMC_CTRL_HIGHADDR = 0
        C_MPMC_CTRL_AWIDTH = 32
        C_MPMC_CTRL_DWIDTH = 64
        C_MPMC_CTRL_NATIVE_DWIDTH = 32
        C_MPMC_CTRL_NUM_MASTERS = 1
        C_MPMC_CTRL_MID_WIDTH = 1
        C_MPMC_CTRL_P2P = 1
        C_MPMC_CTRL_SUPPORT_BURSTS = 0
        C_MPMC_CTRL_SMALLEST_MASTER = 32
        C_NUM_IDELAYCTRL = 1
        C_IODELAY_GRP = "DDR3_SDRAM"
        C_MAX_REQ_ALLOWED = 1
        C_ARB_PIPELINE = 1
        C_WR_DATAPATH_TML_PIPELINE = 1
        C_RD_DATAPATH_TML_MAX_FANOUT = 0
        C_ARB_USE_DEFAULT = 0
        C_ARB0_ALGO = "ROUND_ROBIN"
        C_ARB0_NUM_SLOTS = 8
        C_PM_ENABLE = 0
        C_PM_DC_WIDTH = 48
        C_PM_GC_CNTR = 1
        C_PM_GC_WIDTH = 48
        C_PM_SHIFT_CNT_BY = 1
        C_SKIP_SIM_INIT_DELAY = 0
        C_USE_MIG_S3_PHY = 0
        C_USE_MIG_V4_PHY = 0
        C_USE_MIG_V5_PHY = 0
        C_USE_MIG_V6_PHY = 1
        C_USE_MCB_S6_PHY = 0
        C_USE_STATIC_PHY = 0
        C_STATIC_PHY_RDDATA_CLK_SEL = 0
        C_STATIC_PHY_RDDATA_SWAP_RISE = 0
        C_STATIC_PHY_RDEN_DELAY = 5
        C_DEBUG_REG_ENABLE = 0
        C_SPECIAL_BOARD = "NONE"
        C_PORT_CONFIG = 1
        C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
        C_MEM_CALIBRATION_MODE = 1
        C_MEM_CALIBRATION_DELAY = "HALF"
        C_MEM_CALIBRATION_SOFT_IP = "FALSE"
        C_MEM_SKIP_IN_TERM_CAL = 1
        C_MEM_SKIP_DYNAMIC_CAL = 1
        C_MEM_SKIP_DYN_IN_TERM = 1
        C_MEM_INCDEC_THRESHOLD = 32'b00000000000000000000000000000010
        C_MEM_CHECK_MAX_INDELAY = 0
        C_MEM_CHECK_MAX_TAP_REG = 0
        C_MEM_TZQINIT_MAXCNT = 528
        C_MEM_CALIBRATION_BYPASS = "NO"
        C_MPMC_MCB_DRP_CLK_PRESENT = 0
        C_MPMC_CLK_MEM_2X_PERIOD_PS = 1250
        C_MCB_USE_EXTERNAL_BUFPLL = 0
        C_MCB_LDQSP_TAP_DELAY_VAL = 0
        C_MCB_UDQSP_TAP_DELAY_VAL = 0
        C_MCB_LDQSN_TAP_DELAY_VAL = 0
        C_MCB_UDQSN_TAP_DELAY_VAL = 0
        C_MCB_DQ0_TAP_DELAY_VAL = 0
        C_MCB_DQ1_TAP_DELAY_VAL = 0
        C_MCB_DQ2_TAP_DELAY_VAL = 0
        C_MCB_DQ3_TAP_DELAY_VAL = 0
        C_MCB_DQ4_TAP_DELAY_VAL = 0
        C_MCB_DQ5_TAP_DELAY_VAL = 0
        C_MCB_DQ6_TAP_DELAY_VAL = 0
        C_MCB_DQ7_TAP_DELAY_VAL = 0
        C_MCB_DQ8_TAP_DELAY_VAL = 0
        C_MCB_DQ9_TAP_DELAY_VAL = 0
        C_MCB_DQ10_TAP_DELAY_VAL = 0
        C_MCB_DQ11_TAP_DELAY_VAL = 0
        C_MCB_DQ12_TAP_DELAY_VAL = 0
        C_MCB_DQ13_TAP_DELAY_VAL = 0
        C_MCB_DQ14_TAP_DELAY_VAL = 0
        C_MCB_DQ15_TAP_DELAY_VAL = 0
        C_MEM_TYPE = "DDR3"
        C_MEM_DQS_IO_COL = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQ_IO_MS = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_CAS_LATENCY = 6
        C_MEM_ODT_TYPE = 1
        C_MEM_REDUCED_DRV = 0
        C_MEM_REG_DIMM = 0
        C_MPMC_CLK0_PERIOD_PS = 5000
        C_MEM_CLK_WIDTH = 1
        C_MEM_ODT_WIDTH = 1
        C_MEM_CE_WIDTH = 1
        C_MEM_CS_N_WIDTH = 1
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_DATA_WIDTH = 32
        C_MEM_DM_WIDTH = 4
        C_MEM_DQS_WIDTH = 4
        C_MEM_BITS_DATA_PER_DQS = 8
        C_MEM_NUM_DIMMS = 1
        C_MEM_NUM_RANKS = 1
        C_DDR2_DQSN_ENABLE = 1
        C_INCLUDE_ECC_SUPPORT = 0
        C_ECC_DEFAULT_ON = 1
        C_INCLUDE_ECC_TEST = 0
        C_ECC_SEC_THRESHOLD = 1
        C_ECC_DEC_THRESHOLD = 1
        C_ECC_PEC_THRESHOLD = 1
        C_ECC_DATA_WIDTH = 0
        C_ECC_DM_WIDTH = 0
        C_ECC_DQS_WIDTH = 0
        C_MEM_PART_NUM_BANK_BITS = 3
        C_MEM_PART_NUM_ROW_BITS = 13
        C_MEM_PART_NUM_COL_BITS = 10
        C_MEM_PART_TWR = 15000
        C_MEM_PART_TREFI = 7800000
        C_MEM_PART_TRAS = 37500
        C_MEM_PART_TRCD = 13130
        C_MEM_PART_TRP = 13130
        C_MEM_PART_TRFC = 110000
        C_MEM_PART_TWTR = 7500
        C_MEM_PART_TRTP = 7500
        C_MEM_PART_TPRDI = 1000000
        C_MEM_PART_TZQI = 128000000
        C_TBY4TAPVALUE = 9999
        C_MEM_PA_SR = 0
        C_MEM_CAS_WR_LATENCY = 5
        C_MEM_AUTO_SR = "ENABLED"
        C_MEM_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DYNAMIC_WRITE_ODT = "OFF"
        C_MEM_WRLVL = 1
        C_IDELAY_CLK_FREQ = "DEFAULT"
        C_MEM_PHASE_DETECT = "DEFAULT"
        C_MEM_IBUF_LPWR_MODE = "DEFAULT"
        C_MEM_IODELAY_HP_MODE = "DEFAULT"
        C_MEM_SIM_INIT_OPTION = "DEFAULT"
        C_MEM_SIM_CAL_OPTION = "DEFAULT"
        C_MEM_CAL_WIDTH = "DEFAULT"
        C_MEM_NDQS_COL0 = 3
        C_MEM_NDQS_COL1 = 1
        C_MEM_NDQS_COL2 = 0
        C_MEM_NDQS_COL3 = 0
        C_MEM_DQS_LOC_COL0 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000100000000
        C_MEM_DQS_LOC_COL1 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011
        C_MEM_DQS_LOC_COL2 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_LOC_COL3 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MAINT_PRESCALER_PERIOD = 200000
        C_PIM0_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM0_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM0_OFFSET = 32'b00000000000000000000000000000000
        C_PIM0_DATA_WIDTH = 64
        C_PIM0_BASETYPE = 2
        C_PIM0_SUBTYPE = "PLB"
        C_PIM0_B_SUBTYPE = "PLB"
        C_XCL0_LINESIZE = 4
        C_XCL0_WRITEXFER = 1
        C_XCL0_PIPE_STAGES = 2
        C_XCL0_B_IN_USE = 0
        C_XCL0_B_LINESIZE = 4
        C_XCL0_B_WRITEXFER = 1
        C_SPLB0_AWIDTH = 32
        C_SPLB0_DWIDTH = 64
        C_SPLB0_NATIVE_DWIDTH = 64
        C_SPLB0_NUM_MASTERS = 3
        C_SPLB0_MID_WIDTH = 2
        C_SPLB0_P2P = 0
        C_SPLB0_SUPPORT_BURSTS = 1
        C_SPLB0_SMALLEST_MASTER = 32
        C_SDMA_CTRL0_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL0_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL0_AWIDTH = 32
        C_SDMA_CTRL0_DWIDTH = 64
        C_SDMA_CTRL0_NATIVE_DWIDTH = 32
        C_SDMA_CTRL0_NUM_MASTERS = 1
        C_SDMA_CTRL0_MID_WIDTH = 1
        C_SDMA_CTRL0_P2P = 1
        C_SDMA_CTRL0_SUPPORT_BURSTS = 0
        C_SDMA_CTRL0_SMALLEST_MASTER = 32
        C_SDMA0_COMPLETED_ERR_TX = 1
        C_SDMA0_COMPLETED_ERR_RX = 1
        C_SDMA0_PRESCALAR = 1023
        C_SDMA0_PI2LL_CLK_RATIO = 1
        C_PPC440MC0_BURST_LENGTH = 4
        C_PPC440MC0_PIPE_STAGES = 1
        C_VFBC0_CMD_FIFO_DEPTH = 32
        C_VFBC0_CMD_AFULL_COUNT = 3
        C_VFBC0_RDWD_DATA_WIDTH = 32
        C_VFBC0_RDWD_FIFO_DEPTH = 1024
        C_VFBC0_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI0_ADDRACK_PIPELINE = 1
        C_PI0_RD_FIFO_TYPE = "BRAM"
        C_PI0_WR_FIFO_TYPE = "BRAM"
        C_PI0_RD_FIFO_APP_PIPELINE = 1
        C_PI0_RD_FIFO_MEM_PIPELINE = 1
        C_PI0_WR_FIFO_APP_PIPELINE = 1
        C_PI0_WR_FIFO_MEM_PIPELINE = 1
        C_PI0_PM_USED = 1
        C_PI0_PM_DC_CNTR = 1
        C_PIM1_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM1_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM1_OFFSET = 32'b00000000000000000000000000000000
        C_PIM1_DATA_WIDTH = 64
        C_PIM1_BASETYPE = 1
        C_PIM1_SUBTYPE = "IXCL"
        C_PIM1_B_SUBTYPE = "INACTIVE"
        C_XCL1_LINESIZE = 8
        C_XCL1_WRITEXFER = 1
        C_XCL1_PIPE_STAGES = 2
        C_XCL1_B_IN_USE = 0
        C_XCL1_B_LINESIZE = 4
        C_XCL1_B_WRITEXFER = 1
        C_SPLB1_AWIDTH = 32
        C_SPLB1_DWIDTH = 64
        C_SPLB1_NATIVE_DWIDTH = 64
        C_SPLB1_NUM_MASTERS = 1
        C_SPLB1_MID_WIDTH = 1
        C_SPLB1_P2P = 1
        C_SPLB1_SUPPORT_BURSTS = 0
        C_SPLB1_SMALLEST_MASTER = 32
        C_SDMA_CTRL1_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL1_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL1_AWIDTH = 32
        C_SDMA_CTRL1_DWIDTH = 64
        C_SDMA_CTRL1_NATIVE_DWIDTH = 32
        C_SDMA_CTRL1_NUM_MASTERS = 1
        C_SDMA_CTRL1_MID_WIDTH = 1
        C_SDMA_CTRL1_P2P = 1
        C_SDMA_CTRL1_SUPPORT_BURSTS = 0
        C_SDMA_CTRL1_SMALLEST_MASTER = 32
        C_SDMA1_COMPLETED_ERR_TX = 1
        C_SDMA1_COMPLETED_ERR_RX = 1
        C_SDMA1_PRESCALAR = 1023
        C_SDMA1_PI2LL_CLK_RATIO = 1
        C_PPC440MC1_BURST_LENGTH = 4
        C_PPC440MC1_PIPE_STAGES = 1
        C_VFBC1_CMD_FIFO_DEPTH = 32
        C_VFBC1_CMD_AFULL_COUNT = 3
        C_VFBC1_RDWD_DATA_WIDTH = 32
        C_VFBC1_RDWD_FIFO_DEPTH = 1024
        C_VFBC1_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI1_ADDRACK_PIPELINE = 1
        C_PI1_RD_FIFO_TYPE = "BRAM"
        C_PI1_WR_FIFO_TYPE = "BRAM"
        C_PI1_RD_FIFO_APP_PIPELINE = 1
        C_PI1_RD_FIFO_MEM_PIPELINE = 1
        C_PI1_WR_FIFO_APP_PIPELINE = 1
        C_PI1_WR_FIFO_MEM_PIPELINE = 1
        C_PI1_PM_USED = 1
        C_PI1_PM_DC_CNTR = 1
        C_PIM2_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM2_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM2_OFFSET = 32'b00000000000000000000000000000000
        C_PIM2_DATA_WIDTH = 64
        C_PIM2_BASETYPE = 1
        C_PIM2_SUBTYPE = "DXCL"
        C_PIM2_B_SUBTYPE = "INACTIVE"
        C_XCL2_LINESIZE = 4
        C_XCL2_WRITEXFER = 1
        C_XCL2_PIPE_STAGES = 2
        C_XCL2_B_IN_USE = 0
        C_XCL2_B_LINESIZE = 4
        C_XCL2_B_WRITEXFER = 1
        C_SPLB2_AWIDTH = 32
        C_SPLB2_DWIDTH = 64
        C_SPLB2_NATIVE_DWIDTH = 64
        C_SPLB2_NUM_MASTERS = 1
        C_SPLB2_MID_WIDTH = 1
        C_SPLB2_P2P = 1
        C_SPLB2_SUPPORT_BURSTS = 0
        C_SPLB2_SMALLEST_MASTER = 32
        C_SDMA_CTRL2_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL2_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL2_AWIDTH = 32
        C_SDMA_CTRL2_DWIDTH = 64
        C_SDMA_CTRL2_NATIVE_DWIDTH = 32
        C_SDMA_CTRL2_NUM_MASTERS = 1
        C_SDMA_CTRL2_MID_WIDTH = 1
        C_SDMA_CTRL2_P2P = 1
        C_SDMA_CTRL2_SUPPORT_BURSTS = 0
        C_SDMA_CTRL2_SMALLEST_MASTER = 32
        C_SDMA2_COMPLETED_ERR_TX = 1
        C_SDMA2_COMPLETED_ERR_RX = 1
        C_SDMA2_PRESCALAR = 1023
        C_SDMA2_PI2LL_CLK_RATIO = 1
        C_PPC440MC2_BURST_LENGTH = 4
        C_PPC440MC2_PIPE_STAGES = 1
        C_VFBC2_CMD_FIFO_DEPTH = 32
        C_VFBC2_CMD_AFULL_COUNT = 3
        C_VFBC2_RDWD_DATA_WIDTH = 32
        C_VFBC2_RDWD_FIFO_DEPTH = 1024
        C_VFBC2_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI2_ADDRACK_PIPELINE = 1
        C_PI2_RD_FIFO_TYPE = "BRAM"
        C_PI2_WR_FIFO_TYPE = "BRAM"
        C_PI2_RD_FIFO_APP_PIPELINE = 1
        C_PI2_RD_FIFO_MEM_PIPELINE = 1
        C_PI2_WR_FIFO_APP_PIPELINE = 1
        C_PI2_WR_FIFO_MEM_PIPELINE = 1
        C_PI2_PM_USED = 1
        C_PI2_PM_DC_CNTR = 1
        C_PIM3_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM3_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM3_OFFSET = 32'b00000000000000000000000000000000
        C_PIM3_DATA_WIDTH = 64
        C_PIM3_BASETYPE = 0
        C_PIM3_SUBTYPE = "INACTIVE"
        C_PIM3_B_SUBTYPE = "INACTIVE"
        C_XCL3_LINESIZE = 4
        C_XCL3_WRITEXFER = 1
        C_XCL3_PIPE_STAGES = 2
        C_XCL3_B_IN_USE = 0
        C_XCL3_B_LINESIZE = 4
        C_XCL3_B_WRITEXFER = 1
        C_SPLB3_AWIDTH = 32
        C_SPLB3_DWIDTH = 64
        C_SPLB3_NATIVE_DWIDTH = 64
        C_SPLB3_NUM_MASTERS = 1
        C_SPLB3_MID_WIDTH = 1
        C_SPLB3_P2P = 1
        C_SPLB3_SUPPORT_BURSTS = 0
        C_SPLB3_SMALLEST_MASTER = 32
        C_SDMA_CTRL3_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL3_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL3_AWIDTH = 32
        C_SDMA_CTRL3_DWIDTH = 64
        C_SDMA_CTRL3_NATIVE_DWIDTH = 32
        C_SDMA_CTRL3_NUM_MASTERS = 1
        C_SDMA_CTRL3_MID_WIDTH = 1
        C_SDMA_CTRL3_P2P = 1
        C_SDMA_CTRL3_SUPPORT_BURSTS = 0
        C_SDMA_CTRL3_SMALLEST_MASTER = 32
        C_SDMA3_COMPLETED_ERR_TX = 1
        C_SDMA3_COMPLETED_ERR_RX = 1
        C_SDMA3_PRESCALAR = 1023
        C_SDMA3_PI2LL_CLK_RATIO = 1
        C_PPC440MC3_BURST_LENGTH = 4
        C_PPC440MC3_PIPE_STAGES = 1
        C_VFBC3_CMD_FIFO_DEPTH = 32
        C_VFBC3_CMD_AFULL_COUNT = 3
        C_VFBC3_RDWD_DATA_WIDTH = 32
        C_VFBC3_RDWD_FIFO_DEPTH = 1024
        C_VFBC3_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI3_ADDRACK_PIPELINE = 1
        C_PI3_RD_FIFO_TYPE = "BRAM"
        C_PI3_WR_FIFO_TYPE = "BRAM"
        C_PI3_RD_FIFO_APP_PIPELINE = 1
        C_PI3_RD_FIFO_MEM_PIPELINE = 1
        C_PI3_WR_FIFO_APP_PIPELINE = 1
        C_PI3_WR_FIFO_MEM_PIPELINE = 1
        C_PI3_PM_USED = 1
        C_PI3_PM_DC_CNTR = 1
        C_PIM4_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM4_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM4_OFFSET = 32'b00000000000000000000000000000000
        C_PIM4_DATA_WIDTH = 64
        C_PIM4_BASETYPE = 0
        C_PIM4_SUBTYPE = "INACTIVE"
        C_PIM4_B_SUBTYPE = "INACTIVE"
        C_XCL4_LINESIZE = 4
        C_XCL4_WRITEXFER = 1
        C_XCL4_PIPE_STAGES = 2
        C_XCL4_B_IN_USE = 0
        C_XCL4_B_LINESIZE = 4
        C_XCL4_B_WRITEXFER = 1
        C_SPLB4_AWIDTH = 32
        C_SPLB4_DWIDTH = 64
        C_SPLB4_NATIVE_DWIDTH = 64
        C_SPLB4_NUM_MASTERS = 1
        C_SPLB4_MID_WIDTH = 1
        C_SPLB4_P2P = 1
        C_SPLB4_SUPPORT_BURSTS = 0
        C_SPLB4_SMALLEST_MASTER = 32
        C_SDMA_CTRL4_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL4_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL4_AWIDTH = 32
        C_SDMA_CTRL4_DWIDTH = 64
        C_SDMA_CTRL4_NATIVE_DWIDTH = 32
        C_SDMA_CTRL4_NUM_MASTERS = 1
        C_SDMA_CTRL4_MID_WIDTH = 1
        C_SDMA_CTRL4_P2P = 1
        C_SDMA_CTRL4_SUPPORT_BURSTS = 0
        C_SDMA_CTRL4_SMALLEST_MASTER = 32
        C_SDMA4_COMPLETED_ERR_TX = 1
        C_SDMA4_COMPLETED_ERR_RX = 1
        C_SDMA4_PRESCALAR = 1023
        C_SDMA4_PI2LL_CLK_RATIO = 1
        C_PPC440MC4_BURST_LENGTH = 4
        C_PPC440MC4_PIPE_STAGES = 1
        C_VFBC4_CMD_FIFO_DEPTH = 32
        C_VFBC4_CMD_AFULL_COUNT = 3
        C_VFBC4_RDWD_DATA_WIDTH = 32
        C_VFBC4_RDWD_FIFO_DEPTH = 1024
        C_VFBC4_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI4_ADDRACK_PIPELINE = 1
        C_PI4_RD_FIFO_TYPE = "BRAM"
        C_PI4_WR_FIFO_TYPE = "BRAM"
        C_PI4_RD_FIFO_APP_PIPELINE = 1
        C_PI4_RD_FIFO_MEM_PIPELINE = 1
        C_PI4_WR_FIFO_APP_PIPELINE = 1
        C_PI4_WR_FIFO_MEM_PIPELINE = 1
        C_PI4_PM_USED = 1
        C_PI4_PM_DC_CNTR = 1
        C_PIM5_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM5_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM5_OFFSET = 32'b00000000000000000000000000000000
        C_PIM5_DATA_WIDTH = 64
        C_PIM5_BASETYPE = 0
        C_PIM5_SUBTYPE = "INACTIVE"
        C_PIM5_B_SUBTYPE = "INACTIVE"
        C_XCL5_LINESIZE = 4
        C_XCL5_WRITEXFER = 1
        C_XCL5_PIPE_STAGES = 2
        C_XCL5_B_IN_USE = 0
        C_XCL5_B_LINESIZE = 4
        C_XCL5_B_WRITEXFER = 1
        C_SPLB5_AWIDTH = 32
        C_SPLB5_DWIDTH = 64
        C_SPLB5_NATIVE_DWIDTH = 64
        C_SPLB5_NUM_MASTERS = 1
        C_SPLB5_MID_WIDTH = 1
        C_SPLB5_P2P = 1
        C_SPLB5_SUPPORT_BURSTS = 0
        C_SPLB5_SMALLEST_MASTER = 32
        C_SDMA_CTRL5_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL5_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL5_AWIDTH = 32
        C_SDMA_CTRL5_DWIDTH = 64
        C_SDMA_CTRL5_NATIVE_DWIDTH = 32
        C_SDMA_CTRL5_NUM_MASTERS = 1
        C_SDMA_CTRL5_MID_WIDTH = 1
        C_SDMA_CTRL5_P2P = 1
        C_SDMA_CTRL5_SUPPORT_BURSTS = 0
        C_SDMA_CTRL5_SMALLEST_MASTER = 32
        C_SDMA5_COMPLETED_ERR_TX = 1
        C_SDMA5_COMPLETED_ERR_RX = 1
        C_SDMA5_PRESCALAR = 1023
        C_SDMA5_PI2LL_CLK_RATIO = 1
        C_PPC440MC5_BURST_LENGTH = 4
        C_PPC440MC5_PIPE_STAGES = 1
        C_VFBC5_CMD_FIFO_DEPTH = 32
        C_VFBC5_CMD_AFULL_COUNT = 3
        C_VFBC5_RDWD_DATA_WIDTH = 32
        C_VFBC5_RDWD_FIFO_DEPTH = 1024
        C_VFBC5_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI5_ADDRACK_PIPELINE = 1
        C_PI5_RD_FIFO_TYPE = "BRAM"
        C_PI5_WR_FIFO_TYPE = "BRAM"
        C_PI5_RD_FIFO_APP_PIPELINE = 1
        C_PI5_RD_FIFO_MEM_PIPELINE = 1
        C_PI5_WR_FIFO_APP_PIPELINE = 1
        C_PI5_WR_FIFO_MEM_PIPELINE = 1
        C_PI5_PM_USED = 1
        C_PI5_PM_DC_CNTR = 1
        C_PIM6_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM6_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM6_OFFSET = 32'b00000000000000000000000000000000
        C_PIM6_DATA_WIDTH = 64
        C_PIM6_BASETYPE = 0
        C_PIM6_SUBTYPE = "INACTIVE"
        C_PIM6_B_SUBTYPE = "INACTIVE"
        C_XCL6_LINESIZE = 4
        C_XCL6_WRITEXFER = 1
        C_XCL6_PIPE_STAGES = 2
        C_XCL6_B_IN_USE = 0
        C_XCL6_B_LINESIZE = 4
        C_XCL6_B_WRITEXFER = 1
        C_SPLB6_AWIDTH = 32
        C_SPLB6_DWIDTH = 64
        C_SPLB6_NATIVE_DWIDTH = 64
        C_SPLB6_NUM_MASTERS = 1
        C_SPLB6_MID_WIDTH = 1
        C_SPLB6_P2P = 1
        C_SPLB6_SUPPORT_BURSTS = 0
        C_SPLB6_SMALLEST_MASTER = 32
        C_SDMA_CTRL6_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL6_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL6_AWIDTH = 32
        C_SDMA_CTRL6_DWIDTH = 64
        C_SDMA_CTRL6_NATIVE_DWIDTH = 32
        C_SDMA_CTRL6_NUM_MASTERS = 1
        C_SDMA_CTRL6_MID_WIDTH = 1
        C_SDMA_CTRL6_P2P = 1
        C_SDMA_CTRL6_SUPPORT_BURSTS = 0
        C_SDMA_CTRL6_SMALLEST_MASTER = 32
        C_SDMA6_COMPLETED_ERR_TX = 1
        C_SDMA6_COMPLETED_ERR_RX = 1
        C_SDMA6_PRESCALAR = 1023
        C_SDMA6_PI2LL_CLK_RATIO = 1
        C_PPC440MC6_BURST_LENGTH = 4
        C_PPC440MC6_PIPE_STAGES = 1
        C_VFBC6_CMD_FIFO_DEPTH = 32
        C_VFBC6_CMD_AFULL_COUNT = 3
        C_VFBC6_RDWD_DATA_WIDTH = 32
        C_VFBC6_RDWD_FIFO_DEPTH = 1024
        C_VFBC6_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI6_ADDRACK_PIPELINE = 1
        C_PI6_RD_FIFO_TYPE = "BRAM"
        C_PI6_WR_FIFO_TYPE = "BRAM"
        C_PI6_RD_FIFO_APP_PIPELINE = 1
        C_PI6_RD_FIFO_MEM_PIPELINE = 1
        C_PI6_WR_FIFO_APP_PIPELINE = 1
        C_PI6_WR_FIFO_MEM_PIPELINE = 1
        C_PI6_PM_USED = 1
        C_PI6_PM_DC_CNTR = 1
        C_PIM7_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM7_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM7_OFFSET = 32'b00000000000000000000000000000000
        C_PIM7_DATA_WIDTH = 64
        C_PIM7_BASETYPE = 0
        C_PIM7_SUBTYPE = "INACTIVE"
        C_PIM7_B_SUBTYPE = "INACTIVE"
        C_XCL7_LINESIZE = 4
        C_XCL7_WRITEXFER = 1
        C_XCL7_PIPE_STAGES = 2
        C_XCL7_B_IN_USE = 0
        C_XCL7_B_LINESIZE = 4
        C_XCL7_B_WRITEXFER = 1
        C_SPLB7_AWIDTH = 32
        C_SPLB7_DWIDTH = 64
        C_SPLB7_NATIVE_DWIDTH = 64
        C_SPLB7_NUM_MASTERS = 1
        C_SPLB7_MID_WIDTH = 1
        C_SPLB7_P2P = 1
        C_SPLB7_SUPPORT_BURSTS = 0
        C_SPLB7_SMALLEST_MASTER = 32
        C_SDMA_CTRL7_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL7_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL7_AWIDTH = 32
        C_SDMA_CTRL7_DWIDTH = 64
        C_SDMA_CTRL7_NATIVE_DWIDTH = 32
        C_SDMA_CTRL7_NUM_MASTERS = 1
        C_SDMA_CTRL7_MID_WIDTH = 1
        C_SDMA_CTRL7_P2P = 1
        C_SDMA_CTRL7_SUPPORT_BURSTS = 0
        C_SDMA_CTRL7_SMALLEST_MASTER = 32
        C_SDMA7_COMPLETED_ERR_TX = 1
        C_SDMA7_COMPLETED_ERR_RX = 1
        C_SDMA7_PRESCALAR = 1023
        C_SDMA7_PI2LL_CLK_RATIO = 1
        C_PPC440MC7_BURST_LENGTH = 4
        C_PPC440MC7_PIPE_STAGES = 1
        C_VFBC7_CMD_FIFO_DEPTH = 32
        C_VFBC7_CMD_AFULL_COUNT = 3
        C_VFBC7_RDWD_DATA_WIDTH = 32
        C_VFBC7_RDWD_FIFO_DEPTH = 1024
        C_VFBC7_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI7_ADDRACK_PIPELINE = 1
        C_PI7_RD_FIFO_TYPE = "BRAM"
        C_PI7_WR_FIFO_TYPE = "BRAM"
        C_PI7_RD_FIFO_APP_PIPELINE = 1
        C_PI7_RD_FIFO_MEM_PIPELINE = 1
        C_PI7_WR_FIFO_APP_PIPELINE = 1
        C_PI7_WR_FIFO_MEM_PIPELINE = 1
        C_PI7_PM_USED = 1
        C_PI7_PM_DC_CNTR = 1
        C_WR_TRAINING_PORT = 0
        C_ARB_BRAM_INIT_00 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_ARB_BRAM_INIT_01 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_02 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
        C_ARB_BRAM_INIT_03 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_04 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_ARB_BRAM_INIT_05 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_06 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
        C_ARB_BRAM_INIT_07 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_NCK_PER_CLK = 2
        C_TWR = 15000
        C_CTRL_COMPLETE_INDEX = 0
        C_CTRL_IS_WRITE_INDEX = 1
        C_CTRL_PHYIF_RAS_N_INDEX = 0
        C_CTRL_PHYIF_CAS_N_INDEX = 0
        C_CTRL_PHYIF_WE_N_INDEX = 0
        C_CTRL_RMW_INDEX = 0
        C_CTRL_SKIP_0_INDEX = 0
        C_CTRL_PHYIF_DQS_O_INDEX = 0
        C_CTRL_SKIP_1_INDEX = 0
        C_CTRL_DP_RDFIFO_PUSH_INDEX = 0
        C_CTRL_SKIP_2_INDEX = 0
        C_CTRL_AP_COL_CNT_LOAD_INDEX = 12
        C_CTRL_AP_COL_CNT_ENABLE_INDEX = 13
        C_CTRL_AP_PRECHARGE_ADDR10_INDEX = 14
        C_CTRL_AP_ROW_COL_SEL_INDEX = 15
        C_CTRL_PHYIF_FORCE_DM_INDEX = 0
        C_CTRL_REPEAT4_INDEX = 17
        C_CTRL_DFI_RAS_N_0_INDEX = 2
        C_CTRL_DFI_CAS_N_0_INDEX = 3
        C_CTRL_DFI_WE_N_0_INDEX = 4
        C_CTRL_DFI_RAS_N_1_INDEX = 20
        C_CTRL_DFI_CAS_N_1_INDEX = 21
        C_CTRL_DFI_WE_N_1_INDEX = 22
        C_CTRL_DP_WRFIFO_POP_INDEX = 8
        C_CTRL_DFI_WRDATA_EN_INDEX = 18
        C_CTRL_DFI_RDDATA_EN_INDEX = 19
        C_CTRL_AP_OTF_ADDR12_INDEX = 23
        C_CTRL_ARB_RDMODWR_DELAY = 0
        C_CTRL_AP_COL_DELAY = 1
        C_CTRL_AP_PI_ADDR_CE_DELAY = 0
        C_CTRL_AP_PORT_SELECT_DELAY = 0
        C_CTRL_AP_PIPELINE1_CE_DELAY = 0
        C_CTRL_DP_LOAD_RDWDADDR_DELAY = 2
        C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = 15
        C_CTRL_DP_SIZE_DELAY = 2
        C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = 1
        C_CTRL_PHYIF_DUMMYREADSTART_DELAY = 5
        C_CTRL_Q0_DELAY = 1
        C_CTRL_Q1_DELAY = 1
        C_CTRL_Q2_DELAY = 2
        C_CTRL_Q3_DELAY = 2
        C_CTRL_Q4_DELAY = 2
        C_CTRL_Q5_DELAY = 0
        C_CTRL_Q6_DELAY = 0
        C_CTRL_Q7_DELAY = 0
        C_CTRL_Q8_DELAY = 1
        C_CTRL_Q9_DELAY = 0
        C_CTRL_Q10_DELAY = 0
        C_CTRL_Q11_DELAY = 0
        C_CTRL_Q12_DELAY = 1
        C_CTRL_Q13_DELAY = 1
        C_CTRL_Q14_DELAY = 1
        C_CTRL_Q15_DELAY = 1
        C_CTRL_Q16_DELAY = 0
        C_CTRL_Q17_DELAY = 1
        C_CTRL_Q18_DELAY = 2
        C_CTRL_Q19_DELAY = 2
        C_CTRL_Q20_DELAY = 2
        C_CTRL_Q21_DELAY = 2
        C_CTRL_Q22_DELAY = 2
        C_CTRL_Q23_DELAY = 1
        C_CTRL_Q24_DELAY = 0
        C_CTRL_Q25_DELAY = 0
        C_CTRL_Q26_DELAY = 0
        C_CTRL_Q27_DELAY = 0
        C_CTRL_Q28_DELAY = 0
        C_CTRL_Q29_DELAY = 0
        C_CTRL_Q30_DELAY = 0
        C_CTRL_Q31_DELAY = 0
        C_CTRL_Q32_DELAY = 0
        C_CTRL_Q33_DELAY = 0
        C_CTRL_Q34_DELAY = 0
        C_CTRL_Q35_DELAY = 0
        C_SKIP_1_VALUE = 32'b00000000000000000000000000000001
        C_SKIP_2_VALUE = 32'b00000000000000000000000000000001
        C_SKIP_3_VALUE = 32'b00000000000000000000000000000001
        C_SKIP_4_VALUE = 32'b00000000000000000000000000000001
        C_SKIP_5_VALUE = 32'b00000000000000000000000000000001
        C_SKIP_6_VALUE = 32'b00000000000000000000000000000001
        C_SKIP_7_VALUE = 32'b00000000000000000000000000000001
        C_B16_REPEAT_CNT = 0
        C_B32_REPEAT_CNT = 0
        C_B64_REPEAT_CNT = 0
        C_ZQCS_REPEAT_CNT = 6
        C_BASEADDR_CTRL0 = 12'b000000000000
        C_HIGHADDR_CTRL0 = 12'b000000001111
        C_BASEADDR_CTRL1 = 12'b000000010000
        C_HIGHADDR_CTRL1 = 12'b000000011011
        C_BASEADDR_CTRL2 = 12'b000000011100
        C_HIGHADDR_CTRL2 = 12'b000000101011
        C_BASEADDR_CTRL3 = 12'b000000101100
        C_HIGHADDR_CTRL3 = 12'b000000110111
        C_BASEADDR_CTRL4 = 12'b000000111000
        C_HIGHADDR_CTRL4 = 12'b000001000111
        C_BASEADDR_CTRL5 = 12'b000001001000
        C_HIGHADDR_CTRL5 = 12'b000001010011
        C_BASEADDR_CTRL6 = 12'b000001010100
        C_HIGHADDR_CTRL6 = 12'b000001100011
        C_BASEADDR_CTRL7 = 12'b000001100100
        C_HIGHADDR_CTRL7 = 12'b000001101111
        C_BASEADDR_CTRL8 = 12'b000001110000
        C_HIGHADDR_CTRL8 = 12'b000010000001
        C_BASEADDR_CTRL9 = 12'b000010000010
        C_HIGHADDR_CTRL9 = 12'b000010001110
        C_BASEADDR_CTRL10 = 12'b000010001111
        C_HIGHADDR_CTRL10 = 12'b000010100100
        C_BASEADDR_CTRL11 = 12'b000010100101
        C_HIGHADDR_CTRL11 = 12'b000010110101
        C_BASEADDR_CTRL12 = 12'b000010110110
        C_HIGHADDR_CTRL12 = 12'b000011010011
        C_BASEADDR_CTRL13 = 12'b000011010100
        C_HIGHADDR_CTRL13 = 12'b000011101100
        C_BASEADDR_CTRL14 = 12'b000011101101
        C_HIGHADDR_CTRL14 = 12'b000100000110
        C_BASEADDR_CTRL15 = 12'b000100000111
        C_HIGHADDR_CTRL15 = 12'b000100000111
        C_BASEADDR_CTRL16 = 12'b000100001000
        C_HIGHADDR_CTRL16 = 12'b000100010000
        C_CTRL_BRAM_SRVAL = 36'b000000000000000000000000001011111100
        C_CTRL_BRAM_INIT_00 = 256'b0000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000000010100001000000001111000000000011100000001000000011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110
        C_CTRL_BRAM_INIT_01 = 256'b0000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110000000000111000000000000000111110000000001110000000000000001111000000000011100000000000000011110
        C_CTRL_BRAM_INIT_02 = 256'b0000000001110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001011000001000000001110000000000011100000001000000011100000000000111000000000000000111000000000001110000100000000001100000000000011100000000000000011100
        C_CTRL_BRAM_INIT_03 = 256'b0000000001110000000100000001111000000000011100000000000100011110000000000111000010000000000110100000000001110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100
        C_CTRL_BRAM_INIT_04 = 256'b0000000001110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000000101000010000000011110
        C_CTRL_BRAM_INIT_05 = 256'b0000000001110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010
        C_CTRL_BRAM_INIT_06 = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011100000000000000011100000000000111000000000000000111010000000001110000000000000001110000000000010110000010000000011100
        C_CTRL_BRAM_INIT_07 = 256'b0000000001110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000000010100001000000001111000000000011100000001000000011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110
        C_CTRL_BRAM_INIT_08 = 256'b0000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110000000000111000000000000000111110000000001110000000000000001111000000000011100000000000000011110
        C_CTRL_BRAM_INIT_09 = 256'b0000000001110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001011000001000000001110000000000011100000001000000011100000000000111000000000000000111000000000001110000100000000001100000000000011100000000000000011100
        C_CTRL_BRAM_INIT_0A = 256'b0000000001110000000100010001111000000000011100000000000100011110000000000111000010000000000110100000000001110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100
        C_CTRL_BRAM_INIT_0B = 256'b0000000001110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000001110100000000000001111000000000100101000010000000011110
        C_CTRL_BRAM_INIT_0C = 256'b0000000001110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010
        C_CTRL_BRAM_INIT_0D = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011100000000000000011100000000000111000000000000000111010000000001111000000000000001110000000000110110000010000000011100
        C_CTRL_BRAM_INIT_0E = 256'b0000000001110100000000000001111000000000100101000010000000011110000000000111010000000001000111100000000010010100001000010001111000000000011100000001000100011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110
        C_CTRL_BRAM_INIT_0F = 256'b0000000001110000000000000001111000000000011100000100000000001010000000000111000000000000000111100000000001110000000000000001111100000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000010000000011110
        C_CTRL_BRAM_INIT_10 = 256'b0000000001111000000000000001110000000000110110000010000000011100000000000111000000010000000111000000000001110000000000000001110000000000011100001000000000011000000000000111000000000000000111000000000001110000000000000001111000000000011100000000000000011110
        C_CTRL_BRAM_INIT_11 = 256'b0000000001110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000010000001000000000111000000000001111000000000000001110100000000110110000010000000011100
        C_CTRL_BRAM_INIT_12 = 256'b0000000010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110100000000010001111000000000100101000010000100011110000000000111000000010001000111100000000001110000000000010001111000000000011100001000000000011010
        C_CTRL_BRAM_INIT_13 = 256'b0000000001110000000000000001111100000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000010000000011110000000000111010000000000000111100000000010010100001000000001111000000000011101000000000100011110
        C_CTRL_BRAM_INIT_14 = 256'b0000000001110000000000000001110000000000011100001000000000011000000000000111000000000000000111000000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110
        C_CTRL_BRAM_INIT_15 = 256'b0000000011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011100000001000000011100
        C_CTRL_BRAM_INIT_16 = 256'b0000000001110000100000000001101000000000011100000000000000011110000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011110000000000000011101
        C_CTRL_BRAM_INIT_17 = 256'b0000000001110100000000010001111000000000100101000010000100011110000000000111010000000001000111100000000010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110000000100010001111000000000011100000000000100011110
        C_CTRL_BRAM_INIT_18 = 256'b0000000001110100000000010001111000000000100101000010000100011110000000000111010000000001000111100000000010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110100000000010001111000000000100101000010000100011110
        C_CTRL_BRAM_INIT_19 = 256'b0000000001110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000001110100000000000001111000000000100101000010000000011110
        C_CTRL_BRAM_INIT_1A = 256'b0000000001110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010
        C_CTRL_BRAM_INIT_1B = 256'b0000000001111000000000000001110000000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100
        C_CTRL_BRAM_INIT_1C = 256'b0000000001111000000000000001110100000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100
        C_CTRL_BRAM_INIT_1D = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000001000000000010000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100
        C_CTRL_BRAM_INIT_1E = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000010000000000000000011100
        C_CTRL_BRAM_INIT_1F = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100
        C_CTRL_BRAM_INIT_20 = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110100000000011100000000000000011100
        C_CTRL_BRAM_INIT_21 = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001110010000000000001110000000000011100000000000000001100
        C_CTRL_BRAM_INIT_22 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000011100000000000000011100
        C_CTRL_BRAM_INIT_23 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_24 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_25 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_26 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_27 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_28 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_29 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_30 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_31 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_32 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_33 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_34 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_35 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_36 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_37 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_38 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_39 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <gen_iodelay_grp.gen_instantiate_idelayctrls[0].idelayctrl0>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<10>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<10>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<9>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<9>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<8>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<8>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<7>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<7>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<6>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<6>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<5>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<5>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<4>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<4>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<3>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<3>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<2>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<2>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<1>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<1>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<0>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<0>>.
    Set property "syn_maxfan = 20" for signal <Rst_topim<2>>.
    Set property "equivalent_register_removal = no" for signal <Rst_topim<2>>.
    Set property "syn_maxfan = 20" for signal <Rst_topim<1>>.
    Set property "equivalent_register_removal = no" for signal <Rst_topim<1>>.
    Set property "syn_maxfan = 20" for signal <Rst_topim<0>>.
    Set property "equivalent_register_removal = no" for signal <Rst_topim<0>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore_tmp>.
WARNING:Xst:647 - Input <FSL0_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_B_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_D<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_Rem<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_Addr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_Size<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_WrFIFO_Data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_WrFIFO_BE<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCAddress<0:35>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCWriteData<0:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCByteEnable<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Data_BE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_D<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_Rem<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_Addr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_Size<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_WrFIFO_Data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_WrFIFO_BE<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCAddress<0:35>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCWriteData<0:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCByteEnable<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Data_BE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_D<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_Rem<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_Addr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_Size<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_WrFIFO_Data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_WrFIFO_BE<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCAddress<0:35>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCWriteData<0:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCByteEnable<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Cmd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Data_BE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_D<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_Rem<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_Addr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_Size<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_WrFIFO_Data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_WrFIFO_BE<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCAddress<0:35>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCWriteData<0:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCByteEnable<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Data_BE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_D<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_Rem<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_Addr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_Size<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_WrFIFO_Data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_WrFIFO_BE<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCAddress<0:35>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCWriteData<0:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCByteEnable<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Data_BE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_D<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_Rem<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_Addr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_Size<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_WrFIFO_Data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_WrFIFO_BE<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCAddress<0:35>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCWriteData<0:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCByteEnable<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Data_BE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_D<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_Rem<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_Addr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_Size<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_WrFIFO_Data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_WrFIFO_BE<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCAddress<0:35>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCWriteData<0:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCByteEnable<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Data_BE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_wr_mask<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_wr_data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_D<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_Rem<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_Addr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_Size<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_WrFIFO_Data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_WrFIFO_BE<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCAddress<0:35>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCWriteData<0:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCByteEnable<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Data_BE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_wr_mask<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_wr_data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DDR_DQS_Div_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DDR2_DQS_Div_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <selfrefresh_enter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc.v" line 4259: Output port <Debug_Ctrl_Out> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc.v" line 4259: Output port <ECC_Reg_Out> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc.v" line 4259: Output port <Static_Phy_Reg_Out> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc.v" line 4259: Output port <Mem_DQS_Div_O> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <NPI_WrFIFO_Data<191:160>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <NPI_WrFIFO_Data<127:96>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <NPI_WrFIFO_BE<23:20>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <NPI_WrFIFO_BE<15:12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <Rst_d2>.
    Found 1-bit register for signal <Rst_topim<0>>.
    Found 1-bit register for signal <Rst_topim<1>>.
    Found 1-bit register for signal <Rst_topim<2>>.
    Found 1-bit register for signal <Rst_tocore_tmp>.
    Found 1-bit register for signal <idelay_ctrl_rdy_d1>.
    Found 1-bit register for signal <idelay_ctrl_rdy_d2>.
    Found 1-bit register for signal <Rst_tocore<0>>.
    Found 1-bit register for signal <Rst_tocore<1>>.
    Found 1-bit register for signal <Rst_tocore<2>>.
    Found 1-bit register for signal <Rst_tocore<3>>.
    Found 1-bit register for signal <Rst_tocore<4>>.
    Found 1-bit register for signal <Rst_tocore<5>>.
    Found 1-bit register for signal <Rst_tocore<6>>.
    Found 1-bit register for signal <Rst_tocore<7>>.
    Found 1-bit register for signal <Rst_tocore<8>>.
    Found 1-bit register for signal <Rst_tocore<9>>.
    Found 1-bit register for signal <Rst_tocore<10>>.
    Found 1-bit register for signal <Rst270>.
    Found 1-bit register for signal <Rst90>.
    Found 1-bit register for signal <Rst_d1>.
    Summary:
	inferred  21 D-type flip-flop(s).
Unit <mpmc> synthesized.

Synthesizing Unit <mpmc_core>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v".
        C_FAMILY = "virtex6"
        C_USE_MIG_S3_PHY = 0
        C_USE_MIG_V4_PHY = 0
        C_USE_MIG_V5_PHY = 0
        C_USE_MIG_V6_PHY = 1
        C_USE_MCB_S6_PHY = 0
        C_IODELAY_GRP = "DDR3_SDRAM"
        C_SPEEDGRADE_INT = 1
        C_MEM_TYPE = "DDR3"
        C_SKIP_INIT_DELAY = 1'b0
        C_FAST_CALIBRATION = 1'b0
        C_MMCM_ADV_PS_WA = "ON"
        C_DEBUG_REG_ENABLE = 0
        C_USE_STATIC_PHY = 0
        C_STATIC_PHY_RDDATA_CLK_SEL = 0
        C_STATIC_PHY_RDDATA_SWAP_RISE = 0
        C_STATIC_PHY_RDEN_DELAY = 5
        C_PORT_CONFIG = 1
        C_MEM_PART_NUM_COL_BITS = 10
        C_ARB0_NUM_SLOTS = 8
        C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
        C_MEM_CALIBRATION_MODE = 1
        C_MEM_CALIBRATION_DELAY = "HALF"
        C_MEM_CALIBRATION_SOFT_IP = "FALSE"
        C_MEM_SKIP_IN_TERM_CAL = 1
        C_MEM_SKIP_DYNAMIC_CAL = 1
        C_MEM_SKIP_DYN_IN_TERM = 1
        C_MEM_CALIBRATION_BYPASS = "NO"
        C_MCB_DRP_CLK_PRESENT = 0
        C_MEM_TZQINIT_MAXCNT = 528
        C_MPMC_CLK_MEM_2X_PERIOD_PS = 1250
        C_MCB_USE_EXTERNAL_BUFPLL = 0
        C_INCLUDE_ECC_SUPPORT = 0
        C_INCLUDE_ECC_TEST = 0
        C_ECC_DEFAULT_ON = 1
        C_ECC_SEC_THRESHOLD = 1
        C_ECC_DEC_THRESHOLD = 1
        C_ECC_PEC_THRESHOLD = 1
        C_IS_DDR = 1'b1
        C_SPECIAL_BOARD = 0
        C_NUM_PORTS = 3
        C_MEM_PA_SR = 0
        C_MEM_CAS_WR_LATENCY = 5
        C_MEM_AUTO_SR = "ENABLED"
        C_MEM_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DYNAMIC_WRITE_ODT = "OFF"
        C_MEM_WRLVL = 1
        C_IDELAY_CLK_FREQ = "DEFAULT"
        C_MEM_PHASE_DETECT = "DEFAULT"
        C_MEM_IBUF_LPWR_MODE = "DEFAULT"
        C_MEM_IODELAY_HP_MODE = "DEFAULT"
        C_MEM_SIM_INIT_OPTION = "DEFAULT"
        C_MEM_SIM_CAL_OPTION = "DEFAULT"
        C_MEM_CAL_WIDTH = "DEFAULT"
        C_MEM_NDQS_COL0 = 3
        C_MEM_NDQS_COL1 = 1
        C_MEM_NDQS_COL2 = 0
        C_MEM_NDQS_COL3 = 0
        C_MEM_DQS_LOC_COL0 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000100000000
        C_MEM_DQS_LOC_COL1 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011
        C_MEM_DQS_LOC_COL2 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_LOC_COL3 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_IO_COL = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQ_IO_MS = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_MATCHED = 1'b0
        C_MEM_CAS_LATENCY0 = 6
        C_MEM_CAS_LATENCY1 = 0
        C_MEM_BURST_LENGTH = 4'b1000
        C_MEM_ADDITIVE_LATENCY = 0
        C_MEM_ODT_TYPE = 1
        C_MEM_REDUCED_DRV = 0
        C_MEM_REG_DIMM = 0
        C_MPMC_CLK_PERIOD = 5000
        C_MEM_PART_TRAS = 37500
        C_MEM_PART_TRCD = 13130
        C_MEM_PART_TREFI = 7800000
        C_MEM_PART_TWR = 15000
        C_MEM_PART_TRP = 13130
        C_MEM_PART_TRFC = 110000
        C_MEM_PART_TWTR = 7500
        C_MEM_PART_TRTP = 7500
        C_MEM_PART_TPRDI = 1000000
        C_MEM_PART_TZQI = 128000000
        C_MEM_DDR2_ENABLE = 1'b0
        C_MEM_DQSN_ENABLE = 1'b1
        C_MEM_DQS_GATE_EN = 1'b1
        C_MEM_IDEL_HIGH_PERF = "FALSE"
        C_MEM_CLK_WIDTH = 1
        C_MEM_ODT_WIDTH = 1
        C_MEM_CE_WIDTH = 1
        C_MEM_CS_N_WIDTH = 1
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_DATA_WIDTH = 32
        C_MEM_DATA_WIDTH_INT = 32'b00000000000000000000000010000000
        C_ECC_DATA_WIDTH = 0
        C_ECC_DATA_WIDTH_INT = 0
        C_ECC_DM_WIDTH = 0
        C_ECC_DM_WIDTH_INT = 32'b00000000000000000000000000000000
        C_ECC_DQS_WIDTH = 0
        C_ECC_DQS_WIDTH_INT = 32'b00000000000000000000000000000000
        C_MEM_DM_WIDTH = 4
        C_MEM_DM_WIDTH_INT = 32'b00000000000000000000000000010000
        C_MEM_DQS_WIDTH = 4
        C_MEM_DQS_WIDTH_INT = 32'b00000000000000000000000000010000
        C_MEM_BITS_DATA_PER_DQS = 8
        C_MEM_NUM_DIMMS = 1
        C_MEM_NUM_RANKS = 1
        C_MEM_SUPPORTED_TOTAL_OFFSETS = 32'b00010000000000000000000000000000
        C_MEM_SUPPORTED_DIMM_OFFSETS = 32'b00010000000000000000000000000000
        C_MEM_SUPPORTED_RANK_OFFSETS = 32'b00010000000000000000000000000000
        C_MEM_SUPPORTED_BANK_OFFSETS = 32'b00000010000000000000000000000000
        C_MEM_SUPPORTED_ROW_OFFSETS = 32'b00000000000000000001000000000000
        C_MEM_SUPPORTED_COL_OFFSETS = 32'b00000000000000000000000000000100
        C_WR_TRAINING_PORT = 0
        C_PIX_ADDR_WIDTH_MAX = 32
        C_PIX_DATA_WIDTH_MAX = 64
        C_PI_DATA_WIDTH = 8'b00000001
        C_PI_RD_FIFO_TYPE = 16'b1111111111111111
        C_PI_WR_FIFO_TYPE = 16'b1111111111110011
        C_RD_FIFO_APP_PIPELINE = 8'b11111111
        C_RD_FIFO_MEM_PIPELINE = 8'b11111111
        C_WR_FIFO_APP_PIPELINE = 8'b11111111
        C_WR_FIFO_MEM_PIPELINE = 8'b11111111
        C_PIX_BE_WIDTH_MAX = 8
        C_PIX_RDWDADDR_WIDTH_MAX = 4
        C_WR_DATAPATH_TML_PIPELINE = 1
        C_RD_DATAPATH_TML_MAX_FANOUT = 0
        C_AP_PIPELINE1 = 1'b1
        C_AP_PIPELINE2 = 1'b1
        C_NUM_CTRL_SIGNALS = 36
        C_PIPELINE_ADDRACK = 8'b11111111
        C_CP_PIPELINE = 1'b1
        C_ARB_PIPELINE = 1
        C_MAX_REQ_ALLOWED = 1
        C_REQ_PENDING_CNTR_WIDTH = 1
        C_REFRESH_CNT_MAX = 1560
        C_REFRESH_CNT_WIDTH = 11
        C_MAINT_PRESCALER_DIV = 40
        C_REFRESH_TIMER_DIV = 38
        C_PERIODIC_RD_TIMER_DIV = 5
        C_MAINT_PRESCALER_PERIOD_NS = 200
        C_ZQ_TIMER_DIV = 640000
        C_ECC_NUM_REG = 16
        C_STATIC_PHY_NUM_REG = 1
        C_WORD_WRITE_SEQ = 0
        C_WORD_READ_SEQ = 1
        C_DOUBLEWORD_WRITE_SEQ = 2
        C_DOUBLEWORD_READ_SEQ = 3
        C_CL4_WRITE_SEQ = 4
        C_CL4_READ_SEQ = 5
        C_CL8_WRITE_SEQ = 6
        C_CL8_READ_SEQ = 7
        C_B16_WRITE_SEQ = 8
        C_B16_READ_SEQ = 9
        C_B32_WRITE_SEQ = 10
        C_B32_READ_SEQ = 11
        C_B64_WRITE_SEQ = 12
        C_B64_READ_SEQ = 13
        C_NOP_SEQ = 15
        C_REFH_SEQ = 14
        C_NCK_PER_CLK = 2
        C_TWR = 15000
        C_CTRL_COMPLETE_INDEX = 0
        C_CTRL_IS_WRITE_INDEX = 1
        C_CTRL_PHYIF_RAS_N_INDEX = 0
        C_CTRL_PHYIF_CAS_N_INDEX = 0
        C_CTRL_PHYIF_WE_N_INDEX = 0
        C_CTRL_RMW_INDEX = 0
        C_CTRL_SKIP_0_INDEX = 0
        C_CTRL_PHYIF_DQS_O_INDEX = 0
        C_CTRL_SKIP_1_INDEX = 0
        C_CTRL_DP_RDFIFO_PUSH_INDEX = 0
        C_CTRL_SKIP_2_INDEX = 0
        C_CTRL_AP_COL_CNT_LOAD_INDEX = 12
        C_CTRL_AP_COL_CNT_ENABLE_INDEX = 13
        C_CTRL_AP_PRECHARGE_ADDR10_INDEX = 14
        C_CTRL_AP_ROW_COL_SEL_INDEX = 15
        C_CTRL_PHYIF_FORCE_DM_INDEX = 0
        C_CTRL_REPEAT4_INDEX = 17
        C_CTRL_DFI_RAS_N_0_INDEX = 2
        C_CTRL_DFI_CAS_N_0_INDEX = 3
        C_CTRL_DFI_WE_N_0_INDEX = 4
        C_CTRL_DFI_RAS_N_1_INDEX = 20
        C_CTRL_DFI_CAS_N_1_INDEX = 21
        C_CTRL_DFI_WE_N_1_INDEX = 22
        C_CTRL_DP_WRFIFO_POP_INDEX = 8
        C_CTRL_DFI_WRDATA_EN_INDEX = 18
        C_CTRL_DFI_RDDATA_EN_INDEX = 19
        C_CTRL_AP_OTF_ADDR12_INDEX = 23
        C_CTRL_ARB_RDMODWR_DELAY = 0
        C_CTRL_AP_COL_DELAY = 1
        C_CTRL_AP_PI_ADDR_CE_DELAY = 0
        C_CTRL_AP_PORT_SELECT_DELAY = 0
        C_CTRL_AP_PIPELINE1_CE_DELAY = 0
        C_CTRL_DP_LOAD_RDWDADDR_DELAY = 2
        C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = 15
        C_CTRL_DP_SIZE_DELAY = 2
        C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = 1
        C_CTRL_PHYIF_DUMMYREADSTART_DELAY = 5
        C_CTRL_Q0_DELAY = 1
        C_CTRL_Q1_DELAY = 1
        C_CTRL_Q2_DELAY = 2
        C_CTRL_Q3_DELAY = 2
        C_CTRL_Q4_DELAY = 2
        C_CTRL_Q5_DELAY = 0
        C_CTRL_Q6_DELAY = 0
        C_CTRL_Q7_DELAY = 0
        C_CTRL_Q8_DELAY = 1
        C_CTRL_Q9_DELAY = 0
        C_CTRL_Q10_DELAY = 0
        C_CTRL_Q11_DELAY = 0
        C_CTRL_Q12_DELAY = 1
        C_CTRL_Q13_DELAY = 1
        C_CTRL_Q14_DELAY = 1
        C_CTRL_Q15_DELAY = 1
        C_CTRL_Q16_DELAY = 0
        C_CTRL_Q17_DELAY = 1
        C_CTRL_Q18_DELAY = 2
        C_CTRL_Q19_DELAY = 2
        C_CTRL_Q20_DELAY = 2
        C_CTRL_Q21_DELAY = 2
        C_CTRL_Q22_DELAY = 2
        C_CTRL_Q23_DELAY = 1
        C_CTRL_Q24_DELAY = 0
        C_CTRL_Q25_DELAY = 0
        C_CTRL_Q26_DELAY = 0
        C_CTRL_Q27_DELAY = 0
        C_CTRL_Q28_DELAY = 0
        C_CTRL_Q29_DELAY = 0
        C_CTRL_Q30_DELAY = 0
        C_CTRL_Q31_DELAY = 0
        C_CTRL_Q32_DELAY = 0
        C_CTRL_Q33_DELAY = 0
        C_CTRL_Q34_DELAY = 0
        C_CTRL_Q35_DELAY = 0
        C_ARB0_ALGO = "ROUND_ROBIN"
        C_BASEADDR_ARB0 = 9'b000000000
        C_HIGHADDR_ARB0 = 32'b00000000000000000000000000000111
        C_BASEADDR_ARB1 = 9'b000010000
        C_HIGHADDR_ARB1 = 9'b000011111
        C_BASEADDR_ARB2 = 9'b000100000
        C_HIGHADDR_ARB2 = 9'b000101111
        C_BASEADDR_ARB3 = 9'b000110000
        C_HIGHADDR_ARB3 = 9'b000111111
        C_BASEADDR_ARB4 = 9'b001000000
        C_HIGHADDR_ARB4 = 9'b001001111
        C_BASEADDR_ARB5 = 9'b001010000
        C_HIGHADDR_ARB5 = 9'b001011111
        C_BASEADDR_ARB6 = 9'b001100000
        C_HIGHADDR_ARB6 = 9'b001101111
        C_BASEADDR_ARB7 = 9'b001110000
        C_HIGHADDR_ARB7 = 9'b001111111
        C_BASEADDR_ARB8 = 9'b010000000
        C_HIGHADDR_ARB8 = 9'b010001111
        C_BASEADDR_ARB9 = 9'b010010000
        C_HIGHADDR_ARB9 = 9'b010011111
        C_BASEADDR_ARB10 = 9'b010100000
        C_HIGHADDR_ARB10 = 9'b010101111
        C_BASEADDR_ARB11 = 9'b010110000
        C_HIGHADDR_ARB11 = 9'b010111111
        C_BASEADDR_ARB12 = 9'b011000000
        C_HIGHADDR_ARB12 = 9'b011001111
        C_BASEADDR_ARB13 = 9'b011010000
        C_HIGHADDR_ARB13 = 9'b011011111
        C_BASEADDR_ARB14 = 9'b011100000
        C_HIGHADDR_ARB14 = 9'b011101111
        C_BASEADDR_ARB15 = 9'b011110000
        C_HIGHADDR_ARB15 = 9'b011111111
        C_ARB_BRAM_SRVAL_A = 36'b000000000000000000000000000000000000
        C_ARB_BRAM_SRVAL_B = 36'b000000000000000000000000000000000000
        C_ARB_BRAM_INIT_00 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_ARB_BRAM_INIT_01 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_02 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
        C_ARB_BRAM_INIT_03 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_04 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_ARB_BRAM_INIT_05 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_06 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
        C_ARB_BRAM_INIT_07 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_08 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_09 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_10 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_11 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_12 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_13 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_14 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_15 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_16 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_17 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_18 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_19 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_20 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_21 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_22 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_23 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_24 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_25 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_26 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_27 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_28 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_29 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_30 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_31 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_32 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_33 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_34 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_35 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_36 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_37 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_38 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_39 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_USE_FIXED_BASEADDR_CTRL = 0
        C_B16_REPEAT_CNT = 0
        C_B32_REPEAT_CNT = 0
        C_B64_REPEAT_CNT = 0
        C_ZQCS_REPEAT_CNT = 6
        C_BASEADDR_CTRL0 = 12'b000000000000
        C_HIGHADDR_CTRL0 = 12'b000000001111
        C_BASEADDR_CTRL1 = 12'b000000010000
        C_HIGHADDR_CTRL1 = 12'b000000011011
        C_BASEADDR_CTRL2 = 12'b000000011100
        C_HIGHADDR_CTRL2 = 12'b000000101011
        C_BASEADDR_CTRL3 = 12'b000000101100
        C_HIGHADDR_CTRL3 = 12'b000000110111
        C_BASEADDR_CTRL4 = 12'b000000111000
        C_HIGHADDR_CTRL4 = 12'b000001000111
        C_BASEADDR_CTRL5 = 12'b000001001000
        C_HIGHADDR_CTRL5 = 12'b000001010011
        C_BASEADDR_CTRL6 = 12'b000001010100
        C_HIGHADDR_CTRL6 = 12'b000001100011
        C_BASEADDR_CTRL7 = 12'b000001100100
        C_HIGHADDR_CTRL7 = 12'b000001101111
        C_BASEADDR_CTRL8 = 12'b000001110000
        C_HIGHADDR_CTRL8 = 12'b000010000001
        C_BASEADDR_CTRL9 = 12'b000010000010
        C_HIGHADDR_CTRL9 = 12'b000010001110
        C_BASEADDR_CTRL10 = 12'b000010001111
        C_HIGHADDR_CTRL10 = 12'b000010100100
        C_BASEADDR_CTRL11 = 12'b000010100101
        C_HIGHADDR_CTRL11 = 12'b000010110101
        C_BASEADDR_CTRL12 = 12'b000010110110
        C_HIGHADDR_CTRL12 = 12'b000011010011
        C_BASEADDR_CTRL13 = 12'b000011010100
        C_HIGHADDR_CTRL13 = 12'b000011101100
        C_BASEADDR_CTRL14 = 12'b000011101101
        C_HIGHADDR_CTRL14 = 12'b000100000110
        C_BASEADDR_CTRL15 = 12'b000100000111
        C_HIGHADDR_CTRL15 = 12'b000100000111
        C_BASEADDR_CTRL16 = 12'b000100001000
        C_HIGHADDR_CTRL16 = 12'b000100010000
        C_CTRL_BRAM_SRVAL = 36'b000000000000000000000000001011111100
        C_CTRL_BRAM_INIT_00 = 256'b0000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000000010100001000000001111000000000011100000001000000011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110
        C_CTRL_BRAM_INIT_01 = 256'b0000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110000000000111000000000000000111110000000001110000000000000001111000000000011100000000000000011110
        C_CTRL_BRAM_INIT_02 = 256'b0000000001110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001011000001000000001110000000000011100000001000000011100000000000111000000000000000111000000000001110000100000000001100000000000011100000000000000011100
        C_CTRL_BRAM_INIT_03 = 256'b0000000001110000000100000001111000000000011100000000000100011110000000000111000010000000000110100000000001110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100
        C_CTRL_BRAM_INIT_04 = 256'b0000000001110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000000101000010000000011110
        C_CTRL_BRAM_INIT_05 = 256'b0000000001110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010
        C_CTRL_BRAM_INIT_06 = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011100000000000000011100000000000111000000000000000111010000000001110000000000000001110000000000010110000010000000011100
        C_CTRL_BRAM_INIT_07 = 256'b0000000001110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000000010100001000000001111000000000011100000001000000011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110
        C_CTRL_BRAM_INIT_08 = 256'b0000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110000000000111000000000000000111110000000001110000000000000001111000000000011100000000000000011110
        C_CTRL_BRAM_INIT_09 = 256'b0000000001110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001011000001000000001110000000000011100000001000000011100000000000111000000000000000111000000000001110000100000000001100000000000011100000000000000011100
        C_CTRL_BRAM_INIT_0A = 256'b0000000001110000000100010001111000000000011100000000000100011110000000000111000010000000000110100000000001110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100
        C_CTRL_BRAM_INIT_0B = 256'b0000000001110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000001110100000000000001111000000000100101000010000000011110
        C_CTRL_BRAM_INIT_0C = 256'b0000000001110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010
        C_CTRL_BRAM_INIT_0D = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011100000000000000011100000000000111000000000000000111010000000001111000000000000001110000000000110110000010000000011100
        C_CTRL_BRAM_INIT_0E = 256'b0000000001110100000000000001111000000000100101000010000000011110000000000111010000000001000111100000000010010100001000010001111000000000011100000001000100011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110
        C_CTRL_BRAM_INIT_0F = 256'b0000000001110000000000000001111000000000011100000100000000001010000000000111000000000000000111100000000001110000000000000001111100000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000010000000011110
        C_CTRL_BRAM_INIT_10 = 256'b0000000001111000000000000001110000000000110110000010000000011100000000000111000000010000000111000000000001110000000000000001110000000000011100001000000000011000000000000111000000000000000111000000000001110000000000000001111000000000011100000000000000011110
        C_CTRL_BRAM_INIT_11 = 256'b0000000001110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000010000001000000000111000000000001111000000000000001110100000000110110000010000000011100
        C_CTRL_BRAM_INIT_12 = 256'b0000000010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110100000000010001111000000000100101000010000100011110000000000111000000010001000111100000000001110000000000010001111000000000011100001000000000011010
        C_CTRL_BRAM_INIT_13 = 256'b0000000001110000000000000001111100000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000010000000011110000000000111010000000000000111100000000010010100001000000001111000000000011101000000000100011110
        C_CTRL_BRAM_INIT_14 = 256'b0000000001110000000000000001110000000000011100001000000000011000000000000111000000000000000111000000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110
        C_CTRL_BRAM_INIT_15 = 256'b0000000011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011100000001000000011100
        C_CTRL_BRAM_INIT_16 = 256'b0000000001110000100000000001101000000000011100000000000000011110000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011110000000000000011101
        C_CTRL_BRAM_INIT_17 = 256'b0000000001110100000000010001111000000000100101000010000100011110000000000111010000000001000111100000000010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110000000100010001111000000000011100000000000100011110
        C_CTRL_BRAM_INIT_18 = 256'b0000000001110100000000010001111000000000100101000010000100011110000000000111010000000001000111100000000010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110100000000010001111000000000100101000010000100011110
        C_CTRL_BRAM_INIT_19 = 256'b0000000001110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000001110100000000000001111000000000100101000010000000011110
        C_CTRL_BRAM_INIT_1A = 256'b0000000001110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010
        C_CTRL_BRAM_INIT_1B = 256'b0000000001111000000000000001110000000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100
        C_CTRL_BRAM_INIT_1C = 256'b0000000001111000000000000001110100000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100
        C_CTRL_BRAM_INIT_1D = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000001000000000010000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100
        C_CTRL_BRAM_INIT_1E = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000010000000000000000011100
        C_CTRL_BRAM_INIT_1F = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100
        C_CTRL_BRAM_INIT_20 = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110100000000011100000000000000011100
        C_CTRL_BRAM_INIT_21 = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001110010000000000001110000000000011100000000000000001100
        C_CTRL_BRAM_INIT_22 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000011100000000000000011100
        C_CTRL_BRAM_INIT_23 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_24 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_25 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_26 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_27 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_28 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_29 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_30 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_31 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_32 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_33 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_34 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_35 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_36 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_37 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_38 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_39 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_SKIP_1_VALUE = 32'b00000000000000000000000000000001
        C_SKIP_2_VALUE = 32'b00000000000000000000000000000001
        C_SKIP_3_VALUE = 32'b00000000000000000000000000000001
        C_SKIP_4_VALUE = 32'b00000000000000000000000000000001
        C_SKIP_5_VALUE = 32'b00000000000000000000000000000001
        C_SKIP_6_VALUE = 32'b00000000000000000000000000000001
        C_SKIP_7_VALUE = 32'b00000000000000000000000000000001
        C_PIM0_BASETYPE = 2
        C_PI0_ADDR_WIDTH = 32
        C_PI0_DATA_WIDTH = 64
        C_PI0_BE_WIDTH = 8
        C_PI0_RDWDADDR_WIDTH = 4
        C_PIM1_BASETYPE = 1
        C_PI1_ADDR_WIDTH = 32
        C_PI1_DATA_WIDTH = 64
        C_PI1_BE_WIDTH = 8
        C_PI1_RDWDADDR_WIDTH = 4
        C_PIM2_BASETYPE = 1
        C_PI2_ADDR_WIDTH = 32
        C_PI2_DATA_WIDTH = 64
        C_PI2_BE_WIDTH = 8
        C_PI2_RDWDADDR_WIDTH = 4
        C_PIM3_BASETYPE = 0
        C_PI3_ADDR_WIDTH = 32
        C_PI3_DATA_WIDTH = 64
        C_PI3_BE_WIDTH = 8
        C_PI3_RDWDADDR_WIDTH = 4
        C_PIM4_BASETYPE = 0
        C_PI4_ADDR_WIDTH = 32
        C_PI4_DATA_WIDTH = 64
        C_PI4_BE_WIDTH = 8
        C_PI4_RDWDADDR_WIDTH = 4
        C_PIM5_BASETYPE = 0
        C_PI5_ADDR_WIDTH = 32
        C_PI5_DATA_WIDTH = 64
        C_PI5_BE_WIDTH = 8
        C_PI5_RDWDADDR_WIDTH = 4
        C_PI6_ADDR_WIDTH = 32
        C_PI6_DATA_WIDTH = 64
        C_PI6_BE_WIDTH = 8
        C_PI6_RDWDADDR_WIDTH = 4
        C_PI7_ADDR_WIDTH = 32
        C_PI7_DATA_WIDTH = 64
        C_PI7_BE_WIDTH = 8
        C_PI7_RDWDADDR_WIDTH = 4
        C_MCB_LDQSP_TAP_DELAY_VAL = 0
        C_MCB_UDQSP_TAP_DELAY_VAL = 0
        C_MCB_LDQSN_TAP_DELAY_VAL = 0
        C_MCB_UDQSN_TAP_DELAY_VAL = 0
        C_MCB_DQ0_TAP_DELAY_VAL = 0
        C_MCB_DQ1_TAP_DELAY_VAL = 0
        C_MCB_DQ2_TAP_DELAY_VAL = 0
        C_MCB_DQ3_TAP_DELAY_VAL = 0
        C_MCB_DQ4_TAP_DELAY_VAL = 0
        C_MCB_DQ5_TAP_DELAY_VAL = 0
        C_MCB_DQ6_TAP_DELAY_VAL = 0
        C_MCB_DQ7_TAP_DELAY_VAL = 0
        C_MCB_DQ8_TAP_DELAY_VAL = 0
        C_MCB_DQ9_TAP_DELAY_VAL = 0
        C_MCB_DQ10_TAP_DELAY_VAL = 0
        C_MCB_DQ11_TAP_DELAY_VAL = 0
        C_MCB_DQ12_TAP_DELAY_VAL = 0
        C_MCB_DQ13_TAP_DELAY_VAL = 0
        C_MCB_DQ14_TAP_DELAY_VAL = 0
        C_MCB_DQ15_TAP_DELAY_VAL = 0
        C_TBY4TAPVALUE = 16
    Set property "equivalent_register_removal = no" for signal <Ctrl_PhyIF_Force_DM_d1>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone<19>>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone<18>>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone<17:13>>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone<9:1>>.
    Set property "equivalent_register_removal = no" for signal <InitDone_i2>.
    Set property "equivalent_register_removal = no" for signal <InitDone>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone_tmp_d1a>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone_tmp_d1b>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone_270>.
    Set property "equivalent_register_removal = no" for signal <InitDone_i>.
WARNING:Xst:2898 - Port 'dbg_wr_dqs_tap_set', unconnected in block instance 'gen_v6_ddr3_phy.mpmc_phy_if_0', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_wr_dq_tap_set', unconnected in block instance 'gen_v6_ddr3_phy.mpmc_phy_if_0', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_wr_tap_set_en', unconnected in block instance 'gen_v6_ddr3_phy.mpmc_phy_if_0', is tied to GND.
WARNING:Xst:647 - Input <MCB0_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_wr_mask<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_wr_data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_wr_mask<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_wr_data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_wr_mask<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_wr_data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_wr_mask<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_wr_data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_mask<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_mask<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Debug_Ctrl_Addr<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Debug_Ctrl_In<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ECC_Reg_CE<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ECC_Reg_In<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Static_Phy_Reg_CE<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Static_Phy_Reg_In<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk0_DIV2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_200MHz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_Mem_2x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_Mem_2x_180> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_Mem_2x_CE0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_Mem_2x_CE90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pll_locked> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rst90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_DRP_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Idelayctrl_Rdy_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Idelayctrl_Rdy_O> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Mem_DQS_Div_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <selfrefresh_enter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Debug_Ctrl_WE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_wl_dqs_inverted> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_wr_calib_clk_delay> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_wl_odelay_dqs_tap_cnt> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_wl_odelay_dq_tap_cnt> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_tap_cnt_during_wrlvl> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_rd_data_edge_detect> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_rdlvl_start> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_rdlvl_done> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_rdlvl_err> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_cpt_first_edge_cnt> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_cpt_second_edge_cnt> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_rd_bitslip_cnt> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_rd_clkdly_cnt> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_rd_active_dly> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_rd_data> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_cpt_tap_cnt> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_rsync_tap_cnt> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_dqs_tap_cnt> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_dq_tap_cnt> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_phy_pd> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_phy_read> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_phy_rdlvl> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_phy_top> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <ddr_parity> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_wrlvl_start> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_wrlvl_done> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_wrlvl_err> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 2367: Output port <dbg_wl_edge_detect_valid> of the instance <gen_v6_ddr3_phy.mpmc_phy_if_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 4406: Output port <Ctrl_ECC_RdFIFO_Size> of the instance <gen_paths.mpmc_ctrl_path_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 4406: Output port <Ctrl_ECC_RdFIFO_Addr> of the instance <gen_paths.mpmc_ctrl_path_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 4406: Output port <Ctrl_ECC_RdFIFO_RNW> of the instance <gen_paths.mpmc_ctrl_path_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 4406: Output port <Ctrl_DP_RdFIFO_Push> of the instance <gen_paths.mpmc_ctrl_path_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 4406: Output port <Ctrl_PhyIF_RAS_n> of the instance <gen_paths.mpmc_ctrl_path_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 4406: Output port <Ctrl_PhyIF_CAS_n> of the instance <gen_paths.mpmc_ctrl_path_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 4406: Output port <Ctrl_PhyIF_WE_n> of the instance <gen_paths.mpmc_ctrl_path_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 4406: Output port <Ctrl_RMW> of the instance <gen_paths.mpmc_ctrl_path_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 4406: Output port <Ctrl_PhyIF_DQS_O> of the instance <gen_paths.mpmc_ctrl_path_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_core.v" line 4406: Output port <Ctrl_Refresh_Flag> of the instance <gen_paths.mpmc_ctrl_path_0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <Mem_DQS_Div_O> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 5-bit register for signal <PhyIF_Ctrl_InitDone>.
    Found 1-bit register for signal <InitDone_i>.
    Found 3-bit register for signal <InitDone_i2>.
    Found 1-bit register for signal <InitDone>.
    Found 1-bit register for signal <gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i>.
    Found 1-bit register for signal <gen_v6_ddr3_phy.first_phy_io_config_issued>.
    Found 1-bit register for signal <gen_v6_ddr3_phy.phy_io_config_last>.
    Found 1-bit register for signal <gen_v6_ddr3_phy.phy_io_config_strobe>.
    Found 4-bit register for signal <gen_v6_ddr3_phy.arb_patternstart_d>.
    Found 3-bit register for signal <Ctrl_PhyIF_Force_DM_d1>.
    Found 1-bit register for signal <PhyIF_Ctrl_InitDone_tmp_d1a>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <mpmc_core> synthesized.

Synthesizing Unit <v6_ddrx_top>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_top.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200.000000
        DRAM_TYPE = "DDR3"
        SLOT_0_CONFIG = 8'b00000001
        SLOT_1_CONFIG = 8'b00000000
        BANK_WIDTH = 3
        CK_WIDTH = 1
        COL_WIDTH = 10
        nCS_PER_RANK = 1
        DQ_CNT_WIDTH = 5
        DQ_WIDTH = 32
        DM_WIDTH = 4
        DQS_CNT_WIDTH = 2
        DQS_WIDTH = 4
        DRAM_WIDTH = 8
        ROW_WIDTH = 13
        RANK_WIDTH = 1
        CS_WIDTH = 1
        CKE_WIDTH = 1
        CAL_WIDTH = "FULL"
        CALIB_ROW_ADD = 16'b1111111111111111
        CALIB_COL_ADD = 12'b111100000000
        CALIB_BA_ADD = 3'b111
        AL = "0"
        BURST_MODE = "OTF"
        BURST_TYPE = "SEQ"
        nAL = 0
        nCL = 6
        nCWL = 5
        tRFC = 110000
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        RTT_NOM = "60"
        RTT_WR = "0"
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        PD_TAP_REQ = 0
        PD_MSB_SEL = 8
        PD_DQS0_ONLY = "ON"
        PD_LHC_WIDTH = 16
        PD_CALIB_MODE = "PARALLEL"
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "DDR3_SDRAM"
        nDQS_COL0 = 3
        nDQS_COL1 = 1
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000100000000
        DQS_LOC_COL1 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011
        DQS_LOC_COL2 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DQS_LOC_COL3 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        USE_DM_PORT = 1
        SIM_BYPASS_INIT_CAL = "OFF"
        SIM_INIT_OPTION = "NONE"
        SIM_CAL_OPTION = "NONE"
        DEBUG_PORT = "OFF"
WARNING:Xst:647 - Input <slot_0_present<4:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_wr_dqs_tap_set<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_wr_dq_tap_set<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_dram_clk_disable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pd_PSDONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_wr_tap_set_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_top.v" line 940: Output port <dq_wc> of the instance <u_phy_write> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_top.v" line 940: Output port <dqs_wc> of the instance <u_phy_write> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_top.v" line 1005: Output port <dbg_rd_data_inv_edge_detect> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_top.v" line 1005: Output port <dbg_dqs_count> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_top.v" line 1005: Output port <dbg_wl_state> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_top.v" line 1005: Output port <wrcal_err> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_top.v" line 1115: Output port <dbg_rd_clkdiv_inv> of the instance <u_phy_rdlvl> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <out_oserdes_wc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <chip_cnt_r1>.
    Found 3-bit register for signal <calib_width>.
    Found 1-bit register for signal <dqs_oe>.
    Found 2-bit register for signal <chip_cnt_r>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <v6_ddrx_top> synthesized.

Synthesizing Unit <v6_ddrx_init>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_init.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        BANK_WIDTH = 3
        COL_WIDTH = 10
        nCS_PER_RANK = 1
        DQ_WIDTH = 32
        ROW_WIDTH = 13
        CS_WIDTH = 1
        CKE_WIDTH = 1
        DRAM_TYPE = "DDR3"
        REG_CTRL = "OFF"
        CALIB_ROW_ADD = 16'b1111111111111111
        CALIB_COL_ADD = 12'b111100000000
        CALIB_BA_ADD = 3'b111
        AL = "0"
        BURST_MODE = "OTF"
        BURST_TYPE = "SEQ"
        nAL = 0
        nCL = 6
        nCWL = 5
        tRFC = 110000
        OUTPUT_DRV = "HIGH"
        RTT_NOM = "60"
        RTT_WR = "0"
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        DDR2_DQSN_ENABLE = "YES"
        nSLOTS = 1
        SIM_INIT_OPTION = "NONE"
        SIM_CAL_OPTION = "NONE"
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:3149 - Value "0" of property "syn_replicate" is not applicable.
WARNING:Xst:647 - Input <slot_0_present<4:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slot_1_present<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <phy_cke1<0>> equivalent to <phy_cke0<0>> has been removed
    Register <phy_bank1> equivalent to <phy_bank0> has been removed
    Register <phy_cas_n0> equivalent to <phy_cas_n1> has been removed
    Register <phy_we_n0> equivalent to <phy_we_n1> has been removed
    Register <phy_ras_n0> equivalent to <phy_ras_n1> has been removed
    Register <phy_address1> equivalent to <phy_address0> has been removed
    Register <phy_odt1<0>> equivalent to <phy_odt0<0>> has been removed
    Found 1-bit register for signal <init_complete_r1>.
    Found 1-bit register for signal <init_complete_r2>.
    Found 1-bit register for signal <dfi_init_complete>.
    Found 16-bit register for signal <rdlvl_start_dly0_r>.
    Found 16-bit register for signal <rdlvl_start_dly1_r>.
    Found 16-bit register for signal <rdlvl_start_dly_clkdiv_r>.
    Found 16-bit register for signal <pd_cal_start_dly_r>.
    Found 16-bit register for signal <prech_done_dly_r>.
    Found 1-bit register for signal <prech_done>.
    Found 1-bit register for signal <rdlvl_start<1>>.
    Found 1-bit register for signal <rdlvl_start<0>>.
    Found 1-bit register for signal <rdlvl_clkdiv_start>.
    Found 1-bit register for signal <pd_cal_start>.
    Found 5-bit register for signal <enable_wrlvl_cnt>.
    Found 1-bit register for signal <wrlvl_active>.
    Found 1-bit register for signal <wrlvl_odt>.
    Found 1-bit register for signal <wrlvl_done_r>.
    Found 1-bit register for signal <wrlvl_done_r1>.
    Found 1-bit register for signal <wrlvl_rank_done_r1>.
    Found 1-bit register for signal <wrlvl_rank_done_r2>.
    Found 1-bit register for signal <wrlvl_rank_done_r3>.
    Found 3-bit register for signal <wrlvl_rank_cntr>.
    Found 1-bit register for signal <prech_req_r>.
    Found 1-bit register for signal <prech_req_posedge_r>.
    Found 1-bit register for signal <prech_pending_r>.
    Found 7-bit register for signal <cnt_cmd_r>.
    Found 1-bit register for signal <cnt_cmd_done_r>.
    Found 10-bit register for signal <cnt_pwron_ce_r>.
    Found 1-bit register for signal <pwron_ce_r>.
    Found 9-bit register for signal <cnt_pwron_r>.
    Found 1-bit register for signal <cnt_pwron_reset_done_r>.
    Found 1-bit register for signal <cnt_pwron_cke_done_r>.
    Found 1-bit register for signal <phy_reset_n>.
    Found 1-bit register for signal <phy_cke0>.
    Found 8-bit register for signal <cnt_txpr_r>.
    Found 1-bit register for signal <cnt_txpr_done_r>.
    Found 8-bit register for signal <cnt_dllk_zqinit_r>.
    Found 1-bit register for signal <cnt_dllk_zqinit_done_r>.
    Found 2-bit register for signal <cnt_init_mr_r>.
    Found 1-bit register for signal <cnt_init_mr_done_r>.
    Found 1-bit register for signal <ddr2_pre_flag_r>.
    Found 1-bit register for signal <ddr2_refresh_flag_r>.
    Found 2-bit register for signal <cnt_init_af_r>.
    Found 1-bit register for signal <cnt_init_af_done_r>.
    Found 3-bit register for signal <reg_ctrl_cnt_r>.
    Found 6-bit register for signal <init_state_r>.
    Found 6-bit register for signal <init_state_r1>.
    Found 1-bit register for signal <mem_init_done_r>.
    Found 1-bit register for signal <mem_init_done_r1>.
    Found 1-bit register for signal <ddr3_lm_done_r>.
    Found 2-bit register for signal <chip_cnt_r>.
    Found 2-bit register for signal <auto_cnt_r>.
    Found 1-bit register for signal <phy_cs_n0>.
    Found 1-bit register for signal <phy_cs_n1>.
    Found 2-bit register for signal <burst_addr_r>.
    Found 1-bit register for signal <new_burst_r>.
    Found 1-bit register for signal <phy_wrdata_en>.
    Found 1-bit register for signal <phy_ioconfig_en>.
    Found 1-bit register for signal <phy_ioconfig>.
    Found 1-bit register for signal <phy_rddata_en>.
    Found 4-bit register for signal <cnt_init_data_r>.
    Found 128-bit register for signal <phy_wrdata>.
    Found 1-bit register for signal <phy_ras_n1>.
    Found 1-bit register for signal <phy_cas_n1>.
    Found 1-bit register for signal <phy_we_n1>.
    Found 1-bit register for signal <mr2_r<0><1>>.
    Found 1-bit register for signal <mr2_r<0><0>>.
    Found 1-bit register for signal <mr1_r<0><2>>.
    Found 1-bit register for signal <mr1_r<0><1>>.
    Found 1-bit register for signal <mr1_r<0><0>>.
    Found 1-bit register for signal <mr2_r<1><1>>.
    Found 1-bit register for signal <mr2_r<1><0>>.
    Found 1-bit register for signal <mr1_r<1><2>>.
    Found 1-bit register for signal <mr1_r<1><1>>.
    Found 1-bit register for signal <mr1_r<1><0>>.
    Found 1-bit register for signal <mr2_r<2><1>>.
    Found 1-bit register for signal <mr2_r<2><0>>.
    Found 1-bit register for signal <mr1_r<2><2>>.
    Found 1-bit register for signal <mr1_r<2><1>>.
    Found 1-bit register for signal <mr1_r<2><0>>.
    Found 1-bit register for signal <mr2_r<3><1>>.
    Found 1-bit register for signal <mr2_r<3><0>>.
    Found 1-bit register for signal <mr1_r<3><2>>.
    Found 1-bit register for signal <mr1_r<3><1>>.
    Found 1-bit register for signal <mr1_r<3><0>>.
    Found 8-bit register for signal <n0558>.
    Found 12-bit register for signal <n0559>.
    Found 1-bit register for signal <phy_tmp_cs1_r>.
    Found 1-bit register for signal <phy_odt0>.
    Found 3-bit register for signal <phy_bank0>.
    Found 13-bit register for signal <phy_address0>.
    Found 1-bit register for signal <init_complete_r>.
INFO:Xst:1799 - State 011110 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 100101 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 100100 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 100111 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 011101 is never reached in FSM <init_state_r>.
    Found finite state machine <FSM_0> for signal <init_state_r>.
    -----------------------------------------------------------------------
    | States             | 42                                             |
    | Transitions        | 86                                             |
    | Inputs             | 30                                             |
    | Outputs            | 43                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_6_o_GND_6_o_sub_227_OUT> created at line 1558.
    Found 7-bit adder for signal <cnt_cmd_r[6]_GND_6_o_add_52_OUT> created at line 848.
    Found 10-bit adder for signal <cnt_pwron_ce_r[9]_GND_6_o_add_74_OUT> created at line 873.
    Found 9-bit adder for signal <cnt_pwron_r[8]_GND_6_o_add_79_OUT> created at line 882.
    Found 8-bit adder for signal <cnt_txpr_r[7]_GND_6_o_add_88_OUT> created at line 929.
    Found 8-bit adder for signal <cnt_dllk_zqinit_r[7]_GND_6_o_add_99_OUT> created at line 960.
    Found 2-bit adder for signal <cnt_init_mr_r[1]_GND_6_o_add_107_OUT> created at line 981.
    Found 2-bit adder for signal <cnt_init_af_r[1]_GND_6_o_add_123_OUT> created at line 1032.
    Found 3-bit adder for signal <reg_ctrl_cnt_r[2]_GND_6_o_add_131_OUT> created at line 1045.
    Found 2-bit adder for signal <chip_cnt_r[1]_GND_6_o_add_228_OUT> created at line 1559.
    Found 2-bit adder for signal <auto_cnt_r[1]_GND_6_o_add_238_OUT> created at line 1571.
    Found 2-bit adder for signal <burst_addr_r[1]_GND_6_o_add_272_OUT> created at line 1655.
    Found 4-bit adder for signal <cnt_init_data_r[3]_GND_6_o_add_284_OUT> created at line 1733.
    Found 5-bit subtractor for signal <GND_6_o_GND_6_o_sub_36_OUT<4:0>> created at line 758.
    Found 16x128-bit Read Only RAM for signal <cnt_init_data_r[3]_X_6_o_wide_mux_295_OUT>
    Found 4x3-bit Read Only RAM for signal <cnt_init_mr_r[1]_GND_6_o_wide_mux_382_OUT>
    Found 2-bit 4-to-1 multiplexer for signal <chip_cnt_r[1]_mr2_r[3][1]_wide_mux_378_OUT> created at line 2685.
    Found 1-bit 4-to-1 multiplexer for signal <chip_cnt_r[1]_mr1_r[3][0]_Mux_379_o> created at line 2694.
    Found 1-bit 4-to-1 multiplexer for signal <chip_cnt_r[1]_mr1_r[3][1]_Mux_380_o> created at line 2695.
    Found 1-bit 4-to-1 multiplexer for signal <chip_cnt_r[1]_mr1_r[3][2]_Mux_381_o> created at line 2696.
    Found 13-bit 4-to-1 multiplexer for signal <cnt_init_mr_r[1]_load_mr0[12]_wide_mux_383_OUT> created at line 2681.
    Found 2-bit comparator greater for signal <auto_cnt_r[1]_GND_6_o_LessThan_156_o> created at line 1205
    Found 32-bit comparator not equal for signal <n0280> created at line 1558
    Found 2-bit comparator greater for signal <n0297> created at line 1595
    WARNING:Xst:2404 -  FFs/Latches <phy_tmp_odt0_r<0><0:0>> (without init value) have a constant value of 1 in block <v6_ddrx_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_tmp_odt1_r<0><0:0>> (without init value) have a constant value of 1 in block <v6_ddrx_init>.
    Summary:
	inferred   2 RAM(s).
	inferred  14 Adder/Subtractor(s).
	inferred 379 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  25 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <v6_ddrx_init> synthesized.

Synthesizing Unit <v6_ddrx_control_io>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_control_io.v".
        TCQ = 100
        BANK_WIDTH = 3
        RANK_WIDTH = 1
        nCS_PER_RANK = 1
        CS_WIDTH = 1
        CKE_WIDTH = 1
        ROW_WIDTH = 13
        WRLVL = "ON"
        nCWL = 5
        DRAM_TYPE = "DDR3"
        REG_CTRL = "OFF"
        REFCLK_FREQ = 200.000000
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "DDR3_SDRAM"
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "equivalent_register_removal = no" for signal <rst_r>.
    Set property "syn_keep = 1" for signal <oce_hack_r5>.
    Found 4-bit register for signal <rst_delayed>.
    Found 1-bit register for signal <rst_r>.
    WARNING:Xst:2404 -  FFs/Latches <parity0<0:0>> (without init value) have a constant value of 0 in block <v6_ddrx_control_io>.
    WARNING:Xst:2404 -  FFs/Latches <parity1<0:0>> (without init value) have a constant value of 0 in block <v6_ddrx_control_io>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <v6_ddrx_control_io> synthesized.

Synthesizing Unit <v6_ddrx_clock_io>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_clock_io.v".
        TCQ = 100
        CK_WIDTH = 1
        WRLVL = "ON"
        DRAM_TYPE = "DDR3"
        REFCLK_FREQ = 200.000000
        IODELAY_GRP = "DDR3_SDRAM"
    Summary:
	no macro.
Unit <v6_ddrx_clock_io> synthesized.

Synthesizing Unit <v6_ddrx_ck_iob>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_ck_iob.v".
        TCQ = 100
        WRLVL = "ON"
        DRAM_TYPE = "DDR3"
        REFCLK_FREQ = 200.000000
        IODELAY_GRP = "DDR3_SDRAM"
    Summary:
	no macro.
Unit <v6_ddrx_ck_iob> synthesized.

Synthesizing Unit <v6_ddrx_data_io>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        DRAM_WIDTH = 8
        DM_WIDTH = 4
        DQ_WIDTH = 32
        DQS_WIDTH = 4
        DRAM_TYPE = "DDR3"
        nCWL = 5
        WRLVL = "ON"
        REFCLK_FREQ = 200.000000
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "DDR3_SDRAM"
        nDQS_COL0 = 3
        nDQS_COL1 = 1
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000100000000
        DQS_LOC_COL1 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011
        DQS_LOC_COL2 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DQS_LOC_COL3 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        USE_DM_PORT = 1
    Set property "syn_maxfan = 1" for signal <rst_r>.
    Set property "MAX_FANOUT = 1" for signal <rst_r>.
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "equivalent_register_removal = no" for signal <rst_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[0].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[0].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[0].rst_dqs_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[1].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[1].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[1].rst_dqs_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[2].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[2].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[2].rst_dqs_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[3].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[3].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[3].rst_dqs_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[1].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[1].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[1].rst_dm_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[2].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[2].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[2].rst_dm_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[3].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[3].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[3].rst_dm_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[0].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[0].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[0].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[1].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[1].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[1].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[2].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[2].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[2].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[3].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[3].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[3].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[4].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[4].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[4].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[5].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[5].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[5].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[6].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[6].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[6].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[7].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[7].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[7].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[8].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[8].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[8].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[9].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[9].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[9].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[10].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[10].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[10].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[11].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[11].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[11].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[12].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[12].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[12].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[13].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[13].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[13].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[14].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[14].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[14].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[15].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[15].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[15].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[16].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[16].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[16].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[17].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[17].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[17].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[18].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[18].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[18].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[19].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[19].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[19].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[20].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[20].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[20].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[21].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[21].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[21].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[22].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[22].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[22].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[23].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[23].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[23].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[24].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[24].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[24].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[25].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[25].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[25].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[26].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[26].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[26].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[27].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[27].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[27].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[28].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[28].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[28].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[29].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[29].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[29].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[30].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[30].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[30].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[31].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[31].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[31].rst_dq_r>.
WARNING:Xst:647 - Input <clk_rsync<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_rsync<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[1].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[2].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[3].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[4].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[5].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[6].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[7].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[9].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[10].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[11].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[12].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[13].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[14].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[15].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[17].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[18].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[19].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[20].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[21].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[22].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[23].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[25].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[26].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[27].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[28].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[29].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[30].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_data_io.v" line 358: Output port <dq_tap_cnt> of the instance <gen_dq[31].u_iob_dq> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <gen_dqs[0].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[1].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[2].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[3].rst_dqs_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[1].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[2].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[3].rst_dm_r>.
    Found 1-bit register for signal <gen_dq[0].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[1].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[2].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[3].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[4].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[5].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[6].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[7].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[8].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[9].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[10].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[11].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[12].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[13].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[14].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[15].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[16].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[17].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[18].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[19].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[20].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[21].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[22].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[23].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[24].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[25].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[26].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[27].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[28].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[29].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[30].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[31].rst_dq_r>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <v6_ddrx_data_io> synthesized.

Synthesizing Unit <v6_ddrx_dqs_iob>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_dqs_iob.v".
        TCQ = 100
        DRAM_TYPE = "DDR3"
        REFCLK_FREQ = 200.000000
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "DDR3_SDRAM"
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <u_iodelay_dqs_p>.
    Found 6-bit register for signal <iserdes_q_r>.
    Found 6-bit register for signal <iserdes_q_neg_r>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <v6_ddrx_dqs_iob> synthesized.

Synthesizing Unit <v6_ddrx_rd_bitslip>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rd_bitslip.v".
        TCQ = 100
    Found 4-bit register for signal <slip_out_r>.
    Found 4-bit register for signal <slip_out_r2>.
    Found 4-bit register for signal <slip_out_r3>.
    Found 4-bit register for signal <qout>.
    Found 1-bit register for signal <din2_r>.
    Found 4-bit 4-to-1 multiplexer for signal <slip_out> created at line 103.
    Found 4-bit 4-to-1 multiplexer for signal <clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT> created at line 127.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <v6_ddrx_rd_bitslip> synthesized.

Synthesizing Unit <v6_ddrx_dm_iob>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_dm_iob.v".
        TCQ = 100
        nCWL = 5
        DRAM_TYPE = "DDR3"
        WRLVL = "ON"
        REFCLK_FREQ = 200.000000
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "DDR3_SDRAM"
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <u_odelay_dm>.
    Found 1-bit register for signal <mask_data_fall0_r1>.
    Found 1-bit register for signal <mask_data_rise1_r1>.
    Found 1-bit register for signal <mask_data_fall1_r1>.
    Found 1-bit register for signal <mask_data_rise0_r2>.
    Found 1-bit register for signal <mask_data_fall0_r2>.
    Found 1-bit register for signal <mask_data_rise1_r2>.
    Found 1-bit register for signal <mask_data_fall1_r2>.
    Found 1-bit register for signal <mask_data_rise1_r3>.
    Found 1-bit register for signal <mask_data_fall1_r3>.
    Found 1-bit register for signal <out_d1>.
    Found 1-bit register for signal <out_d2>.
    Found 1-bit register for signal <out_d3>.
    Found 1-bit register for signal <out_d4>.
    Found 1-bit register for signal <mask_data_rise0_r1>.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_mask_data_rise1_r3_Mux_2_o> created at line 183.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_mask_data_fall1_r3_Mux_3_o> created at line 183.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_mask_data_rise0_r2_Mux_4_o> created at line 183.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_mask_data_fall0_r2_Mux_5_o> created at line 183.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <v6_ddrx_dm_iob> synthesized.

Synthesizing Unit <v6_ddrx_dq_iob>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_dq_iob.v".
        TCQ = 100
        nCWL = 5
        DRAM_TYPE = "DDR3"
        WRLVL = "ON"
        REFCLK_FREQ = 200.000000
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "DDR3_SDRAM"
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <u_iodelay_dq>.
    Found 1-bit register for signal <wr_data_fall0_r1>.
    Found 1-bit register for signal <wr_data_rise1_r1>.
    Found 1-bit register for signal <wr_data_fall1_r1>.
    Found 1-bit register for signal <wr_data_rise0_r2>.
    Found 1-bit register for signal <wr_data_fall0_r2>.
    Found 1-bit register for signal <wr_data_rise1_r2>.
    Found 1-bit register for signal <wr_data_fall1_r2>.
    Found 1-bit register for signal <wr_data_rise1_r3>.
    Found 1-bit register for signal <wr_data_fall1_r3>.
    Found 1-bit register for signal <ocb_d1>.
    Found 1-bit register for signal <ocb_d2>.
    Found 1-bit register for signal <ocb_d3>.
    Found 1-bit register for signal <ocb_d4>.
    Found 6-bit register for signal <iserdes_q_neg_r>.
    Found 6-bit register for signal <iserdes_q_r>.
    Found 1-bit register for signal <wr_data_rise0_r1>.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_rise1_r3_Mux_2_o> created at line 268.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_fall1_r3_Mux_3_o> created at line 268.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_rise0_r2_Mux_4_o> created at line 268.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o> created at line 268.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <v6_ddrx_dq_iob> synthesized.

Synthesizing Unit <v6_ddrx_dly_ctrl>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_dly_ctrl.v".
        TCQ = 100
        DQ_WIDTH = 32
        DQS_CNT_WIDTH = 2
        DQS_WIDTH = 4
        RANK_WIDTH = 1
        nCWL = 5
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        DRAM_TYPE = "DDR3"
        nDQS_COL0 = 3
        nDQS_COL1 = 1
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000100000000
        DQS_LOC_COL1 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011
        DQS_LOC_COL2 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DQS_LOC_COL3 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DEBUG_PORT = "OFF"
WARNING:Xst:647 - Input <clk_rsync<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_rsync<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdlvl_done<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mc_ioconfig<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrlvl_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pd_cal_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_off> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mux_rd_wr_last_r>.
    Found 1-bit register for signal <rd_wr_r>.
    Found 1-bit register for signal <rd_wr_rsync_r<0>>.
    Found 1-bit register for signal <rd_wr_rsync_r<1>>.
    Found 4-bit register for signal <dlyce_cpt_mux>.
    Found 4-bit register for signal <dlyinc_cpt_mux>.
    Found 4-bit register for signal <dlyce_rsync_mux>.
    Found 4-bit register for signal <dlyinc_rsync_mux>.
    Found 1-bit register for signal <dlyval_dqs<4>>.
    Found 1-bit register for signal <dlyval_dqs<3>>.
    Found 1-bit register for signal <dlyval_dqs<2>>.
    Found 1-bit register for signal <dlyval_dqs<1>>.
    Found 1-bit register for signal <dlyval_dqs<0>>.
    Found 1-bit register for signal <dlyval_dq<4>>.
    Found 1-bit register for signal <dlyval_dq<3>>.
    Found 1-bit register for signal <dlyval_dq<2>>.
    Found 1-bit register for signal <dlyval_dq<1>>.
    Found 1-bit register for signal <dlyval_dq<0>>.
    Found 1-bit register for signal <dlyval_dqs<9>>.
    Found 1-bit register for signal <dlyval_dqs<8>>.
    Found 1-bit register for signal <dlyval_dqs<7>>.
    Found 1-bit register for signal <dlyval_dqs<6>>.
    Found 1-bit register for signal <dlyval_dqs<5>>.
    Found 1-bit register for signal <dlyval_dq<9>>.
    Found 1-bit register for signal <dlyval_dq<8>>.
    Found 1-bit register for signal <dlyval_dq<7>>.
    Found 1-bit register for signal <dlyval_dq<6>>.
    Found 1-bit register for signal <dlyval_dq<5>>.
    Found 1-bit register for signal <dlyval_dqs<14>>.
    Found 1-bit register for signal <dlyval_dqs<13>>.
    Found 1-bit register for signal <dlyval_dqs<12>>.
    Found 1-bit register for signal <dlyval_dqs<11>>.
    Found 1-bit register for signal <dlyval_dqs<10>>.
    Found 1-bit register for signal <dlyval_dq<14>>.
    Found 1-bit register for signal <dlyval_dq<13>>.
    Found 1-bit register for signal <dlyval_dq<12>>.
    Found 1-bit register for signal <dlyval_dq<11>>.
    Found 1-bit register for signal <dlyval_dq<10>>.
    Found 1-bit register for signal <dlyval_dqs<19>>.
    Found 1-bit register for signal <dlyval_dqs<18>>.
    Found 1-bit register for signal <dlyval_dqs<17>>.
    Found 1-bit register for signal <dlyval_dqs<16>>.
    Found 1-bit register for signal <dlyval_dqs<15>>.
    Found 1-bit register for signal <dlyval_dq<19>>.
    Found 1-bit register for signal <dlyval_dq<18>>.
    Found 1-bit register for signal <dlyval_dq<17>>.
    Found 1-bit register for signal <dlyval_dq<16>>.
    Found 1-bit register for signal <dlyval_dq<15>>.
    Summary:
	inferred  60 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <v6_ddrx_dly_ctrl> synthesized.

Synthesizing Unit <v6_ddrx_write>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_write.v".
        TCQ = 100
        WRLVL = "ON"
        DRAM_TYPE = "DDR3"
        DQ_WIDTH = 32
        DQS_WIDTH = 4
        nCWL = 5
        REG_CTRL = "OFF"
        RANK_WIDTH = 1
        CLKPERF_DLY_USED = "OFF"
WARNING:Xst:647 - Input <mc_ioconfig<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_ioconfig<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrlvl_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mc_ioconfig_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_ioconfig_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <dm_ce_0<3>> equivalent to <dm_ce_0<0>> has been removed
    Register <dm_ce_0<2>> equivalent to <dm_ce_0<0>> has been removed
    Register <dm_ce_0<1>> equivalent to <dm_ce_0<0>> has been removed
    Found 8-bit register for signal <rst_delayed>.
    Found 1-bit register for signal <wl_sm_start>.
    Found 1-bit register for signal <wrdata_en_r1>.
    Found 1-bit register for signal <wrdata_en_r2>.
    Found 1-bit register for signal <wrdata_en_r3>.
    Found 1-bit register for signal <wrdata_en_r4>.
    Found 1-bit register for signal <wrdata_en_r5>.
    Found 1-bit register for signal <wrdata_en_r6>.
    Found 1-bit register for signal <ocb_d1<0>>.
    Found 1-bit register for signal <ocb_d2<0>>.
    Found 1-bit register for signal <ocb_d3<0>>.
    Found 1-bit register for signal <ocb_d4<0>>.
    Found 1-bit register for signal <ocb_dq1<0>>.
    Found 1-bit register for signal <ocb_dq2<0>>.
    Found 1-bit register for signal <ocb_dq3<0>>.
    Found 1-bit register for signal <ocb_dq4<0>>.
    Found 1-bit register for signal <dm_ce_0<0>>.
    Found 1-bit register for signal <ocb_d1<1>>.
    Found 1-bit register for signal <ocb_d2<1>>.
    Found 1-bit register for signal <ocb_d3<1>>.
    Found 1-bit register for signal <ocb_d4<1>>.
    Found 1-bit register for signal <ocb_dq1<1>>.
    Found 1-bit register for signal <ocb_dq2<1>>.
    Found 1-bit register for signal <ocb_dq3<1>>.
    Found 1-bit register for signal <ocb_dq4<1>>.
    Found 1-bit register for signal <ocb_d1<2>>.
    Found 1-bit register for signal <ocb_d2<2>>.
    Found 1-bit register for signal <ocb_d3<2>>.
    Found 1-bit register for signal <ocb_d4<2>>.
    Found 1-bit register for signal <ocb_dq1<2>>.
    Found 1-bit register for signal <ocb_dq2<2>>.
    Found 1-bit register for signal <ocb_dq3<2>>.
    Found 1-bit register for signal <ocb_dq4<2>>.
    Found 1-bit register for signal <ocb_d1<3>>.
    Found 1-bit register for signal <ocb_d2<3>>.
    Found 1-bit register for signal <ocb_d3<3>>.
    Found 1-bit register for signal <ocb_d4<3>>.
    Found 1-bit register for signal <ocb_dq1<3>>.
    Found 1-bit register for signal <ocb_dq2<3>>.
    Found 1-bit register for signal <ocb_dq3<3>>.
    Found 1-bit register for signal <ocb_dq4<3>>.
    Found 1-bit register for signal <wrlvl_active_r1>.
    Found 1-bit register for signal <wr_level_dqs_asrt_r>.
    Found 2-bit register for signal <dqs_asrt_cnt>.
    Found 1-bit register for signal <wr_lvl_start>.
    Found 20-bit register for signal <wr_level_dqs_stg_r>.
    Found 1-bit register for signal <dqs_rst<3>>.
    Found 1-bit register for signal <dqs_rst<2>>.
    Found 1-bit register for signal <dqs_rst<1>>.
    Found 1-bit register for signal <dqs_rst<0>>.
    Found 1-bit register for signal <dqs_rst<7>>.
    Found 1-bit register for signal <dqs_rst<6>>.
    Found 1-bit register for signal <dqs_rst<5>>.
    Found 1-bit register for signal <dqs_rst<4>>.
    Found 1-bit register for signal <dqs_rst<11>>.
    Found 1-bit register for signal <dqs_rst<10>>.
    Found 1-bit register for signal <dqs_rst<9>>.
    Found 1-bit register for signal <dqs_rst<8>>.
    Found 1-bit register for signal <dqs_rst<15>>.
    Found 1-bit register for signal <dqs_rst<14>>.
    Found 1-bit register for signal <dqs_rst<13>>.
    Found 1-bit register for signal <dqs_rst<12>>.
    Found 2-bit adder for signal <dqs_asrt_cnt[1]_GND_31_o_add_46_OUT> created at line 1628.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  89 D-type flip-flop(s).
	inferred  78 Multiplexer(s).
Unit <v6_ddrx_write> synthesized.

Synthesizing Unit <v6_ddrx_wrlvl>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_wrlvl.v".
        TCQ = 100
        DQS_CNT_WIDTH = 2
        DQ_WIDTH = 32
        SHIFT_TBY4_TAP = 8
        DQS_WIDTH = 4
        DRAM_WIDTH = 8
        CS_WIDTH = 1
        CAL_WIDTH = "FULL"
        DQS_TAP_CNT_INDEX = 19
        SIM_CAL_OPTION = "NONE"
WARNING:Xst:647 - Input <rdlvl_done<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 20-bit register for signal <dlyval_wr_dqs_r<0>>.
    Found 8-bit register for signal <wr_calib_dly_r1<0>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<0>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<1>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<2>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<3>>.
    Found 4-bit register for signal <rd_data_previous_r>.
    Found 4-bit register for signal <rd_data_inv_dqs_previous_r>.
    Found 2-bit register for signal <stable_cnt>.
    Found 2-bit register for signal <inv_stable_cnt>.
    Found 4-bit register for signal <rd_data_inv_edge_detect_r>.
    Found 4-bit register for signal <rd_data_edge_detect_r>.
    Found 20-bit register for signal <n0517[19:0]>.
    Found 1-bit register for signal <wr_level_start_r>.
    Found 4-bit register for signal <inv_dqs_r<0>>.
    Found 20-bit register for signal <wl_dqs_tap_count_r<0>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><4>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><3>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><2>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><1>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><0>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><9>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><8>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><7>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><6>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><5>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><14>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><13>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><12>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><11>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><10>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><19>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><18>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><17>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><16>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><15>>.
    Found 20-bit register for signal <n0516[19:0]>.
    Found 1-bit register for signal <wrlvl_err>.
    Found 1-bit register for signal <wr_level_done_r>.
    Found 1-bit register for signal <wrlvl_rank_done_r>.
    Found 1-bit register for signal <inv_dqs_wl<3>>.
    Found 1-bit register for signal <inv_dqs_wl<2>>.
    Found 1-bit register for signal <inv_dqs_wl<1>>.
    Found 1-bit register for signal <inv_dqs_wl<0>>.
    Found 3-bit register for signal <dqs_count_r>.
    Found 3-bit register for signal <dqs_count_rep1>.
    Found 3-bit register for signal <dqs_count_rep2>.
    Found 1-bit register for signal <dq_cnt_inc>.
    Found 2-bit register for signal <rank_cnt_r>.
    Found 4-bit register for signal <wl_state_r>.
    Found 1-bit register for signal <wl_edge_detect_valid_r>.
    Found 5-bit register for signal <wl_tap_count_r>.
    Found 2-bit register for signal <rdlvl_err_byte_r>.
    Found 1-bit register for signal <rdlvl_error_r>.
    Found 1-bit register for signal <rdlvl_error_r1>.
    Found 1-bit register for signal <rdlvl_resume>.
    Found 1-bit register for signal <rdlvl_resume_r>.
    Found 1-bit register for signal <rdlvl_resume_r1>.
    Found 1-bit register for signal <rdlvl_resume_r2>.
    Found 1-bit register for signal <wrcal_err>.
    Found 8-bit register for signal <wr_calib_dly_r>.
    Found 1-bit register for signal <set_one_flag<0>>.
    Found 1-bit register for signal <set_one_flag<1>>.
    Found 1-bit register for signal <set_one_flag<2>>.
    Found 1-bit register for signal <set_one_flag<3>>.
    Found 1-bit register for signal <set_two_flag<0>>.
    Found 1-bit register for signal <set_two_flag<1>>.
    Found 1-bit register for signal <set_two_flag<2>>.
    Found 1-bit register for signal <set_two_flag<3>>.
    Found 4-bit register for signal <inv_dqs_wl_r<0>>.
    Found finite state machine <FSM_1> for signal <wl_state_r>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 23                                             |
    | Inputs             | 10                                             |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_33_o_GND_33_o_sub_235_OUT> created at line 535.
    Found 4-bit subtractor for signal <GND_33_o_GND_33_o_sub_268_OUT> created at line 575.
    Found 2-bit adder for signal <stable_cnt[1]_GND_33_o_add_48_OUT> created at line 278.
    Found 2-bit adder for signal <inv_stable_cnt[1]_GND_33_o_add_66_OUT> created at line 292.
    Found 5-bit adder for signal <wl_tap_count_r[4]_GND_33_o_add_198_OUT> created at line 486.
    Found 3-bit adder for signal <dqs_count_r[2]_GND_33_o_add_260_OUT> created at line 560.
    Found 3-bit adder for signal <dqs_count_rep1[2]_GND_33_o_add_261_OUT> created at line 561.
    Found 3-bit adder for signal <dqs_count_rep2[2]_GND_33_o_add_262_OUT> created at line 562.
    Found 2-bit adder for signal <rank_cnt_r[1]_GND_33_o_add_269_OUT> created at line 580.
    Found 4-bit adder for signal <n0715> created at line 635.
    Found 3x3-bit multiplier for signal <n0560> created at line 402.
    Found 1-bit 4-to-1 multiplexer for signal <dqs_count_rep2[1]_PWR_35_o_equal_258_o> created at line 258.
    Found 1-bit 4-to-1 multiplexer for signal <dqs_count_rep1[1]_rd_data_previous_r[3]_Mux_49_o> created at line 279.
    Found 1-bit 4-to-1 multiplexer for signal <dqs_count_rep1[1]_rd_data_rise_wl_r[3]_Mux_50_o> created at line 279.
    Found 1-bit 4-to-1 multiplexer for signal <dqs_count_rep1[1]_rd_data_inv_dqs_previous_r[3]_Mux_67_o> created at line 293.
    Found 5-bit 4-to-1 multiplexer for signal <dqs_count_r[1]_dq_tap_wl[3][4]_wide_mux_94_OUT> created at line 335.
    Found 1-bit 4-to-1 multiplexer for signal <dqs_count_r[1]_rd_data_edge_detect_r[3]_Mux_202_o> created at line 506.
    Found 1-bit 4-to-1 multiplexer for signal <dqs_count_r[1]_rd_data_inv_edge_detect_r[3]_Mux_222_o> created at line 523.
    Found 1-bit 8-to-1 multiplexer for signal <rdlvl_err_byte_r[1]_PWR_35_o_equal_315_o> created at line 634.
    Found 1-bit 8-to-1 multiplexer for signal <rdlvl_err_byte_r[1]_PWR_35_o_equal_318_o> created at line 635.
    Found 1-bit 4-to-1 multiplexer for signal <rdlvl_err_byte_r[1]_set_two_flag[3]_Mux_322_o> created at line 659.
    Found 1-bit 4-to-1 multiplexer for signal <rdlvl_err_byte_r[1]_set_one_flag[3]_Mux_327_o> created at line 662.
    Found 2-bit comparator lessequal for signal <n0014> created at line 224
    Found 5-bit comparator greater for signal <GND_33_o_wl_tap_count_r[4]_LessThan_43_o> created at line 274
    Found 1-bit comparator equal for signal <dqs_count_rep1[1]_dqs_count_rep1[1]_equal_47_o> created at line 276
    Found 2-bit comparator greater for signal <stable_cnt[1]_PWR_35_o_LessThan_48_o> created at line 277
    Found 1-bit comparator equal for signal <dqs_count_rep1[1]_dqs_count_rep1[1]_equal_65_o> created at line 289
    Found 2-bit comparator greater for signal <inv_stable_cnt[1]_PWR_35_o_LessThan_66_o> created at line 291
    Found 3-bit comparator lessequal for signal <n0093> created at line 335
    Found 2-bit comparator lessequal for signal <n0109> created at line 335
    Found 5-bit comparator greater for signal <n0228> created at line 524
    Found 5-bit comparator greater for signal <PWR_35_o_wl_tap_count_r[4]_LessThan_243_o> created at line 537
    Found 3-bit comparator lessequal for signal <n0263> created at line 543
    Found 32-bit comparator equal for signal <GND_33_o_GND_33_o_equal_269_o> created at line 575
    Found 4-bit comparator lessequal for signal <n0405> created at line 667
    Summary:
	inferred   1 Multiplier(s).
	inferred  10 Adder/Subtractor(s).
	inferred 191 D-type flip-flop(s).
	inferred  13 Comparator(s).
	inferred  91 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <v6_ddrx_wrlvl> synthesized.

Synthesizing Unit <v6_ddrx_read>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_read.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200.000000
        DQS_WIDTH = 4
        DQ_WIDTH = 32
        DRAM_WIDTH = 8
        IODELAY_GRP = "DDR3_SDRAM"
        nDQS_COL0 = 3
        nDQS_COL1 = 1
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000100000000
        DQS_LOC_COL1 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011
        DQS_LOC_COL2 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DQS_LOC_COL3 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    Summary:
	no macro.
Unit <v6_ddrx_read> synthesized.

Synthesizing Unit <v6_ddrx_rdclk_gen>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdclk_gen.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200.000000
        DQS_WIDTH = 4
        nDQS_COL0 = 3
        nDQS_COL1 = 1
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        IODELAY_GRP = "DDR3_SDRAM"
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <gen_ck_cpt[0].u_odelay_cpt>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <gen_ck_cpt[1].u_odelay_cpt>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <gen_ck_cpt[2].u_odelay_cpt>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <gen_ck_cpt[3].u_odelay_cpt>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <gen_loop_col0.u_odelay_rsync>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <gen_loop_col1.u_odelay_rsync>.
    Set property "shreg_extract = no" for signal <dlyrst_cpt_r>.
    Set property "equivalent_register_removal = no" for signal <dlyrst_cpt_r>.
    Set property "shreg_extract = no" for signal <dlyrst_rsync_r<3:2>>.
    Set property "equivalent_register_removal = no" for signal <dlyrst_rsync_r<3:2>>.
    Set property "shreg_extract = no" for signal <dlyrst_rsync_r<1:0>>.
    Set property "equivalent_register_removal = no" for signal <dlyrst_rsync_r<1:0>>.
    Set property "shreg_extract = no" for signal <rst_oserdes_cpt_r>.
    Set property "equivalent_register_removal = no" for signal <rst_oserdes_cpt_r>.
    Set property "shreg_extract = no" for signal <rst_oserdes_rsync_r<3:2>>.
    Set property "equivalent_register_removal = no" for signal <rst_oserdes_rsync_r<3:2>>.
    Set property "shreg_extract = no" for signal <rst_oserdes_rsync_r<1:0>>.
    Set property "equivalent_register_removal = no" for signal <rst_oserdes_rsync_r<1:0>>.
WARNING:Xst:647 - Input <dlyce_rsync<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dlyinc_rsync<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dbg_rsync_tap_cnt<19:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ocbextend_rsync<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rsync_bufr<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <en_clk_off_cnt_r>.
    Found 4-bit register for signal <en_clk_on_cnt_r>.
    Found 4-bit register for signal <en_clk_cpt_even_r>.
    Found 4-bit register for signal <en_clk_cpt_odd_r>.
    Found 2-bit register for signal <en_clk_rsync_even_r<1:0>>.
    Found 2-bit register for signal <en_clk_rsync_odd_r<1:0>>.
    Found 4-bit register for signal <rst_off_cnt_r>.
    Found 1-bit register for signal <rst_rsync_pre_r>.
    Found 3-bit register for signal <reset_state_r>.
    Found 4-bit register for signal <wc_oserdes_cnt_r>.
    Found 1-bit register for signal <wc_oserdes_r>.
    Found 4-bit register for signal <dlyrst_cpt_r>.
    Found 2-bit register for signal <dlyrst_rsync_r<1:0>>.
    Found 4-bit register for signal <rst_oserdes_cpt_r>.
    Found 2-bit register for signal <rst_oserdes_rsync_r<1:0>>.
    Found 4-bit register for signal <rst_rsync>.
    Found 4-bit register for signal <ocbextend_cpt_r>.
    Found 9-bit register for signal <rst_oserdes_sync_r>.
    Found 2-bit register for signal <ocbextend_rsync_r>.
    Found finite state machine <FSM_2> for signal <reset_state_r>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 15                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_oserdes (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <wc_oserdes_cnt_r[3]_GND_36_o_add_4_OUT> created at line 304.
    Found 4-bit adder for signal <en_clk_on_cnt_r[3]_GND_36_o_add_7_OUT> created at line 318.
    Found 4-bit adder for signal <en_clk_off_cnt_r[3]_GND_36_o_add_10_OUT> created at line 325.
    Found 4-bit adder for signal <rst_off_cnt_r[3]_GND_36_o_add_13_OUT> created at line 333.
    WARNING:Xst:2404 -  FFs/Latches <ocbextend_rsync_r<3:2>> (without init value) have a constant value of 0 in block <v6_ddrx_rdclk_gen>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  61 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <v6_ddrx_rdclk_gen> synthesized.

Synthesizing Unit <v6_ddrx_rdctrl_sync>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdctrl_sync.v".
        TCQ = 100
    Found 1-bit register for signal <rdpath_rdy_dly_r<9>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<7>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<5>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<3>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<1>>.
    Found 1-bit register for signal <dfi_rddata_valid_phy>.
    Found 1-bit register for signal <rdpath_rdy>.
    Found 1-bit register for signal <dfi_rddata_valid>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <v6_ddrx_rdctrl_sync> synthesized.

Synthesizing Unit <v6_ddrx_rddata_sync>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rddata_sync.v".
        TCQ = 100
        DQ_WIDTH = 32
        DQS_WIDTH = 4
        DRAM_WIDTH = 8
        nDQS_COL0 = 3
        nDQS_COL1 = 1
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000100000000
        DQS_LOC_COL1 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011
        DQS_LOC_COL2 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DQS_LOC_COL3 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
WARNING:Xst:647 - Input <clk_rsync<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_rsync<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <dfi_rd_dqs>.
    Found 128-bit register for signal <dfi_rddata>.
    Summary:
	inferred 144 D-type flip-flop(s).
Unit <v6_ddrx_rddata_sync> synthesized.

Synthesizing Unit <v6_ddrx_circ_buffer_1>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_circ_buffer.v".
        TCQ = 100
        BUF_DEPTH = 6
        DATA_WIDTH = 108
    Found 1-bit register for signal <SyncResetWt>.
    Found 1-bit register for signal <SyncResetRd>.
    Found 1-bit register for signal <WtAdrsCntr_ce>.
    Found 3-bit register for signal <RdCEshftr>.
    Found 3-bit register for signal <RdAdrsCntr>.
    Found 3-bit register for signal <WtAdrsCntr>.
    Found 3-bit adder for signal <RdAdrsCntr[2]_GND_46_o_add_1_OUT> created at line 137.
    Found 3-bit adder for signal <WtAdrsCntr[2]_GND_46_o_add_7_OUT> created at line 164.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <v6_ddrx_circ_buffer_1> synthesized.

Synthesizing Unit <v6_ddrx_circ_buffer_2>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_circ_buffer.v".
        TCQ = 100
        BUF_DEPTH = 6
        DATA_WIDTH = 36
    Found 1-bit register for signal <SyncResetWt>.
    Found 1-bit register for signal <SyncResetRd>.
    Found 1-bit register for signal <WtAdrsCntr_ce>.
    Found 3-bit register for signal <RdCEshftr>.
    Found 3-bit register for signal <RdAdrsCntr>.
    Found 3-bit register for signal <WtAdrsCntr>.
    Found 3-bit adder for signal <RdAdrsCntr[2]_GND_49_o_add_1_OUT> created at line 137.
    Found 3-bit adder for signal <WtAdrsCntr[2]_GND_49_o_add_7_OUT> created at line 164.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <v6_ddrx_circ_buffer_2> synthesized.

Synthesizing Unit <v6_ddrx_rdlvl>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_rdlvl.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200.000000
        DQ_WIDTH = 32
        DQS_CNT_WIDTH = 2
        DQS_WIDTH = 4
        DRAM_WIDTH = 8
        PD_TAP_REQ = 0
        nCL = 6
        SIM_CAL_OPTION = "NONE"
        DEBUG_PORT = "OFF"
WARNING:Xst:647 - Input <dbg_sel_idel_cpt<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_rsync<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_rsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_rsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_rsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <dlyval_dqs> equivalent to <dlyval_dq> has been removed
    Register <rd_clkdly_cnt> equivalent to <dbg_rd_clkdly_cnt> has been removed
    Register <rd_active_dly> equivalent to <dbg_rd_active_dly> has been removed
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><0>>.
    Found 5-bit register for signal <dbg_rd_active_dly>.
    Found 8-bit register for signal <dbg_rd_clkdly_cnt>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<1>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<0>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<4>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<3>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<7>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<6>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<10>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<9>>.
    Found 2-bit register for signal <rd_mux_sel_r>.
    Found 1-bit register for signal <mux_rd_rise0_r<0>>.
    Found 1-bit register for signal <mux_rd_fall0_r<0>>.
    Found 1-bit register for signal <mux_rd_rise1_r<0>>.
    Found 1-bit register for signal <mux_rd_fall1_r<0>>.
    Found 1-bit register for signal <mux_rd_rise0_r<1>>.
    Found 1-bit register for signal <mux_rd_fall0_r<1>>.
    Found 1-bit register for signal <mux_rd_rise1_r<1>>.
    Found 1-bit register for signal <mux_rd_fall1_r<1>>.
    Found 1-bit register for signal <mux_rd_rise0_r<2>>.
    Found 1-bit register for signal <mux_rd_fall0_r<2>>.
    Found 1-bit register for signal <mux_rd_rise1_r<2>>.
    Found 1-bit register for signal <mux_rd_fall1_r<2>>.
    Found 1-bit register for signal <mux_rd_rise0_r<3>>.
    Found 1-bit register for signal <mux_rd_fall0_r<3>>.
    Found 1-bit register for signal <mux_rd_rise1_r<3>>.
    Found 1-bit register for signal <mux_rd_fall1_r<3>>.
    Found 1-bit register for signal <mux_rd_rise0_r<4>>.
    Found 1-bit register for signal <mux_rd_fall0_r<4>>.
    Found 1-bit register for signal <mux_rd_rise1_r<4>>.
    Found 1-bit register for signal <mux_rd_fall1_r<4>>.
    Found 1-bit register for signal <mux_rd_rise0_r<5>>.
    Found 1-bit register for signal <mux_rd_fall0_r<5>>.
    Found 1-bit register for signal <mux_rd_rise1_r<5>>.
    Found 1-bit register for signal <mux_rd_fall1_r<5>>.
    Found 1-bit register for signal <mux_rd_rise0_r<6>>.
    Found 1-bit register for signal <mux_rd_fall0_r<6>>.
    Found 1-bit register for signal <mux_rd_rise1_r<6>>.
    Found 1-bit register for signal <mux_rd_fall1_r<6>>.
    Found 1-bit register for signal <mux_rd_rise0_r<7>>.
    Found 1-bit register for signal <mux_rd_fall0_r<7>>.
    Found 1-bit register for signal <mux_rd_rise1_r<7>>.
    Found 1-bit register for signal <mux_rd_fall1_r<7>>.
    Found 4-bit register for signal <dlyce_cpt>.
    Found 1-bit register for signal <dlyinc_cpt>.
    Found 4-bit register for signal <dlyce_rsync>.
    Found 1-bit register for signal <dlyinc_rsync>.
    Found 1-bit register for signal <dlyval_dq_reg_r<19>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<18>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<17>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<16>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<15>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<14>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<13>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<12>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<11>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<10>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<9>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<8>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<7>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<6>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<5>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0>>.
    Found 20-bit register for signal <dlyval_dq>.
    Found 4-bit register for signal <cnt_pipe_wait_r>.
    Found 1-bit register for signal <rdlvl_prech_req>.
    Found 1-bit register for signal <sr_rise0_r<0><1>>.
    Found 1-bit register for signal <sr_rise0_r<0><0>>.
    Found 1-bit register for signal <sr_fall0_r<0><1>>.
    Found 1-bit register for signal <sr_fall0_r<0><0>>.
    Found 1-bit register for signal <sr_rise1_r<0><1>>.
    Found 1-bit register for signal <sr_rise1_r<0><0>>.
    Found 1-bit register for signal <sr_fall1_r<0><1>>.
    Found 1-bit register for signal <sr_fall1_r<0><0>>.
    Found 1-bit register for signal <sr_rise0_r<1><1>>.
    Found 1-bit register for signal <sr_rise0_r<1><0>>.
    Found 1-bit register for signal <sr_fall0_r<1><1>>.
    Found 1-bit register for signal <sr_fall0_r<1><0>>.
    Found 1-bit register for signal <sr_rise1_r<1><1>>.
    Found 1-bit register for signal <sr_rise1_r<1><0>>.
    Found 1-bit register for signal <sr_fall1_r<1><1>>.
    Found 1-bit register for signal <sr_fall1_r<1><0>>.
    Found 1-bit register for signal <sr_rise0_r<2><1>>.
    Found 1-bit register for signal <sr_rise0_r<2><0>>.
    Found 1-bit register for signal <sr_fall0_r<2><1>>.
    Found 1-bit register for signal <sr_fall0_r<2><0>>.
    Found 1-bit register for signal <sr_rise1_r<2><1>>.
    Found 1-bit register for signal <sr_rise1_r<2><0>>.
    Found 1-bit register for signal <sr_fall1_r<2><1>>.
    Found 1-bit register for signal <sr_fall1_r<2><0>>.
    Found 1-bit register for signal <sr_rise0_r<3><1>>.
    Found 1-bit register for signal <sr_rise0_r<3><0>>.
    Found 1-bit register for signal <sr_fall0_r<3><1>>.
    Found 1-bit register for signal <sr_fall0_r<3><0>>.
    Found 1-bit register for signal <sr_rise1_r<3><1>>.
    Found 1-bit register for signal <sr_rise1_r<3><0>>.
    Found 1-bit register for signal <sr_fall1_r<3><1>>.
    Found 1-bit register for signal <sr_fall1_r<3><0>>.
    Found 1-bit register for signal <sr_rise0_r<4><1>>.
    Found 1-bit register for signal <sr_rise0_r<4><0>>.
    Found 1-bit register for signal <sr_fall0_r<4><1>>.
    Found 1-bit register for signal <sr_fall0_r<4><0>>.
    Found 1-bit register for signal <sr_rise1_r<4><1>>.
    Found 1-bit register for signal <sr_rise1_r<4><0>>.
    Found 1-bit register for signal <sr_fall1_r<4><1>>.
    Found 1-bit register for signal <sr_fall1_r<4><0>>.
    Found 1-bit register for signal <sr_rise0_r<5><1>>.
    Found 1-bit register for signal <sr_rise0_r<5><0>>.
    Found 1-bit register for signal <sr_fall0_r<5><1>>.
    Found 1-bit register for signal <sr_fall0_r<5><0>>.
    Found 1-bit register for signal <sr_rise1_r<5><1>>.
    Found 1-bit register for signal <sr_rise1_r<5><0>>.
    Found 1-bit register for signal <sr_fall1_r<5><1>>.
    Found 1-bit register for signal <sr_fall1_r<5><0>>.
    Found 1-bit register for signal <sr_rise0_r<6><1>>.
    Found 1-bit register for signal <sr_rise0_r<6><0>>.
    Found 1-bit register for signal <sr_fall0_r<6><1>>.
    Found 1-bit register for signal <sr_fall0_r<6><0>>.
    Found 1-bit register for signal <sr_rise1_r<6><1>>.
    Found 1-bit register for signal <sr_rise1_r<6><0>>.
    Found 1-bit register for signal <sr_fall1_r<6><1>>.
    Found 1-bit register for signal <sr_fall1_r<6><0>>.
    Found 1-bit register for signal <sr_rise0_r<7><1>>.
    Found 1-bit register for signal <sr_rise0_r<7><0>>.
    Found 1-bit register for signal <sr_fall0_r<7><1>>.
    Found 1-bit register for signal <sr_fall0_r<7><0>>.
    Found 1-bit register for signal <sr_rise1_r<7><1>>.
    Found 1-bit register for signal <sr_rise1_r<7><0>>.
    Found 1-bit register for signal <sr_fall1_r<7><1>>.
    Found 1-bit register for signal <sr_fall1_r<7><0>>.
    Found 4-bit register for signal <cnt_shift_r>.
    Found 1-bit register for signal <sr_valid_r>.
    Found 1-bit register for signal <store_sr_done_r>.
    Found 1-bit register for signal <store_sr_r>.
    Found 1-bit register for signal <sr_match_valid_r>.
    Found 1-bit register for signal <sr_match_valid_r1>.
    Found 1-bit register for signal <old_sr_valid_r>.
    Found 1-bit register for signal <prev_match_valid_r>.
    Found 1-bit register for signal <prev_match_valid_r1>.
    Found 1-bit register for signal <prev_sr_rise0_r<0><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<0><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<0><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<0><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<0><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<0><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<0><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<0><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<0><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<0><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<0><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<0><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<0><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<0><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<0><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<0><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<1><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<1><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<1><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<1><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<1><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<1><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<1><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<1><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<1><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<1><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<1><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<1><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<1><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<1><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<1><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<1><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<2><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<2><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<2><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<2><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<2><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<2><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<2><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<2><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<2><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<2><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<2><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<2><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<2><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<2><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<2><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<2><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<3><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<3><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<3><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<3><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<3><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<3><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<3><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<3><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<3><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<3><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<3><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<3><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<3><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<3><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<3><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<3><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<4><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<4><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<4><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<4><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<4><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<4><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<4><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<4><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<4><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<4><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<4><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<4><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<4><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<4><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<4><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<4><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<5><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<5><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<5><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<5><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<5><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<5><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<5><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<5><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<5><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<5><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<5><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<5><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<5><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<5><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<5><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<5><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<6><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<6><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<6><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<6><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<6><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<6><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<6><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<6><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<6><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<6><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<6><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<6><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<6><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<6><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<6><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<6><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<7><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<7><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<7><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<7><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<7><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<7><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<7><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<7><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<7><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<7><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<7><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<7><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<7><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<7><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<7><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<7><0>>.
    Found 1-bit register for signal <sr_match_rise0_r<0>>.
    Found 1-bit register for signal <sr_match_fall0_r<0>>.
    Found 1-bit register for signal <sr_match_rise1_r<0>>.
    Found 1-bit register for signal <sr_match_fall1_r<0>>.
    Found 1-bit register for signal <prev_match_rise0_r<0>>.
    Found 1-bit register for signal <prev_match_fall0_r<0>>.
    Found 1-bit register for signal <prev_match_rise1_r<0>>.
    Found 1-bit register for signal <prev_match_fall1_r<0>>.
    Found 1-bit register for signal <sr_match_rise0_r<1>>.
    Found 1-bit register for signal <sr_match_fall0_r<1>>.
    Found 1-bit register for signal <sr_match_rise1_r<1>>.
    Found 1-bit register for signal <sr_match_fall1_r<1>>.
    Found 1-bit register for signal <prev_match_rise0_r<1>>.
    Found 1-bit register for signal <prev_match_fall0_r<1>>.
    Found 1-bit register for signal <prev_match_rise1_r<1>>.
    Found 1-bit register for signal <prev_match_fall1_r<1>>.
    Found 1-bit register for signal <sr_match_rise0_r<2>>.
    Found 1-bit register for signal <sr_match_fall0_r<2>>.
    Found 1-bit register for signal <sr_match_rise1_r<2>>.
    Found 1-bit register for signal <sr_match_fall1_r<2>>.
    Found 1-bit register for signal <prev_match_rise0_r<2>>.
    Found 1-bit register for signal <prev_match_fall0_r<2>>.
    Found 1-bit register for signal <prev_match_rise1_r<2>>.
    Found 1-bit register for signal <prev_match_fall1_r<2>>.
    Found 1-bit register for signal <sr_match_rise0_r<3>>.
    Found 1-bit register for signal <sr_match_fall0_r<3>>.
    Found 1-bit register for signal <sr_match_rise1_r<3>>.
    Found 1-bit register for signal <sr_match_fall1_r<3>>.
    Found 1-bit register for signal <prev_match_rise0_r<3>>.
    Found 1-bit register for signal <prev_match_fall0_r<3>>.
    Found 1-bit register for signal <prev_match_rise1_r<3>>.
    Found 1-bit register for signal <prev_match_fall1_r<3>>.
    Found 1-bit register for signal <sr_match_rise0_r<4>>.
    Found 1-bit register for signal <sr_match_fall0_r<4>>.
    Found 1-bit register for signal <sr_match_rise1_r<4>>.
    Found 1-bit register for signal <sr_match_fall1_r<4>>.
    Found 1-bit register for signal <prev_match_rise0_r<4>>.
    Found 1-bit register for signal <prev_match_fall0_r<4>>.
    Found 1-bit register for signal <prev_match_rise1_r<4>>.
    Found 1-bit register for signal <prev_match_fall1_r<4>>.
    Found 1-bit register for signal <sr_match_rise0_r<5>>.
    Found 1-bit register for signal <sr_match_fall0_r<5>>.
    Found 1-bit register for signal <sr_match_rise1_r<5>>.
    Found 1-bit register for signal <sr_match_fall1_r<5>>.
    Found 1-bit register for signal <prev_match_rise0_r<5>>.
    Found 1-bit register for signal <prev_match_fall0_r<5>>.
    Found 1-bit register for signal <prev_match_rise1_r<5>>.
    Found 1-bit register for signal <prev_match_fall1_r<5>>.
    Found 1-bit register for signal <sr_match_rise0_r<6>>.
    Found 1-bit register for signal <sr_match_fall0_r<6>>.
    Found 1-bit register for signal <sr_match_rise1_r<6>>.
    Found 1-bit register for signal <sr_match_fall1_r<6>>.
    Found 1-bit register for signal <prev_match_rise0_r<6>>.
    Found 1-bit register for signal <prev_match_fall0_r<6>>.
    Found 1-bit register for signal <prev_match_rise1_r<6>>.
    Found 1-bit register for signal <prev_match_fall1_r<6>>.
    Found 1-bit register for signal <sr_match_rise0_r<7>>.
    Found 1-bit register for signal <sr_match_fall0_r<7>>.
    Found 1-bit register for signal <sr_match_rise1_r<7>>.
    Found 1-bit register for signal <sr_match_fall1_r<7>>.
    Found 1-bit register for signal <prev_match_rise0_r<7>>.
    Found 1-bit register for signal <prev_match_fall0_r<7>>.
    Found 1-bit register for signal <prev_match_rise1_r<7>>.
    Found 1-bit register for signal <prev_match_fall1_r<7>>.
    Found 1-bit register for signal <sr_match_rise0_and_r>.
    Found 1-bit register for signal <sr_match_fall0_and_r>.
    Found 1-bit register for signal <sr_match_rise1_and_r>.
    Found 1-bit register for signal <sr_match_fall1_and_r>.
    Found 1-bit register for signal <prev_match_rise0_and_r>.
    Found 1-bit register for signal <prev_match_fall0_and_r>.
    Found 1-bit register for signal <prev_match_rise1_and_r>.
    Found 1-bit register for signal <prev_match_fall1_and_r>.
    Found 1-bit register for signal <found_edge_r>.
    Found 1-bit register for signal <found_edge_valid_r>.
    Found 1-bit register for signal <prev_found_edge_r>.
    Found 12-bit register for signal <detect_edge_cnt0_r>.
    Found 1-bit register for signal <detect_edge_cnt1_en_r>.
    Found 12-bit register for signal <detect_edge_cnt1_r>.
    Found 1-bit register for signal <detect_edge_done_r>.
    Found 3-bit register for signal <cnt_eye_size_r>.
    Found 1-bit register for signal <found_stable_eye_r>.
    Found 1-bit register for signal <last_tap_jitter_r>.
    Found 1-bit register for signal <found_edge_latched_r>.
    Found 1-bit register for signal <found_jitter_latched_r>.
    Found 5-bit register for signal <idel_tap_cnt_cpt_r>.
    Found 1-bit register for signal <idel_tap_limit_cpt_r>.
    Found 1-bit register for signal <idel_tap_limit_dq_r>.
    Found 2-bit register for signal <cal1_cnt_cpt_r>.
    Found 1-bit register for signal <cal1_dlyce_cpt_r>.
    Found 1-bit register for signal <cal1_dlyinc_cpt_r>.
    Found 5-bit register for signal <cal1_dq_tap_cnt_r>.
    Found 1-bit register for signal <cal1_dq_taps_inc_r>.
    Found 1-bit register for signal <cal1_prech_req_r>.
    Found 1-bit register for signal <cal1_store_sr_req_r>.
    Found 5-bit register for signal <cal1_state_r>.
    Found 6-bit register for signal <cnt_idel_dec_cpt_r>.
    Found 5-bit register for signal <cnt_idel_inc_cpt_r>.
    Found 5-bit register for signal <cnt_idel_skip_idel_r>.
    Found 1-bit register for signal <detect_edge_start_r>.
    Found 1-bit register for signal <found_dq_edge_r>.
    Found 1-bit register for signal <found_first_edge_r>.
    Found 1-bit register for signal <found_second_edge_r>.
    Found 5-bit register for signal <first_edge_taps_r>.
    Found 1-bit register for signal <new_cnt_cpt_r>.
    Found 1-bit register for signal <rdlvl_done<0>>.
    Found 1-bit register for signal <rdlvl_err<0>>.
    Found 5-bit register for signal <right_edge_taps_r>.
    Found 5-bit register for signal <second_edge_taps_r>.
    Found 5-bit register for signal <second_edge_dq_taps_r>.
    Found 6-bit register for signal <tby4_r>.
    Found 1-bit register for signal <rd_active_r>.
    Found 1-bit register for signal <rd_active_posedge_r>.
    Found 1-bit register for signal <pat_match_rise0_r<0>>.
    Found 1-bit register for signal <pat_match_fall0_r<0>>.
    Found 1-bit register for signal <pat_match_rise1_r<0>>.
    Found 1-bit register for signal <pat_match_fall1_r<0>>.
    Found 1-bit register for signal <pat_match_rise0_r<1>>.
    Found 1-bit register for signal <pat_match_fall0_r<1>>.
    Found 1-bit register for signal <pat_match_rise1_r<1>>.
    Found 1-bit register for signal <pat_match_fall1_r<1>>.
    Found 1-bit register for signal <pat_match_rise0_r<2>>.
    Found 1-bit register for signal <pat_match_fall0_r<2>>.
    Found 1-bit register for signal <pat_match_rise1_r<2>>.
    Found 1-bit register for signal <pat_match_fall1_r<2>>.
    Found 1-bit register for signal <pat_match_rise0_r<3>>.
    Found 1-bit register for signal <pat_match_fall0_r<3>>.
    Found 1-bit register for signal <pat_match_rise1_r<3>>.
    Found 1-bit register for signal <pat_match_fall1_r<3>>.
    Found 1-bit register for signal <pat_match_rise0_r<4>>.
    Found 1-bit register for signal <pat_match_fall0_r<4>>.
    Found 1-bit register for signal <pat_match_rise1_r<4>>.
    Found 1-bit register for signal <pat_match_fall1_r<4>>.
    Found 1-bit register for signal <pat_match_rise0_r<5>>.
    Found 1-bit register for signal <pat_match_fall0_r<5>>.
    Found 1-bit register for signal <pat_match_rise1_r<5>>.
    Found 1-bit register for signal <pat_match_fall1_r<5>>.
    Found 1-bit register for signal <pat_match_rise0_r<6>>.
    Found 1-bit register for signal <pat_match_fall0_r<6>>.
    Found 1-bit register for signal <pat_match_rise1_r<6>>.
    Found 1-bit register for signal <pat_match_fall1_r<6>>.
    Found 1-bit register for signal <pat_match_rise0_r<7>>.
    Found 1-bit register for signal <pat_match_fall0_r<7>>.
    Found 1-bit register for signal <pat_match_rise1_r<7>>.
    Found 1-bit register for signal <pat_match_fall1_r<7>>.
    Found 1-bit register for signal <pat_match_rise0_and_r>.
    Found 1-bit register for signal <pat_match_fall0_and_r>.
    Found 1-bit register for signal <pat_match_rise1_and_r>.
    Found 1-bit register for signal <pat_match_fall1_and_r>.
    Found 1-bit register for signal <pat_data_match_r>.
    Found 1-bit register for signal <rden_wait_r>.
    Found 3-bit register for signal <cnt_rden_wait_r>.
    Found 8-bit register for signal <rd_bitslip_cnt>.
    Found 1-bit register for signal <cal_clkdiv_clkdiv_inv_r>.
    Found 2-bit register for signal <cal_clkdiv_cnt_clkdiv_r>.
    Found 1-bit register for signal <cal_clkdiv_dlyce_rsync_r>.
    Found 1-bit register for signal <cal_clkdiv_dlyinc_rsync_r>.
    Found 1-bit register for signal <cal_clkdiv_idel_rsync_inc_r>.
    Found 1-bit register for signal <cal_clkdiv_prech_req_r>.
    Found 4-bit register for signal <cal_clkdiv_state_r>.
    Found 1-bit register for signal <cal_clkdiv_store_sr_req_r>.
    Found 4-bit register for signal <clkdiv_inv_r>.
    Found 5-bit register for signal <idel_tap_delta_rsync_r>.
    Found 5-bit register for signal <min_rsync_marg_r>.
    Found 1-bit register for signal <new_cnt_clkdiv_r>.
    Found 1-bit register for signal <pol_min_rsync_marg_r>.
    Found 1-bit register for signal <rdlvl_clkdiv_done>.
    Found 2-bit register for signal <cal2_cnt_bitslip_r>.
    Found 5-bit register for signal <cal2_cnt_rd_dly_r>.
    Found 2-bit register for signal <cal2_cnt_rden_r>.
    Found 1-bit register for signal <cal2_done_r>.
    Found 1-bit register for signal <cal2_en_dqs_skew_r>.
    Found 5-bit register for signal <cal2_max_cnt_rd_dly_r>.
    Found 1-bit register for signal <cal2_prech_req_r>.
    Found 8-bit register for signal <cal2_rd_bitslip_cnt_r>.
    Found 3-bit register for signal <cal2_state_r>.
    Found 1-bit register for signal <rdlvl_pat_err>.
    Found 1-bit register for signal <cal2_dly_cnt_r<19>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<18>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<17>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<16>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<15>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<14>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<13>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<12>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<11>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<10>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<9>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<8>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<7>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<6>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<5>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<4>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<3>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<2>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<1>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<0>>.
    Found 5-bit register for signal <cal2_rd_active_dly_r>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<1>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<0>>.
    Found 1-bit register for signal <cal2_deskew_err_r<0>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<3>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<2>>.
    Found 1-bit register for signal <cal2_deskew_err_r<1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<5>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<4>>.
    Found 1-bit register for signal <cal2_deskew_err_r<2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<7>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<6>>.
    Found 1-bit register for signal <cal2_deskew_err_r<3>>.
    Found 1-bit register for signal <rdlvl_err<1>>.
    Found 1-bit register for signal <cal2_done_r1>.
    Found 1-bit register for signal <cal2_done_r2>.
    Found 1-bit register for signal <cal2_done_r3>.
    Found 1-bit register for signal <rdlvl_done<1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><4>>.
    Found finite state machine <FSM_3> for signal <cal1_state_r>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 42                                             |
    | Inputs             | 18                                             |
    | Outputs            | 18                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <cal_clkdiv_state_r>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <cal2_state_r>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <n1826> created at line 1277.
    Found 6-bit subtractor for signal <GND_51_o_GND_51_o_sub_361_OUT> created at line 1290.
    Found 6-bit subtractor for signal <n1849[5:0]> created at line 1388.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[4]_sub_694_OUT> created at line 2093.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[9]_sub_703_OUT> created at line 2093.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[14]_sub_712_OUT> created at line 2093.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[19]_sub_721_OUT> created at line 2093.
    Found 5-bit adder for signal <rd_mux_sel_r[1]_GND_51_o_add_68_OUT> created at line 498.
    Found 5-bit adder for signal <rd_mux_sel_r[1]_GND_51_o_add_77_OUT> created at line 498.
    Found 5-bit adder for signal <rd_mux_sel_r[1]_GND_51_o_add_86_OUT> created at line 498.
    Found 5-bit adder for signal <rd_mux_sel_r[1]_GND_51_o_add_95_OUT> created at line 498.
    Found 5-bit adder for signal <rd_mux_sel_r[1]_GND_51_o_add_104_OUT> created at line 498.
    Found 5-bit adder for signal <rd_mux_sel_r[1]_GND_51_o_add_113_OUT> created at line 498.
    Found 5-bit adder for signal <rd_mux_sel_r[1]_GND_51_o_add_122_OUT> created at line 498.
    Found 4-bit adder for signal <cnt_pipe_wait_r[3]_GND_51_o_add_166_OUT> created at line 640.
    Found 4-bit adder for signal <cnt_shift_r[3]_GND_51_o_add_182_OUT> created at line 700.
    Found 12-bit adder for signal <detect_edge_cnt0_r[11]_GND_51_o_add_280_OUT> created at line 911.
    Found 12-bit adder for signal <detect_edge_cnt1_r[11]_GND_51_o_add_289_OUT> created at line 939.
    Found 3-bit adder for signal <cnt_eye_size_r[2]_GND_51_o_add_303_OUT> created at line 1018.
    Found 5-bit adder for signal <idel_tap_cnt_cpt_r[4]_GND_51_o_add_312_OUT> created at line 1039.
    Found 31-bit adder for signal <n1827> created at line 1277.
    Found 6-bit adder for signal <n2210> created at line 1283.
    Found 32-bit adder for signal <n1831> created at line 1290.
    Found 2-bit adder for signal <cal1_cnt_cpt_r[1]_GND_51_o_add_369_OUT> created at line 1336.
    Found 5-bit adder for signal <cal1_dq_tap_cnt_r[4]_GND_51_o_add_393_OUT> created at line 1406.
    Found 7-bit adder for signal <n2219> created at line 1473.
    Found 32-bit adder for signal <n1891> created at line 1534.
    Found 6-bit adder for signal <n2400> created at line 1536.
    Found 3-bit adder for signal <cnt_rden_wait_r[2]_GND_51_o_add_525_OUT> created at line 1643.
    Found 5-bit adder for signal <idel_tap_delta_rsync_r[4]_GND_51_o_add_550_OUT> created at line 1777.
    Found 2-bit adder for signal <cal_clkdiv_cnt_clkdiv_r[1]_GND_51_o_add_565_OUT> created at line 1873.
    Found 5-bit adder for signal <cal2_cnt_rd_dly_r[4]_GND_51_o_add_598_OUT> created at line 1967.
    Found 2-bit adder for signal <cal2_cnt_bitslip_r[1]_GND_51_o_add_601_OUT> created at line 1977.
    Found 3-bit adder for signal <n2271> created at line 1989.
    Found 2-bit adder for signal <cal2_cnt_rden_r[1]_GND_51_o_add_645_OUT> created at line 2030.
    Found 5-bit subtractor for signal <GND_51_o_GND_51_o_sub_314_OUT<4:0>> created at line 1041.
    Found 6-bit subtractor for signal <GND_51_o_GND_51_o_sub_360_OUT<5:0>> created at line 1286.
    Found 6-bit subtractor for signal <GND_51_o_GND_51_o_sub_380_OUT<5:0>> created at line 1365.
    Found 5-bit subtractor for signal <tby4_r[5]_GND_51_o_sub_397_OUT<4:0>> created at line 1472.
    Found 5-bit subtractor for signal <tby4_r[5]_GND_51_o_sub_401_OUT<4:0>> created at line 1476.
    Found 5-bit subtractor for signal <GND_51_o_GND_51_o_sub_407_OUT<4:0>> created at line 1490.
    Found 5-bit subtractor for signal <GND_51_o_GND_51_o_sub_410_OUT<4:0>> created at line 1518.
    Found 5-bit subtractor for signal <GND_51_o_GND_51_o_sub_554_OUT<4:0>> created at line 1802.
    Found 5-bit subtractor for signal <GND_51_o_GND_51_o_sub_690_OUT<4:0>> created at line 2084.
    Found 3x2-bit multiplier for signal <PWR_52_o_cal1_cnt_cpt_r[1]_MuLt_138_OUT> created at line 592.
    Found 14-bit shifter logical right for signal <n1939> created at line 1989
    Found 3x2-bit multiplier for signal <PWR_52_o_cal2_cnt_rden_r[1]_MuLt_623_OUT> created at line 2014.
    Found 2-bit 3-to-1 multiplexer for signal <rdlvl_clkdiv_done_cal2_cnt_rden_r[1]_wide_mux_60_OUT> created at line 483.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[31]_Mux_63_o> created at line 498.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[31]_Mux_64_o> created at line 500.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[31]_Mux_65_o> created at line 502.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[31]_Mux_66_o> created at line 504.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[31]_Mux_69_o> created at line 498.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[31]_Mux_71_o> created at line 500.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[31]_Mux_73_o> created at line 502.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[31]_Mux_75_o> created at line 504.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[31]_Mux_78_o> created at line 498.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[31]_Mux_80_o> created at line 500.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[31]_Mux_82_o> created at line 502.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[31]_Mux_84_o> created at line 504.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[31]_Mux_87_o> created at line 498.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[31]_Mux_89_o> created at line 500.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[31]_Mux_91_o> created at line 502.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[31]_Mux_93_o> created at line 504.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[31]_Mux_96_o> created at line 498.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[31]_Mux_98_o> created at line 500.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[31]_Mux_100_o> created at line 502.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[31]_Mux_102_o> created at line 504.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[31]_Mux_105_o> created at line 498.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[31]_Mux_107_o> created at line 500.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[31]_Mux_109_o> created at line 502.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[31]_Mux_111_o> created at line 504.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[31]_Mux_114_o> created at line 498.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[31]_Mux_116_o> created at line 500.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[31]_Mux_118_o> created at line 502.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[31]_Mux_120_o> created at line 504.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise0[31]_Mux_123_o> created at line 498.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall0[31]_Mux_125_o> created at line 500.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_rise1[31]_Mux_127_o> created at line 502.
    Found 1-bit 32-to-1 multiplexer for signal <rd_mux_sel_r[1]_rd_data_fall1[31]_Mux_129_o> created at line 504.
    Found 2-bit comparator equal for signal <sr_rise0_r[0][1]_old_sr_rise0_r[0][1]_equal_199_o> created at line 809
    Found 2-bit comparator equal for signal <sr_fall0_r[0][1]_old_sr_fall0_r[0][1]_equal_200_o> created at line 814
    Found 2-bit comparator equal for signal <sr_rise1_r[0][1]_old_sr_rise1_r[0][1]_equal_201_o> created at line 819
    Found 2-bit comparator equal for signal <sr_fall1_r[0][1]_old_sr_fall1_r[0][1]_equal_202_o> created at line 824
    Found 2-bit comparator equal for signal <sr_rise0_r[0][1]_prev_sr_rise0_r[0][1]_equal_203_o> created at line 830
    Found 2-bit comparator equal for signal <sr_fall0_r[0][1]_prev_sr_fall0_r[0][1]_equal_204_o> created at line 835
    Found 2-bit comparator equal for signal <sr_rise1_r[0][1]_prev_sr_rise1_r[0][1]_equal_205_o> created at line 840
    Found 2-bit comparator equal for signal <sr_fall1_r[0][1]_prev_sr_fall1_r[0][1]_equal_206_o> created at line 845
    Found 2-bit comparator equal for signal <sr_rise0_r[1][1]_old_sr_rise0_r[1][1]_equal_208_o> created at line 809
    Found 2-bit comparator equal for signal <sr_fall0_r[1][1]_old_sr_fall0_r[1][1]_equal_209_o> created at line 814
    Found 2-bit comparator equal for signal <sr_rise1_r[1][1]_old_sr_rise1_r[1][1]_equal_210_o> created at line 819
    Found 2-bit comparator equal for signal <sr_fall1_r[1][1]_old_sr_fall1_r[1][1]_equal_211_o> created at line 824
    Found 2-bit comparator equal for signal <sr_rise0_r[1][1]_prev_sr_rise0_r[1][1]_equal_212_o> created at line 830
    Found 2-bit comparator equal for signal <sr_fall0_r[1][1]_prev_sr_fall0_r[1][1]_equal_213_o> created at line 835
    Found 2-bit comparator equal for signal <sr_rise1_r[1][1]_prev_sr_rise1_r[1][1]_equal_214_o> created at line 840
    Found 2-bit comparator equal for signal <sr_fall1_r[1][1]_prev_sr_fall1_r[1][1]_equal_215_o> created at line 845
    Found 2-bit comparator equal for signal <sr_rise0_r[2][1]_old_sr_rise0_r[2][1]_equal_217_o> created at line 809
    Found 2-bit comparator equal for signal <sr_fall0_r[2][1]_old_sr_fall0_r[2][1]_equal_218_o> created at line 814
    Found 2-bit comparator equal for signal <sr_rise1_r[2][1]_old_sr_rise1_r[2][1]_equal_219_o> created at line 819
    Found 2-bit comparator equal for signal <sr_fall1_r[2][1]_old_sr_fall1_r[2][1]_equal_220_o> created at line 824
    Found 2-bit comparator equal for signal <sr_rise0_r[2][1]_prev_sr_rise0_r[2][1]_equal_221_o> created at line 830
    Found 2-bit comparator equal for signal <sr_fall0_r[2][1]_prev_sr_fall0_r[2][1]_equal_222_o> created at line 835
    Found 2-bit comparator equal for signal <sr_rise1_r[2][1]_prev_sr_rise1_r[2][1]_equal_223_o> created at line 840
    Found 2-bit comparator equal for signal <sr_fall1_r[2][1]_prev_sr_fall1_r[2][1]_equal_224_o> created at line 845
    Found 2-bit comparator equal for signal <sr_rise0_r[3][1]_old_sr_rise0_r[3][1]_equal_226_o> created at line 809
    Found 2-bit comparator equal for signal <sr_fall0_r[3][1]_old_sr_fall0_r[3][1]_equal_227_o> created at line 814
    Found 2-bit comparator equal for signal <sr_rise1_r[3][1]_old_sr_rise1_r[3][1]_equal_228_o> created at line 819
    Found 2-bit comparator equal for signal <sr_fall1_r[3][1]_old_sr_fall1_r[3][1]_equal_229_o> created at line 824
    Found 2-bit comparator equal for signal <sr_rise0_r[3][1]_prev_sr_rise0_r[3][1]_equal_230_o> created at line 830
    Found 2-bit comparator equal for signal <sr_fall0_r[3][1]_prev_sr_fall0_r[3][1]_equal_231_o> created at line 835
    Found 2-bit comparator equal for signal <sr_rise1_r[3][1]_prev_sr_rise1_r[3][1]_equal_232_o> created at line 840
    Found 2-bit comparator equal for signal <sr_fall1_r[3][1]_prev_sr_fall1_r[3][1]_equal_233_o> created at line 845
    Found 2-bit comparator equal for signal <sr_rise0_r[4][1]_old_sr_rise0_r[4][1]_equal_235_o> created at line 809
    Found 2-bit comparator equal for signal <sr_fall0_r[4][1]_old_sr_fall0_r[4][1]_equal_236_o> created at line 814
    Found 2-bit comparator equal for signal <sr_rise1_r[4][1]_old_sr_rise1_r[4][1]_equal_237_o> created at line 819
    Found 2-bit comparator equal for signal <sr_fall1_r[4][1]_old_sr_fall1_r[4][1]_equal_238_o> created at line 824
    Found 2-bit comparator equal for signal <sr_rise0_r[4][1]_prev_sr_rise0_r[4][1]_equal_239_o> created at line 830
    Found 2-bit comparator equal for signal <sr_fall0_r[4][1]_prev_sr_fall0_r[4][1]_equal_240_o> created at line 835
    Found 2-bit comparator equal for signal <sr_rise1_r[4][1]_prev_sr_rise1_r[4][1]_equal_241_o> created at line 840
    Found 2-bit comparator equal for signal <sr_fall1_r[4][1]_prev_sr_fall1_r[4][1]_equal_242_o> created at line 845
    Found 2-bit comparator equal for signal <sr_rise0_r[5][1]_old_sr_rise0_r[5][1]_equal_244_o> created at line 809
    Found 2-bit comparator equal for signal <sr_fall0_r[5][1]_old_sr_fall0_r[5][1]_equal_245_o> created at line 814
    Found 2-bit comparator equal for signal <sr_rise1_r[5][1]_old_sr_rise1_r[5][1]_equal_246_o> created at line 819
    Found 2-bit comparator equal for signal <sr_fall1_r[5][1]_old_sr_fall1_r[5][1]_equal_247_o> created at line 824
    Found 2-bit comparator equal for signal <sr_rise0_r[5][1]_prev_sr_rise0_r[5][1]_equal_248_o> created at line 830
    Found 2-bit comparator equal for signal <sr_fall0_r[5][1]_prev_sr_fall0_r[5][1]_equal_249_o> created at line 835
    Found 2-bit comparator equal for signal <sr_rise1_r[5][1]_prev_sr_rise1_r[5][1]_equal_250_o> created at line 840
    Found 2-bit comparator equal for signal <sr_fall1_r[5][1]_prev_sr_fall1_r[5][1]_equal_251_o> created at line 845
    Found 2-bit comparator equal for signal <sr_rise0_r[6][1]_old_sr_rise0_r[6][1]_equal_253_o> created at line 809
    Found 2-bit comparator equal for signal <sr_fall0_r[6][1]_old_sr_fall0_r[6][1]_equal_254_o> created at line 814
    Found 2-bit comparator equal for signal <sr_rise1_r[6][1]_old_sr_rise1_r[6][1]_equal_255_o> created at line 819
    Found 2-bit comparator equal for signal <sr_fall1_r[6][1]_old_sr_fall1_r[6][1]_equal_256_o> created at line 824
    Found 2-bit comparator equal for signal <sr_rise0_r[6][1]_prev_sr_rise0_r[6][1]_equal_257_o> created at line 830
    Found 2-bit comparator equal for signal <sr_fall0_r[6][1]_prev_sr_fall0_r[6][1]_equal_258_o> created at line 835
    Found 2-bit comparator equal for signal <sr_rise1_r[6][1]_prev_sr_rise1_r[6][1]_equal_259_o> created at line 840
    Found 2-bit comparator equal for signal <sr_fall1_r[6][1]_prev_sr_fall1_r[6][1]_equal_260_o> created at line 845
    Found 2-bit comparator equal for signal <sr_rise0_r[7][1]_old_sr_rise0_r[7][1]_equal_262_o> created at line 809
    Found 2-bit comparator equal for signal <sr_fall0_r[7][1]_old_sr_fall0_r[7][1]_equal_263_o> created at line 814
    Found 2-bit comparator equal for signal <sr_rise1_r[7][1]_old_sr_rise1_r[7][1]_equal_264_o> created at line 819
    Found 2-bit comparator equal for signal <sr_fall1_r[7][1]_old_sr_fall1_r[7][1]_equal_265_o> created at line 824
    Found 2-bit comparator equal for signal <sr_rise0_r[7][1]_prev_sr_rise0_r[7][1]_equal_266_o> created at line 830
    Found 2-bit comparator equal for signal <sr_fall0_r[7][1]_prev_sr_fall0_r[7][1]_equal_267_o> created at line 835
    Found 2-bit comparator equal for signal <sr_rise1_r[7][1]_prev_sr_rise1_r[7][1]_equal_268_o> created at line 840
    Found 2-bit comparator equal for signal <sr_fall1_r[7][1]_prev_sr_fall1_r[7][1]_equal_269_o> created at line 845
    Found 5-bit comparator lessequal for signal <n1071> created at line 1282
    Found 6-bit comparator greater for signal <BUS_0036_GND_51_o_LessThan_358_o> created at line 1283
    Found 2-bit comparator greater for signal <PWR_52_o_INV_518_o> created at line 1329
    Found 6-bit comparator greater for signal <GND_51_o_tby4_r[5]_LessThan_384_o> created at line 1376
    Found 6-bit comparator lessequal for signal <n1122> created at line 1471
    Found 7-bit comparator lessequal for signal <n1126> created at line 1473
    Found 5-bit comparator lessequal for signal <idel_tap_delta_rsync_r[4]_min_rsync_marg_r[4]_LessThan_541_o> created at line 1749
    Found 2-bit comparator greater for signal <PWR_52_o_INV_539_o> created at line 1865
    Found 5-bit comparator lessequal for signal <cal2_max_cnt_rd_dly_r[4]_cal2_cnt_rd_dly_r[4]_LessThan_622_o> created at line 2006
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<2><0:0>> (without init value) have a constant value of 0 in block <v6_ddrx_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<5><2:2>> (without init value) have a constant value of 0 in block <v6_ddrx_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<8><5:5>> (without init value) have a constant value of 0 in block <v6_ddrx_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<11><8:8>> (without init value) have a constant value of 0 in block <v6_ddrx_rdlvl>.
    Summary:
	inferred   2 Multiplier(s).
	inferred  40 Adder/Subtractor(s).
	inferred 694 D-type flip-flop(s).
	inferred  73 Comparator(s).
	inferred 172 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   3 Finite State Machine(s).
Unit <v6_ddrx_rdlvl> synthesized.

Synthesizing Unit <v6_ddrx_pd_top>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_pd_top.v".
        TCQ = 100
        DQS_CNT_WIDTH = 2
        DQS_WIDTH = 4
        PD_LHC_WIDTH = 16
        PD_CALIB_MODE = "PARALLEL"
        PD_MSB_SEL = 8
        PD_DQS0_ONLY = "ON"
        SIM_CAL_OPTION = "NONE"
        DEBUG_PORT = "OFF"
WARNING:Xst:647 - Input <dlyval_rdlvl_dqs<19:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_rise0<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_fall0<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_rise1<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_fall1<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_msb_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_byte_sel<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prech_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_off> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_maintain_off> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_maintain_0_only> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_inc_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_dec_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_inc_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_dec_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_disab_hyst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_disab_hyst_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_inc_rd_fps> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_dec_rd_fps> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <pd_PSEN>.
    Found 1-bit register for signal <pd_PSINCDEC>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <v6_ddrx_pd_top> synthesized.

Synthesizing Unit <v6_ddrx_pd>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/v6_ddrx_pd.v".
        TCQ = 100
        SIM_CAL_OPTION = "NONE"
        PD_LHC_WIDTH = 16
    Found 1-bit register for signal <reset>.
    Found 1-bit register for signal <high_done>.
    Found 1-bit register for signal <low_nearly_done_r>.
    Found 1-bit register for signal <high_nearly_done_r>.
    Found 1-bit register for signal <pd_incdec_tp>.
    Found 1-bit register for signal <gen_rvpls.read_valid_shftr>.
    Found 1-bit register for signal <pd_en>.
    Found 1-bit register for signal <first_calib_sample>.
    Found 1-bit register for signal <rev_direction>.
    Found 1-bit register for signal <pd_en_maintain>.
    Found 1-bit register for signal <pd_incdec_maintain>.
    Found 5-bit register for signal <dqs_dly_val_r>.
    Found 3-bit register for signal <pd_state_r>.
    Found 6-bit register for signal <calib_done_cntr>.
    Found 2-bit register for signal <l_addend>.
    Found 2-bit register for signal <h_addend>.
    Found 16-bit register for signal <low>.
    Found 16-bit register for signal <high>.
    Found 3-bit register for signal <samples_done_pl>.
    Found 4-bit register for signal <pd_done_state_r>.
    Found 1-bit register for signal <pd_incdec_done>.
    Found 1-bit register for signal <low_done>.
    Found finite state machine <FSM_6> for signal <pd_state_r>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <dqs_dly_val_r[4]_GND_54_o_add_26_OUT> created at line 410.
    Found 6-bit adder for signal <calib_done_cntr[5]_GND_54_o_add_47_OUT> created at line 496.
    Found 16-bit adder for signal <low_d> created at line 530.
    Found 16-bit adder for signal <high_d> created at line 540.
    Found 4-bit adder for signal <pd_done_state_r[3]_GND_54_o_add_72_OUT> created at line 587.
    Found 5-bit subtractor for signal <GND_54_o_GND_54_o_sub_28_OUT<4:0>> created at line 411.
    Found 1-bit 16-to-1 multiplexer for signal <low_mux> created at line 197.
    Found 1-bit 16-to-1 multiplexer for signal <high_mux> created at line 199.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <v6_ddrx_pd> synthesized.

Synthesizing Unit <mpmc_addr_path>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_addr_path.v".
        C_FAMILY = "virtex6"
        C_USE_MIG_S3_PHY = 0
        C_USE_STATIC_PHY = 0
        C_NUM_PORTS = 3
        C_PI_ADDR_WIDTH = 32
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_DATA_WIDTH = 32
        C_MEM_BURST_LENGTH = 4'b1000
        C_AP_PIPELINE1 = 1'b1
        C_AP_PIPELINE2 = 1'b1
        C_MEM_NUM_DIMMS = 1
        C_MEM_NUM_RANKS = 1
        C_MEM_SUPPORTED_TOTAL_OFFSETS = 32'b00010000000000000000000000000000
        C_MEM_SUPPORTED_DIMM_OFFSETS = 32'b00010000000000000000000000000000
        C_MEM_SUPPORTED_RANK_OFFSETS = 32'b00010000000000000000000000000000
        C_MEM_SUPPORTED_BANK_OFFSETS = 32'b00000010000000000000000000000000
        C_MEM_SUPPORTED_ROW_OFFSETS = 32'b00000000000000000001000000000000
        C_MEM_SUPPORTED_COL_OFFSETS = 32'b00000000000000000000000000000100
        C_USE_TEMP_PARAMETERS = 1
        C_MEM_DIMM0_TOTAL_OFFSET = 27
        C_MEM_DIMM0_DIMM_OFFSET = 27
        C_MEM_DIMM0_RANK_OFFSET = 27
        C_MEM_DIMM0_BANK_OFFSET = 25
        C_MEM_DIMM0_ROW_OFFSET = 12
        C_MEM_DIMM0_COL_OFFSET = 2
        C_MEM_DIMM1_TOTAL_OFFSET = 27
        C_MEM_DIMM1_DIMM_OFFSET = 27
        C_MEM_DIMM1_RANK_OFFSET = 27
        C_MEM_DIMM1_BANK_OFFSET = 25
        C_MEM_DIMM1_ROW_OFFSET = 12
        C_MEM_DIMM1_COL_OFFSET = 2
        C_IS_DDR = 1'b1
        C_MEM_TYPE = "DDR3"
        C_NCK_PER_CLK = 2
        C_ARB_PORT_ENCODING_WIDTH = 2
WARNING:Xst:647 - Input <SPD_AP_Total_Offset<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPD_AP_DIMM_Offset<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPD_AP_Rank_Offset<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_AP_Col_Burst_Length<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rst270> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_AP_Col_W> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_AP_Col_DW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_AP_Col_CL4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_AP_Col_CL8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Addr_Reg<30>>.
    Found 1-bit register for signal <Addr_Reg<29>>.
    Found 1-bit register for signal <Addr_Reg<28>>.
    Found 1-bit register for signal <Addr_Reg<27>>.
    Found 1-bit register for signal <Addr_Reg<26>>.
    Found 1-bit register for signal <Addr_Reg<25>>.
    Found 1-bit register for signal <Addr_Reg<24>>.
    Found 1-bit register for signal <Addr_Reg<23>>.
    Found 1-bit register for signal <Addr_Reg<22>>.
    Found 1-bit register for signal <Addr_Reg<21>>.
    Found 1-bit register for signal <Addr_Reg<20>>.
    Found 1-bit register for signal <Addr_Reg<19>>.
    Found 1-bit register for signal <Addr_Reg<18>>.
    Found 1-bit register for signal <Addr_Reg<17>>.
    Found 1-bit register for signal <Addr_Reg<16>>.
    Found 1-bit register for signal <Addr_Reg<15>>.
    Found 1-bit register for signal <Addr_Reg<14>>.
    Found 1-bit register for signal <Addr_Reg<13>>.
    Found 1-bit register for signal <Addr_Reg<12>>.
    Found 1-bit register for signal <Addr_Reg<11>>.
    Found 1-bit register for signal <Addr_Reg<10>>.
    Found 1-bit register for signal <Addr_Reg<9>>.
    Found 1-bit register for signal <Addr_Reg<8>>.
    Found 1-bit register for signal <Addr_Reg<7>>.
    Found 1-bit register for signal <Addr_Reg<6>>.
    Found 1-bit register for signal <Addr_Reg<5>>.
    Found 1-bit register for signal <Addr_Reg<4>>.
    Found 1-bit register for signal <Addr_Reg<3>>.
    Found 1-bit register for signal <Addr_Reg<2>>.
    Found 1-bit register for signal <Addr_Reg<1>>.
    Found 1-bit register for signal <Addr_Reg<0>>.
    Found 1-bit register for signal <Addr_Reg<63>>.
    Found 1-bit register for signal <Addr_Reg<62>>.
    Found 1-bit register for signal <Addr_Reg<61>>.
    Found 1-bit register for signal <Addr_Reg<60>>.
    Found 1-bit register for signal <Addr_Reg<59>>.
    Found 1-bit register for signal <Addr_Reg<58>>.
    Found 1-bit register for signal <Addr_Reg<57>>.
    Found 1-bit register for signal <Addr_Reg<56>>.
    Found 1-bit register for signal <Addr_Reg<55>>.
    Found 1-bit register for signal <Addr_Reg<54>>.
    Found 1-bit register for signal <Addr_Reg<53>>.
    Found 1-bit register for signal <Addr_Reg<52>>.
    Found 1-bit register for signal <Addr_Reg<51>>.
    Found 1-bit register for signal <Addr_Reg<50>>.
    Found 1-bit register for signal <Addr_Reg<49>>.
    Found 1-bit register for signal <Addr_Reg<48>>.
    Found 1-bit register for signal <Addr_Reg<47>>.
    Found 1-bit register for signal <Addr_Reg<46>>.
    Found 1-bit register for signal <Addr_Reg<45>>.
    Found 1-bit register for signal <Addr_Reg<44>>.
    Found 1-bit register for signal <Addr_Reg<43>>.
    Found 1-bit register for signal <Addr_Reg<42>>.
    Found 1-bit register for signal <Addr_Reg<41>>.
    Found 1-bit register for signal <Addr_Reg<40>>.
    Found 1-bit register for signal <Addr_Reg<39>>.
    Found 1-bit register for signal <Addr_Reg<38>>.
    Found 1-bit register for signal <Addr_Reg<37>>.
    Found 1-bit register for signal <Addr_Reg<36>>.
    Found 1-bit register for signal <Addr_Reg<35>>.
    Found 1-bit register for signal <Addr_Reg<34>>.
    Found 1-bit register for signal <Addr_Reg<33>>.
    Found 1-bit register for signal <Addr_Reg<32>>.
    Found 1-bit register for signal <Addr_Reg<95>>.
    Found 1-bit register for signal <Addr_Reg<94>>.
    Found 1-bit register for signal <Addr_Reg<93>>.
    Found 1-bit register for signal <Addr_Reg<92>>.
    Found 1-bit register for signal <Addr_Reg<91>>.
    Found 1-bit register for signal <Addr_Reg<90>>.
    Found 1-bit register for signal <Addr_Reg<89>>.
    Found 1-bit register for signal <Addr_Reg<88>>.
    Found 1-bit register for signal <Addr_Reg<87>>.
    Found 1-bit register for signal <Addr_Reg<86>>.
    Found 1-bit register for signal <Addr_Reg<85>>.
    Found 1-bit register for signal <Addr_Reg<84>>.
    Found 1-bit register for signal <Addr_Reg<83>>.
    Found 1-bit register for signal <Addr_Reg<82>>.
    Found 1-bit register for signal <Addr_Reg<81>>.
    Found 1-bit register for signal <Addr_Reg<80>>.
    Found 1-bit register for signal <Addr_Reg<79>>.
    Found 1-bit register for signal <Addr_Reg<78>>.
    Found 1-bit register for signal <Addr_Reg<77>>.
    Found 1-bit register for signal <Addr_Reg<76>>.
    Found 1-bit register for signal <Addr_Reg<75>>.
    Found 1-bit register for signal <Addr_Reg<74>>.
    Found 1-bit register for signal <Addr_Reg<73>>.
    Found 1-bit register for signal <Addr_Reg<72>>.
    Found 1-bit register for signal <Addr_Reg<71>>.
    Found 1-bit register for signal <Addr_Reg<70>>.
    Found 1-bit register for signal <Addr_Reg<69>>.
    Found 1-bit register for signal <Addr_Reg<68>>.
    Found 1-bit register for signal <Addr_Reg<67>>.
    Found 1-bit register for signal <Addr_Reg<66>>.
    Found 1-bit register for signal <Addr_Reg<65>>.
    Found 1-bit register for signal <Addr_Reg<64>>.
    Found 32-bit register for signal <Addr_Pipeline1>.
    Found 1-bit register for signal <Col_Cnt<11>>.
    Found 1-bit register for signal <Col_Cnt<9>>.
    Found 1-bit register for signal <Col_Cnt<8>>.
    Found 1-bit register for signal <Col_Cnt<7>>.
    Found 1-bit register for signal <Col_Cnt<6>>.
    Found 1-bit register for signal <Col_Cnt<5>>.
    Found 1-bit register for signal <Col_Cnt<4>>.
    Found 1-bit register for signal <Col_Cnt<3>>.
    Found 1-bit register for signal <Col_Cnt<2>>.
    Found 1-bit register for signal <Col_Cnt<1>>.
    Found 1-bit register for signal <Col_Cnt<0>>.
    Found 1-bit register for signal <AP_PhyIF_CS>.
    Found 3-bit register for signal <AP_PhyIF_BankAddr>.
    Found 13-bit register for signal <AP_PhyIF_Addr>.
    Found 1-bit register for signal <Addr_Reg<31>>.
    Found 1-bit adder for signal <Col_Cnt[3]_PWR_58_o_add_33_OUT<0>> created at line 437.
    Found 2-bit adder for signal <Col_Cnt[4]_GND_57_o_add_34_OUT> created at line 438.
    Found 3-bit adder for signal <Col_Cnt[5]_GND_57_o_add_35_OUT> created at line 439.
    Found 8-bit shifter logical right for signal <Bank_Offset> created at line 201
    Found 32-bit shifter logical right for signal <n0387> created at line 370
    Found 8-bit shifter logical right for signal <Row_Offset> created at line 202
    Found 32-bit shifter logical right for signal <n0388> created at line 380
    Found 8-bit shifter logical right for signal <Col_Offset> created at line 203
    Found 32-bit shifter logical right for signal <n0389> created at line 390
    Found 32-bit 3-to-1 multiplexer for signal <Addr_Mux> created at line 194.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 156 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
Unit <mpmc_addr_path> synthesized.

Synthesizing Unit <mpmc_ctrl_path>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_ctrl_path.v".
        C_FAMILY = "virtex6"
        C_USE_MIG_S3_PHY = 0
        C_USE_MIG_V4_PHY = 0
        C_USE_MIG_V5_PHY = 0
        C_USE_MIG_V6_PHY = 1
        C_USE_STATIC_PHY = 0
        C_USE_INIT_PUSH = 1'b0
        C_MEM_TYPE = "DDR3"
        C_MEM_CAS_LATENCY = 6
        C_ECC_ENCODE_PIPELINE = 1'b1
        C_INCLUDE_ECC_SUPPORT = 0
        C_MEM_DDR2_ENABLE = 1'b0
        C_NUM_PORTS = 3
        C_NUM_CTRL_SIGNALS = 36
        C_PIPELINE_ADDRACK = 8'b11111111
        C_CP_PIPELINE = 1'b1
        C_ARB_PIPELINE = 1
        C_MAX_REQ_ALLOWED = 1
        C_REQ_PENDING_CNTR_WIDTH = 1
        C_REFRESH_CNT_MAX = 1560
        C_REFRESH_CNT_WIDTH = 11
        C_MAINT_PRESCALER_DIV = 40
        C_REFRESH_TIMER_DIV = 38
        C_PERIODIC_RD_TIMER_DIV = 5
        C_MAINT_PRESCALER_PERIOD_NS = 200
        C_ZQ_TIMER_DIV = 640000
        C_IS_DDR = 1'b1
        C_PI_DATA_WIDTH = 8'b00000001
        C_MEM_DATA_WIDTH = 32
        C_MEM_DM_WIDTH = 4
        C_MEM_DQS_WIDTH = 4
        C_WR_FIFO_MEM_PIPELINE = 1'b1
        C_PORT_FOR_WRITE_TRAINING_PATTERN = 0
        C_ARB0_ALGO = "ROUND_ROBIN"
        C_MEM_REG_DIMM = 0
        C_BURST_LENGTH = 4'b1000
        C_NCK_PER_CLK = 2
        C_CTRL_COMPLETE_INDEX = 0
        C_CTRL_IS_WRITE_INDEX = 1
        C_CTRL_PHYIF_RAS_N_INDEX = 0
        C_CTRL_PHYIF_CAS_N_INDEX = 0
        C_CTRL_PHYIF_WE_N_INDEX = 0
        C_CTRL_RMW_INDEX = 0
        C_CTRL_SKIP_0_INDEX = 0
        C_CTRL_PHYIF_DQS_O_INDEX = 0
        C_CTRL_SKIP_1_INDEX = 0
        C_CTRL_DP_RDFIFO_PUSH_INDEX = 0
        C_CTRL_SKIP_2_INDEX = 0
        C_CTRL_AP_COL_CNT_LOAD_INDEX = 12
        C_CTRL_AP_COL_CNT_ENABLE_INDEX = 13
        C_CTRL_AP_PRECHARGE_ADDR10_INDEX = 14
        C_CTRL_AP_ROW_COL_SEL_INDEX = 15
        C_CTRL_PHYIF_FORCE_DM_INDEX = 0
        C_CTRL_REPEAT4_INDEX = 17
        C_CTRL_DFI_RAS_N_0_INDEX = 2
        C_CTRL_DFI_CAS_N_0_INDEX = 3
        C_CTRL_DFI_WE_N_0_INDEX = 4
        C_CTRL_DFI_RAS_N_1_INDEX = 20
        C_CTRL_DFI_CAS_N_1_INDEX = 21
        C_CTRL_DFI_WE_N_1_INDEX = 22
        C_CTRL_DP_WRFIFO_POP_INDEX = 8
        C_CTRL_DFI_WRDATA_EN_INDEX = 18
        C_CTRL_DFI_RDDATA_EN_INDEX = 19
        C_CTRL_AP_OTF_ADDR12_INDEX = 23
        C_AP_PIPELINE1 = 1'b1
        C_INIT0_STALL = 0
        C_INIT1_STALL = 0
        C_INIT2_STALL = 0
        C_WORD_WRITE_SEQ = 0
        C_WORD_READ_SEQ = 1
        C_DOUBLEWORD_WRITE_SEQ = 2
        C_DOUBLEWORD_READ_SEQ = 3
        C_CL4_WRITE_SEQ = 4
        C_CL4_READ_SEQ = 5
        C_CL8_WRITE_SEQ = 6
        C_CL8_READ_SEQ = 7
        C_B16_WRITE_SEQ = 8
        C_B16_READ_SEQ = 9
        C_B32_WRITE_SEQ = 10
        C_B32_READ_SEQ = 11
        C_B64_WRITE_SEQ = 12
        C_B64_READ_SEQ = 13
        C_REFH_SEQ = 14
        C_NOP_SEQ = 15
        C_CTRL_ARB_RDMODWR_DELAY = 0
        C_CTRL_AP_COL_DELAY = 1
        C_CTRL_AP_PI_ADDR_CE_DELAY = 0
        C_CTRL_AP_PORT_SELECT_DELAY = 0
        C_CTRL_AP_PIPELINE1_CE_DELAY = 0
        C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = 15
        C_CTRL_DP_SIZE_DELAY = 2
        C_CTRL_DP_WRFIFO_WHICHPORT_REP = 32'b00000000000000000000000000001000
        C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = 1
        C_CTRL_PHYIF_DUMMYREADSTART_DELAY = 5
        C_CTRL_Q0_DELAY = 1
        C_CTRL_Q1_DELAY = 1
        C_CTRL_Q2_DELAY = 2
        C_CTRL_Q3_DELAY = 2
        C_CTRL_Q4_DELAY = 2
        C_CTRL_Q5_DELAY = 0
        C_CTRL_Q6_DELAY = 0
        C_CTRL_Q7_DELAY = 0
        C_CTRL_Q8_DELAY = 1
        C_CTRL_Q9_DELAY = 0
        C_CTRL_Q10_DELAY = 0
        C_CTRL_Q11_DELAY = 0
        C_CTRL_Q12_DELAY = 1
        C_CTRL_Q13_DELAY = 1
        C_CTRL_Q14_DELAY = 1
        C_CTRL_Q15_DELAY = 1
        C_CTRL_Q16_DELAY = 0
        C_CTRL_Q17_DELAY = 1
        C_CTRL_Q18_DELAY = 2
        C_CTRL_Q19_DELAY = 2
        C_CTRL_Q20_DELAY = 2
        C_CTRL_Q21_DELAY = 2
        C_CTRL_Q22_DELAY = 2
        C_CTRL_Q23_DELAY = 1
        C_CTRL_Q24_DELAY = 0
        C_CTRL_Q25_DELAY = 0
        C_CTRL_Q26_DELAY = 0
        C_CTRL_Q27_DELAY = 0
        C_CTRL_Q28_DELAY = 0
        C_CTRL_Q29_DELAY = 0
        C_CTRL_Q30_DELAY = 0
        C_CTRL_Q31_DELAY = 0
        C_CTRL_Q32_DELAY = 0
        C_CTRL_Q33_DELAY = 0
        C_CTRL_Q34_DELAY = 0
        C_CTRL_Q35_DELAY = 0
        C_BASEADDR_ARB0 = 9'b000000000
        C_HIGHADDR_ARB0 = 32'b00000000000000000000000000000111
        C_BASEADDR_ARB1 = 9'b000010000
        C_HIGHADDR_ARB1 = 9'b000011111
        C_BASEADDR_ARB2 = 9'b000100000
        C_HIGHADDR_ARB2 = 9'b000101111
        C_BASEADDR_ARB3 = 9'b000110000
        C_HIGHADDR_ARB3 = 9'b000111111
        C_BASEADDR_ARB4 = 9'b001000000
        C_HIGHADDR_ARB4 = 9'b001001111
        C_BASEADDR_ARB5 = 9'b001010000
        C_HIGHADDR_ARB5 = 9'b001011111
        C_BASEADDR_ARB6 = 9'b001100000
        C_HIGHADDR_ARB6 = 9'b001101111
        C_BASEADDR_ARB7 = 9'b001110000
        C_HIGHADDR_ARB7 = 9'b001111111
        C_BASEADDR_ARB8 = 9'b010000000
        C_HIGHADDR_ARB8 = 9'b010001111
        C_BASEADDR_ARB9 = 9'b010010000
        C_HIGHADDR_ARB9 = 9'b010011111
        C_BASEADDR_ARB10 = 9'b010100000
        C_HIGHADDR_ARB10 = 9'b010101111
        C_BASEADDR_ARB11 = 9'b010110000
        C_HIGHADDR_ARB11 = 9'b010111111
        C_BASEADDR_ARB12 = 9'b011000000
        C_HIGHADDR_ARB12 = 9'b011001111
        C_BASEADDR_ARB13 = 9'b011010000
        C_HIGHADDR_ARB13 = 9'b011011111
        C_BASEADDR_ARB14 = 9'b011100000
        C_HIGHADDR_ARB14 = 9'b011101111
        C_BASEADDR_ARB15 = 9'b011110000
        C_HIGHADDR_ARB15 = 9'b011111111
        C_ARB_BRAM_SRVAL_A = 36'b000000000000000000000000000000000000
        C_ARB_BRAM_SRVAL_B = 36'b000000000000000000000000000000000000
        C_ARB_BRAM_INIT_00 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_ARB_BRAM_INIT_01 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_02 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
        C_ARB_BRAM_INIT_03 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_04 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_ARB_BRAM_INIT_05 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_06 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
        C_ARB_BRAM_INIT_07 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_08 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_09 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_10 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_11 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_12 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_13 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_14 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_15 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_16 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_17 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_18 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_19 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_20 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_21 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_22 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_23 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_24 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_25 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_26 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_27 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_28 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_29 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_30 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_31 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_32 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_33 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_34 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_35 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_36 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_37 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_38 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_39 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_USE_FIXED_BASEADDR_CTRL = 0
        C_B16_REPEAT_CNT = 0
        C_B32_REPEAT_CNT = 0
        C_B64_REPEAT_CNT = 0
        C_ZQCS_REPEAT_CNT = 6
        C_BASEADDR_CTRL0 = 12'b000000000000
        C_HIGHADDR_CTRL0 = 12'b000000001111
        C_BASEADDR_CTRL1 = 12'b000000010000
        C_HIGHADDR_CTRL1 = 12'b000000011011
        C_BASEADDR_CTRL2 = 12'b000000011100
        C_HIGHADDR_CTRL2 = 12'b000000101011
        C_BASEADDR_CTRL3 = 12'b000000101100
        C_HIGHADDR_CTRL3 = 12'b000000110111
        C_BASEADDR_CTRL4 = 12'b000000111000
        C_HIGHADDR_CTRL4 = 12'b000001000111
        C_BASEADDR_CTRL5 = 12'b000001001000
        C_HIGHADDR_CTRL5 = 12'b000001010011
        C_BASEADDR_CTRL6 = 12'b000001010100
        C_HIGHADDR_CTRL6 = 12'b000001100011
        C_BASEADDR_CTRL7 = 12'b000001100100
        C_HIGHADDR_CTRL7 = 12'b000001101111
        C_BASEADDR_CTRL8 = 12'b000001110000
        C_HIGHADDR_CTRL8 = 12'b000010000001
        C_BASEADDR_CTRL9 = 12'b000010000010
        C_HIGHADDR_CTRL9 = 12'b000010001110
        C_BASEADDR_CTRL10 = 12'b000010001111
        C_HIGHADDR_CTRL10 = 12'b000010100100
        C_BASEADDR_CTRL11 = 12'b000010100101
        C_HIGHADDR_CTRL11 = 12'b000010110101
        C_BASEADDR_CTRL12 = 12'b000010110110
        C_HIGHADDR_CTRL12 = 12'b000011010011
        C_BASEADDR_CTRL13 = 12'b000011010100
        C_HIGHADDR_CTRL13 = 12'b000011101100
        C_BASEADDR_CTRL14 = 12'b000011101101
        C_HIGHADDR_CTRL14 = 12'b000100000110
        C_BASEADDR_CTRL15 = 12'b000100000111
        C_HIGHADDR_CTRL15 = 12'b000100000111
        C_BASEADDR_CTRL16 = 12'b000100001000
        C_HIGHADDR_CTRL16 = 12'b000100010000
        C_CTRL_BRAM_SRVAL = 36'b000000000000000000000000001011111100
        C_CTRL_BRAM_INIT_00 = 256'b0000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000000010100001000000001111000000000011100000001000000011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110
        C_CTRL_BRAM_INIT_01 = 256'b0000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110000000000111000000000000000111110000000001110000000000000001111000000000011100000000000000011110
        C_CTRL_BRAM_INIT_02 = 256'b0000000001110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001011000001000000001110000000000011100000001000000011100000000000111000000000000000111000000000001110000100000000001100000000000011100000000000000011100
        C_CTRL_BRAM_INIT_03 = 256'b0000000001110000000100000001111000000000011100000000000100011110000000000111000010000000000110100000000001110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100
        C_CTRL_BRAM_INIT_04 = 256'b0000000001110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000000101000010000000011110
        C_CTRL_BRAM_INIT_05 = 256'b0000000001110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010
        C_CTRL_BRAM_INIT_06 = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011100000000000000011100000000000111000000000000000111010000000001110000000000000001110000000000010110000010000000011100
        C_CTRL_BRAM_INIT_07 = 256'b0000000001110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000000010100001000000001111000000000011100000001000000011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110
        C_CTRL_BRAM_INIT_08 = 256'b0000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110000000000111000000000000000111110000000001110000000000000001111000000000011100000000000000011110
        C_CTRL_BRAM_INIT_09 = 256'b0000000001110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001011000001000000001110000000000011100000001000000011100000000000111000000000000000111000000000001110000100000000001100000000000011100000000000000011100
        C_CTRL_BRAM_INIT_0A = 256'b0000000001110000000100010001111000000000011100000000000100011110000000000111000010000000000110100000000001110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100
        C_CTRL_BRAM_INIT_0B = 256'b0000000001110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000001110100000000000001111000000000100101000010000000011110
        C_CTRL_BRAM_INIT_0C = 256'b0000000001110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010
        C_CTRL_BRAM_INIT_0D = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011100000000000000011100000000000111000000000000000111010000000001111000000000000001110000000000110110000010000000011100
        C_CTRL_BRAM_INIT_0E = 256'b0000000001110100000000000001111000000000100101000010000000011110000000000111010000000001000111100000000010010100001000010001111000000000011100000001000100011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110
        C_CTRL_BRAM_INIT_0F = 256'b0000000001110000000000000001111000000000011100000100000000001010000000000111000000000000000111100000000001110000000000000001111100000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000010000000011110
        C_CTRL_BRAM_INIT_10 = 256'b0000000001111000000000000001110000000000110110000010000000011100000000000111000000010000000111000000000001110000000000000001110000000000011100001000000000011000000000000111000000000000000111000000000001110000000000000001111000000000011100000000000000011110
        C_CTRL_BRAM_INIT_11 = 256'b0000000001110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000010000001000000000111000000000001111000000000000001110100000000110110000010000000011100
        C_CTRL_BRAM_INIT_12 = 256'b0000000010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110100000000010001111000000000100101000010000100011110000000000111000000010001000111100000000001110000000000010001111000000000011100001000000000011010
        C_CTRL_BRAM_INIT_13 = 256'b0000000001110000000000000001111100000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000010000000011110000000000111010000000000000111100000000010010100001000000001111000000000011101000000000100011110
        C_CTRL_BRAM_INIT_14 = 256'b0000000001110000000000000001110000000000011100001000000000011000000000000111000000000000000111000000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110
        C_CTRL_BRAM_INIT_15 = 256'b0000000011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011100000001000000011100
        C_CTRL_BRAM_INIT_16 = 256'b0000000001110000100000000001101000000000011100000000000000011110000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011110000000000000011101
        C_CTRL_BRAM_INIT_17 = 256'b0000000001110100000000010001111000000000100101000010000100011110000000000111010000000001000111100000000010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110000000100010001111000000000011100000000000100011110
        C_CTRL_BRAM_INIT_18 = 256'b0000000001110100000000010001111000000000100101000010000100011110000000000111010000000001000111100000000010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110100000000010001111000000000100101000010000100011110
        C_CTRL_BRAM_INIT_19 = 256'b0000000001110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000001110100000000000001111000000000100101000010000000011110
        C_CTRL_BRAM_INIT_1A = 256'b0000000001110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010
        C_CTRL_BRAM_INIT_1B = 256'b0000000001111000000000000001110000000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100
        C_CTRL_BRAM_INIT_1C = 256'b0000000001111000000000000001110100000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100
        C_CTRL_BRAM_INIT_1D = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000001000000000010000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100
        C_CTRL_BRAM_INIT_1E = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000010000000000000000011100
        C_CTRL_BRAM_INIT_1F = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100
        C_CTRL_BRAM_INIT_20 = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110100000000011100000000000000011100
        C_CTRL_BRAM_INIT_21 = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001110010000000000001110000000000011100000000000000001100
        C_CTRL_BRAM_INIT_22 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000011100000000000000011100
        C_CTRL_BRAM_INIT_23 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_24 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_25 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_26 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_27 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_28 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_29 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_30 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_31 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_32 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_33 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_34 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_35 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_36 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_37 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_38 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_39 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_SKIP_1_VALUE = 1
        C_SKIP_2_VALUE = 1
        C_SKIP_3_VALUE = 1
        C_SKIP_4_VALUE = 1
        C_SKIP_5_VALUE = 1
        C_SKIP_6_VALUE = 1
        C_SKIP_7_VALUE = 1
        C_ARB_SEQUENCE_ENCODING_WIDTH = 4
        C_ARB_PORT_ENCODING_WIDTH = 2
        C_MEM_DM_WIDTH_INT = 32'b00000000000000000000000000010000
        C_MEM_PHASE_DETECT = "ON"
        C_MEM_ODT_TYPE = 1
    Set property "equivalent_register_removal = no" for signal <Ctrl_PhyIF_Force_DM>.
WARNING:Xst:647 - Input <AP_Ctrl_Addr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_ctrl_path.v" line 1095: Output port <periodic_rd_rank_r> of the instance <v6_maintenance_calls.rank_mach0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_ctrl_path.v" line 1095: Output port <inhbt_act_faw_r> of the instance <v6_maintenance_calls.rank_mach0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_ctrl_path.v" line 1095: Output port <inhbt_rd_r> of the instance <v6_maintenance_calls.rank_mach0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_ctrl_path.v" line 1095: Output port <wtr_inhbt_config_r> of the instance <v6_maintenance_calls.rank_mach0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_ctrl_path.v" line 1095: Output port <maint_rank_r> of the instance <v6_maintenance_calls.rank_mach0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <Ctrl_Refresh_Flag> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ctrl_dfi.cmdx2.ctrl_dfi_wrdata_en_d>.
    Found 2-bit register for signal <Ctrl_DFI_ODT>.
    Found 3-bit register for signal <ctrl_dp_rdfifo_whichport_decode_r>.
    Found 1-bit register for signal <ctrl_complete_i1>.
    Found 1-bit register for signal <v6_maintenance_calls.periodic_rd_wip_r>.
    Found 1-bit register for signal <v6_maintenance_calls.periodic_rd_wip_d1>.
    Found 1-bit register for signal <v6_maintenance_calls.maint_wip_r>.
    Found 1-bit register for signal <v6_maintenance_calls.maint_zq_wip_r>.
    Found 1-bit register for signal <ctrl_maint_enable_i>.
    Found 1-bit register for signal <ctrl_idle_i1>.
    Found 1-bit register for signal <ctrl_idle_i1a>.
    Found 1-bit register for signal <ctrl_initializememory>.
INFO:Xst:2840 - Register <ctrl_phyif_force_dm_d1<0:0>> in unit <mpmc_ctrl_path> has a constant value of 0 during circuit operation. The register is replaced by logic.
    WARNING:Xst:2404 -  FFs/Latches <Ctrl_DP_RdFIFO_Push<0:0>> (without init value) have a constant value of 0 in block <mpmc_ctrl_path>.
    WARNING:Xst:2404 -  FFs/Latches <Ctrl_PhyIF_Force_DM<15:0>> (without init value) have a constant value of 0 in block <mpmc_ctrl_path>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <mpmc_ctrl_path> synthesized.

Synthesizing Unit <mpmc_srl_delay_1>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_srl_delay.v".
        C_DELAY = 1
    Set property "equivalent_register_removal = no" for signal <data_d2>.
    Found 1-bit register for signal <data_d1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mpmc_srl_delay_1> synthesized.

Synthesizing Unit <mpmc_srl_delay_2>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_srl_delay.v".
        C_DELAY = 0
    Set property "equivalent_register_removal = no" for signal <data_d2>.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mpmc_srl_delay_2> synthesized.

Synthesizing Unit <mpmc_srl_delay_3>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_srl_delay.v".
        C_DELAY = 14
    Set property "equivalent_register_removal = no" for signal <data_d2>.
    Found 1-bit register for signal <data_d2>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mpmc_srl_delay_3> synthesized.

Synthesizing Unit <port_encoder>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/port_encoder.v".
        C_NUM_PORTS = 3
        C_PORT_WIDTH = 2
    Found 4x3-bit Read Only RAM for signal <port_encode_i>
    Summary:
	inferred   1 RAM(s).
Unit <port_encoder> synthesized.

Synthesizing Unit <rank_mach>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/rank_mach.v".
        BURST_MODE = "OTF"
        CS_WIDTH = 1'b1
        DRAM_TYPE = "DDR3"
        MAINT_PRESCALER_DIV = 40
        nBANK_MACHS = 1
        nCK_PER_CLK = 2
        CL = 6
        nFAW = 30
        nREFRESH_BANK = 8
        nRRD = 4
        nWTR = 4
        PERIODIC_RD_TIMER_DIV = 5
        RANK_BM_BV_WIDTH = 1
        RANK_WIDTH = 1
        RANKS = 1
        REFRESH_TIMER_DIV = 38
        PHASE_DETECT = "ON"
        ZQ_TIMER_DIV = 640000
    Summary:
	no macro.
Unit <rank_mach> synthesized.

Synthesizing Unit <rank_cntrl>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/rank_cntrl.v".
        TCQ = 100
        BURST_MODE = "OTF"
        ID = 0
        nBANK_MACHS = 1
        nCK_PER_CLK = 2
        CL = 6
        nFAW = 30
        nREFRESH_BANK = 8
        nRRD = 4
        nWTR = 4
        PERIODIC_RD_TIMER_DIV = 5
        RANK_BM_BV_WIDTH = 1
        RANK_WIDTH = 1
        RANKS = 1
        PHASE_DETECT = "ON"
        REFRESH_TIMER_DIV = 38
WARNING:Xst:2935 - Signal 'add_rrd_inhbt', unconnected in block 'rank_cntrl', is tied to its initial value (0).
    Found 1-bit register for signal <inhbt_act_faw_r>.
    Found 3-bit register for signal <wtr_timer.wtr_cnt_r>.
    Found 1-bit register for signal <inhbt_rd_r>.
    Found 1-bit register for signal <wtr_inhbt_config_r>.
    Found 4-bit register for signal <refresh_generation.refresh_bank_r>.
    Found 3-bit register for signal <periodic_rd_generation.periodic_rd_timer_r>.
    Found 1-bit register for signal <periodic_rd_generation.periodic_rd_request_r>.
    Found 3-bit register for signal <inhbt_act_faw.faw_cnt_r>.
    Found 3-bit subtractor for signal <inhbt_act_faw.faw_cnt_r[2]_GND_67_o_sub_5_OUT> created at line 206.
    Found 3-bit subtractor for signal <wtr_timer.wtr_cnt_r[2]_GND_67_o_sub_14_OUT> created at line 267.
    Found 4-bit subtractor for signal <refresh_generation.refresh_bank_r[3]_GND_67_o_sub_27_OUT> created at line 326.
    Found 3-bit subtractor for signal <periodic_rd_generation.periodic_rd_timer_r[2]_GND_67_o_sub_38_OUT> created at line 385.
    Found 4-bit adder for signal <refresh_generation.refresh_bank_r[3]_GND_67_o_add_28_OUT> created at line 329.
    Found 3-bit comparator lessequal for signal <n0018> created at line 271
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <rank_cntrl> synthesized.

Synthesizing Unit <rank_common>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/rank_common.v".
        TCQ = 100
        DRAM_TYPE = "DDR3"
        MAINT_PRESCALER_DIV = 40
        nBANK_MACHS = 1
        RANK_WIDTH = 1
        RANKS = 1
        REFRESH_TIMER_DIV = 38
        ZQ_TIMER_DIV = 640000
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/rank_common.v" line 236: Output port <grant_ns> of the instance <maintenance_request.maint_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/rank_common.v" line 321: Output port <grant_r> of the instance <periodic_read_request.periodic_rd_arb0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <maint_prescaler_tick_r_lcl>.
    Found 6-bit register for signal <refresh_timer.refresh_timer_r>.
    Found 20-bit register for signal <zq_cntrl.zq_timer.zq_timer_r>.
    Found 1-bit register for signal <zq_cntrl.zq_request_logic.zq_request_r>.
    Found 1-bit register for signal <maintenance_request.upd_last_master_r>.
    Found 1-bit register for signal <maintenance_request.new_maint_rank_r>.
    Found 1-bit register for signal <maint_req_r_lcl>.
    Found 1-bit register for signal <maint_rank_r_lcl>.
    Found 1-bit register for signal <maint_zq_r_lcl>.
    Found 1-bit register for signal <periodic_read_request.upd_last_master_r>.
    Found 1-bit register for signal <periodic_rd_r_lcl>.
    Found 1-bit register for signal <periodic_read_request.periodic_rd_grant_r>.
    Found 1-bit register for signal <periodic_rd_rank_r_lcl>.
    Found 6-bit register for signal <maint_prescaler.maint_prescaler_r>.
    Found 6-bit subtractor for signal <maint_prescaler.maint_prescaler_r[5]_GND_69_o_sub_3_OUT> created at line 122.
    Found 6-bit subtractor for signal <refresh_timer.refresh_timer_r[5]_GND_69_o_sub_10_OUT> created at line 147.
    Found 20-bit subtractor for signal <zq_cntrl.zq_timer.zq_timer_r[19]_GND_69_o_sub_17_OUT> created at line 175.
    Found 1-bit adder for signal <n0137> created at line 267.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_69_o_add_30_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_69_o_add_31_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_69_o_add_32_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_69_o_add_33_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_69_o_add_34_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_69_o_add_35_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_69_o_add_36_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_69_o_add_37_OUT<0>> created at line 270.
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <rank_common> synthesized.

Synthesizing Unit <round_robin_arb_1>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/round_robin_arb.v".
        TCQ = 100
        WIDTH = 2
    Found 2-bit register for signal <last_master_r>.
    Found 2-bit register for signal <grant_r>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <round_robin_arb_1> synthesized.

Synthesizing Unit <round_robin_arb_2>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/round_robin_arb.v".
        TCQ = 100
        WIDTH = 1
WARNING:Xst:647 - Input <current_master<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <upd_last_master> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <channel[0].inh_group> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <grant_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <round_robin_arb_2> synthesized.

Synthesizing Unit <mpmc_srl_delay_4>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_srl_delay.v".
        C_DELAY = 16
    Set property "equivalent_register_removal = no" for signal <data_d2>.
    Found 1-bit register for signal <data_d2>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mpmc_srl_delay_4> synthesized.

Synthesizing Unit <ctrl_path>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/ctrl_path.v".
        C_FAMILY = "virtex6"
        C_IS_DDR = 1'b1
        C_INCLUDE_ECC_SUPPORT = 0
        C_SKIP_1_VALUE = 1
        C_SKIP_2_VALUE = 1
        C_SKIP_3_VALUE = 1
        C_SKIP_4_VALUE = 1
        C_SKIP_5_VALUE = 1
        C_SKIP_6_VALUE = 1
        C_SKIP_7_VALUE = 1
        C_ARB_PATTERN_TYPE_WIDTH = 4
        C_ARB_PATTERN_TYPE_DECODE_WIDTH = 16
        C_NUM_CTRL_SIGNALS = 36
        C_USE_FIXED_BASEADDR_CTRL = 0
        C_BASEADDR_CTRL0 = 12'b000000000000
        C_HIGHADDR_CTRL0 = 12'b000000001111
        C_BASEADDR_CTRL1 = 12'b000000010000
        C_HIGHADDR_CTRL1 = 12'b000000011011
        C_BASEADDR_CTRL2 = 12'b000000011100
        C_HIGHADDR_CTRL2 = 12'b000000101011
        C_BASEADDR_CTRL3 = 12'b000000101100
        C_HIGHADDR_CTRL3 = 12'b000000110111
        C_BASEADDR_CTRL4 = 12'b000000111000
        C_HIGHADDR_CTRL4 = 12'b000001000111
        C_BASEADDR_CTRL5 = 12'b000001001000
        C_HIGHADDR_CTRL5 = 12'b000001010011
        C_BASEADDR_CTRL6 = 12'b000001010100
        C_HIGHADDR_CTRL6 = 12'b000001100011
        C_BASEADDR_CTRL7 = 12'b000001100100
        C_HIGHADDR_CTRL7 = 12'b000001101111
        C_BASEADDR_CTRL8 = 12'b000001110000
        C_HIGHADDR_CTRL8 = 12'b000010000001
        C_BASEADDR_CTRL9 = 12'b000010000010
        C_HIGHADDR_CTRL9 = 12'b000010001110
        C_BASEADDR_CTRL10 = 12'b000010001111
        C_HIGHADDR_CTRL10 = 12'b000010100100
        C_BASEADDR_CTRL11 = 12'b000010100101
        C_HIGHADDR_CTRL11 = 12'b000010110101
        C_BASEADDR_CTRL12 = 12'b000010110110
        C_HIGHADDR_CTRL12 = 12'b000011010011
        C_BASEADDR_CTRL13 = 12'b000011010100
        C_HIGHADDR_CTRL13 = 12'b000011101100
        C_BASEADDR_CTRL14 = 12'b000011101101
        C_HIGHADDR_CTRL14 = 12'b000100000110
        C_BASEADDR_CTRL15 = 12'b000100000111
        C_HIGHADDR_CTRL15 = 12'b000100000111
        C_BASEADDR_CTRL16 = 12'b000100001000
        C_HIGHADDR_CTRL16 = 12'b000100010000
        C_B16_REPEAT_CNT = 0
        C_B32_REPEAT_CNT = 0
        C_B64_REPEAT_CNT = 0
        C_ZQCS_REPEAT_CNT = 6
        C_WORD_WRITE_SEQ = 0
        C_WORD_READ_SEQ = 1
        C_DOUBLEWORD_WRITE_SEQ = 2
        C_DOUBLEWORD_READ_SEQ = 3
        C_CL4_WRITE_SEQ = 4
        C_CL4_READ_SEQ = 5
        C_CL8_WRITE_SEQ = 6
        C_CL8_READ_SEQ = 7
        C_B16_WRITE_SEQ = 8
        C_B16_READ_SEQ = 9
        C_B32_WRITE_SEQ = 10
        C_B32_READ_SEQ = 11
        C_B64_WRITE_SEQ = 12
        C_B64_READ_SEQ = 13
        C_REFH_SEQ = 14
        C_NOP_SEQ = 15
        C_CTRL_BRAM_SRVAL = 36'b000000000000000000000000001011111100
        C_CTRL_BRAM_INIT_00 = 256'b0000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000000010100001000000001111000000000011100000001000000011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110
        C_CTRL_BRAM_INIT_01 = 256'b0000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110000000000111000000000000000111110000000001110000000000000001111000000000011100000000000000011110
        C_CTRL_BRAM_INIT_02 = 256'b0000000001110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001011000001000000001110000000000011100000001000000011100000000000111000000000000000111000000000001110000100000000001100000000000011100000000000000011100
        C_CTRL_BRAM_INIT_03 = 256'b0000000001110000000100000001111000000000011100000000000100011110000000000111000010000000000110100000000001110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100
        C_CTRL_BRAM_INIT_04 = 256'b0000000001110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000000101000010000000011110
        C_CTRL_BRAM_INIT_05 = 256'b0000000001110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010
        C_CTRL_BRAM_INIT_06 = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011100000000000000011100000000000111000000000000000111010000000001110000000000000001110000000000010110000010000000011100
        C_CTRL_BRAM_INIT_07 = 256'b0000000001110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000000010100001000000001111000000000011100000001000000011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110
        C_CTRL_BRAM_INIT_08 = 256'b0000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110000000000111000000000000000111110000000001110000000000000001111000000000011100000000000000011110
        C_CTRL_BRAM_INIT_09 = 256'b0000000001110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001011000001000000001110000000000011100000001000000011100000000000111000000000000000111000000000001110000100000000001100000000000011100000000000000011100
        C_CTRL_BRAM_INIT_0A = 256'b0000000001110000000100010001111000000000011100000000000100011110000000000111000010000000000110100000000001110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100
        C_CTRL_BRAM_INIT_0B = 256'b0000000001110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000001110100000000000001111000000000100101000010000000011110
        C_CTRL_BRAM_INIT_0C = 256'b0000000001110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010
        C_CTRL_BRAM_INIT_0D = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011100000000000000011100000000000111000000000000000111010000000001111000000000000001110000000000110110000010000000011100
        C_CTRL_BRAM_INIT_0E = 256'b0000000001110100000000000001111000000000100101000010000000011110000000000111010000000001000111100000000010010100001000010001111000000000011100000001000100011110000000000111000000000001000111100000000001110000100000000001101000000000011100000000000000011110
        C_CTRL_BRAM_INIT_0F = 256'b0000000001110000000000000001111000000000011100000100000000001010000000000111000000000000000111100000000001110000000000000001111100000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000010000000011110
        C_CTRL_BRAM_INIT_10 = 256'b0000000001111000000000000001110000000000110110000010000000011100000000000111000000010000000111000000000001110000000000000001110000000000011100001000000000011000000000000111000000000000000111000000000001110000000000000001111000000000011100000000000000011110
        C_CTRL_BRAM_INIT_11 = 256'b0000000001110000000000000001111000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000010000001000000000111000000000001111000000000000001110100000000110110000010000000011100
        C_CTRL_BRAM_INIT_12 = 256'b0000000010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110100000000010001111000000000100101000010000100011110000000000111000000010001000111100000000001110000000000010001111000000000011100001000000000011010
        C_CTRL_BRAM_INIT_13 = 256'b0000000001110000000000000001111100000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000010000000011110000000000111010000000000000111100000000010010100001000000001111000000000011101000000000100011110
        C_CTRL_BRAM_INIT_14 = 256'b0000000001110000000000000001110000000000011100001000000000011000000000000111000000000000000111000000000001110000000000000001111000000000011100000000000000011110000000000111000000000000000111100000000001110000010000000000101000000000011100000000000000011110
        C_CTRL_BRAM_INIT_15 = 256'b0000000011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011100000001000000011100
        C_CTRL_BRAM_INIT_16 = 256'b0000000001110000100000000001101000000000011100000000000000011110000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000000100000010000000001110000000000011110000000000000011101
        C_CTRL_BRAM_INIT_17 = 256'b0000000001110100000000010001111000000000100101000010000100011110000000000111010000000001000111100000000010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110000000100010001111000000000011100000000000100011110
        C_CTRL_BRAM_INIT_18 = 256'b0000000001110100000000010001111000000000100101000010000100011110000000000111010000000001000111100000000010010100001000010001111000000000011101000000000100011110000000001001010000100001000111100000000001110100000000010001111000000000100101000010000100011110
        C_CTRL_BRAM_INIT_19 = 256'b0000000001110000000000000001111000000000011100000000000000011111000000000111000000000000000111100000000001110000000000000001111000000000011100000000000000011110000000000111000000100000000111100000000001110100000000000001111000000000100101000010000000011110
        C_CTRL_BRAM_INIT_1A = 256'b0000000001110000000100000001110000000000011100000000000000011100000000000111000010000000000110000000000001110000000000000001110000000000011100000000000000011110000000000111000000000000000111100000000001110000000000000001111000000000011100000100000000001010
        C_CTRL_BRAM_INIT_1B = 256'b0000000001111000000000000001110000000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100
        C_CTRL_BRAM_INIT_1C = 256'b0000000001111000000000000001110100000000110110000010000000011100000000000111100000000000000111000000000011011000001000000001110000000000011110000000000000011100000000001101100000100000000111000000000001111000000000000001110000000000110110000010000000011100
        C_CTRL_BRAM_INIT_1D = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000001000000000010000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000001000000100000000011100
        C_CTRL_BRAM_INIT_1E = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000010000000000000000011100
        C_CTRL_BRAM_INIT_1F = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100
        C_CTRL_BRAM_INIT_20 = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110100000000011100000000000000011100
        C_CTRL_BRAM_INIT_21 = 256'b0000000001110000000000000001110000000000011100000000000000011100000000000111000000000000000111000000000001110000000000000001110000000000011100000000000000011101000000000111000000000000000111000000000001110010000000000001110000000000011100000000000000001100
        C_CTRL_BRAM_INIT_22 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000011100000000000000011100
        C_CTRL_BRAM_INIT_23 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_24 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_25 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_26 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_27 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_28 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_29 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_30 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_31 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_32 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_33 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_34 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_35 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_36 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_37 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_38 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_39 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_Q0_DELAY = 1
        C_CTRL_Q1_DELAY = 1
        C_CTRL_Q2_DELAY = 2
        C_CTRL_Q3_DELAY = 2
        C_CTRL_Q4_DELAY = 2
        C_CTRL_Q5_DELAY = 0
        C_CTRL_Q6_DELAY = 0
        C_CTRL_Q7_DELAY = 0
        C_CTRL_Q8_DELAY = 1
        C_CTRL_Q9_DELAY = 0
        C_CTRL_Q10_DELAY = 0
        C_CTRL_Q11_DELAY = 0
        C_CTRL_Q12_DELAY = 1
        C_CTRL_Q13_DELAY = 1
        C_CTRL_Q14_DELAY = 1
        C_CTRL_Q15_DELAY = 1
        C_CTRL_Q16_DELAY = 0
        C_CTRL_Q17_DELAY = 1
        C_CTRL_Q18_DELAY = 2
        C_CTRL_Q19_DELAY = 2
        C_CTRL_Q20_DELAY = 2
        C_CTRL_Q21_DELAY = 2
        C_CTRL_Q22_DELAY = 2
        C_CTRL_Q23_DELAY = 1
        C_CTRL_Q24_DELAY = 0
        C_CTRL_Q25_DELAY = 0
        C_CTRL_Q26_DELAY = 0
        C_CTRL_Q27_DELAY = 0
        C_CTRL_Q28_DELAY = 0
        C_CTRL_Q29_DELAY = 0
        C_CTRL_Q30_DELAY = 0
        C_CTRL_Q31_DELAY = 0
        C_CTRL_Q32_DELAY = 0
        C_CTRL_Q33_DELAY = 0
        C_CTRL_Q34_DELAY = 0
        C_CTRL_Q35_DELAY = 0
        C_CTRL_IS_WRITE_INDEX = 1
        C_MEM_TYPE = "DDR3"
WARNING:Xst:647 - Input <Arb_PatternType_Decode<15:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Arb_PatternType_Decode<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_Skip_Value<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Arb_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_InitializeMemory> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ctrl_complete_d2>.
    Found 1-bit register for signal <ctrl_complete_d3>.
    Found 1-bit register for signal <ctrl_idle_d1>.
    Found 8-bit register for signal <repeat_cntr>.
    Found 1-bit register for signal <repeat_cmp>.
    Found 1-bit register for signal <Ignore_Complete>.
    Found 9-bit register for signal <ctrl_bram_addr>.
    Found 1-bit register for signal <Assert_All_CS_i0>.
    Found 1-bit register for signal <ctrl_complete_d1>.
    Found 9-bit subtractor for signal <ctrl_bram_addr[8]_GND_73_o_sub_15_OUT> created at line 505.
    Found 8-bit adder for signal <repeat_cntr[7]_GND_73_o_add_3_OUT> created at line 404.
    Found 9-bit adder for signal <ctrl_bram_addr[8]_GND_73_o_add_15_OUT> created at line 507.
    Found 8-bit comparator greater for signal <repeat_cntr[7]_GND_73_o_LessThan_9_o> created at line 427
    Found 8-bit comparator lessequal for signal <n0021> created at line 472
    Found 9-bit comparator lessequal for signal <n0040> created at line 651
    Found 9-bit comparator lessequal for signal <n0042> created at line 651
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <ctrl_path> synthesized.

Synthesizing Unit <mpmc_srl_delay_5>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_srl_delay.v".
        C_DELAY = 5'b00001
    Set property "equivalent_register_removal = no" for signal <data_d2>.
    Found 1-bit register for signal <data_d1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mpmc_srl_delay_5> synthesized.

Synthesizing Unit <mpmc_srl_delay_6>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_srl_delay.v".
        C_DELAY = 5'b00010
    Set property "equivalent_register_removal = no" for signal <data_d2>.
    Found 1-bit register for signal <data_d2>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mpmc_srl_delay_6> synthesized.

Synthesizing Unit <mpmc_srl_delay_7>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_srl_delay.v".
        C_DELAY = 5'b00000
    Set property "equivalent_register_removal = no" for signal <data_d2>.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mpmc_srl_delay_7> synthesized.

Synthesizing Unit <arbiter>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arbiter.v".
        C_FAMILY = "virtex6"
        C_USE_INIT_PUSH = 1'b0
        C_INCLUDE_ECC_SUPPORT = 0
        C_NUM_PORTS = 3
        C_PIPELINE_ADDRACK = 8'b11111111
        C_PI_DATA_WIDTH = 8'b00000001
        C_CP_PIPELINE = 1'b1
        C_MAX_REQ_ALLOWED_INT = 1
        C_ARB_PORT_ENCODING_WIDTH = 2
        C_ARB_PATTERN_TYPE_WIDTH = 4
        C_ARB_PATTERN_TYPE_DECODE_WIDTH = 16
        C_ARB_SEQUENCE_ENCODING_WIDTH = 4
        C_ARB_BRAM_ADDR_WIDTH = 9
        C_ARB_PIPELINE = 1
        C_REQ_PENDING_CNTR_WIDTH = 1
        C_PORT_FOR_WRITE_TRAINING_PATTERN = 0
        C_ARB0_ALGO = "ROUND_ROBIN"
        C_BASEADDR_ARB0 = 9'b000000000
        C_HIGHADDR_ARB0 = 32'b00000000000000000000000000000111
        C_BASEADDR_ARB1 = 9'b000010000
        C_HIGHADDR_ARB1 = 9'b000011111
        C_BASEADDR_ARB2 = 9'b000100000
        C_HIGHADDR_ARB2 = 9'b000101111
        C_BASEADDR_ARB3 = 9'b000110000
        C_HIGHADDR_ARB3 = 9'b000111111
        C_BASEADDR_ARB4 = 9'b001000000
        C_HIGHADDR_ARB4 = 9'b001001111
        C_BASEADDR_ARB5 = 9'b001010000
        C_HIGHADDR_ARB5 = 9'b001011111
        C_BASEADDR_ARB6 = 9'b001100000
        C_HIGHADDR_ARB6 = 9'b001101111
        C_BASEADDR_ARB7 = 9'b001110000
        C_HIGHADDR_ARB7 = 9'b001111111
        C_BASEADDR_ARB8 = 9'b010000000
        C_HIGHADDR_ARB8 = 9'b010001111
        C_BASEADDR_ARB9 = 9'b010010000
        C_HIGHADDR_ARB9 = 9'b010011111
        C_BASEADDR_ARB10 = 9'b010100000
        C_HIGHADDR_ARB10 = 9'b010101111
        C_BASEADDR_ARB11 = 9'b010110000
        C_HIGHADDR_ARB11 = 9'b010111111
        C_BASEADDR_ARB12 = 9'b011000000
        C_HIGHADDR_ARB12 = 9'b011001111
        C_BASEADDR_ARB13 = 9'b011010000
        C_HIGHADDR_ARB13 = 9'b011011111
        C_BASEADDR_ARB14 = 9'b011100000
        C_HIGHADDR_ARB14 = 9'b011101111
        C_BASEADDR_ARB15 = 9'b011110000
        C_HIGHADDR_ARB15 = 9'b011111111
        C_ARB_BRAM_SRVAL_A = 36'b000000000000000000000000000000000000
        C_ARB_BRAM_SRVAL_B = 36'b000000000000000000000000000000000000
        C_ARB_BRAM_INIT_00 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_ARB_BRAM_INIT_01 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_02 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
        C_ARB_BRAM_INIT_03 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_04 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_ARB_BRAM_INIT_05 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_06 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
        C_ARB_BRAM_INIT_07 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_08 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_09 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_10 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_11 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_12 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_13 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_14 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_15 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_16 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_17 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_18 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_19 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_20 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_21 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_22 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_23 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_24 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_25 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_26 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_27 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_28 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_29 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_30 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_31 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_32 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_33 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_34 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_35 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_36 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_37 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_38 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_39 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_WORD_WRITE_SEQ = 0
        C_WORD_READ_SEQ = 1
        C_DOUBLEWORD_WRITE_SEQ = 2
        C_DOUBLEWORD_READ_SEQ = 3
        C_CL4_WRITE_SEQ = 4
        C_CL4_READ_SEQ = 5
        C_CL8_WRITE_SEQ = 6
        C_CL8_READ_SEQ = 7
        C_B16_WRITE_SEQ = 8
        C_B16_READ_SEQ = 9
        C_B32_WRITE_SEQ = 10
        C_B32_READ_SEQ = 11
        C_B64_WRITE_SEQ = 12
        C_B64_READ_SEQ = 13
        C_REFH_SEQ = 14
        C_NOP_SEQ = 15
WARNING:Xst:647 - Input <Arb_Sequence<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Arb_LoadSequence> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <arb_portnum>.
    Found 3-bit register for signal <rnw_i>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <arbiter> synthesized.

Synthesizing Unit <arb_acknowledge>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_acknowledge.v".
        C_NUM_PORTS = 3
        C_PIPELINE_ADDRACK = 8'b11111111
        C_MAX_REQ_ALLOWED_INT = 1
        C_REQ_PENDING_CNTR_WIDTH = 1
        C_ARB_PIPELINE = 1
        C_WORD_WRITE_SEQ = 0
        C_WORD_READ_SEQ = 1
        C_DOUBLEWORD_WRITE_SEQ = 2
        C_DOUBLEWORD_READ_SEQ = 3
        C_CL4_WRITE_SEQ = 4
        C_CL4_READ_SEQ = 5
        C_CL8_WRITE_SEQ = 6
        C_CL8_READ_SEQ = 7
        C_B16_WRITE_SEQ = 8
        C_B16_READ_SEQ = 9
        C_B32_WRITE_SEQ = 10
        C_B32_READ_SEQ = 11
        C_B64_WRITE_SEQ = 12
        C_B64_READ_SEQ = 13
    Found 1-bit register for signal <pi_addrack_i2<1>>.
    Found 1-bit register for signal <pi_addrack_i2<2>>.
    Found 1-bit register for signal <pi_reqpending_cnt<0>>.
    Found 1-bit register for signal <pi_reqpending_cnt<1>>.
    Found 1-bit register for signal <pi_reqpending_cnt<2>>.
    Found 1-bit register for signal <pi_reqpending_i<0>>.
    Found 1-bit register for signal <pi_reqpending_i<1>>.
    Found 1-bit register for signal <pi_reqpending_i<2>>.
    Found 3-bit register for signal <PI_ReqPending>.
    Found 1-bit register for signal <pi_addrack_i2<0>>.
    Found 1-bit adder for signal <pi_reqpending_cnt[0]_PWR_81_o_add_12_OUT<0>> created at line 178.
    Found 1-bit adder for signal <pi_reqpending_cnt[1]_PWR_81_o_add_15_OUT<0>> created at line 178.
    Found 1-bit adder for signal <pi_reqpending_cnt[2]_PWR_81_o_add_18_OUT<0>> created at line 178.
    Found 1-bit comparator greater for signal <pi_reqallowed<0>> created at line 222
    Found 1-bit comparator greater for signal <pi_reqallowed<1>> created at line 222
    Found 1-bit comparator greater for signal <pi_reqallowed<2>> created at line 222
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <arb_acknowledge> synthesized.

Synthesizing Unit <arb_pattern_start>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_pattern_start.v".
        C_FAMILY = "virtex6"
        C_NUM_PORTS = 3
        C_ARB_PORT_ENCODING_WIDTH = 2
        C_CP_PIPELINE = 1'b1
        C_ARB_PIPELINE = 1
        C_ARB0_ALGO = "ROUND_ROBIN"
WARNING:Xst:647 - Input <Arb_PortNum<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <inst_fixed_arb_algo.pi_arbpatternstart_i1_tmp>.
    Found 1-bit register for signal <ctrl_maint_i1>.
    Found 1-bit register for signal <ctrl_maint_i2>.
    Found 1-bit register for signal <pi_arbpatternstart_i2>.
    Found 1-bit register for signal <Arb_PatternStart>.
    Found 1-bit register for signal <ctrl_complete_d1>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <arb_pattern_start> synthesized.

Synthesizing Unit <arb_which_port>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_which_port.v".
        C_FAMILY = "virtex6"
        C_USE_INIT_PUSH = 1'b0
        C_NUM_PORTS = 3
        C_ARB_PORT_ENCODING_WIDTH = 2
        C_ARB_PIPELINE = 1
        C_CP_PIPELINE = 1'b1
        C_PORT_FOR_WRITE_TRAINING_PATTERN = 0
        C_ARB0_ALGO = "ROUND_ROBIN"
WARNING:Xst:647 - Input <PhyIF_Ctrl_InitDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <Arb_WhichPort>.
    Found 3-bit register for signal <Arb_WhichPort_Decode>.
    Found 1-bit register for signal <ctrl_complete_d1>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <arb_which_port> synthesized.

Synthesizing Unit <arb_req_pending_muxes>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_req_pending_muxes.v".
        C_NUM_PORTS = 3
        C_ARB_PORT_ENCODING_WIDTH = 2
    Summary:
	inferred   3 Multiplexer(s).
Unit <arb_req_pending_muxes> synthesized.

Synthesizing Unit <high_priority_select>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/high_priority_select.v".
        C_FAMILY = "virtex6"
        C_NUM_PORTS = 3
        C_PI_D_WIDTH = 2
WARNING:Xst:647 - Input <PI_Rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <pi_q_i<0>>.
    Found 1-bit register for signal <pi_q_i<3>>.
    Found 1-bit register for signal <pi_q_i<2>>.
    Found 1-bit register for signal <pi_q_i<5>>.
    Found 1-bit register for signal <pi_q_i<4>>.
    Found 1-bit register for signal <pi_q_i<1>>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <high_priority_select> synthesized.

Synthesizing Unit <arb_pattern_type>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_pattern_type.v".
        C_FAMILY = "virtex6"
        C_INCLUDE_ECC_SUPPORT = 0
        C_NUM_PORTS = 3
        C_PI_DATA_WIDTH = 8'b00000001
        C_ARB_PORT_ENCODING_WIDTH = 2
        C_ARB_PATTERN_TYPE_WIDTH = 4
        C_ARB_PATTERN_TYPE_DECODE_WIDTH = 16
        C_CP_PIPELINE = 1'b1
        C_MAX_REQ_ALLOWED_INT = 1
        C_WORD_WRITE_SEQ = 0
        C_WORD_READ_SEQ = 1
        C_DOUBLEWORD_WRITE_SEQ = 2
        C_DOUBLEWORD_READ_SEQ = 3
        C_CL4_WRITE_SEQ = 4
        C_CL4_READ_SEQ = 5
        C_CL8_WRITE_SEQ = 6
        C_CL8_READ_SEQ = 7
        C_B16_WRITE_SEQ = 8
        C_B16_READ_SEQ = 9
        C_B32_WRITE_SEQ = 10
        C_B32_READ_SEQ = 11
        C_B64_WRITE_SEQ = 12
        C_B64_READ_SEQ = 13
        C_REFH_SEQ = 14
        C_NOP_SEQ = 15
WARNING:Xst:647 - Input <Ctrl_Idle> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_Complete> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_InitializeMemory> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Arb_PatternStart> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Ctrl_Maint_d1>.
    Found 1-bit register for signal <Ctrl_Maint_Enable_d1>.
    Found 4-bit register for signal <Arb_PatternType>.
    Found 1-bit register for signal <Arb_RdModWr>.
    Found 3-bit register for signal <PI_ArbPatternType_Pop_d1>.
    Found 16x16-bit Read Only RAM for signal <Arb_PatternType_Decode>
    Found 1-bit 4-to-1 multiplexer for signal <pi_arbrdmodwr_i2> created at line 230.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <arb_pattern_type> synthesized.

Synthesizing Unit <arb_pattern_type_fifo_1>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_pattern_type_fifo.v".
        C_PI_DATA_WIDTH = 1'b1
        C_INCLUDE_ECC_SUPPORT = 0
        C_ARB_PATTERN_TYPE_WIDTH = 4
        C_MAX_REQ_ALLOWED_INT = 1
        C_WORD_WRITE_SEQ = 0
        C_WORD_READ_SEQ = 1
        C_DOUBLEWORD_WRITE_SEQ = 2
        C_DOUBLEWORD_READ_SEQ = 3
        C_CL4_WRITE_SEQ = 4
        C_CL4_READ_SEQ = 5
        C_CL8_WRITE_SEQ = 6
        C_CL8_READ_SEQ = 7
        C_B16_WRITE_SEQ = 8
        C_B16_READ_SEQ = 9
        C_B32_WRITE_SEQ = 10
        C_B32_READ_SEQ = 11
        C_B64_WRITE_SEQ = 12
        C_B64_READ_SEQ = 13
        C_REFH_SEQ = 14
        C_NOP_SEQ = 15
WARNING:Xst:647 - Input <PI_Size<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x4-bit Read Only RAM for signal <pi_arbpatterntype_i>
    Summary:
	inferred   1 RAM(s).
Unit <arb_pattern_type_fifo_1> synthesized.

Synthesizing Unit <mpmc_ctrl_path_fifo>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_ctrl_path_fifo.v".
        C_FIFO_DEPTH = 2
        C_FIFO_ADDR_WIDTH = 1
        C_DATA_WIDTH = 4
    Found 1-bit register for signal <popaddr>.
    Found 1-bit register for signal <fifo_reg<3>>.
    Found 1-bit register for signal <fifo_reg<2>>.
    Found 1-bit register for signal <fifo_reg<1>>.
    Found 1-bit register for signal <fifo_reg<0>>.
    Found 1-bit register for signal <fifo_reg<7>>.
    Found 1-bit register for signal <fifo_reg<6>>.
    Found 1-bit register for signal <fifo_reg<5>>.
    Found 1-bit register for signal <fifo_reg<4>>.
    Found 1-bit register for signal <pushaddr>.
    Found 1-bit adder for signal <pushaddr[0]_PWR_88_o_add_1_OUT<0>> created at line 107.
    Found 1-bit adder for signal <popaddr[0]_PWR_88_o_add_3_OUT<0>> created at line 113.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <mpmc_ctrl_path_fifo> synthesized.

Synthesizing Unit <mpmc_srl_fifo_nto1_mux>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_srl_fifo_nto1_mux.v".
        C_RATIO = 2
        C_SEL_WIDTH = 1
        C_DATAOUT_WIDTH = 4
    Summary:
	inferred   1 Multiplexer(s).
Unit <mpmc_srl_fifo_nto1_mux> synthesized.

Synthesizing Unit <arb_pattern_type_fifo_2>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_pattern_type_fifo.v".
        C_PI_DATA_WIDTH = 1'b0
        C_INCLUDE_ECC_SUPPORT = 0
        C_ARB_PATTERN_TYPE_WIDTH = 4
        C_MAX_REQ_ALLOWED_INT = 1
        C_WORD_WRITE_SEQ = 0
        C_WORD_READ_SEQ = 1
        C_DOUBLEWORD_WRITE_SEQ = 2
        C_DOUBLEWORD_READ_SEQ = 3
        C_CL4_WRITE_SEQ = 4
        C_CL4_READ_SEQ = 5
        C_CL8_WRITE_SEQ = 6
        C_CL8_READ_SEQ = 7
        C_B16_WRITE_SEQ = 8
        C_B16_READ_SEQ = 9
        C_B32_WRITE_SEQ = 10
        C_B32_READ_SEQ = 11
        C_B64_WRITE_SEQ = 12
        C_B64_READ_SEQ = 13
        C_REFH_SEQ = 14
        C_NOP_SEQ = 15
WARNING:Xst:647 - Input <PI_Size<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x4-bit Read Only RAM for signal <pi_arbpatterntype_i>
    Summary:
	inferred   1 RAM(s).
Unit <arb_pattern_type_fifo_2> synthesized.

Synthesizing Unit <arb_pattern_type_muxes>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/arb_pattern_type_muxes.v".
        C_NUM_PORTS = 3
        C_ARB_PORT_ENCODING_WIDTH = 2
        C_ARB_PATTERN_TYPE_WIDTH = 4
    Found 4-bit 4-to-1 multiplexer for signal <PI_ArbPatternType_O> created at line 109.
    Summary:
	inferred   1 Multiplexer(s).
Unit <arb_pattern_type_muxes> synthesized.

Synthesizing Unit <mpmc_data_path>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_data_path.v".
        C_FAMILY = "virtex6"
        C_USE_INIT_PUSH = 1'b0
        C_PI_WRFIFO_TYPE = 16'b1111111111110011
        C_WRFIFO_TML_PIPELINE = 1
        C_WRFIFO_PI_PIPELINE = 8'b11111111
        C_WRFIFO_MEM_PIPELINE = 8'b11111111
        C_PI_RDFIFO_TYPE = 16'b1111111111111111
        C_RDFIFO_MAX_FANOUT = 0
        C_RDFIFO_PI_PIPELINE = 8'b11111111
        C_RDFIFO_MEM_PIPELINE = 8'b11111111
        C_NUM_PORTS = 3
        C_IS_DDR = 1'b1
        C_MEM_DATA_WIDTH = 128
        C_PI_ADDR_WIDTH = 32
        C_PIX_DATA_WIDTH_MAX = 64
        C_PI_DATA_WIDTH = 8'b00000001
        C_INCLUDE_ECC_SUPPORT = 0
        C_CTRL_DP_WRFIFO_WHICHPORT_REP = 32'b00000000000000000000000000001000
        C_PORT_FOR_WRITE_TRAINING_PATTERN = 0
        C_ARB_PORT_ENCODING_WIDTH = 2
WARNING:Xst:647 - Input <Rst<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_WrFIFO_Flush<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_WrFIFO_Push<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_PhyIF_Force_DM<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_DP_WrFIFO_Pop<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_DP_WrFIFO_WhichPort_Decode<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PhyIF_Ctrl_InitDone<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_WrFIFO_Data<191:160>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_WrFIFO_Data<127:64>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_WrFIFO_BE<23:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_WrFIFO_BE<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <gen_tml_pipeline.gen_noecc.DP_PhyIF_BE_O_i1a>.
    Found 128-bit register for signal <DP_PhyIF_DQ_O_i2>.
    Found 16-bit register for signal <DP_PhyIF_BE_O_i2>.
    Found 1-bit register for signal <gen_write_fifos[0].gen_fifos.PhyIF_Ctrl_InitDone_d1>.
    Found 1-bit register for signal <gen_write_fifos[2].gen_fifos.PhyIF_Ctrl_InitDone_d1>.
    Found 1-bit register for signal <PI_RdFIFO_Flush_tmp<0>>.
    Found 1-bit register for signal <PI_RdFIFO_Flush_tmp<1>>.
    Found 1-bit register for signal <PI_RdFIFO_Flush_tmp<2>>.
    Found 128-bit register for signal <gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a>.
    Summary:
	inferred 293 D-type flip-flop(s).
Unit <mpmc_data_path> synthesized.

Synthesizing Unit <mpmc_write_fifo_1>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_write_fifo.v".
        C_FAMILY = "virtex6"
        C_USE_INIT_PUSH = 1'b0
        C_FIFO_TYPE = 2'b11
        C_PI_PIPELINE = 1'b1
        C_MEM_PIPELINE = 1'b1
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 64
        C_MEM_DATA_WIDTH = 128
WARNING:Xst:647 - Input <Addr<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InitDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <gen_pushaddr_special_case.next_push_lsbs>.
    Found 5-bit register for signal <gen_pushaddr_special_case.next_push_incvalue>.
    Found 11-bit register for signal <gen_pushaddr_special_case.pushaddr_tmp>.
    Found 7-bit register for signal <pushaddr_r<10:4>>.
    Found 11-bit register for signal <popaddr>.
    Found 1-bit register for signal <next_push_is_word>.
    Found 5-bit subtractor for signal <gen_pushaddr_special_case.next_push_incvalue_tmp> created at line 230.
    Found 11-bit adder for signal <pushaddr[10]_GND_91_o_add_9_OUT> created at line 256.
    Found 11-bit adder for signal <gen_pushaddr_special_case.pushaddr_tmp[10]_GND_91_o_add_10_OUT> created at line 258.
    Found 11-bit adder for signal <popaddr[10]_GND_91_o_add_18_OUT> created at line 313.
    Found 7-bit comparator equal for signal <Empty> created at line 317
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <mpmc_write_fifo_1> synthesized.

Synthesizing Unit <mpmc_bram_fifo_1>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_bram_fifo.v".
        C_FAMILY = "virtex6"
        C_USE_INIT_PUSH = 1'b0
        C_INPUT_PIPELINE = 1'b1
        C_OUTPUT_PIPELINE = 1'b1
        C_ADDR_WIDTH = 10
        C_INPUT_DATA_WIDTH = 64
        C_OUTPUT_DATA_WIDTH = 128
        C_DIRECTION = "write"
    Set property "syn_keep = 1" for signal <PopData_r<127:112>>.
    Set property "syn_keep = 1" for signal <PopData_r<111:96>>.
    Set property "syn_keep = 1" for signal <PopData_r<95:80>>.
    Set property "syn_keep = 1" for signal <PopData_r<79:64>>.
    Set property "syn_keep = 1" for signal <PopData_r<63:48>>.
    Set property "syn_keep = 1" for signal <PopData_r<47:32>>.
    Set property "syn_keep = 1" for signal <PopData_r<31:16>>.
    Set property "syn_keep = 1" for signal <PopData_r<15:0>>.
    Set property "syn_keep = 1" for signal <PopParity_r<15:14>>.
    Set property "syn_keep = 1" for signal <PopParity_r<13:12>>.
    Set property "syn_keep = 1" for signal <PopParity_r<11:10>>.
    Set property "syn_keep = 1" for signal <PopParity_r<9:8>>.
    Set property "syn_keep = 1" for signal <PopParity_r<7:6>>.
    Set property "syn_keep = 1" for signal <PopParity_r<5:4>>.
    Set property "syn_keep = 1" for signal <PopParity_r<3:2>>.
    Set property "syn_keep = 1" for signal <PopParity_r<1:0>>.
WARNING:Xst:647 - Input <PushAddr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InitData<127:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PopAddr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InitPush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Push_r>.
    Found 64-bit register for signal <PushData_r>.
    Found 8-bit register for signal <PushParity_r>.
    Found 1-bit register for signal <gen_output_pipeline.gen_write.Pop_d1>.
    Found 128-bit register for signal <PopData>.
    Found 16-bit register for signal <PopParity>.
    Found 8-bit register for signal <PushAddr_r<9:2>>.
INFO:Xst:2774 - HDL ADVISOR - keep property attached to signal PopData_r<127:112> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - keep property attached to signal PopData_r<95:80> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - keep property attached to signal PopParity_r<15:14> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - keep property attached to signal PopParity_r<9:8> may hinder XST clustering optimizations.
    Summary:
	inferred 226 D-type flip-flop(s).
Unit <mpmc_bram_fifo_1> synthesized.

Synthesizing Unit <mpmc_write_fifo_2>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_write_fifo.v".
        C_FAMILY = "virtex6"
        C_USE_INIT_PUSH = 1'b0
        C_FIFO_TYPE = 2'b11
        C_PI_PIPELINE = 1'b1
        C_MEM_PIPELINE = 1'b1
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_MEM_DATA_WIDTH = 128
WARNING:Xst:647 - Input <Addr<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InitDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <gen_pushaddr_special_case.next_push_lsbs>.
    Found 5-bit register for signal <gen_pushaddr_special_case.next_push_incvalue>.
    Found 11-bit register for signal <gen_pushaddr_special_case.pushaddr_tmp>.
    Found 7-bit register for signal <pushaddr_r<10:4>>.
    Found 11-bit register for signal <popaddr>.
    Found 1-bit register for signal <next_push_is_word>.
    Found 5-bit subtractor for signal <gen_pushaddr_special_case.next_push_incvalue_tmp> created at line 230.
    Found 11-bit adder for signal <pushaddr[10]_GND_94_o_add_12_OUT> created at line 256.
    Found 11-bit adder for signal <gen_pushaddr_special_case.pushaddr_tmp[10]_GND_94_o_add_13_OUT> created at line 258.
    Found 11-bit adder for signal <popaddr[10]_GND_94_o_add_21_OUT> created at line 313.
    Found 7-bit comparator equal for signal <Empty> created at line 317
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <mpmc_write_fifo_2> synthesized.

Synthesizing Unit <mpmc_bram_fifo_2>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_bram_fifo.v".
        C_FAMILY = "virtex6"
        C_USE_INIT_PUSH = 1'b0
        C_INPUT_PIPELINE = 1'b1
        C_OUTPUT_PIPELINE = 1'b1
        C_ADDR_WIDTH = 10
        C_INPUT_DATA_WIDTH = 32
        C_OUTPUT_DATA_WIDTH = 128
        C_DIRECTION = "write"
    Set property "syn_keep = 1" for signal <PopData_r<127:120>>.
    Set property "syn_keep = 1" for signal <PopData_r<119:112>>.
    Set property "syn_keep = 1" for signal <PopData_r<111:104>>.
    Set property "syn_keep = 1" for signal <PopData_r<103:96>>.
    Set property "syn_keep = 1" for signal <PopData_r<95:88>>.
    Set property "syn_keep = 1" for signal <PopData_r<87:80>>.
    Set property "syn_keep = 1" for signal <PopData_r<79:72>>.
    Set property "syn_keep = 1" for signal <PopData_r<71:64>>.
    Set property "syn_keep = 1" for signal <PopData_r<63:56>>.
    Set property "syn_keep = 1" for signal <PopData_r<55:48>>.
    Set property "syn_keep = 1" for signal <PopData_r<47:40>>.
    Set property "syn_keep = 1" for signal <PopData_r<39:32>>.
    Set property "syn_keep = 1" for signal <PopData_r<31:24>>.
    Set property "syn_keep = 1" for signal <PopData_r<23:16>>.
    Set property "syn_keep = 1" for signal <PopData_r<15:8>>.
    Set property "syn_keep = 1" for signal <PopData_r<7:0>>.
    Set property "syn_keep = 1" for signal <PopParity_r<15>>.
    Set property "syn_keep = 1" for signal <PopParity_r<14>>.
    Set property "syn_keep = 1" for signal <PopParity_r<13>>.
    Set property "syn_keep = 1" for signal <PopParity_r<12>>.
    Set property "syn_keep = 1" for signal <PopParity_r<11>>.
    Set property "syn_keep = 1" for signal <PopParity_r<10>>.
    Set property "syn_keep = 1" for signal <PopParity_r<9>>.
    Set property "syn_keep = 1" for signal <PopParity_r<8>>.
    Set property "syn_keep = 1" for signal <PopParity_r<7>>.
    Set property "syn_keep = 1" for signal <PopParity_r<6>>.
    Set property "syn_keep = 1" for signal <PopParity_r<5>>.
    Set property "syn_keep = 1" for signal <PopParity_r<4>>.
    Set property "syn_keep = 1" for signal <PopParity_r<3>>.
    Set property "syn_keep = 1" for signal <PopParity_r<2>>.
    Set property "syn_keep = 1" for signal <PopParity_r<1>>.
    Set property "syn_keep = 1" for signal <PopParity_r<0>>.
WARNING:Xst:647 - Input <PushAddr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InitData<127:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PopAddr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InitPush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Push_r>.
    Found 32-bit register for signal <PushData_r>.
    Found 4-bit register for signal <PushParity_r>.
    Found 1-bit register for signal <gen_output_pipeline.gen_write.Pop_d1>.
    Found 128-bit register for signal <PopData>.
    Found 16-bit register for signal <PopParity>.
    Found 8-bit register for signal <PushAddr_r<9:2>>.
INFO:Xst:2774 - HDL ADVISOR - keep property attached to signal PopData_r<127:120> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - keep property attached to signal PopData_r<95:88> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - keep property attached to signal PopParity_r<15> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - keep property attached to signal PopParity_r<9> may hinder XST clustering optimizations.
    Summary:
	inferred 190 D-type flip-flop(s).
Unit <mpmc_bram_fifo_2> synthesized.

Synthesizing Unit <mpmc_srl_fifo_nto1_ormux_1>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_srl_fifo_nto1_ormux.v".
        C_RATIO = 3
        C_SEL_WIDTH = 2
        C_DATAOUT_WIDTH = 32'b00000000000000000000000000010000
WARNING:Xst:647 - Input <Sel<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mpmc_srl_fifo_nto1_ormux_1> synthesized.

Synthesizing Unit <mpmc_srl_fifo_nto1_ormux_2>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_srl_fifo_nto1_ormux.v".
        C_RATIO = 3
        C_SEL_WIDTH = 2
        C_DATAOUT_WIDTH = 32'b00000000000000000000000000000010
WARNING:Xst:647 - Input <Sel<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mpmc_srl_fifo_nto1_ormux_2> synthesized.

Synthesizing Unit <mpmc_read_fifo_1>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_read_fifo.v".
        C_FAMILY = "virtex6"
        C_FIFO_TYPE = 2'b11
        C_PI_PIPELINE = 1'b1
        C_MEM_PIPELINE = 1'b1
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 64
        C_MEM_DATA_WIDTH = 128
        C_IS_DDR = 1'b1
WARNING:Xst:647 - Input <Addr<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_read_fifo.v" line 1135: Output port <PopParity> of the instance <gen_fifos_bram.mpmc_bram_fifo_0> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <num_xfers_in_fifo>.
    Found 1-bit register for signal <idle_d1>.
    Found 1-bit register for signal <xfer_fifo_addr_we>.
    Found 2-bit register for signal <xfer_fifo_pushaddr>.
    Found 2-bit register for signal <xfer_fifo_popaddr>.
    Found 7-bit register for signal <lutaddr_baseaddr_i2>.
    Found 7-bit register for signal <lutaddr_highaddr_i2>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_baseaddr_i2d>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_highaddr_i2d>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_baseaddr_i2c>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_highaddr_i2c>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_baseaddr_i2b>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_highaddr_i2b>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_baseaddr_i2a>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_highaddr_i2a>.
    Found 1-bit register for signal <last_pop_d1>.
    Found 7-bit register for signal <lutaddr>.
    Found 7-bit register for signal <lutaddr_highaddr_d1>.
    Found 4-bit register for signal <rdwdaddr_i>.
    Found 4-bit register for signal <gen_rdwdaddr_pipeline.rdwdaddr_i2>.
    Found 11-bit register for signal <pushaddr>.
    Found 7-bit register for signal <pushaddr_r<10:4>>.
    Found 1-bit register for signal <gen_popaddr_special_case.next_pop_lsbs_i2>.
    Found 5-bit register for signal <gen_popaddr_special_case.next_pop_incvalue_i3>.
    Found 1-bit register for signal <next_pop_lsbs_i2d>.
    Found 5-bit register for signal <next_pop_incvalue_i3d>.
    Found 1-bit register for signal <next_pop_lsbs_i2c>.
    Found 5-bit register for signal <next_pop_incvalue_i3c>.
    Found 1-bit register for signal <next_pop_lsbs_i2b>.
    Found 5-bit register for signal <next_pop_incvalue_i3b>.
    Found 1-bit register for signal <next_pop_lsbs_i2a>.
    Found 5-bit register for signal <next_pop_incvalue_i3a>.
    Found 11-bit register for signal <gen_popaddr_special_case.popaddr_i>.
    Found 1-bit register for signal <flush_d1>.
    Found 5-bit subtractor for signal <num_xfers_in_fifo[4]_GND_99_o_sub_3_OUT> created at line 240.
    Found 5-bit subtractor for signal <gen_popaddr_special_case.next_pop_incvalue_i1> created at line 902.
    Found 5-bit adder for signal <num_xfers_in_fifo[4]_GND_99_o_add_3_OUT> created at line 242.
    Found 2-bit adder for signal <xfer_fifo_pushaddr[1]_GND_99_o_add_13_OUT> created at line 274.
    Found 2-bit adder for signal <xfer_fifo_popaddr[1]_GND_99_o_add_16_OUT> created at line 279.
    Found 3-bit adder for signal <n0261[2:0]> created at line 399.
    Found 4-bit adder for signal <n0263[1:4]> created at line 411.
    Found 7-bit adder for signal <lutaddr[6]_GND_99_o_add_78_OUT> created at line 780.
    Found 11-bit adder for signal <pushaddr[10]_GND_99_o_add_104_OUT> created at line 861.
    Found 11-bit adder for signal <popaddr[10]_GND_99_o_add_139_OUT> created at line 986.
    Found 16x4-bit Read Only RAM for signal <_n0371>
    Found 7-bit 4-to-1 multiplexer for signal <gen_xfer_fifo.lutaddr_baseaddr_i3> created at line 737.
    Found 7-bit 4-to-1 multiplexer for signal <gen_xfer_fifo.lutaddr_highaddr_i3> created at line 737.
    Found 1-bit 4-to-1 multiplexer for signal <next_pop_lsbs_i3> created at line 956.
    Found 5-bit 4-to-1 multiplexer for signal <next_pop_incvalue_i4> created at line 956.
    Found 7-bit comparator equal for signal <last_pop> created at line 787
    Found 7-bit comparator equal for signal <pushaddr_r[10]_popaddr[10]_equal_145_o> created at line 1041
    Summary:
	inferred   1 RAM(s).
	inferred   9 Adder/Subtractor(s).
	inferred 164 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <mpmc_read_fifo_1> synthesized.

Synthesizing Unit <mpmc_bram_fifo_3>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_bram_fifo.v".
        C_FAMILY = "virtex6"
        C_USE_INIT_PUSH = 1'b0
        C_INPUT_PIPELINE = 1'b1
        C_OUTPUT_PIPELINE = 1'b1
        C_ADDR_WIDTH = 10
        C_INPUT_DATA_WIDTH = 128
        C_OUTPUT_DATA_WIDTH = 64
        C_DIRECTION = "read"
    Set property "syn_keep = 1" for signal <PopData_r>.
    Set property "syn_keep = 1" for signal <PopParity_r>.
WARNING:Xst:647 - Input <PushAddr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InitData<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PopAddr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InitPush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Push_r>.
    Found 128-bit register for signal <PushData_r>.
    Found 64-bit register for signal <PopData>.
    Found 8-bit register for signal <PopParity>.
    Found 8-bit register for signal <PushAddr_r<9:2>>.
    WARNING:Xst:2404 -  FFs/Latches <PushParity_r<15:0>> (without init value) have a constant value of 0 in block <mpmc_bram_fifo_3>.
INFO:Xst:2774 - HDL ADVISOR - keep property attached to signal PopData_r may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - keep property attached to signal PopParity_r may hinder XST clustering optimizations.
    Summary:
	inferred 209 D-type flip-flop(s).
Unit <mpmc_bram_fifo_3> synthesized.

Synthesizing Unit <mpmc_read_fifo_2>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_read_fifo.v".
        C_FAMILY = "virtex6"
        C_FIFO_TYPE = 2'b11
        C_PI_PIPELINE = 1'b1
        C_MEM_PIPELINE = 1'b1
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_MEM_DATA_WIDTH = 128
        C_IS_DDR = 1'b1
WARNING:Xst:647 - Input <Addr<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_read_fifo.v" line 1135: Output port <PopParity> of the instance <gen_fifos_bram.mpmc_bram_fifo_0> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <num_xfers_in_fifo>.
    Found 1-bit register for signal <idle_d1>.
    Found 1-bit register for signal <xfer_fifo_addr_we>.
    Found 2-bit register for signal <xfer_fifo_pushaddr>.
    Found 2-bit register for signal <xfer_fifo_popaddr>.
    Found 7-bit register for signal <lutaddr_baseaddr_i2>.
    Found 7-bit register for signal <lutaddr_highaddr_i2>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_baseaddr_i2d>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_highaddr_i2d>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_baseaddr_i2c>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_highaddr_i2c>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_baseaddr_i2b>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_highaddr_i2b>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_baseaddr_i2a>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_highaddr_i2a>.
    Found 1-bit register for signal <last_pop_d1>.
    Found 7-bit register for signal <lutaddr>.
    Found 7-bit register for signal <lutaddr_highaddr_d1>.
    Found 4-bit register for signal <rdwdaddr_i>.
    Found 4-bit register for signal <gen_rdwdaddr_pipeline.rdwdaddr_i2>.
    Found 11-bit register for signal <pushaddr>.
    Found 7-bit register for signal <pushaddr_r<10:4>>.
    Found 2-bit register for signal <gen_popaddr_special_case.next_pop_lsbs_i2>.
    Found 5-bit register for signal <gen_popaddr_special_case.next_pop_incvalue_i3>.
    Found 2-bit register for signal <next_pop_lsbs_i2d>.
    Found 5-bit register for signal <next_pop_incvalue_i3d>.
    Found 2-bit register for signal <next_pop_lsbs_i2c>.
    Found 5-bit register for signal <next_pop_incvalue_i3c>.
    Found 2-bit register for signal <next_pop_lsbs_i2b>.
    Found 5-bit register for signal <next_pop_incvalue_i3b>.
    Found 2-bit register for signal <next_pop_lsbs_i2a>.
    Found 5-bit register for signal <next_pop_incvalue_i3a>.
    Found 11-bit register for signal <gen_popaddr_special_case.popaddr_i>.
    Found 1-bit register for signal <flush_d1>.
    Found 5-bit subtractor for signal <num_xfers_in_fifo[4]_GND_102_o_sub_3_OUT> created at line 240.
    Found 5-bit subtractor for signal <gen_popaddr_special_case.next_pop_incvalue_i1> created at line 902.
    Found 5-bit adder for signal <num_xfers_in_fifo[4]_GND_102_o_add_3_OUT> created at line 242.
    Found 2-bit adder for signal <xfer_fifo_pushaddr[1]_GND_102_o_add_13_OUT> created at line 274.
    Found 2-bit adder for signal <xfer_fifo_popaddr[1]_GND_102_o_add_16_OUT> created at line 279.
    Found 4-bit adder for signal <n0290[1:4]> created at line 319.
    Found 5-bit adder for signal <n0292[4:0]> created at line 331.
    Found 7-bit adder for signal <lutaddr[6]_GND_102_o_add_78_OUT> created at line 780.
    Found 11-bit adder for signal <pushaddr[10]_GND_102_o_add_116_OUT> created at line 861.
    Found 11-bit adder for signal <popaddr[10]_GND_102_o_add_162_OUT> created at line 986.
    Found 32x4-bit Read Only RAM for signal <_n0428>
    Found 7-bit 4-to-1 multiplexer for signal <gen_xfer_fifo.lutaddr_baseaddr_i3> created at line 737.
    Found 7-bit 4-to-1 multiplexer for signal <gen_xfer_fifo.lutaddr_highaddr_i3> created at line 737.
    Found 5-bit 4-to-1 multiplexer for signal <next_pop_incvalue_i4> created at line 956.
    Found 1-bit 4-to-1 multiplexer for signal <gen_popaddr_special_case.next_pop_lsbs<1>> created at line 990.
    Found 1-bit 4-to-1 multiplexer for signal <gen_popaddr_special_case.next_pop_lsbs<0>> created at line 990.
    Found 7-bit comparator equal for signal <last_pop> created at line 787
    Found 7-bit comparator equal for signal <pushaddr_r[10]_popaddr[10]_equal_168_o> created at line 1041
    Summary:
	inferred   1 RAM(s).
	inferred   9 Adder/Subtractor(s).
	inferred 169 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <mpmc_read_fifo_2> synthesized.

Synthesizing Unit <mpmc_bram_fifo_4>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_bram_fifo.v".
        C_FAMILY = "virtex6"
        C_USE_INIT_PUSH = 1'b0
        C_INPUT_PIPELINE = 1'b1
        C_OUTPUT_PIPELINE = 1'b1
        C_ADDR_WIDTH = 10
        C_INPUT_DATA_WIDTH = 128
        C_OUTPUT_DATA_WIDTH = 32
        C_DIRECTION = "read"
    Set property "syn_keep = 1" for signal <PopData_r>.
    Set property "syn_keep = 1" for signal <PopParity_r>.
WARNING:Xst:647 - Input <PushAddr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InitData<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PopAddr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InitPush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Push_r>.
    Found 128-bit register for signal <PushData_r>.
    Found 32-bit register for signal <PopData>.
    Found 4-bit register for signal <PopParity>.
    Found 8-bit register for signal <PushAddr_r<9:2>>.
    WARNING:Xst:2404 -  FFs/Latches <PushParity_r<15:0>> (without init value) have a constant value of 0 in block <mpmc_bram_fifo_4>.
INFO:Xst:2774 - HDL ADVISOR - keep property attached to signal PopData_r may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - keep property attached to signal PopParity_r may hinder XST clustering optimizations.
    Summary:
	inferred 173 D-type flip-flop(s).
Unit <mpmc_bram_fifo_4> synthesized.

Synthesizing Unit <plbv46_pim_wrapper>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_pim_wrapper.vhd".
        C_SPLB_DWIDTH = 64
        C_SPLB_NATIVE_DWIDTH = 64
        C_SPLB_AWIDTH = 32
        C_SPLB_NUM_MASTERS = 3
        C_SPLB_MID_WIDTH = 2
        C_SPLB_P2P = 0
        C_SPLB_SUPPORT_BURSTS = 1
        C_SPLB_SMALLEST_MASTER = 32
        C_PLBV46_PIM_TYPE = "PLB"
        C_MPMC_PIM_BASEADDR = 0
        C_MPMC_PIM_HIGHADDR = 67108863
        C_MPMC_PIM_OFFSET = 0
        C_MPMC_PIM_DATA_WIDTH = 64
        C_MPMC_PIM_ADDR_WIDTH = 32
        C_MPMC_PIM_RDFIFO_LATENCY = 2
        C_MPMC_PIM_RDWDADDR_WIDTH = 4
        C_MPMC_PIM_SDR_DWIDTH = 128
        C_MPMC_PIM_MEM_HAS_BE = 1
        C_MPMC_PIM_WR_FIFO_TYPE = "BRAM"
        C_MPMC_PIM_RD_FIFO_TYPE = "BRAM"
        C_FAMILY = "virtex6"
    Summary:
	no macro.
Unit <plbv46_pim_wrapper> synthesized.

Synthesizing Unit <plbv46_pim>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_pim.vhd".
        C_SPLB_DWIDTH = 64
        C_SPLB_NATIVE_DWIDTH = 64
        C_SPLB_AWIDTH = 32
        C_SPLB_NUM_MASTERS = 3
        C_SPLB_MID_WIDTH = 2
        C_SPLB_P2P = 0
        C_SPLB_SUPPORT_BURSTS = 1
        C_SPLB_SMALLEST_MASTER = 32
        C_SPLB_PIPE_STAGES = 1
        C_PLBV46_PIM_TYPE = "PLB"
        C_MPMC_PIM_BASEADDR = "00000000000000000000000000000000"
        C_MPMC_PIM_HIGHADDR = "00001111111111111111111111111111"
        C_MPMC_PIM_OFFSET = "00000000000000000000000000000000"
        C_MPMC_PIM_DATA_WIDTH = 64
        C_MPMC_PIM_ADDR_WIDTH = 32
        C_MPMC_PIM_RDFIFO_LATENCY = 2
        C_MPMC_PIM_RDWDADDR_WIDTH = 4
        C_MPMC_PIM_SDR_DWIDTH = 128
        C_MPMC_PIM_MEM_HAS_BE = 1
        C_MPMC_PIM_WR_FIFO_TYPE = "BRAM"
        C_MPMC_PIM_RD_FIFO_TYPE = "BRAM"
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <SPLB_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_pim.vhd" line 398: Output port <Ad2rd_mid> of the instance <GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_pim.vhd" line 398: Output port <sync_rst> of the instance <GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_pim.vhd" line 398: Output port <Ad2wr_burst_64> of the instance <GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <plbv46_pim> synthesized.

Synthesizing Unit <plbv46_address_decoder>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_address_decoder.vhd".
        C_SPLB_DWIDTH = 64
        C_SPLB_NATIVE_DWIDTH = 64
        C_SPLB_AWIDTH = 32
        C_SPLB_NUM_MASTERS = 3
        C_SPLB_MID_WIDTH = 2
        C_SPLB_P2P = 0
        C_SPLB_SUPPORT_BURSTS = 1
        C_SPLB_SMALLEST_MASTER = 32
        C_PLBV46_PIM_TYPE = "PLB"
        C_MPMC_PIM_BASEADDR = "00000000000000000000000000000000"
        C_MPMC_PIM_HIGHADDR = "00001111111111111111111111111111"
        C_MPMC_PIM_OFFSET = "00000000000000000000000000000000"
        C_MPMC_PIM_DATA_WIDTH = 64
        C_MPMC_PIM_ADDR_WIDTH = 32
        C_MPMC_PIM_RDFIFO_LATENCY = 2
        C_MPMC_PIM_RDWDADDR_WIDTH = 4
        C_MPMC_PIM_SDR_DWIDTH = 128
        C_MPMC_PIM_MEM_HAS_BE = 1
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <Splb_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Plb_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Plb_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Pi2ad_wrFifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd2ad_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd2Ad_Rd_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr2ad_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <GENERATE_SHARED_REGISTERS.plb_masterid_rd_pipe>.
    Found 2-bit register for signal <GENERATE_SHARED_REGISTERS.plb_masterid_wr_pipe>.
    Found 32-bit register for signal <GENERATE_SHARED_REGISTERS.plb_abus_pipe>.
    Found 1-bit register for signal <GENERATE_SHARED_REGISTERS.plb_pavalid_pipe>.
    Found 1-bit register for signal <GENERATE_SHARED_REGISTERS.plb_savalid_pipe>.
    Found 1-bit register for signal <GENERATE_SHARED_REGISTERS.plb_rnw_pipe>.
    Found 8-bit register for signal <GENERATE_SHARED_REGISTERS.plb_be_pipe>.
    Found 2-bit register for signal <GENERATE_SHARED_REGISTERS.plb_msize_pipe>.
    Found 4-bit register for signal <GENERATE_SHARED_REGISTERS.plb_size_pipe>.
    Found 3-bit register for signal <GENERATE_SHARED_REGISTERS.plb_type_pipe>.
    Found 2-bit register for signal <Sl_SSize>.
    Found 8-bit register for signal <ad2wr_wrbe_i>.
    Found 2-bit register for signal <ad2rd_xfer_width_i>.
    Found 2-bit register for signal <ad2wr_xfer_width_i>.
    Found 10-bit register for signal <GENERATE_MPMC_SIZE_64BIT_NPI.xfer_wdcnt>.
    Found 32-bit register for signal <GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q>.
    Found 1-bit register for signal <burst_tb0>.
    Found 1-bit register for signal <addr_wr_busy_pre>.
    Found 1-bit register for signal <wr2ad_busy_reg>.
    Found 1-bit register for signal <addr_rd_busy>.
    Found 1-bit register for signal <addr_rd_busy_sm>.
    Found 2-bit register for signal <rd_cmplt_cnt>.
    Found 1-bit register for signal <rd_support_busy>.
    Found 1-bit register for signal <wait_2clks>.
    Found 3-bit register for signal <sl_mbusy_i>.
    Found 1-bit register for signal <rnw_tb0_q>.
    Found 4-bit register for signal <mpmc_size_tb0_q>.
    Found 3-bit register for signal <wrblkcnt>.
    Found 3-bit register for signal <addrackcnt>.
    Found 3-bit register for signal <max_xings_plus1>.
    Found 3-bit register for signal <rdblkcnt>.
    Found 32-bit register for signal <pa_address>.
    Found 32-bit register for signal <sa_address>.
    Found 1-bit register for signal <address_hit>.
    Found 4-bit register for signal <addr_cs>.
    Found 1-bit register for signal <sa_act_reg>.
    Found 1-bit register for signal <mpmc_ack_reg>.
    Found 1-bit register for signal <rd_new_cmd_reg_flag>.
    Found 1-bit register for signal <pa_act_reg>.
    Found 1-bit register for signal <pa_act_reg2>.
    Found 1-bit register for signal <wr_new_cmd_reg>.
    Found 1-bit register for signal <rd_new_cmd_reg>.
    Found 1-bit register for signal <sl_addrack_reg>.
    Found 1-bit register for signal <sl_addrack_reg2>.
    Found 1-bit register for signal <sl_rearb_reg>.
    Found 1-bit register for signal <single_reg>.
    Found 1-bit register for signal <cacheline_4_reg>.
    Found 1-bit register for signal <cacheline_8_reg>.
    Found 1-bit register for signal <burst_16_reg>.
    Found 1-bit register for signal <burst_32_reg>.
    Found 1-bit register for signal <burst_64_reg>.
    Found 1-bit register for signal <burst_reg>.
    Found 1-bit register for signal <cross_bndry_reg>.
    Found 32-bit register for signal <rd_wr_module_addr>.
    Found 1-bit register for signal <mpmc_addrReq_reg>.
    Found 1-bit register for signal <mpmc_addrReq_reg2>.
    Found 1-bit register for signal <mpmc_ackd_req>.
    Found 1-bit register for signal <sm_ack>.
    Found 1-bit register for signal <sm_ack_reg>.
    Found 1-bit register for signal <Pi2ad_wrfifo_almostFull_reg>.
    Found 1-bit register for signal <rdmodwr_tb0_q>.
    Found 1-bit register for signal <Pi2ad_InitDone_reg>.
    Found 1-bit register for signal <Pi2ad_InitDone_reg2>.
    Found 2-bit register for signal <GENERATE_SHARED_REGISTERS.plb_masterid_pipe>.
    Found finite state machine <FSM_7> for signal <addr_cs>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 67                                             |
    | Inputs             | 31                                             |
    | Outputs            | 8                                              |
    | Clock              | Splb_Clk (rising_edge)                         |
    | Reset              | plb_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <GENERATE_MPMC_SIZE_64BIT_NPI.xfer_wdcnt_i[0]_GND_112_o_add_78_OUT> created at line 1241.
    Found 9-bit adder for signal <n0748> created at line 1845.
    Found 32-bit adder for signal <GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT> created at line 1893.
    Found 2-bit adder for signal <rd_cmplt_cnt[1]_GND_112_o_add_104_OUT> created at line 2198.
    Found 3-bit adder for signal <wrblkcnt[2]_GND_112_o_add_131_OUT> created at line 2426.
    Found 3-bit adder for signal <addrackcnt[2]_GND_112_o_add_137_OUT> created at line 2447.
    Found 3-bit adder for signal <rdblkcnt[2]_GND_112_o_add_146_OUT> created at line 2487.
    Found 2-bit subtractor for signal <GND_112_o_GND_112_o_sub_106_OUT<1:0>> created at line 2201.
    Found 16x9-bit Read Only RAM for signal <_n0914>
    Found 4x4-bit Read Only RAM for signal <_n0940>
    Found 32-bit comparator lessequal for signal <n0067> created at line 927
    Found 32-bit comparator greater for signal <mpmc_max_addr[0]_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_LessThan_89_o> created at line 1887
    Found 3-bit comparator equal for signal <max_xings_plus1[2]_wrblkcnt[2]_equal_131_o> created at line 2423
    Found 3-bit comparator equal for signal <max_xings_plus1[2]_addrackcnt[2]_equal_137_o> created at line 2444
    Found 3-bit comparator equal for signal <max_xings_plus1[2]_rdblkcnt[2]_equal_146_o> created at line 2484
    Found 32-bit comparator equal for signal <sa_address[0]_pa_address[0]_equal_158_o> created at line 2539
    Found 3-bit comparator greater for signal <addrackcnt[2]_wrblkcnt[2]_LessThan_187_o> created at line 3229
    Found 3-bit comparator equal for signal <addrackcnt[2]_wrblkcnt[2]_equal_193_o> created at line 3253
    Found 3-bit comparator greater for signal <n0435> created at line 3253
    Summary:
	inferred   2 RAM(s).
	inferred   7 Adder/Subtractor(s).
	inferred 265 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred 183 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <plbv46_address_decoder> synthesized.

Synthesizing Unit <plbv46_sample_cycle>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_sample_cycle.vhd".
    Set property "MAX_FANOUT = 30" for signal <plb_rst_pipe>.
    Set property "KEEP = TRUE" for signal <sc2ad_sample_cycle_i>.
    Set property "equivalent_register_removal = no" for signal <sc2ad_sample_cycle_i>.
    Set property "KEEP = TRUE" for signal <sc2rd_sample_cycle_i>.
    Set property "equivalent_register_removal = no" for signal <sc2rd_sample_cycle_i>.
    Set property "KEEP = TRUE" for signal <sc2wr_sample_cycle_i>.
    Set property "equivalent_register_removal = no" for signal <sc2wr_sample_cycle_i>.
    Found 1-bit register for signal <slow_clk_div2_del>.
    Found 5-bit register for signal <count>.
    Found 5-bit register for signal <ratio>.
    Found 5-bit register for signal <ratio_minus1>.
    Found 5-bit register for signal <new_count>.
    Found 1-bit register for signal <clk_1_to_1>.
    Found 1-bit register for signal <sc2ad_sample_cycle_i>.
    Found 1-bit register for signal <sc2rd_sample_cycle_i>.
    Found 1-bit register for signal <sc2wr_sample_cycle_i>.
    Found 1-bit register for signal <sync_rst_i>.
    Found 2-bit register for signal <mpmc_rst_pipe>.
    Found 2-bit register for signal <plb_rst_pipe>.
    Found 1-bit register for signal <slow_clk_div2>.
    Found 5-bit adder for signal <count[0]_GND_114_o_add_0_OUT> created at line 1241.
    Found 5-bit adder for signal <new_count[0]_GND_114_o_add_8_OUT> created at line 1241.
    Found 5-bit subtractor for signal <GND_114_o_GND_114_o_sub_6_OUT<4:0>> created at line 1308.
    Found 5-bit comparator equal for signal <clear_count_p1> created at line 287
    Found 5-bit comparator equal for signal <scnd_slwclk_pair[0]_new_count[0]_equal_15_o> created at line 343
    Found 5-bit comparator equal for signal <frst_slwclk_pair[0]_new_count[0]_equal_16_o> created at line 344
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <plbv46_sample_cycle> synthesized.

Synthesizing Unit <plbv46_write_module>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_write_module.vhd".
        C_SPLB_MID_WIDTH = 2
        C_SPLB_NUM_MASTERS = 3
        C_SPLB_SMALLEST_MASTER = 32
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 64
        C_SPLB_NATIVE_DWIDTH = 64
        C_PLBV46_PIM_TYPE = "PLB"
        C_MPMC_WR_FIFO_TYPE = "BRAM"
        C_SPLB_SUPPORT_BURSTS = 1
        C_MPMC_PIM_DATA_WIDTH = 64
WARNING:Xst:647 - Input <AD2Wr_MID<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sync_Mpmc_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Wr_clk_ratio_1_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <Wr2Ad_Block_InFIFO> equivalent to <GEN_FULL_BURST_SUPPORT.wr2ad_block_infifo_i_dly> has been removed
    Register <Wr2PI_WrFIFO_Push> equivalent to <wr2pi_wrfifo_push_d1> has been removed
    Found 1-bit register for signal <GEN_FULL_BURST_SUPPORT.single_s_h>.
    Found 1-bit register for signal <GEN_FULL_BURST_SUPPORT.cache_s_h>.
    Found 2-bit register for signal <GEN_FULL_BURST_SUPPORT.xfer_width_s_h>.
    Found 8-bit register for signal <GEN_FULL_BURST_SUPPORT.xfer_wrdcnt_s_h>.
    Found 32-bit register for signal <strt_addr_s_h>.
    Found 1-bit register for signal <GEN_FULL_BURST_SUPPORT.unaligned_end_dly>.
    Found 1-bit register for signal <wrfifo_busy>.
    Found 1-bit register for signal <plb_busy_i>.
    Found 1-bit register for signal <GEN_FULL_BURST_SUPPORT.new_cmd_d1>.
    Found 8-bit register for signal <GEN_FULL_BURST_SUPPORT.ttl_word_count>.
    Found 6-bit register for signal <GEN_FULL_BURST_SUPPORT.blk_count>.
    Found 1-bit register for signal <GEN_FULL_BURST_SUPPORT.wr2ad_block_infifo_i_dly>.
    Found 6-bit register for signal <GEN_FULL_BURST_SUPPORT.blk_count_fst>.
    Found 4-bit register for signal <GEN_FULL_BURST_SUPPORT.pad_count>.
    Found 4-bit register for signal <GEN_FULL_BURST_SUPPORT.pad_count_fst>.
    Found 3-bit register for signal <GEN_FULL_BURST_SUPPORT.wr_cs>.
    Found 1-bit register for signal <sl_wrdack_reg>.
    Found 1-bit register for signal <GEN_FULL_BURST_SUPPORT.sl_wrbterm_reg>.
    Found 1-bit register for signal <sl_wrcomp_reg>.
    Found 1-bit register for signal <Wr2Ad_Wr_Cmplt>.
    Found 1-bit register for signal <wr2pi_wrfifo_push_dly>.
    Found 8-bit register for signal <wr2pi_wrfifo_be_dly>.
    Found 1-bit register for signal <GEN_FULL_BURST_SUPPORT.strt_padding_reg>.
    Found 1-bit register for signal <GEN_FULL_BURST_SUPPORT.end_padding_reg>.
    Found 1-bit register for signal <wr2pi_wrfifo_push_d1>.
    Found 8-bit register for signal <Wr2PI_WrFIFO_BE>.
    Found 64-bit register for signal <Wr2PI_WrFIFO_Data>.
    Found 32-bit register for signal <GEN_FULL_BURST_SUPPORT.GEN_WRITE_REG_64.lwr_byteln_data>.
    Found 4-bit register for signal <GEN_FULL_BURST_SUPPORT.GEN_WRITE_REG_64.lwr_byteln_be>.
    Found 1-bit register for signal <GEN_FULL_BURST_SUPPORT.burst_s_h>.
    Found finite state machine <FSM_8> for signal <GEN_FULL_BURST_SUPPORT.wr_cs>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26                                             |
    | Inputs             | 13                                             |
    | Outputs            | 7                                              |
    | Clock              | SPLB_Clk (rising_edge)                         |
    | Reset              | Sync_Plb_Rst (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <GEN_FULL_BURST_SUPPORT.xfer_wrdcnt[0]_GND_126_o_add_4_OUT> created at line 1241.
    Found 8-bit adder for signal <GEN_FULL_BURST_SUPPORT.xfer_wrdcnt[0]_GND_126_o_add_5_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_126_o_GND_126_o_sub_29_OUT<7:0>> created at line 1308.
    Found 6-bit subtractor for signal <GND_126_o_GND_126_o_sub_36_OUT<5:0>> created at line 1308.
    Found 6-bit subtractor for signal <GND_126_o_GND_126_o_sub_42_OUT<5:0>> created at line 1308.
    Found 4-bit subtractor for signal <GND_126_o_GND_126_o_sub_48_OUT<3:0>> created at line 1308.
    Found 4-bit subtractor for signal <GND_126_o_GND_126_o_sub_54_OUT<3:0>> created at line 1308.
    Found 1-bit 7-to-1 multiplexer for signal <wr2pi_wrfifo_push_i> created at line 1149.
    Found 8-bit 7-to-1 multiplexer for signal <wr2ad_wrfifo_be_i> created at line 1149.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 202 D-type flip-flop(s).
	inferred  82 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <plbv46_write_module> synthesized.

Synthesizing Unit <plbv46_rd_support>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_rd_support.vhd".
        C_SPLB_NATIVE_DWIDTH = 64
        C_SPLB_MID_WIDTH = 2
        C_SPLB_NUM_MASTERS = 3
        C_SPLB_SMALLEST_MASTER = 32
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 64
        C_PLBV46_PIM_TYPE = "PLB"
        C_SPLB_SUPPORT_BURSTS = 1
        C_NPI_DWIDTH = 64
        C_PI_RDWDADDR_WIDTH = 4
        C_PI_RDFIFO_LATENCY = 2
        C_FAMILY = "virtex6"
    Set property "KEEP = TRUE" for signal <sig_sl_rdack>.
    Set property "equivalent_register_removal = no" for signal <sig_sl_rdack>.
    Set property "KEEP = TRUE" for signal <sig_sl_rdack_i>.
    Set property "equivalent_register_removal = no" for signal <sig_sl_rdack_i>.
WARNING:Xst:647 - Input <Ad2Rd_Strt_Addr<0:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <NPI2RD_RdFIFO_Latency<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Rd_clk_ratio_1_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <NPI2RD_RdFIFO_Data_Available> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <Rd2NPI_RdFIFO_Pop_reg> equivalent to <sig_pop_valid_reg> has been removed
    Found 1-bit register for signal <sig_plb_busy_reg>.
    Found 1-bit register for signal <sig_xfer_go>.
    Found 1-bit register for signal <sig_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_cmd_busy_reg>.
    Found 1-bit register for signal <sig_doing_a_single_reg>.
    Found 1-bit register for signal <sig_doing_a_cacheln_reg>.
    Found 1-bit register for signal <sig_doing_a_cacheln4_reg>.
    Found 1-bit register for signal <sig_doing_a_cacheln8_reg>.
    Found 1-bit register for signal <sig_doing_brst16_reg>.
    Found 1-bit register for signal <sig_doing_brst32_reg>.
    Found 2-bit register for signal <sm_state>.
    Found 1-bit register for signal <sm_preflush>.
    Found 8-bit register for signal <sig_pop_cnt>.
    Found 6-bit register for signal <sig_pop_flush_to_slv_reg>.
    Found 9-bit register for signal <sig_flush_cnt>.
    Found 1-bit register for signal <sig_decr_npi_rdcnt_int>.
    Found 9-bit register for signal <sig_npi_rdcnt>.
    Found 3-bit register for signal <ad2rd_wdblk_xings_reg>.
    Found 1-bit register for signal <mpmc_synth_empty>.
    Found 1-bit register for signal <sig_pop_valid_reg>.
    Found 1-bit register for signal <RD_LATENCY_2.sig_pop_valid_dly1>.
    Found 1-bit register for signal <RD_LATENCY_2.sig_pop_valid_dly2>.
    Found 1-bit register for signal <RD_LATENCY_2.sig_flush_cnt_eq_0_dly1>.
    Found 1-bit register for signal <RD_LATENCY_2.sig_flush_cnt_eq_0_dly2>.
    Found 1-bit register for signal <RD_LATENCY_2.sig_npi_rdcnt_neq_0_dly1>.
    Found 1-bit register for signal <RD_LATENCY_2.sig_npi_rdcnt_neq_0_dly2>.
    Found 1-bit register for signal <sig_doing_burst_s_h>.
    Found 10-bit register for signal <sig_steer_addr>.
    Found 1-bit register for signal <sig_steer_addr_loaded>.
    Found 2-bit register for signal <DATA_LOOKAHEAD_NPI64.lsig_xfer_mode>.
    Found 5-bit register for signal <sig_steer_addr_incr>.
    Found 8-bit register for signal <sig_plb_dbeat_cnt>.
    Found 1-bit register for signal <sig_bterm_reg>.
    Found 1-bit register for signal <sig_rdcomp_reg>.
    Found 1-bit register for signal <sig_plb_done>.
    Found 64-bit register for signal <sig_plb_rd_dreg>.
    Found 1-bit register for signal <sig_sl_rdack>.
    Found 1-bit register for signal <sig_sl_rdack_i>.
    Found 1-bit register for signal <Sl_rdDAck_to_plb>.
    Found 64-bit register for signal <Sl_rdDBus_to_plb>.
    Found 4-bit register for signal <Sl_rdWdAddr_to_plb>.
    Found 1-bit register for signal <Sl_rdComp_to_plb>.
    Found 1-bit register for signal <Sl_rdBTerm_to_plb>.
    Found 1-bit register for signal <sig_cmd_cmplt_reg_dly>.
    Found 4-bit register for signal <sig_plb_rdwdaddr_reg>.
    Found 6-bit register for signal <max_mpmc_pop_cnt>.
    Found finite state machine <FSM_9> for signal <sm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | PI_Clk (rising_edge)                           |
    | Reset              | PIM_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <sig_pop_cnt[7]_GND_127_o_add_18_OUT> created at line 1333.
    Found 10-bit adder for signal <n0471> created at line 1944.
    Found 9-bit adder for signal <sig_npi_xfer_cnt_int_plus_1> created at line 1946.
    Found 10-bit adder for signal <sig_steer_addr[9]_GND_127_o_add_71_OUT> created at line 2792.
    Found 9-bit subtractor for signal <GND_127_o_GND_127_o_sub_29_OUT<8:0>> created at line 1433.
    Found 9-bit subtractor for signal <GND_127_o_GND_127_o_sub_35_OUT<8:0>> created at line 1513.
    Found 8-bit subtractor for signal <GND_127_o_GND_127_o_sub_102_OUT<7:0>> created at line 3100.
    Found 1-bit 3-to-1 multiplexer for signal <sm_state[1]_GND_127_o_Mux_10_o> created at line 1108.
    Found 8-bit comparator equal for signal <max_mpmc_pop_cnt[7]_sig_pop_cnt[7]_equal_60_o> created at line 2039
INFO:Xst:2840 - Register <max_mpmc_pop_cnt<7:6>> in unit <plbv46_rd_support> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal sig_sl_rdack may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal sig_sl_rdack_i may hinder XST clustering optimizations.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 227 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  34 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <plbv46_rd_support> synthesized.

Synthesizing Unit <plbv46_data_steer_mirror>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/vhdl/plbv46_data_steer_mirror.vhd".
        C_STEER_ADDR_WIDTH = 10
        C_SPLB_DWIDTH = 64
        C_SPLB_NATIVE_DWIDTH = 64
        C_SMALLEST_MASTER = 32
WARNING:Xst:647 - Input <Steer_Addr_In<0:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Steer_Addr_In<8:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  32 Multiplexer(s).
Unit <plbv46_data_steer_mirror> synthesized.

Synthesizing Unit <srl_fifo_f>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 68
        C_DEPTH = 16
        C_FAMILY = "virtex6"
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f> synthesized.

Synthesizing Unit <srl_fifo_rbu_f>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 68
        C_DEPTH = 16
        C_FAMILY = "virtex6"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 5-bit comparator lessequal for signal <n0017> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 5
        C_FAMILY = "virtex6"
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Output port <LO> of the instance <STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I> is unconnected or connected to loadless signal.
    Summary:
Unit <cntr_incr_decr_addn_f> synthesized.

Synthesizing Unit <dynshreg_f>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 16
        C_DWIDTH = 68
        C_FAMILY = "virtex6"
    Found 68-bit register for signal <INFERRED_GEN.data<1>>.
    Found 68-bit register for signal <INFERRED_GEN.data<2>>.
    Found 68-bit register for signal <INFERRED_GEN.data<3>>.
    Found 68-bit register for signal <INFERRED_GEN.data<4>>.
    Found 68-bit register for signal <INFERRED_GEN.data<5>>.
    Found 68-bit register for signal <INFERRED_GEN.data<6>>.
    Found 68-bit register for signal <INFERRED_GEN.data<7>>.
    Found 68-bit register for signal <INFERRED_GEN.data<8>>.
    Found 68-bit register for signal <INFERRED_GEN.data<9>>.
    Found 68-bit register for signal <INFERRED_GEN.data<10>>.
    Found 68-bit register for signal <INFERRED_GEN.data<11>>.
    Found 68-bit register for signal <INFERRED_GEN.data<12>>.
    Found 68-bit register for signal <INFERRED_GEN.data<13>>.
    Found 68-bit register for signal <INFERRED_GEN.data<14>>.
    Found 68-bit register for signal <INFERRED_GEN.data<15>>.
    Found 68-bit register for signal <INFERRED_GEN.data<0>>.
INFO:Xst:3019 - HDL ADVISOR - 1088 flip-flops were inferred for signal <INFERRED_GEN.data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 68-bit 16-to-1 multiplexer for signal <Dout> created at line 367.
    Summary:
	inferred 1088 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dynshreg_f> synthesized.

Synthesizing Unit <dualxcl_1>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/dualxcl.v".
        C_FAMILY = "virtex6"
        C_PI_A_SUBTYPE = "IXCL"
        C_PI_B_SUBTYPE = "INACTIVE"
        C_PI_BASEADDR = 0
        C_PI_HIGHADDR = 268435455
        C_PI_OFFSET = 32'b00000000000000000000000000000000
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_PI_BE_WIDTH = 4
        C_PI_RDWDADDR_WIDTH = 4
        C_PI_RDDATA_DELAY = 32'b00000000000000000000000000000010
        C_XCL_A_WRITEXFER = 1
        C_XCL_A_LINESIZE = 8
        C_XCL_B_WRITEXFER = 1
        C_XCL_B_LINESIZE = 4
        C_XCL_PIPE_STAGES = 2
        C_MEM_DATA_WIDTH = 32
        C_MEM_SDR_DATA_WIDTH = 32'b00000000000000000000000010000000
WARNING:Xst:647 - Input <FSL_A_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wrfifo_mask>.
    Found 1-bit register for signal <addrack_hold>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dualxcl_1> synthesized.

Synthesizing Unit <mpmc_sample_cycle>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/mpmc_sample_cycle.v".
        C_OUTPUT_WIDTH = 1
    Set property "equivalent_register_removal = no" for signal <sample_cycle>.
    Found 1-bit register for signal <slow_clk_div2_del>.
    Found 5-bit register for signal <count>.
    Found 5-bit register for signal <ratio>.
    Found 5-bit register for signal <ratio_minus1>.
    Found 5-bit register for signal <new_count>.
    Found 1-bit register for signal <clk_1_to_1>.
    Found 1-bit register for signal <sample_cycle>.
    Found 1-bit register for signal <slow_clk_div2>.
    Found 5-bit subtractor for signal <ratio[0]_GND_165_o_sub_11_OUT> created at line 118.
    Found 5-bit adder for signal <count[0]_GND_165_o_add_3_OUT> created at line 108.
    Found 5-bit adder for signal <new_count[0]_GND_165_o_add_14_OUT> created at line 126.
    Found 5-bit comparator equal for signal <clear_count_p1> created at line 120
    Found 5-bit comparator equal for signal <new_count[0]_ratio[0]_equal_21_o> created at line 140
    Found 5-bit comparator equal for signal <new_count[0]_GND_165_o_equal_22_o> created at line 141
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mpmc_sample_cycle> synthesized.

Synthesizing Unit <dualxcl_access_1>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/dualxcl_access.v".
        C_PI_A_SUBTYPE = "IXCL"
        C_PI_B_SUBTYPE = "INACTIVE"
        C_ADDR_MASK = 32'b00001111111111111111111111111111
        C_PI_OFFSET = 32'b00000000000000000000000000000000
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_PI_BE_WIDTH = 4
        C_XCL_A_WRITEXFER = 0
        C_XCL_A_LINESIZE = 8
        C_XCL_B_WRITEXFER = 1
        C_XCL_B_LINESIZE = 4
        C_MEM_DATA_WIDTH = 32
        C_ACCESS_FIFO_PIPE = 1'b0
WARNING:Xst:647 - Input <FSL_B_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr_Read_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_Read_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   7 Multiplexer(s).
Unit <dualxcl_access_1> synthesized.

Synthesizing Unit <dualxcl_access_data_path_1>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/dualxcl_access_data_path.v".
        C_XCL_LINESIZE = 8
        C_XCL_WRITEXFER = 0
        C_PI_SUBTYPE = "IXCL"
        C_ADDR_MASK = 32'b00001111111111111111111111111111
        C_PI_OFFSET = 32'b00000000000000000000000000000000
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_PI_BE_WIDTH = 4
        C_MEM_DATA_WIDTH = 32
        C_ACCESS_FIFO_PIPE = 1'b0
WARNING:Xst:647 - Input <FSL_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <dualxcl_access_data_path_1> synthesized.

Synthesizing Unit <srl16e_fifo_1>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/srl16e_fifo.v".
        c_width = 32
        c_awidth = 1
        c_depth = 1
    Found 1-bit register for signal <cnt_read>.
    Found 32-bit register for signal <memory<0>>.
    Found 1-bit adder for signal <cnt_read[0]_PWR_133_o_add_4_OUT<0>> created at line 118.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <srl16e_fifo_1> synthesized.

Synthesizing Unit <dualxcl_fsm_1>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/dualxcl_fsm.v".
        C_PI_A_SUBTYPE = "IXCL"
        C_PI_B_SUBTYPE = "INACTIVE"
        C_XCL_A_WRITEXFER = 0
        C_XCL_B_WRITEXFER = 1
        C_XCL_A_LINESIZE = 8
        C_XCL_B_LINESIZE = 4
        C_MAX_CNTR_WIDTH = 3
    Set property "fsm_encoding = auto" for signal <state>.
WARNING:Xst:647 - Input <Data_Wr_Burst_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_Wr_Burst_Early_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_Exists_Early_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr_RNW_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr_Exists_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_Wr_Burst_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_Wr_Burst_Early_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_Exists_Early_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <pi_wrfifo_push_a>.
    Found 1-bit register for signal <pi_wrfifo_push_b>.
    Found 1-bit register for signal <addr_read_i_a>.
    Found 3-bit register for signal <push_count>.
    Found 1-bit register for signal <wrfifo_full>.
INFO:Xst:1799 - State 00001 is never reached in FSM <state>.
INFO:Xst:1799 - State 00010 is never reached in FSM <state>.
INFO:Xst:1799 - State 00011 is never reached in FSM <state>.
INFO:Xst:1799 - State 00101 is never reached in FSM <state>.
INFO:Xst:1799 - State 10000 is never reached in FSM <state>.
INFO:Xst:1799 - State 10001 is never reached in FSM <state>.
INFO:Xst:1799 - State 10010 is never reached in FSM <state>.
INFO:Xst:1799 - State 10011 is never reached in FSM <state>.
INFO:Xst:1799 - State 10101 is never reached in FSM <state>.
INFO:Xst:1799 - State 01101 is never reached in FSM <state>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 9                                              |
    | Inputs             | 10                                             |
    | Outputs            | 3                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 01111                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <push_count[2]_GND_170_o_add_54_OUT> created at line 287.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <dualxcl_fsm_1> synthesized.

Synthesizing Unit <dualxcl_read_1>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/dualxcl_read.v".
        C_PI_A_SUBTYPE = "IXCL"
        C_PI_B_SUBTYPE = "INACTIVE"
        C_PI_DATA_WIDTH = 32
        C_PI_RDWDADDR_WIDTH = 4
        C_PI_RDDATA_DELAY = 32'b00000000000000000000000000000010
        C_XCL_A_LINESIZE = 8
        C_XCL_B_LINESIZE = 4
        C_MEM_SDR_DATA_WIDTH = 32'b00000000000000000000000010000000
        C_READ_FIFO_PIPE = 1'b1
        C_RDFIFO_EMPTY_PIPE = 1'b1
        C_MAX_CNTR_WIDTH = 3
WARNING:Xst:647 - Input <Addr_Sel_Target_Word<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr_Sel_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/dualxcl_read.v" line 163: Output port <ALMOST_EMPTY> of the instance <FIFO.read_sel_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/dualxcl_read.v" line 238: Output port <PI_RdFIFO_Flush> of the instance <xcl_read_data_a> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <read_done_d1>.
    Found 1-bit register for signal <FIFO.read_sel_fifo_empty_d1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dualxcl_read_1> synthesized.

Synthesizing Unit <srl16e_fifo_protect_1>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/srl16e_fifo_protect.v".
        c_width = 3
        c_awidth = 2
        c_depth = 4
    Found 2-bit register for signal <cnt_read>.
    Found 12-bit register for signal <n0023[11:0]>.
    Found 2-bit subtractor for signal <cnt_read[1]_GND_172_o_sub_6_OUT> created at line 124.
    Found 2-bit adder for signal <cnt_read[1]_GND_172_o_add_4_OUT> created at line 123.
    Found 3-bit 4-to-1 multiplexer for signal <DOUT> created at line 137.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <srl16e_fifo_protect_1> synthesized.

Synthesizing Unit <fifo_pipeline_1>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/fifo_pipeline.v".
        C_DWIDTH = 3
        C_INV_EXISTS = 1
    Found 1-bit register for signal <fifo_exists_d1>.
    Found 3-bit register for signal <PIPE_Data>.
    Found 1-bit register for signal <pipe_exists_i>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <fifo_pipeline_1> synthesized.

Synthesizing Unit <xcl_read_data_1>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/xcl_read_data.v".
        C_PI_SUBTYPE = "IXCL"
        C_PI_DATA_WIDTH = 32
        C_PI_RDWDADDR_WIDTH = 4
        C_PI_RDDATA_DELAY = 32'b00000000000000000000000000000010
        C_PI_RDDATA_PIPELINE = 0
        C_LINESIZE = 8
        C_MEM_SDR_DATA_WIDTH = 32'b00000000000000000000000010000000
        C_READ_FIFO_PIPE = 1'b1
        C_RDFIFO_EMPTY_PIPE = 1'b1
WARNING:Xst:647 - Input <Target_Word<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/xcl_read_data.v" line 259: Output port <SPO> of the instance <REORDER.xcl_reorder_buffer> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <pi_rdfifo_pop_d1>.
    Found 1-bit register for signal <pi_rdfifo_pop_d2>.
    Found 1-bit register for signal <REORDER.dpram_init>.
    Found 3-bit register for signal <REORDER.wr_cnt>.
    Found 1-bit register for signal <REORDER.data_valid_flag>.
    Found 1-bit register for signal <REORDER.dpram_rd_adr<2>>.
    Found 1-bit register for signal <REORDER.dpram_rd_adr<1>>.
    Found 1-bit register for signal <REORDER.dpram_rd_adr<0>>.
    Found 32-bit register for signal <gen_read_pipeline_mb.read_data_d1>.
    Found 1-bit register for signal <gen_read_pipeline_mb.read_data_exists_d1>.
    Found 3-bit register for signal <rd_cnt>.
    Found 3-bit register for signal <pop_count>.
    Found 3-bit subtractor for signal <pop_count[2]_GND_174_o_sub_6_OUT> created at line 119.
    Found 3-bit adder for signal <REORDER.wr_cnt[2]_GND_174_o_add_15_OUT> created at line 236.
    Found 3-bit adder for signal <REORDER.dpram_rd_adr[2]_GND_174_o_add_22_OUT> created at line 283.
    Found 3-bit adder for signal <rd_cnt[2]_GND_174_o_add_27_OUT> created at line 340.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <xcl_read_data_1> synthesized.

Synthesizing Unit <pop_generator_1>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/pop_generator.v".
        C_PI_DATA_WIDTH = 32
        C_LINESIZE = 8
        C_MEM_SDR_DATA_WIDTH = 32'b00000000000000000000000010000000
        C_CNT_WIDTH = 3
    Found 1-bit register for signal <empty_d2>.
    Found 1-bit register for signal <pop_d1>.
    Found 1-bit register for signal <pop_start_mask>.
    Found 3-bit register for signal <count>.
    Found 1-bit register for signal <pop_ready>.
    Found 1-bit register for signal <empty_d1>.
    Found 3-bit adder for signal <count[2]_GND_175_o_add_4_OUT> created at line 126.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <pop_generator_1> synthesized.

Synthesizing Unit <dpram_1>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/dpram.v".
        C_WIDTH = 33
        C_AWIDTH = 3
        C_DEPTH = 8
    Found 8x33-bit dual-port RAM <Mram_memory> for signal <memory>.
    Summary:
	inferred   1 RAM(s).
Unit <dpram_1> synthesized.

Synthesizing Unit <dualxcl_2>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/dualxcl.v".
        C_FAMILY = "virtex6"
        C_PI_A_SUBTYPE = "DXCL"
        C_PI_B_SUBTYPE = "INACTIVE"
        C_PI_BASEADDR = 0
        C_PI_HIGHADDR = 268435455
        C_PI_OFFSET = 32'b00000000000000000000000000000000
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_PI_BE_WIDTH = 4
        C_PI_RDWDADDR_WIDTH = 4
        C_PI_RDDATA_DELAY = 32'b00000000000000000000000000000010
        C_XCL_A_WRITEXFER = 1
        C_XCL_A_LINESIZE = 4
        C_XCL_B_WRITEXFER = 1
        C_XCL_B_LINESIZE = 4
        C_XCL_PIPE_STAGES = 2
        C_MEM_DATA_WIDTH = 32
        C_MEM_SDR_DATA_WIDTH = 32'b00000000000000000000000010000000
WARNING:Xst:647 - Input <FSL_A_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wrfifo_mask>.
    Found 1-bit register for signal <addrack_hold>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dualxcl_2> synthesized.

Synthesizing Unit <dualxcl_access_2>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/dualxcl_access.v".
        C_PI_A_SUBTYPE = "DXCL"
        C_PI_B_SUBTYPE = "INACTIVE"
        C_ADDR_MASK = 32'b00001111111111111111111111111111
        C_PI_OFFSET = 32'b00000000000000000000000000000000
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_PI_BE_WIDTH = 4
        C_XCL_A_WRITEXFER = 1
        C_XCL_A_LINESIZE = 4
        C_XCL_B_WRITEXFER = 1
        C_XCL_B_LINESIZE = 4
        C_MEM_DATA_WIDTH = 32
        C_ACCESS_FIFO_PIPE = 1'b0
WARNING:Xst:647 - Input <FSL_B_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr_Read_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_Read_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   7 Multiplexer(s).
Unit <dualxcl_access_2> synthesized.

Synthesizing Unit <dualxcl_access_data_path_2>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/dualxcl_access_data_path.v".
        C_XCL_LINESIZE = 4
        C_XCL_WRITEXFER = 1
        C_PI_SUBTYPE = "DXCL"
        C_ADDR_MASK = 32'b00001111111111111111111111111111
        C_PI_OFFSET = 32'b00000000000000000000000000000000
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_PI_BE_WIDTH = 4
        C_MEM_DATA_WIDTH = 32
        C_ACCESS_FIFO_PIPE = 1'b0
WARNING:Xst:647 - Input <FSL_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <DXCL.line_cnt_done>.
    Found 4-bit register for signal <DXCL.line_cnt>.
    Found 4-bit adder for signal <DXCL.line_cnt[3]_GND_179_o_add_2_OUT> created at line 264.
    Found 8x4-bit Read Only RAM for signal <pi_wrfifo_be_i>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <dualxcl_access_data_path_2> synthesized.

Synthesizing Unit <srl16e_fifo_2>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/srl16e_fifo.v".
        c_width = 33
        c_awidth = 1
        c_depth = 1
    Found 1-bit register for signal <cnt_read>.
    Found 33-bit register for signal <memory<0>>.
    Found 1-bit adder for signal <cnt_read[0]_PWR_145_o_add_4_OUT<0>> created at line 118.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <srl16e_fifo_2> synthesized.

Synthesizing Unit <dualxcl_fsm_2>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/dualxcl_fsm.v".
        C_PI_A_SUBTYPE = "DXCL"
        C_PI_B_SUBTYPE = "INACTIVE"
        C_XCL_A_WRITEXFER = 1
        C_XCL_B_WRITEXFER = 1
        C_XCL_A_LINESIZE = 4
        C_XCL_B_LINESIZE = 4
        C_MAX_CNTR_WIDTH = 2
    Set property "fsm_encoding = auto" for signal <state>.
WARNING:Xst:647 - Input <Addr_RNW_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr_Exists_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_Wr_Burst_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_Wr_Burst_Early_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_Exists_Early_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <pi_wrfifo_push_a>.
    Found 1-bit register for signal <pi_wrfifo_push_b>.
    Found 1-bit register for signal <addr_read_i_a>.
    Found 2-bit register for signal <push_count>.
    Found 1-bit register for signal <wrfifo_full>.
INFO:Xst:1799 - State 10000 is never reached in FSM <state>.
INFO:Xst:1799 - State 10001 is never reached in FSM <state>.
INFO:Xst:1799 - State 10010 is never reached in FSM <state>.
INFO:Xst:1799 - State 10011 is never reached in FSM <state>.
INFO:Xst:1799 - State 10101 is never reached in FSM <state>.
INFO:Xst:1799 - State 01101 is never reached in FSM <state>.
    Found finite state machine <FSM_11> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 27                                             |
    | Inputs             | 13                                             |
    | Outputs            | 7                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 01111                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <push_count[1]_GND_181_o_add_74_OUT> created at line 287.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <dualxcl_fsm_2> synthesized.

Synthesizing Unit <dualxcl_read_2>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/dualxcl_read.v".
        C_PI_A_SUBTYPE = "DXCL"
        C_PI_B_SUBTYPE = "INACTIVE"
        C_PI_DATA_WIDTH = 32
        C_PI_RDWDADDR_WIDTH = 4
        C_PI_RDDATA_DELAY = 32'b00000000000000000000000000000010
        C_XCL_A_LINESIZE = 4
        C_XCL_B_LINESIZE = 4
        C_MEM_SDR_DATA_WIDTH = 32'b00000000000000000000000010000000
        C_READ_FIFO_PIPE = 1'b1
        C_RDFIFO_EMPTY_PIPE = 1'b1
        C_MAX_CNTR_WIDTH = 2
WARNING:Xst:647 - Input <Addr_Sel_Target_Word<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr_Sel_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/dualxcl_read.v" line 163: Output port <ALMOST_EMPTY> of the instance <FIFO.read_sel_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/dualxcl_read.v" line 238: Output port <PI_RdFIFO_Flush> of the instance <xcl_read_data_a> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <read_done_d1>.
    Found 1-bit register for signal <FIFO.read_sel_fifo_empty_d1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dualxcl_read_2> synthesized.

Synthesizing Unit <srl16e_fifo_protect_2>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/srl16e_fifo_protect.v".
        c_width = 2
        c_awidth = 2
        c_depth = 4
    Found 2-bit register for signal <cnt_read>.
    Found 8-bit register for signal <n0023[7:0]>.
    Found 2-bit subtractor for signal <cnt_read[1]_GND_183_o_sub_6_OUT> created at line 124.
    Found 2-bit adder for signal <cnt_read[1]_GND_183_o_add_4_OUT> created at line 123.
    Found 2-bit 4-to-1 multiplexer for signal <DOUT> created at line 137.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <srl16e_fifo_protect_2> synthesized.

Synthesizing Unit <fifo_pipeline_2>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/fifo_pipeline.v".
        C_DWIDTH = 2
        C_INV_EXISTS = 1
    Found 1-bit register for signal <fifo_exists_d1>.
    Found 2-bit register for signal <PIPE_Data>.
    Found 1-bit register for signal <pipe_exists_i>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <fifo_pipeline_2> synthesized.

Synthesizing Unit <xcl_read_data_2>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/xcl_read_data.v".
        C_PI_SUBTYPE = "DXCL"
        C_PI_DATA_WIDTH = 32
        C_PI_RDWDADDR_WIDTH = 4
        C_PI_RDDATA_DELAY = 32'b00000000000000000000000000000010
        C_PI_RDDATA_PIPELINE = 0
        C_LINESIZE = 4
        C_MEM_SDR_DATA_WIDTH = 32'b00000000000000000000000010000000
        C_READ_FIFO_PIPE = 1'b1
        C_RDFIFO_EMPTY_PIPE = 1'b1
WARNING:Xst:647 - Input <Target_Word<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/xcl_read_data.v" line 259: Output port <SPO> of the instance <REORDER.xcl_reorder_buffer> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <pi_rdfifo_pop_d1>.
    Found 1-bit register for signal <pi_rdfifo_pop_d2>.
    Found 1-bit register for signal <REORDER.dpram_init>.
    Found 2-bit register for signal <REORDER.wr_cnt>.
    Found 1-bit register for signal <REORDER.data_valid_flag>.
    Found 1-bit register for signal <REORDER.dpram_rd_adr<1>>.
    Found 1-bit register for signal <REORDER.dpram_rd_adr<0>>.
    Found 32-bit register for signal <gen_read_pipeline_mb.read_data_d1>.
    Found 1-bit register for signal <gen_read_pipeline_mb.read_data_exists_d1>.
    Found 2-bit register for signal <rd_cnt>.
    Found 2-bit register for signal <pop_count>.
    Found 2-bit subtractor for signal <pop_count[1]_GND_185_o_sub_6_OUT> created at line 119.
    Found 2-bit adder for signal <REORDER.wr_cnt[1]_GND_185_o_add_15_OUT> created at line 236.
    Found 2-bit adder for signal <REORDER.dpram_rd_adr[1]_GND_185_o_add_22_OUT> created at line 283.
    Found 2-bit adder for signal <rd_cnt[1]_GND_185_o_add_27_OUT> created at line 340.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <xcl_read_data_2> synthesized.

Synthesizing Unit <pop_generator_2>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/pop_generator.v".
        C_PI_DATA_WIDTH = 32
        C_LINESIZE = 4
        C_MEM_SDR_DATA_WIDTH = 32'b00000000000000000000000010000000
        C_CNT_WIDTH = 2
    Found 1-bit register for signal <empty_d2>.
    Found 1-bit register for signal <pop_d1>.
    Found 1-bit register for signal <pop_start_mask>.
    Found 2-bit register for signal <count>.
    Found 1-bit register for signal <pop_ready>.
    Found 1-bit register for signal <empty_d1>.
    Found 2-bit adder for signal <count[1]_GND_186_o_add_4_OUT> created at line 126.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
Unit <pop_generator_2> synthesized.

Synthesizing Unit <dpram_2>.
    Related source file is "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/hdl/verilog/dpram.v".
        C_WIDTH = 33
        C_AWIDTH = 2
        C_DEPTH = 4
    Found 4x33-bit dual-port RAM <Mram_memory> for signal <memory>.
    Summary:
	inferred   1 RAM(s).
Unit <dpram_2> synthesized.
RTL-Simplification CPUSTAT: 3.72 
RTL-BasicInf CPUSTAT: 4.67 
RTL-BasicOpt CPUSTAT: 0.09 
RTL-Remain-Bus CPUSTAT: 0.26 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 16
 16x128-bit single-port Read Only RAM                  : 1
 16x16-bit single-port Read Only RAM                   : 1
 16x4-bit single-port Read Only RAM                    : 4
 16x9-bit single-port Read Only RAM                    : 1
 32x4-bit single-port Read Only RAM                    : 2
 4x3-bit single-port Read Only RAM                     : 3
 4x33-bit dual-port RAM                                : 1
 4x4-bit single-port Read Only RAM                     : 1
 8x33-bit dual-port RAM                                : 1
 8x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 3
 3x2-bit multiplier                                    : 2
 3x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 186
 1-bit adder                                           : 22
 10-bit adder                                          : 4
 11-bit adder                                          : 10
 12-bit adder                                          : 2
 16-bit adder                                          : 2
 2-bit adder                                           : 25
 2-bit addsub                                          : 3
 2-bit subtractor                                      : 1
 20-bit subtractor                                     : 1
 3-bit adder                                           : 21
 3-bit subtractor                                      : 4
 31-bit adder                                          : 1
 32-bit adder                                          : 3
 4-bit adder                                           : 13
 4-bit addsub                                          : 1
 4-bit subtractor                                      : 4
 5-bit adder                                           : 17
 5-bit addsub                                          : 7
 5-bit subtractor                                      : 17
 6-bit adder                                           : 3
 6-bit subtractor                                      : 9
 7-bit adder                                           : 5
 8-bit adder                                           : 4
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 2
 9-bit addsub                                          : 2
 9-bit subtractor                                      : 1
# Registers                                            : 1979
 1-bit register                                        : 1251
 10-bit register                                       : 3
 11-bit register                                       : 11
 12-bit register                                       : 4
 128-bit register                                      : 9
 13-bit register                                       : 2
 16-bit register                                       : 14
 2-bit register                                        : 170
 20-bit register                                       : 8
 3-bit register                                        : 40
 32-bit register                                       : 17
 33-bit register                                       : 2
 4-bit register                                        : 195
 5-bit register                                        : 64
 6-bit register                                        : 82
 64-bit register                                       : 5
 68-bit register                                       : 16
 7-bit register                                        : 42
 8-bit register                                        : 39
 9-bit register                                        : 5
# Comparators                                          : 125
 1-bit comparator equal                                : 2
 1-bit comparator greater                              : 3
 2-bit comparator equal                                : 64
 2-bit comparator greater                              : 6
 2-bit comparator lessequal                            : 2
 3-bit comparator equal                                : 4
 3-bit comparator greater                              : 2
 3-bit comparator lessequal                            : 3
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator equal                                : 9
 5-bit comparator greater                              : 3
 5-bit comparator lessequal                            : 4
 6-bit comparator greater                              : 2
 6-bit comparator lessequal                            : 1
 7-bit comparator equal                                : 8
 7-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 1200
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 578
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 32-to-1 multiplexer                             : 32
 1-bit 4-to-1 multiplexer                              : 17
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 146
 10-bit 2-to-1 multiplexer                             : 12
 11-bit 2-to-1 multiplexer                             : 4
 12-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 9
 13-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 20
 2-bit 3-to-1 multiplexer                              : 1
 2-bit 4-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 29
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 27
 32-bit 3-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 33
 4-bit 4-to-1 multiplexer                              : 73
 5-bit 2-to-1 multiplexer                              : 85
 5-bit 4-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 54
 64-bit 2-to-1 multiplexer                             : 1
 68-bit 16-to-1 multiplexer                            : 1
 7-bit 2-to-1 multiplexer                              : 18
 7-bit 4-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 24
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 12
# Logic shifters                                       : 7
 14-bit shifter logical right                          : 1
 32-bit shifter logical right                          : 3
 8-bit shifter logical right                           : 3
# FSMs                                                 : 12
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <sig_plb_rdwdaddr_reg<0:2>> (without init value) have a constant value of 0 in block <plbv46_rd_support>.
WARNING:Xst:2404 -  FFs/Latches <calib_width<2:1>> (without init value) have a constant value of 0 in block <v6_ddrx_top>.
WARNING:Xst:2404 -  FFs/Latches <tmp_mr1_r_3<11:10>> (without init value) have a constant value of 0 in block <v6_ddrx_init>.
WARNING:Xst:2404 -  FFs/Latches <Sl_rdWdAddr_to_plb<0:2>> (without init value) have a constant value of 0 in block <plbv46_rd_support>.

Synthesizing (advanced) Unit <arb_acknowledge>.
The following registers are absorbed into counter <pi_reqpending_cnt_0>: 1 register on signal <pi_reqpending_cnt_0>.
The following registers are absorbed into counter <pi_reqpending_cnt_1>: 1 register on signal <pi_reqpending_cnt_1>.
The following registers are absorbed into counter <pi_reqpending_cnt_2>: 1 register on signal <pi_reqpending_cnt_2>.
Unit <arb_acknowledge> synthesized (advanced).

Synthesizing (advanced) Unit <arb_pattern_type>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_Arb_PatternType_Decode> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Arb_PatternType> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Arb_PatternType_Decode> |          |
    -----------------------------------------------------------------------
Unit <arb_pattern_type> synthesized (advanced).

Synthesizing (advanced) Unit <arb_pattern_type_fifo_1>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_pi_arbpatterntype_i> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(PI_Size,PI_RNW)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <pi_arbpatterntype_i> |          |
    -----------------------------------------------------------------------
Unit <arb_pattern_type_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <arb_pattern_type_fifo_2>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_pi_arbpatterntype_i> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(PI_Size,PI_RNW)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <pi_arbpatterntype_i> |          |
    -----------------------------------------------------------------------
Unit <arb_pattern_type_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <ctrl_path>.
The following registers are absorbed into accumulator <ctrl_bram_addr>: 1 register on signal <ctrl_bram_addr>.
The following registers are absorbed into counter <repeat_cntr>: 1 register on signal <repeat_cntr>.
Unit <ctrl_path> synthesized (advanced).

Synthesizing (advanced) Unit <dpram_1>.
INFO:Xst:3048 - The small RAM <Mram_memory> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 33-bit                     |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <A>             |          |
    |     diA            | connected to signal <DI>            |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 33-bit                     |          |
    |     addrB          | connected to signal <DPRA>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <dpram_1> synthesized (advanced).

Synthesizing (advanced) Unit <dpram_2>.
INFO:Xst:3048 - The small RAM <Mram_memory> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 33-bit                     |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <A>             |          |
    |     diA            | connected to signal <DI>            |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 33-bit                     |          |
    |     addrB          | connected to signal <DPRA>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <dpram_2> synthesized (advanced).

Synthesizing (advanced) Unit <dualxcl_access_data_path_2>.
The following registers are absorbed into counter <DXCL.line_cnt>: 1 register on signal <DXCL.line_cnt>.
INFO:Xst:3048 - The small RAM <Mram_pi_wrfifo_be_i> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(data_control,addr<30:31>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <pi_wrfifo_be_i> |          |
    -----------------------------------------------------------------------
Unit <dualxcl_access_data_path_2> synthesized (advanced).

Synthesizing (advanced) Unit <dualxcl_fsm_1>.
The following registers are absorbed into counter <push_count>: 1 register on signal <push_count>.
Unit <dualxcl_fsm_1> synthesized (advanced).

Synthesizing (advanced) Unit <dualxcl_fsm_2>.
The following registers are absorbed into counter <push_count>: 1 register on signal <push_count>.
Unit <dualxcl_fsm_2> synthesized (advanced).

Synthesizing (advanced) Unit <mpmc_ctrl_path_fifo>.
The following registers are absorbed into counter <pushaddr_0>: 1 register on signal <pushaddr_0>.
The following registers are absorbed into counter <popaddr_0>: 1 register on signal <popaddr_0>.
Unit <mpmc_ctrl_path_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <mpmc_read_fifo_1>.
The following registers are absorbed into counter <num_xfers_in_fifo>: 1 register on signal <num_xfers_in_fifo>.
The following registers are absorbed into counter <xfer_fifo_pushaddr>: 1 register on signal <xfer_fifo_pushaddr>.
The following registers are absorbed into counter <xfer_fifo_popaddr>: 1 register on signal <xfer_fifo_popaddr>.
The following registers are absorbed into counter <lutaddr>: 1 register on signal <lutaddr>.
The following registers are absorbed into accumulator <pushaddr>: 1 register on signal <pushaddr>.
INFO:Xst:3048 - The small RAM <Mram__n0371> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <lutaddr<3:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mpmc_read_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <mpmc_read_fifo_2>.
The following registers are absorbed into counter <num_xfers_in_fifo>: 1 register on signal <num_xfers_in_fifo>.
The following registers are absorbed into counter <xfer_fifo_pushaddr>: 1 register on signal <xfer_fifo_pushaddr>.
The following registers are absorbed into counter <xfer_fifo_popaddr>: 1 register on signal <xfer_fifo_popaddr>.
The following registers are absorbed into counter <lutaddr>: 1 register on signal <lutaddr>.
The following registers are absorbed into accumulator <pushaddr>: 1 register on signal <pushaddr>.
INFO:Xst:3048 - The small RAM <Mram__n0428> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <lutaddr<4:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mpmc_read_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <mpmc_sample_cycle>.
The following registers are absorbed into counter <new_count>: 1 register on signal <new_count>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <mpmc_sample_cycle> synthesized (advanced).

Synthesizing (advanced) Unit <mpmc_write_fifo_1>.
The following registers are absorbed into accumulator <popaddr>: 1 register on signal <popaddr>.
Unit <mpmc_write_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <mpmc_write_fifo_2>.
The following registers are absorbed into accumulator <popaddr>: 1 register on signal <popaddr>.
Unit <mpmc_write_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <plbv46_address_decoder>.
The following registers are absorbed into counter <wrblkcnt>: 1 register on signal <wrblkcnt>.
The following registers are absorbed into counter <rd_cmplt_cnt>: 1 register on signal <rd_cmplt_cnt>.
The following registers are absorbed into counter <addrackcnt>: 1 register on signal <addrackcnt>.
The following registers are absorbed into counter <rdblkcnt>: 1 register on signal <rdblkcnt>.
INFO:Xst:3048 - The small RAM <Mram__n0914> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 9-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GENERATE_SHARED_REGISTERS.plb_size_pipe> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <valid_size>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram__n0940> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0748>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <cross_bndry>   |          |
    -----------------------------------------------------------------------
Unit <plbv46_address_decoder> synthesized (advanced).

Synthesizing (advanced) Unit <plbv46_rd_support>.
The following registers are absorbed into counter <sig_pop_cnt>: 1 register on signal <sig_pop_cnt>.
The following registers are absorbed into counter <sig_flush_cnt>: 1 register on signal <sig_flush_cnt>.
The following registers are absorbed into counter <sig_plb_dbeat_cnt>: 1 register on signal <sig_plb_dbeat_cnt>.
Unit <plbv46_rd_support> synthesized (advanced).

Synthesizing (advanced) Unit <plbv46_sample_cycle>.
The following registers are absorbed into counter <new_count>: 1 register on signal <new_count>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <plbv46_sample_cycle> synthesized (advanced).

Synthesizing (advanced) Unit <plbv46_write_module>.
The following registers are absorbed into counter <GEN_FULL_BURST_SUPPORT.blk_count>: 1 register on signal <GEN_FULL_BURST_SUPPORT.blk_count>.
The following registers are absorbed into counter <GEN_FULL_BURST_SUPPORT.pad_count>: 1 register on signal <GEN_FULL_BURST_SUPPORT.pad_count>.
The following registers are absorbed into counter <GEN_FULL_BURST_SUPPORT.blk_count_fst>: 1 register on signal <GEN_FULL_BURST_SUPPORT.blk_count_fst>.
The following registers are absorbed into counter <GEN_FULL_BURST_SUPPORT.pad_count_fst>: 1 register on signal <GEN_FULL_BURST_SUPPORT.pad_count_fst>.
Unit <plbv46_write_module> synthesized (advanced).

Synthesizing (advanced) Unit <pop_generator_1>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <pop_generator_1> synthesized (advanced).

Synthesizing (advanced) Unit <pop_generator_2>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <pop_generator_2> synthesized (advanced).

Synthesizing (advanced) Unit <port_encoder>.
INFO:Xst:3048 - The small RAM <Mram_port_encode_i> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Port>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <port_encode_i> |          |
    -----------------------------------------------------------------------
Unit <port_encoder> synthesized (advanced).

Synthesizing (advanced) Unit <rank_cntrl>.
The following registers are absorbed into counter <periodic_rd_generation.periodic_rd_timer_r>: 1 register on signal <periodic_rd_generation.periodic_rd_timer_r>.
The following registers are absorbed into counter <refresh_generation.refresh_bank_r>: 1 register on signal <refresh_generation.refresh_bank_r>.
Unit <rank_cntrl> synthesized (advanced).

Synthesizing (advanced) Unit <rank_common>.
The following registers are absorbed into counter <refresh_timer.refresh_timer_r>: 1 register on signal <refresh_timer.refresh_timer_r>.
The following registers are absorbed into counter <zq_cntrl.zq_timer.zq_timer_r>: 1 register on signal <zq_cntrl.zq_timer.zq_timer_r>.
The following registers are absorbed into counter <maint_prescaler.maint_prescaler_r>: 1 register on signal <maint_prescaler.maint_prescaler_r>.
Unit <rank_common> synthesized (advanced).

Synthesizing (advanced) Unit <srl16e_fifo_1>.
The following registers are absorbed into counter <cnt_read_0>: 1 register on signal <cnt_read_0>.
Unit <srl16e_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <srl16e_fifo_2>.
The following registers are absorbed into counter <cnt_read_0>: 1 register on signal <cnt_read_0>.
Unit <srl16e_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <srl16e_fifo_protect_1>.
The following registers are absorbed into counter <cnt_read>: 1 register on signal <cnt_read>.
Unit <srl16e_fifo_protect_1> synthesized (advanced).

Synthesizing (advanced) Unit <srl16e_fifo_protect_2>.
The following registers are absorbed into counter <cnt_read>: 1 register on signal <cnt_read>.
Unit <srl16e_fifo_protect_2> synthesized (advanced).

Synthesizing (advanced) Unit <v6_ddrx_circ_buffer_1>.
The following registers are absorbed into counter <RdAdrsCntr>: 1 register on signal <RdAdrsCntr>.
The following registers are absorbed into counter <WtAdrsCntr>: 1 register on signal <WtAdrsCntr>.
Unit <v6_ddrx_circ_buffer_1> synthesized (advanced).

Synthesizing (advanced) Unit <v6_ddrx_circ_buffer_2>.
The following registers are absorbed into counter <RdAdrsCntr>: 1 register on signal <RdAdrsCntr>.
The following registers are absorbed into counter <WtAdrsCntr>: 1 register on signal <WtAdrsCntr>.
Unit <v6_ddrx_circ_buffer_2> synthesized (advanced).

Synthesizing (advanced) Unit <v6_ddrx_init>.
The following registers are absorbed into counter <cnt_cmd_r>: 1 register on signal <cnt_cmd_r>.
The following registers are absorbed into counter <cnt_pwron_ce_r>: 1 register on signal <cnt_pwron_ce_r>.
The following registers are absorbed into counter <cnt_txpr_r>: 1 register on signal <cnt_txpr_r>.
The following registers are absorbed into counter <cnt_dllk_zqinit_r>: 1 register on signal <cnt_dllk_zqinit_r>.
The following registers are absorbed into counter <burst_addr_r>: 1 register on signal <burst_addr_r>.
The following registers are absorbed into counter <enable_wrlvl_cnt>: 1 register on signal <enable_wrlvl_cnt>.
The following registers are absorbed into counter <cnt_pwron_r>: 1 register on signal <cnt_pwron_r>.
The following registers are absorbed into counter <cnt_init_mr_r>: 1 register on signal <cnt_init_mr_r>.
The following registers are absorbed into counter <cnt_init_af_r>: 1 register on signal <cnt_init_af_r>.
The following registers are absorbed into counter <reg_ctrl_cnt_r>: 1 register on signal <reg_ctrl_cnt_r>.
The following registers are absorbed into counter <auto_cnt_r>: 1 register on signal <auto_cnt_r>.
The following registers are absorbed into counter <cnt_init_data_r>: 1 register on signal <cnt_init_data_r>.
INFO:Xst:3048 - The small RAM <Mram_cnt_init_data_r[3]_X_6_o_wide_mux_295_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt_init_data_r> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_cnt_init_mr_r[1]_GND_6_o_wide_mux_382_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt_init_mr_r> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <v6_ddrx_init> synthesized (advanced).

Synthesizing (advanced) Unit <v6_ddrx_pd>.
The following registers are absorbed into counter <dqs_dly_val_r>: 1 register on signal <dqs_dly_val_r>.
The following registers are absorbed into accumulator <low>: 1 register on signal <low>.
The following registers are absorbed into accumulator <high>: 1 register on signal <high>.
The following registers are absorbed into accumulator <calib_done_cntr>: 1 register on signal <calib_done_cntr>.
Unit <v6_ddrx_pd> synthesized (advanced).

Synthesizing (advanced) Unit <v6_ddrx_rdclk_gen>.
The following registers are absorbed into counter <en_clk_on_cnt_r>: 1 register on signal <en_clk_on_cnt_r>.
The following registers are absorbed into counter <en_clk_off_cnt_r>: 1 register on signal <en_clk_off_cnt_r>.
The following registers are absorbed into counter <rst_off_cnt_r>: 1 register on signal <rst_off_cnt_r>.
The following registers are absorbed into counter <wc_oserdes_cnt_r>: 1 register on signal <wc_oserdes_cnt_r>.
Unit <v6_ddrx_rdclk_gen> synthesized (advanced).

Synthesizing (advanced) Unit <v6_ddrx_rdlvl>.
The following registers are absorbed into counter <idel_tap_delta_rsync_r>: 1 register on signal <idel_tap_delta_rsync_r>.
The following registers are absorbed into counter <idel_tap_cnt_cpt_r>: 1 register on signal <idel_tap_cnt_cpt_r>.
The following registers are absorbed into counter <cnt_shift_r>: 1 register on signal <cnt_shift_r>.
The following registers are absorbed into counter <cnt_rden_wait_r>: 1 register on signal <cnt_rden_wait_r>.
The following registers are absorbed into counter <cnt_idel_skip_idel_r>: 1 register on signal <cnt_idel_skip_idel_r>.
The following registers are absorbed into counter <cal1_cnt_cpt_r>: 1 register on signal <cal1_cnt_cpt_r>.
The following registers are absorbed into counter <cnt_pipe_wait_r>: 1 register on signal <cnt_pipe_wait_r>.
The following registers are absorbed into counter <cal_clkdiv_cnt_clkdiv_r>: 1 register on signal <cal_clkdiv_cnt_clkdiv_r>.
The following registers are absorbed into counter <cal2_cnt_rd_dly_r>: 1 register on signal <cal2_cnt_rd_dly_r>.
The following registers are absorbed into counter <cal2_cnt_bitslip_r>: 1 register on signal <cal2_cnt_bitslip_r>.
The following registers are absorbed into counter <cal2_cnt_rden_r>: 1 register on signal <cal2_cnt_rden_r>.
The following registers are absorbed into counter <detect_edge_cnt0_r>: 1 register on signal <detect_edge_cnt0_r>.
The following registers are absorbed into counter <cnt_eye_size_r>: 1 register on signal <cnt_eye_size_r>.
The following registers are absorbed into counter <detect_edge_cnt1_r>: 1 register on signal <detect_edge_cnt1_r>.
Unit <v6_ddrx_rdlvl> synthesized (advanced).

Synthesizing (advanced) Unit <v6_ddrx_write>.
The following registers are absorbed into counter <dqs_asrt_cnt>: 1 register on signal <dqs_asrt_cnt>.
Unit <v6_ddrx_write> synthesized (advanced).

Synthesizing (advanced) Unit <v6_ddrx_wrlvl>.
The following registers are absorbed into counter <dqs_count_r>: 1 register on signal <dqs_count_r>.
The following registers are absorbed into counter <dqs_count_rep2>: 1 register on signal <dqs_count_rep2>.
The following registers are absorbed into counter <dqs_count_rep1>: 1 register on signal <dqs_count_rep1>.
The following registers are absorbed into counter <rank_cnt_r>: 1 register on signal <rank_cnt_r>.
The following registers are absorbed into counter <wl_tap_count_r>: 1 register on signal <wl_tap_count_r>.
The following registers are absorbed into counter <stable_cnt>: 1 register on signal <stable_cnt>.
The following registers are absorbed into counter <inv_stable_cnt>: 1 register on signal <inv_stable_cnt>.
Unit <v6_ddrx_wrlvl> synthesized (advanced).

Synthesizing (advanced) Unit <xcl_read_data_1>.
The following registers are absorbed into counter <REORDER.wr_cnt>: 1 register on signal <REORDER.wr_cnt>.
The following registers are absorbed into counter <rd_cnt>: 1 register on signal <rd_cnt>.
The following registers are absorbed into counter <pop_count>: 1 register on signal <pop_count>.
Unit <xcl_read_data_1> synthesized (advanced).

Synthesizing (advanced) Unit <xcl_read_data_2>.
The following registers are absorbed into counter <REORDER.wr_cnt>: 1 register on signal <REORDER.wr_cnt>.
The following registers are absorbed into counter <rd_cnt>: 1 register on signal <rd_cnt>.
The following registers are absorbed into counter <pop_count>: 1 register on signal <pop_count>.
Unit <xcl_read_data_2> synthesized (advanced).

Synthesizing (advanced) Unit <dynshreg_f>.
	Found 16-bit dynamic shift register for signal <Dout<67>>.
	Found 16-bit dynamic shift register for signal <Dout<66>>.
	Found 16-bit dynamic shift register for signal <Dout<65>>.
	Found 16-bit dynamic shift register for signal <Dout<64>>.
	Found 16-bit dynamic shift register for signal <Dout<63>>.
	Found 16-bit dynamic shift register for signal <Dout<62>>.
	Found 16-bit dynamic shift register for signal <Dout<61>>.
	Found 16-bit dynamic shift register for signal <Dout<60>>.
	Found 16-bit dynamic shift register for signal <Dout<59>>.
	Found 16-bit dynamic shift register for signal <Dout<58>>.
	Found 16-bit dynamic shift register for signal <Dout<57>>.
	Found 16-bit dynamic shift register for signal <Dout<56>>.
	Found 16-bit dynamic shift register for signal <Dout<55>>.
	Found 16-bit dynamic shift register for signal <Dout<54>>.
	Found 16-bit dynamic shift register for signal <Dout<53>>.
	Found 16-bit dynamic shift register for signal <Dout<52>>.
	Found 16-bit dynamic shift register for signal <Dout<51>>.
	Found 16-bit dynamic shift register for signal <Dout<50>>.
	Found 16-bit dynamic shift register for signal <Dout<49>>.
	Found 16-bit dynamic shift register for signal <Dout<48>>.
	Found 16-bit dynamic shift register for signal <Dout<47>>.
	Found 16-bit dynamic shift register for signal <Dout<46>>.
	Found 16-bit dynamic shift register for signal <Dout<45>>.
	Found 16-bit dynamic shift register for signal <Dout<44>>.
	Found 16-bit dynamic shift register for signal <Dout<43>>.
	Found 16-bit dynamic shift register for signal <Dout<42>>.
	Found 16-bit dynamic shift register for signal <Dout<41>>.
	Found 16-bit dynamic shift register for signal <Dout<40>>.
	Found 16-bit dynamic shift register for signal <Dout<39>>.
	Found 16-bit dynamic shift register for signal <Dout<38>>.
	Found 16-bit dynamic shift register for signal <Dout<37>>.
	Found 16-bit dynamic shift register for signal <Dout<36>>.
	Found 16-bit dynamic shift register for signal <Dout<35>>.
	Found 16-bit dynamic shift register for signal <Dout<34>>.
	Found 16-bit dynamic shift register for signal <Dout<33>>.
	Found 16-bit dynamic shift register for signal <Dout<32>>.
	Found 16-bit dynamic shift register for signal <Dout<31>>.
	Found 16-bit dynamic shift register for signal <Dout<30>>.
	Found 16-bit dynamic shift register for signal <Dout<29>>.
	Found 16-bit dynamic shift register for signal <Dout<28>>.
	Found 16-bit dynamic shift register for signal <Dout<27>>.
	Found 16-bit dynamic shift register for signal <Dout<26>>.
	Found 16-bit dynamic shift register for signal <Dout<25>>.
	Found 16-bit dynamic shift register for signal <Dout<24>>.
	Found 16-bit dynamic shift register for signal <Dout<23>>.
	Found 16-bit dynamic shift register for signal <Dout<22>>.
	Found 16-bit dynamic shift register for signal <Dout<21>>.
	Found 16-bit dynamic shift register for signal <Dout<20>>.
	Found 16-bit dynamic shift register for signal <Dout<19>>.
	Found 16-bit dynamic shift register for signal <Dout<18>>.
	Found 16-bit dynamic shift register for signal <Dout<17>>.
	Found 16-bit dynamic shift register for signal <Dout<16>>.
	Found 16-bit dynamic shift register for signal <Dout<15>>.
	Found 16-bit dynamic shift register for signal <Dout<14>>.
	Found 16-bit dynamic shift register for signal <Dout<13>>.
	Found 16-bit dynamic shift register for signal <Dout<12>>.
	Found 16-bit dynamic shift register for signal <Dout<11>>.
	Found 16-bit dynamic shift register for signal <Dout<10>>.
	Found 16-bit dynamic shift register for signal <Dout<9>>.
	Found 16-bit dynamic shift register for signal <Dout<8>>.
	Found 16-bit dynamic shift register for signal <Dout<7>>.
	Found 16-bit dynamic shift register for signal <Dout<6>>.
	Found 16-bit dynamic shift register for signal <Dout<5>>.
	Found 16-bit dynamic shift register for signal <Dout<4>>.
	Found 16-bit dynamic shift register for signal <Dout<3>>.
	Found 16-bit dynamic shift register for signal <Dout<2>>.
	Found 16-bit dynamic shift register for signal <Dout<1>>.
	Found 16-bit dynamic shift register for signal <Dout<0>>.
Unit <dynshreg_f> synthesized (advanced).

Synthesizing (advanced) Unit <srl16e_fifo_protect_1>.
	Found 4-bit dynamic shift register for signal <DOUT<0>>.
	Found 4-bit dynamic shift register for signal <DOUT<1>>.
	Found 4-bit dynamic shift register for signal <DOUT<2>>.
Unit <srl16e_fifo_protect_1> synthesized (advanced).

Synthesizing (advanced) Unit <srl16e_fifo_protect_2>.
	Found 4-bit dynamic shift register for signal <DOUT<0>>.
	Found 4-bit dynamic shift register for signal <DOUT<1>>.
Unit <srl16e_fifo_protect_2> synthesized (advanced).
WARNING:Xst:2677 - Node <GENERATE_MPMC_SIZE_64BIT_NPI.xfer_wdcnt_2> of sequential type is unconnected in block <plbv46_address_decoder>.
WARNING:Xst:2677 - Node <GENERATE_MPMC_SIZE_64BIT_NPI.xfer_wdcnt_1> of sequential type is unconnected in block <plbv46_address_decoder>.
WARNING:Xst:2677 - Node <GENERATE_MPMC_SIZE_64BIT_NPI.xfer_wdcnt_0> of sequential type is unconnected in block <plbv46_address_decoder>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 16
 16x128-bit single-port distributed Read Only RAM      : 1
 16x16-bit single-port distributed Read Only RAM       : 1
 16x4-bit single-port distributed Read Only RAM        : 4
 16x9-bit single-port distributed Read Only RAM        : 1
 32x4-bit single-port distributed Read Only RAM        : 2
 4x3-bit single-port distributed Read Only RAM         : 3
 4x33-bit dual-port distributed RAM                    : 1
 4x4-bit single-port distributed Read Only RAM         : 1
 8x33-bit dual-port distributed RAM                    : 1
 8x4-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 3
 3x2-bit multiplier                                    : 2
 3x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 74
 1-bit adder                                           : 10
 10-bit adder                                          : 3
 11-bit adder                                          : 5
 2-bit adder                                           : 3
 3-bit adder                                           : 4
 3-bit subtractor                                      : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 5
 4-bit subtractor                                      : 2
 5-bit adder                                           : 9
 5-bit addsub                                          : 1
 5-bit subtractor                                      : 15
 6-bit adder                                           : 4
 6-bit subtractor                                      : 5
 7-bit adder                                           : 2
 8-bit addsub                                          : 1
 9-bit adder                                           : 1
 9-bit addsub                                          : 1
# Counters                                             : 103
 1-bit up counter                                      : 12
 10-bit up counter                                     : 1
 12-bit up counter                                     : 2
 2-bit down counter                                    : 1
 2-bit up counter                                      : 22
 2-bit updown counter                                  : 3
 20-bit down counter                                   : 1
 3-bit down counter                                    : 2
 3-bit up counter                                      : 17
 4-bit down counter                                    : 2
 4-bit up counter                                      : 8
 4-bit updown counter                                  : 1
 5-bit down counter                                    : 2
 5-bit up counter                                      : 8
 5-bit updown counter                                  : 6
 6-bit down counter                                    : 4
 7-bit up counter                                      : 4
 8-bit down counter                                    : 1
 8-bit up counter                                      : 4
 9-bit down counter                                    : 1
 9-bit up counter                                      : 1
# Accumulators                                         : 9
 11-bit up accumulator                                 : 5
 16-bit up accumulator                                 : 2
 6-bit up accumulator                                  : 1
 9-bit updown loadable accumulator                     : 1
# Registers                                            : 6111
 Flip-Flops                                            : 6111
# Shift Registers                                      : 73
 16-bit dynamic shift register                         : 68
 4-bit dynamic shift register                          : 5
# Comparators                                          : 125
 1-bit comparator equal                                : 2
 1-bit comparator greater                              : 3
 2-bit comparator equal                                : 64
 2-bit comparator greater                              : 6
 2-bit comparator lessequal                            : 2
 3-bit comparator equal                                : 4
 3-bit comparator greater                              : 2
 3-bit comparator lessequal                            : 3
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator equal                                : 9
 5-bit comparator greater                              : 3
 5-bit comparator lessequal                            : 4
 6-bit comparator greater                              : 2
 6-bit comparator lessequal                            : 1
 7-bit comparator equal                                : 8
 7-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 1479
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 841
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 32-to-1 multiplexer                             : 32
 1-bit 4-to-1 multiplexer                              : 161
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 146
 10-bit 2-to-1 multiplexer                             : 12
 11-bit 2-to-1 multiplexer                             : 4
 12-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 8
 13-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 13
 2-bit 3-to-1 multiplexer                              : 1
 2-bit 4-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 17
 32-bit 2-to-1 multiplexer                             : 27
 32-bit 3-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 24
 4-bit 4-to-1 multiplexer                              : 37
 5-bit 2-to-1 multiplexer                              : 35
 5-bit 4-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 52
 64-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 15
 7-bit 4-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 22
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 9
# Logic shifters                                       : 7
 14-bit shifter logical right                          : 1
 32-bit shifter logical right                          : 3
 8-bit shifter logical right                           : 3
# FSMs                                                 : 12
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <mpmc_ctrl_path>: instances <instantiate_replicate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort>, <instantiate_replicate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort> of unit <mpmc_srl_delay_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mpmc_ctrl_path>: instances <instantiate_replicate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort>, <instantiate_replicate_ctrl_dp_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort> of unit <mpmc_srl_delay_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mpmc_ctrl_path>: instances <instantiate_replicate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort>, <instantiate_replicate_ctrl_dp_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort> of unit <mpmc_srl_delay_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mpmc_ctrl_path>: instances <instantiate_replicate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort>, <instantiate_replicate_ctrl_dp_wrfifo_whichport[4].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort> of unit <mpmc_srl_delay_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mpmc_ctrl_path>: instances <instantiate_replicate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort>, <instantiate_replicate_ctrl_dp_wrfifo_whichport[5].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort> of unit <mpmc_srl_delay_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mpmc_ctrl_path>: instances <instantiate_replicate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort>, <instantiate_replicate_ctrl_dp_wrfifo_whichport[6].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort> of unit <mpmc_srl_delay_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mpmc_ctrl_path>: instances <instantiate_replicate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort>, <instantiate_replicate_ctrl_dp_wrfifo_whichport[7].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort> of unit <mpmc_srl_delay_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mpmc_ctrl_path>: instances <instantiate_replicate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort>, <instantiate_replicate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort> of unit <mpmc_srl_delay_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mpmc_ctrl_path>: instances <instantiate_replicate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort>, <instantiate_replicate_ctrl_dp_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort> of unit <mpmc_srl_delay_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mpmc_ctrl_path>: instances <instantiate_replicate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort>, <instantiate_replicate_ctrl_dp_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort> of unit <mpmc_srl_delay_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mpmc_ctrl_path>: instances <instantiate_replicate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort>, <instantiate_replicate_ctrl_dp_wrfifo_whichport[4].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort> of unit <mpmc_srl_delay_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mpmc_ctrl_path>: instances <instantiate_replicate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort>, <instantiate_replicate_ctrl_dp_wrfifo_whichport[5].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort> of unit <mpmc_srl_delay_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mpmc_ctrl_path>: instances <instantiate_replicate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort>, <instantiate_replicate_ctrl_dp_wrfifo_whichport[6].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort> of unit <mpmc_srl_delay_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mpmc_ctrl_path>: instances <instantiate_replicate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort>, <instantiate_replicate_ctrl_dp_wrfifo_whichport[7].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort> of unit <mpmc_srl_delay_1> are equivalent, second instance is removed
WARNING:Xst:1710 - FF/Latch <Sl_SSize_0> (without init value) has a constant value of 0 in block <plbv46_address_decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DATA_LOOKAHEAD_NPI64.lsig_xfer_mode_1> has a constant value of 0 in block <plbv46_rd_support>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <periodic_rd_rank_r_lcl_0> (without init value) has a constant value of 0 in block <rank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <calib_width> (without init value) has a constant value of 1 in block <v6_ddrx_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmp_mr1_r_3_8> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr1_r_3_7> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr1_r_3_6> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr1_r_3_5> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr1_r_3_4> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr1_r_3_3> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr1_r_3_2> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr1_r_3_1> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr1_r_3_0> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr1_r<0>_2> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr1_r<0>_1> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr2_r_3_0> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr2_r_3_1> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr2_r_3_2> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr2_r_3_3> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr2_r_3_4> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr2_r_3_5> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr2_r_3_6> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr2_r_03> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr2_r_12> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr2_r_02> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr2_r_11> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr2_r_01> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr2_r_1> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr2_r_0> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr1_r<3>_0> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr1_r<3>_1> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr1_r<3>_2> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr1_r<2>_0> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr1_r<2>_1> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr1_r<2>_2> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr1_r<1>_0> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr1_r<1>_1> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr1_r<1>_2> (without init value) has a constant value of 0 in block <v6_ddrx_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdlvl_err_0> (without init value) has a constant value of 0 in block <v6_ddrx_rdlvl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <burst_tb0> in Unit <plbv46_address_decoder> is equivalent to the following 2 FFs/Latches, which will be removed : <burst_32_reg> <burst_reg> 
INFO:Xst:2261 - The FF/Latch <PhyIF_Ctrl_InitDone_0> in Unit <mpmc_core> is equivalent to the following 3 FFs/Latches, which will be removed : <PhyIF_Ctrl_InitDone_1> <PhyIF_Ctrl_InitDone_2> <PhyIF_Ctrl_InitDone_3> 
INFO:Xst:2261 - The FF/Latch <ctrl_dfi.cmdx2.ctrl_dfi_odt_i_0> in Unit <mpmc_ctrl_path> is equivalent to the following FF/Latch, which will be removed : <ctrl_dfi.cmdx2.ctrl_dfi_odt_i_1> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_7> in Unit <v6_ddrx_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_5> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_4> in Unit <v6_ddrx_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_6> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_11> in Unit <v6_ddrx_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_9> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_10> in Unit <v6_ddrx_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_8> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_3> in Unit <v6_ddrx_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_1> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_2> in Unit <v6_ddrx_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_0> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_13> in Unit <v6_ddrx_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_15> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_14> in Unit <v6_ddrx_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_12> 
INFO:Xst:2261 - The FF/Latch <dlyinc_rsync_mux_0> in Unit <v6_ddrx_dly_ctrl> is equivalent to the following 3 FFs/Latches, which will be removed : <dlyinc_rsync_mux_1> <dlyinc_rsync_mux_2> <dlyinc_rsync_mux_3> 
INFO:Xst:2261 - The FF/Latch <rst_rsync_0> in Unit <v6_ddrx_rdclk_gen> is equivalent to the following 3 FFs/Latches, which will be removed : <rst_rsync_1> <rst_rsync_2> <rst_rsync_3> 
INFO:Xst:2261 - The FF/Latch <en_clk_cpt_odd_r_0> in Unit <v6_ddrx_rdclk_gen> is equivalent to the following FF/Latch, which will be removed : <en_clk_rsync_odd_r_0> 
INFO:Xst:2261 - The FF/Latch <en_clk_cpt_odd_r_1> in Unit <v6_ddrx_rdclk_gen> is equivalent to the following FF/Latch, which will be removed : <en_clk_rsync_odd_r_1> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_0> in Unit <v6_ddrx_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_0> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_1> in Unit <v6_ddrx_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_1> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_3> in Unit <v6_ddrx_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_2> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_4> in Unit <v6_ddrx_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_3> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_6> in Unit <v6_ddrx_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_4> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_7> in Unit <v6_ddrx_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_5> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_9> in Unit <v6_ddrx_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_6> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_10> in Unit <v6_ddrx_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_7> 
INFO:Xst:2261 - The FF/Latch <dlyce_rsync_0> in Unit <v6_ddrx_rdlvl> is equivalent to the following 3 FFs/Latches, which will be removed : <dlyce_rsync_1> <dlyce_rsync_2> <dlyce_rsync_3> 
INFO:Xst:2261 - The FF/Latch <l_addend_0> in Unit <v6_ddrx_pd> is equivalent to the following FF/Latch, which will be removed : <h_addend_0> 
INFO:Xst:2261 - The FF/Latch <gen_write_fifos[0].gen_fifos.PhyIF_Ctrl_InitDone_d1> in Unit <mpmc_data_path> is equivalent to the following FF/Latch, which will be removed : <gen_write_fifos[2].gen_fifos.PhyIF_Ctrl_InitDone_d1> 
WARNING:Xst:2677 - Node <periodic_read_request.periodic_rd_arb0/grant_r_0> of sequential type is unconnected in block <rank_common>.
WARNING:Xst:2677 - Node <DXCL.addr_reg/memory_0_31> of sequential type is unconnected in block <dualxcl_access_data_path_2>.
WARNING:Xst:2677 - Node <DXCL.addr_reg/memory_0_30> of sequential type is unconnected in block <dualxcl_access_data_path_2>.
WARNING:Xst:2677 - Node <DXCL.addr_reg/memory_0_29> of sequential type is unconnected in block <dualxcl_access_data_path_2>.
WARNING:Xst:2677 - Node <DXCL.addr_reg/memory_0_28> of sequential type is unconnected in block <dualxcl_access_data_path_2>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/FSM_7> on signal <addr_cs[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 idle                   | 0000
 wait_wr_cmplt          | 0001
 pa_rd_xfer_type        | 0010
 wait_pa_rdsngl_addrack | 0011
 sa_rd_xfer_type        | 0100
 wait_sa_rdsngl_addrack | 0101
 wait_pa_rdbrst_addrack | 0110
 wait_rd2ad_rd_cmplt    | 0111
 wait_sa_rdbrst_addrack | 1000
 rdblkcnt_comp          | 1001
 wait_wr_sngl_ack       | 1010
 wait_wr_blk_infifo     | 1011
 wait_wr_blk_addrack    | 1100
 initiate_single_wr     | 1101
 initiate_inbndry_wr    | 1110
 initiate_outbndry_wr   | 1111
------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/FSM_8> on signal <GEN_FULL_BURST_SUPPORT.wr_cs[1:3]> with user encoding.
---------------------------------
 State               | Encoding
---------------------------------
 idle                | 000
 sngle               | 001
 unaligned_brst_strt | 010
 brst                | 011
 unaligned_brst_end  | 100
 cache               | 101
 strt_pad            | 110
 end_pad             | 111
---------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/FSM_9> on signal <sm_state[1:4]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 0001
 preflush    | 0100
 data_to_plb | 0010
 postflush   | 1000
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/FSM_2> on signal <reset_state_r[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_init/FSM_0> on signal <init_state_r[1:37]> with one-hot encoding.
-------------------------------------------------
 State  | Encoding
-------------------------------------------------
 000000 | 0000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000010000
 010110 | 0000000000000000000000000000000100000
 000101 | 0000000000000000000000000000001000000
 000110 | 0000000000000000000000000000010000000
 000111 | 0000000000000000000000000000100000000
 001000 | 0000000000000000000000000001000000000
 001001 | 0000000000000000000000000010000000000
 001010 | 0000000000000000000000000100000000000
 001011 | 0000000000000000000000001000000000000
 001100 | 0000000000000000000000010000000000000
 001101 | 0000000000000000000000100000000000000
 010101 | 0000000000000000000001000000000000000
 011010 | 0000000000000000000010000000000000000
 011001 | 0000000000000000000100000000000000000
 001111 | 0000000000000000001000000000000000000
 010010 | 0000000000000000010000000000000000000
 010100 | 0000000000000000100000000000000000000
 010011 | 0000000000000001000000000000000000000
 010111 | 0000000000000010000000000000000000000
 011111 | 0000000000000100000000000000000000000
 011000 | 0000000000001000000000000000000000000
 011011 | 0000000000010000000000000000000000000
 011100 | 0000000000100000000000000000000000000
 010001 | 0000000001000000000000000000000000000
 101000 | 0000000010000000000000000000000000000
 001110 | 0000000100000000000000000000000000000
 100011 | 0000001000000000000000000000000000000
 101010 | 0000010000000000000000000000000000000
 010000 | 0000100000000000000000000000000000000
 011110 | unreached
 100000 | 0001000000000000000000000000000000000
 100001 | 0010000000000000000000000000000000000
 100010 | 0100000000000000000000000000000000000
 100101 | unreached
 100100 | unreached
 100111 | unreached
 011101 | unreached
 101001 | 1000000000000000000000000000000000000
-------------------------------------------------
INFO:Xst:2146 - In block <v6_ddrx_wrlvl>, Counter <dqs_count_r> <dqs_count_rep2> <dqs_count_rep1> are equivalent, XST will keep only <dqs_count_r>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/mb_wrlvl_inst.u_phy_wrlvl/FSM_1> on signal <wl_state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0100  | 0100
 0011  | 0011
 1000  | 1000
 0111  | 0111
 0110  | 0110
 0101  | 0101
 0010  | 0010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/FSM_5> on signal <cal2_state_r[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 110   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/FSM_3> on signal <cal1_state_r[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 01100 | 01100
 01011 | 01011
 00100 | 00100
 00111 | 00111
 00101 | 00101
 01101 | 01101
 00110 | 00110
 01000 | 01000
 10010 | 10010
 01010 | 01010
 01111 | 01111
 01110 | 01110
 10000 | 10000
 01001 | 01001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/FSM_4> on signal <cal_clkdiv_state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0110  | 0110
 0101  | 0101
 0111  | 0111
 1000  | 1000
 1001  | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/FSM_6> on signal <pd_state_r[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_fsm_0/FSM_10> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 01111 | 00
 01110 | 01
 00000 | 11
 00001 | unreached
 00010 | unreached
 00011 | unreached
 00101 | unreached
 10000 | unreached
 10001 | unreached
 10010 | unreached
 10011 | unreached
 10101 | unreached
 01101 | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_fsm_0/FSM_11> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 01111 | 000
 01110 | 001
 00000 | 011
 00001 | 010
 00010 | 110
 00011 | 111
 00101 | 101
 10000 | unreached
 10001 | unreached
 10010 | unreached
 10011 | unreached
 10101 | unreached
 01101 | unreached
-------------------
WARNING:Xst:1293 - FF/Latch <cross_bndry_reg> has a constant value of 0 in block <plbv46_address_decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mpmc_size_tb0_q_0> (without init value) has a constant value of 0 in block <plbv46_address_decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdwdaddr_i_0> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdwdaddr_i_3> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_rdwdaddr_pipeline.rdwdaddr_i2_0> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_rdwdaddr_pipeline.rdwdaddr_i2_3> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdwdaddr_i_3> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_rdwdaddr_pipeline.rdwdaddr_i2_3> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ddr2_pre_flag_r> of sequential type is unconnected in block <v6_ddrx_init>.
WARNING:Xst:2677 - Node <ddr2_refresh_flag_r> of sequential type is unconnected in block <v6_ddrx_init>.
WARNING:Xst:1710 - FF/Latch <ad2rd_xfer_width_i_0> (without init value) has a constant value of 0 in block <plbv46_address_decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ad2wr_xfer_width_i_0> (without init value) has a constant value of 0 in block <plbv46_address_decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q_31> of sequential type is unconnected in block <plbv46_address_decoder>.
WARNING:Xst:2677 - Node <GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q_30> of sequential type is unconnected in block <plbv46_address_decoder>.
WARNING:Xst:2677 - Node <GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q_29> of sequential type is unconnected in block <plbv46_address_decoder>.
WARNING:Xst:2677 - Node <GEN_FULL_BURST_SUPPORT.xfer_wrdcnt_s_h_6> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <GEN_FULL_BURST_SUPPORT.xfer_wrdcnt_s_h_5> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <GEN_FULL_BURST_SUPPORT.xfer_wrdcnt_s_h_4> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <GEN_FULL_BURST_SUPPORT.xfer_wrdcnt_s_h_3> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <GEN_FULL_BURST_SUPPORT.xfer_wrdcnt_s_h_2> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <GEN_FULL_BURST_SUPPORT.xfer_wrdcnt_s_h_1> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <GEN_FULL_BURST_SUPPORT.xfer_wrdcnt_s_h_0> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_31> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_30> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_28> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_27> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_26> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_25> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_24> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_23> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_22> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_21> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_20> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_19> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_18> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_17> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_16> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_15> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_14> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_13> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_12> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_11> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_10> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_9> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_8> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_7> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_6> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_5> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_4> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_3> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_2> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_1> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_0> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:1293 - FF/Latch <sig_steer_addr_incr_0> has a constant value of 0 in block <plbv46_rd_support>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_steer_addr_incr_1> has a constant value of 0 in block <plbv46_rd_support>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sig_steer_addr_incr_3> of sequential type is unconnected in block <plbv46_rd_support>.
WARNING:Xst:2677 - Node <sig_steer_addr_incr_4> of sequential type is unconnected in block <plbv46_rd_support>.
WARNING:Xst:2677 - Node <sig_steer_addr_3> of sequential type is unconnected in block <plbv46_rd_support>.
WARNING:Xst:2677 - Node <sig_steer_addr_4> of sequential type is unconnected in block <plbv46_rd_support>.
WARNING:Xst:2677 - Node <sig_steer_addr_5> of sequential type is unconnected in block <plbv46_rd_support>.
WARNING:Xst:2677 - Node <sig_steer_addr_6> of sequential type is unconnected in block <plbv46_rd_support>.
WARNING:Xst:2677 - Node <sig_steer_addr_7> of sequential type is unconnected in block <plbv46_rd_support>.
WARNING:Xst:2677 - Node <sig_steer_addr_8> of sequential type is unconnected in block <plbv46_rd_support>.
WARNING:Xst:2677 - Node <sig_steer_addr_9> of sequential type is unconnected in block <plbv46_rd_support>.
WARNING:Xst:1710 - FF/Latch <Col_Cnt_1> (without init value) has a constant value of 0 in block <mpmc_addr_path>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Col_Cnt_0> (without init value) has a constant value of 0 in block <mpmc_addr_path>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pushaddr_3> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pushaddr_2> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pushaddr_1> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pushaddr_0> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lutaddr_baseaddr_i2_6> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lutaddr_baseaddr_i2_5> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lutaddr_baseaddr_i2_4> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lutaddr_highaddr_d1_6> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lutaddr_highaddr_i2_6> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_popaddr_special_case.next_pop_incvalue_i3_0> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_popaddr_special_case.next_pop_incvalue_i3_1> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_popaddr_special_case.next_pop_incvalue_i3_2> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_baseaddr_i2a_6> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_baseaddr_i2a_5> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_baseaddr_i2a_4> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_baseaddr_i2b_6> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_baseaddr_i2b_5> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_baseaddr_i2b_4> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_baseaddr_i2c_6> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_baseaddr_i2c_5> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_baseaddr_i2c_4> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_baseaddr_i2d_6> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_baseaddr_i2d_5> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_baseaddr_i2d_4> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_highaddr_i2d_6> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_highaddr_i2c_6> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_highaddr_i2b_6> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_highaddr_i2a_6> (without init value) has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3a_2> has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3a_1> has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3a_0> has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3b_2> has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3b_1> has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3b_0> has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3c_2> has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3c_1> has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3c_0> has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3d_2> has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3d_1> has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3d_0> has a constant value of 0 in block <mpmc_read_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pushaddr_3> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pushaddr_2> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pushaddr_1> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pushaddr_0> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lutaddr_baseaddr_i2_6> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lutaddr_baseaddr_i2_5> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_popaddr_special_case.next_pop_incvalue_i3_0> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_popaddr_special_case.next_pop_incvalue_i3_1> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3d_0> has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3d_1> has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_baseaddr_i2a_6> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_baseaddr_i2a_5> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_baseaddr_i2b_6> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_baseaddr_i2b_5> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_baseaddr_i2c_6> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_baseaddr_i2c_5> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_baseaddr_i2d_6> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_xfer_fifo.lutaddr_baseaddr_i2d_5> (without init value) has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3c_0> has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3c_1> has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3a_1> has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3a_0> has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3b_1> has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_pop_incvalue_i3b_0> has a constant value of 0 in block <mpmc_read_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_pushaddr_special_case.next_push_incvalue_0> (without init value) has a constant value of 0 in block <mpmc_write_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_pushaddr_special_case.next_push_incvalue_1> (without init value) has a constant value of 0 in block <mpmc_write_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_pushaddr_special_case.next_push_incvalue_2> (without init value) has a constant value of 0 in block <mpmc_write_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <popaddr_0> (without init value) has a constant value of 0 in block <mpmc_write_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <popaddr_1> (without init value) has a constant value of 0 in block <mpmc_write_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <popaddr_2> (without init value) has a constant value of 0 in block <mpmc_write_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <popaddr_3> (without init value) has a constant value of 0 in block <mpmc_write_fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_pushaddr_special_case.next_push_incvalue_0> (without init value) has a constant value of 0 in block <mpmc_write_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_pushaddr_special_case.next_push_incvalue_1> (without init value) has a constant value of 0 in block <mpmc_write_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <popaddr_0> (without init value) has a constant value of 0 in block <mpmc_write_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <popaddr_1> (without init value) has a constant value of 0 in block <mpmc_write_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <popaddr_2> (without init value) has a constant value of 0 in block <mpmc_write_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <popaddr_3> (without init value) has a constant value of 0 in block <mpmc_write_fifo_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Arb_RdModWr> has a constant value of 0 in block <arb_pattern_type>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DXCL.line_cnt_2> of sequential type is unconnected in block <dualxcl_access_data_path_2>.
WARNING:Xst:2677 - Node <DXCL.line_cnt_3> of sequential type is unconnected in block <dualxcl_access_data_path_2>.
INFO:Xst:1901 - Instance CTRL_BRAM_0 in unit CTRL_BRAM_0 of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen_ck_cpt[0].u_bufio_cpt in unit v6_ddrx_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[1].u_bufio_cpt in unit v6_ddrx_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[2].u_bufio_cpt in unit v6_ddrx_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[3].u_bufio_cpt in unit v6_ddrx_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:2261 - The FF/Latch <max_xings_plus1_0> in Unit <plbv46_address_decoder> is equivalent to the following FF/Latch, which will be removed : <max_xings_plus1_2> 
INFO:Xst:2261 - The FF/Latch <burst_tb0> in Unit <plbv46_address_decoder> is equivalent to the following FF/Latch, which will be removed : <mpmc_size_tb0_q_1> 
INFO:Xst:2261 - The FF/Latch <mpmc_size_tb0_q_2> in Unit <plbv46_address_decoder> is equivalent to the following FF/Latch, which will be removed : <cacheline_8_reg> 
INFO:Xst:2261 - The FF/Latch <mpmc_size_tb0_q_3> in Unit <plbv46_address_decoder> is equivalent to the following FF/Latch, which will be removed : <cacheline_4_reg> 
INFO:Xst:2261 - The FF/Latch <max_mpmc_pop_cnt_2> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <max_mpmc_pop_cnt_3> 
INFO:Xst:2261 - The FF/Latch <gen_pushaddr_special_case.next_push_lsbs_0> in Unit <mpmc_write_fifo_1> is equivalent to the following FF/Latch, which will be removed : <gen_pushaddr_special_case.next_push_incvalue_3> 
INFO:Xst:2261 - The FF/Latch <gen_pushaddr_special_case.next_push_lsbs_0> in Unit <mpmc_write_fifo_2> is equivalent to the following FF/Latch, which will be removed : <gen_pushaddr_special_case.next_push_incvalue_2> 
INFO:Xst:2261 - The FF/Latch <dlyinc_cpt_mux_1> in Unit <v6_ddrx_dly_ctrl> is equivalent to the following 2 FFs/Latches, which will be removed : <dlyinc_cpt_mux_2> <dlyinc_cpt_mux_3> 
INFO:Xst:2261 - The FF/Latch <en_clk_cpt_odd_r_0> in Unit <v6_ddrx_rdclk_gen> is equivalent to the following 3 FFs/Latches, which will be removed : <en_clk_cpt_odd_r_1> <en_clk_cpt_odd_r_2> <en_clk_cpt_odd_r_3> 
INFO:Xst:2261 - The FF/Latch <phy_address0_9> in Unit <v6_ddrx_init> is equivalent to the following FF/Latch, which will be removed : <phy_address0_12> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_96> in Unit <v6_ddrx_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_100> <phy_wrdata_104> <phy_wrdata_108> <phy_wrdata_112> <phy_wrdata_116> <phy_wrdata_120> <phy_wrdata_124> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_33> in Unit <v6_ddrx_init> is equivalent to the following 23 FFs/Latches, which will be removed : <phy_wrdata_35> <phy_wrdata_37> <phy_wrdata_39> <phy_wrdata_41> <phy_wrdata_43> <phy_wrdata_45> <phy_wrdata_47> <phy_wrdata_49> <phy_wrdata_51> <phy_wrdata_53> <phy_wrdata_55> <phy_wrdata_57> <phy_wrdata_59> <phy_wrdata_61> <phy_wrdata_63> <phy_wrdata_97> <phy_wrdata_101> <phy_wrdata_105> <phy_wrdata_109> <phy_wrdata_113> <phy_wrdata_117> <phy_wrdata_121> <phy_wrdata_125> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_98> in Unit <v6_ddrx_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_102> <phy_wrdata_106> <phy_wrdata_110> <phy_wrdata_114> <phy_wrdata_118> <phy_wrdata_122> <phy_wrdata_126> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_32> in Unit <v6_ddrx_init> is equivalent to the following 23 FFs/Latches, which will be removed : <phy_wrdata_34> <phy_wrdata_36> <phy_wrdata_38> <phy_wrdata_40> <phy_wrdata_42> <phy_wrdata_44> <phy_wrdata_46> <phy_wrdata_48> <phy_wrdata_50> <phy_wrdata_52> <phy_wrdata_54> <phy_wrdata_56> <phy_wrdata_58> <phy_wrdata_60> <phy_wrdata_62> <phy_wrdata_99> <phy_wrdata_103> <phy_wrdata_107> <phy_wrdata_111> <phy_wrdata_115> <phy_wrdata_119> <phy_wrdata_123> <phy_wrdata_127> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_64> in Unit <v6_ddrx_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_68> <phy_wrdata_72> <phy_wrdata_76> <phy_wrdata_80> <phy_wrdata_84> <phy_wrdata_88> <phy_wrdata_92> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_66> in Unit <v6_ddrx_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_70> <phy_wrdata_74> <phy_wrdata_78> <phy_wrdata_82> <phy_wrdata_86> <phy_wrdata_90> <phy_wrdata_94> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_1> in Unit <v6_ddrx_init> is equivalent to the following 23 FFs/Latches, which will be removed : <phy_wrdata_3> <phy_wrdata_5> <phy_wrdata_7> <phy_wrdata_9> <phy_wrdata_11> <phy_wrdata_13> <phy_wrdata_15> <phy_wrdata_17> <phy_wrdata_19> <phy_wrdata_21> <phy_wrdata_23> <phy_wrdata_25> <phy_wrdata_27> <phy_wrdata_29> <phy_wrdata_31> <phy_wrdata_65> <phy_wrdata_69> <phy_wrdata_73> <phy_wrdata_77> <phy_wrdata_81> <phy_wrdata_85> <phy_wrdata_89> <phy_wrdata_93> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_0> in Unit <v6_ddrx_init> is equivalent to the following 23 FFs/Latches, which will be removed : <phy_wrdata_2> <phy_wrdata_4> <phy_wrdata_6> <phy_wrdata_8> <phy_wrdata_10> <phy_wrdata_12> <phy_wrdata_14> <phy_wrdata_16> <phy_wrdata_18> <phy_wrdata_20> <phy_wrdata_22> <phy_wrdata_24> <phy_wrdata_26> <phy_wrdata_28> <phy_wrdata_30> <phy_wrdata_67> <phy_wrdata_71> <phy_wrdata_75> <phy_wrdata_79> <phy_wrdata_83> <phy_wrdata_87> <phy_wrdata_91> <phy_wrdata_95> 
INFO:Xst:2261 - The FF/Latch <phy_address0_4> in Unit <v6_ddrx_init> is equivalent to the following 2 FFs/Latches, which will be removed : <phy_address0_6> <phy_address0_11> 
WARNING:Xst:1710 - FF/Latch <maint_rank_r_lcl_0> (without init value) has a constant value of 0 in block <rank_common>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ddr3_sdram_wrapper> ...

Optimizing unit <mpmc> ...

Optimizing unit <plbv46_address_decoder> ...

Optimizing unit <plbv46_sample_cycle> ...

Optimizing unit <plbv46_write_module> ...
WARNING:Xst:2677 - Node <GEN_FULL_BURST_SUPPORT.cache_s_h> of sequential type is unconnected in block <plbv46_write_module>.

Optimizing unit <plbv46_rd_support> ...

Optimizing unit <srl_fifo_rbu_f> ...

Optimizing unit <dynshreg_f> ...

Optimizing unit <cntr_incr_decr_addn_f> ...

Optimizing unit <mpmc_core> ...

Optimizing unit <mpmc_addr_path> ...

Optimizing unit <mpmc_data_path> ...

Optimizing unit <mpmc_read_fifo_1> ...

Optimizing unit <mpmc_bram_fifo_3> ...

Optimizing unit <mpmc_read_fifo_2> ...
INFO:Xst:2261 - The FF/Latch <lutaddr_highaddr_i2_2> in Unit <mpmc_read_fifo_2> is equivalent to the following FF/Latch, which will be removed : <lutaddr_baseaddr_i2_2> 
INFO:Xst:2261 - The FF/Latch <gen_xfer_fifo.lutaddr_highaddr_i2a_2> in Unit <mpmc_read_fifo_2> is equivalent to the following FF/Latch, which will be removed : <gen_xfer_fifo.lutaddr_baseaddr_i2a_2> 
INFO:Xst:2261 - The FF/Latch <gen_xfer_fifo.lutaddr_highaddr_i2b_2> in Unit <mpmc_read_fifo_2> is equivalent to the following FF/Latch, which will be removed : <gen_xfer_fifo.lutaddr_baseaddr_i2b_2> 
INFO:Xst:2261 - The FF/Latch <gen_xfer_fifo.lutaddr_highaddr_i2c_2> in Unit <mpmc_read_fifo_2> is equivalent to the following FF/Latch, which will be removed : <gen_xfer_fifo.lutaddr_baseaddr_i2c_2> 
INFO:Xst:2261 - The FF/Latch <gen_xfer_fifo.lutaddr_highaddr_i2d_2> in Unit <mpmc_read_fifo_2> is equivalent to the following FF/Latch, which will be removed : <gen_xfer_fifo.lutaddr_baseaddr_i2d_2> 

Optimizing unit <mpmc_bram_fifo_4> ...

Optimizing unit <mpmc_write_fifo_1> ...

Optimizing unit <mpmc_bram_fifo_1> ...

Optimizing unit <mpmc_write_fifo_2> ...

Optimizing unit <mpmc_bram_fifo_2> ...

Optimizing unit <mpmc_ctrl_path> ...

Optimizing unit <arbiter> ...

Optimizing unit <arb_acknowledge> ...

Optimizing unit <arb_pattern_type> ...

Optimizing unit <arb_pattern_start> ...

Optimizing unit <arb_which_port> ...

Optimizing unit <high_priority_select> ...

Optimizing unit <rank_cntrl> ...
WARNING:Xst:1710 - FF/Latch <wtr_timer.wtr_cnt_r_2> (without init value) has a constant value of 0 in block <rank_cntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inhbt_rd_r> (without init value) has a constant value of 0 in block <rank_cntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wtr_timer.wtr_cnt_r_0> (without init value) has a constant value of 0 in block <rank_cntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wtr_timer.wtr_cnt_r_1> (without init value) has a constant value of 0 in block <rank_cntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wtr_inhbt_config_r> (without init value) has a constant value of 0 in block <rank_cntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wtr_timer.wtr_cnt_r_2> (without init value) has a constant value of 0 in block <rank_cntrl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <wtr_timer.wtr_cnt_r_1> in Unit <rank_cntrl> is equivalent to the following FF/Latch, which will be removed : <wtr_inhbt_config_r> 
WARNING:Xst:1710 - FF/Latch <inhbt_rd_r> (without init value) has a constant value of 0 in block <rank_cntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wtr_timer.wtr_cnt_r_1> (without init value) has a constant value of 0 in block <rank_cntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wtr_timer.wtr_cnt_r_0> of sequential type is unconnected in block <rank_cntrl>.

Optimizing unit <rank_common> ...

Optimizing unit <round_robin_arb_1> ...

Optimizing unit <ctrl_path> ...

Optimizing unit <v6_ddrx_top> ...

Optimizing unit <v6_ddrx_control_io> ...

Optimizing unit <v6_ddrx_write> ...

Optimizing unit <v6_ddrx_dly_ctrl> ...

Optimizing unit <v6_ddrx_data_io> ...

Optimizing unit <v6_ddrx_dqs_iob> ...

Optimizing unit <v6_ddrx_dm_iob> ...

Optimizing unit <v6_ddrx_dq_iob> ...

Optimizing unit <v6_ddrx_rdclk_gen> ...

Optimizing unit <v6_ddrx_rdctrl_sync> ...

Optimizing unit <v6_ddrx_rddata_sync> ...

Optimizing unit <v6_ddrx_circ_buffer_1> ...

Optimizing unit <v6_ddrx_circ_buffer_2> ...

Optimizing unit <v6_ddrx_init> ...

Optimizing unit <v6_ddrx_wrlvl> ...

Optimizing unit <v6_ddrx_rdlvl> ...
WARNING:Xst:1710 - FF/Latch <tby4_r_5> (without init value) has a constant value of 0 in block <v6_ddrx_rdlvl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <v6_ddrx_pd> ...

Optimizing unit <dualxcl_1> ...

Optimizing unit <dualxcl_access_1> ...

Optimizing unit <srl16e_fifo_1> ...

Optimizing unit <xcl_read_data_1> ...

Optimizing unit <pop_generator_1> ...

Optimizing unit <srl16e_fifo_protect_1> ...

Optimizing unit <fifo_pipeline_1> ...

Optimizing unit <dualxcl_fsm_1> ...
WARNING:Xst:2677 - Node <fsmfake10_0> of sequential type is unconnected in block <dualxcl_fsm_1>.
WARNING:Xst:1710 - FF/Latch <pi_wrfifo_push_b> (without init value) has a constant value of 0 in block <dualxcl_fsm_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fsmfake10_4> (without init value) has a constant value of 0 in block <dualxcl_fsm_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <dualxcl_2> ...

Optimizing unit <dualxcl_access_2> ...

Optimizing unit <dualxcl_access_data_path_2> ...

Optimizing unit <xcl_read_data_2> ...

Optimizing unit <pop_generator_2> ...

Optimizing unit <srl16e_fifo_protect_2> ...

Optimizing unit <dualxcl_fsm_2> ...
WARNING:Xst:2677 - Node <fsmfake11_0> of sequential type is unconnected in block <dualxcl_fsm_2>.
WARNING:Xst:1426 - The value init of the FF/Latch DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[1].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_2 hinder the constant cleaning in the block ddr3_sdram_wrapper.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[1].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_6 hinder the constant cleaning in the block ddr3_sdram_wrapper.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d_2 hinder the constant cleaning in the block ddr3_sdram_wrapper.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3b_2 hinder the constant cleaning in the block ddr3_sdram_wrapper.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c_2 hinder the constant cleaning in the block ddr3_sdram_wrapper.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3a_2 hinder the constant cleaning in the block ddr3_sdram_wrapper.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[1].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_1 hinder the constant cleaning in the block ddr3_sdram_wrapper.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[1].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_5 hinder the constant cleaning in the block ddr3_sdram_wrapper.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[1].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_0 hinder the constant cleaning in the block ddr3_sdram_wrapper.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[1].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_4 hinder the constant cleaning in the block ddr3_sdram_wrapper.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_6> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_5> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_3> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_1> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_4> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_1> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_0> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_6> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_5> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.next_pop_incvalue_i3_4> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.next_pop_incvalue_i3_3> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.next_pop_incvalue_i3_2> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_6> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_5> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_1> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushAddr_r_3> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushAddr_r_2> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushAddr_r_3> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushAddr_r_2> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/rnw_i_1> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[1].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_7> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[1].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_3> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[2].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_5> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[2].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_7> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[2].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_3> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[2].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_1> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_fsm_0/wrfifo_full> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_5> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_3> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_6> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_3> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushAddr_r_2> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/GEN_FULL_BURST_SUPPORT.xfer_width_s_h_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_doing_brst16_reg> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/ad2rd_wdblk_xings_reg_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_2> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_wrfifo_almostFull_reg> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushAddr_r_3> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_6> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_5> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_1> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_1> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_5> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_6> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_6> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_5> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_1> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_6> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_5> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_1> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_3> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_3> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_3> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_3> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_0> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_1> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_4> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_0> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_1> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_4> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_6> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_5> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_3> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_1> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_1> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_3> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_5> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_6> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_1> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_3> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_5> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_6> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d_3> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d_4> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c_3> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c_4> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3b_3> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3b_4> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3a_3> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3a_4> has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_6> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_5> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_3> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_1> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_0> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_1> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_4> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_0> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_1> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_4> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DDR3_SDRAM/Rst90> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/Rst270> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/Rst_tocore_tmp> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rdmodwr_tb0_q> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_4> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_5> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_6> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_7> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_8> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_9> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_10> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_11> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_12> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_13> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_14> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_15> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_16> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_17> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_18> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_19> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_20> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_21> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_22> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_23> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/mpmc_rst_pipe_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/mpmc_rst_pipe_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sync_rst_i> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_plb_busy_reg> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/I_SRL_FIFO_BUF/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/I_SRL_FIFO_BUF/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/I_SRL_FIFO_BUF/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_64_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Pipeline1_31> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Pipeline1_30> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Pipeline1_29> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Pipeline1_28> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Pipeline1_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Pipeline1_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Pipeline1_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Pipeline1_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_95> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_94> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_93> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_92> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_67> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_66> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_65> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_64> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_63> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_62> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_61> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_60> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_35> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_34> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_33> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_32> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_31> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_30> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_29> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_28> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.PhyIF_Ctrl_InitDone_d1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_7> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_6> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_5> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_4> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_rdwdaddr_pipeline.rdwdaddr_i2_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/rdwdaddr_i_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/popaddr_10> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/pushaddr_r_10> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/pushaddr_r_9> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/pushaddr_r_8> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/pushaddr_r_7> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/pushaddr_r_6> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/pushaddr_r_5> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/pushaddr_r_4> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_pushaddr_special_case.pushaddr_tmp_10> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/mpmc_srl_delay_Ctrl_AP_Col_W/data_d1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/mpmc_srl_delay_Ctrl_AP_Col_DW/data_d1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/mpmc_srl_delay_Ctrl_AP_Col_CL4/data_d1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/mpmc_srl_delay_Ctrl_AP_Col_CL8/data_d1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replicate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort/data_d1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replicate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort/data_d1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[1].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/v6_maintenance_calls.rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.faw_cnt_r_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/v6_maintenance_calls.rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.faw_cnt_r_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/v6_maintenance_calls.rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.faw_cnt_r_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/v6_maintenance_calls.rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw_r> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/v6_maintenance_calls.rank_mach0/rank_common0/maintenance_request.maint_arb0/last_master_r_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/v6_maintenance_calls.rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/mpmc_srl_delay_ctrl_bram_out/data_d1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Assert_All_CS_i0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_dly_ctrl/dlyce_rsync_mux_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_dly_ctrl/dlyce_rsync_mux_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_15> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_14> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_13> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_12> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_11> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_10> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_9> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_7> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_6> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_5> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_4> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/mb_wrlvl_inst.u_phy_wrlvl/wrlvl_err> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/mb_wrlvl_inst.u_phy_wrlvl/wrcal_err> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_4> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_4> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_4> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_4> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_4> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_4> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_4> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_4> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/found_dq_edge_r> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/cal2_deskew_err_r_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/cal2_deskew_err_r_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/cal2_deskew_err_r_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/cal2_deskew_err_r_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/rdlvl_err_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_incdec_tp> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/wrfifo_mask> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/memory_0_31> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/memory_0_30> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/memory_0_29> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/memory_0_28> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/memory_0_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/memory_0_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_fsm_0/fsmfake10_3> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_fsm_0/fsmfake10_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_fsm_0/fsmfake10_1> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_fsm_0/wrfifo_full> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_fsm_0/pi_wrfifo_push_a> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_24> is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:1710 - FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/PI_RdFIFO_Flush_tmp_2> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/PI_RdFIFO_Flush_tmp_1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/PI_RdFIFO_Flush_tmp_0> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/flush_d1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/flush_d1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/flush_d1> (without init value) has a constant value of 0 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/rnw_i_2> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/rnw_i_0> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_fsm_0/pi_wrfifo_push_b> of sequential type is unconnected in block <ddr3_sdram_wrapper>.
WARNING:Xst:1710 - FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_1> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_1> (without init value) has a constant value of 1 in block <ddr3_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_8> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_8> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_8> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_9> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_9> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_9> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_10> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_10> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_10> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_11> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_11> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_11> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_12> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_12> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_12> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_13> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_13> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_13> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_14> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_14> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_14> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_15> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_15> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_15> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_20> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_20> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_20> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_16> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_16> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_16> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_21> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_21> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_21> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_22> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_22> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_22> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_17> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_17> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_17> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_23> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_23> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_23> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_18> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_18> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_18> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_24> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_24> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_24> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_19> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_19> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_19> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_30> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_30> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_30> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_25> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_25> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_25> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_31> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_31> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_31> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_26> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_26> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_26> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_32> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_32> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_32> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_27> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_27> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_27> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_33> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_33> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_33> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_28> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_28> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_28> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_34> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_34> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_34> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_29> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_29> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_29> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_35> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_35> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_35> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_40> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_40> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_40> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_41> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_41> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_41> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_36> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_36> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_36> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_42> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_42> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_42> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_37> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_37> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_37> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_43> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_43> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_43> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_38> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_38> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_38> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_44> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_44> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_44> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_39> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_39> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_39> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_45> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_45> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_45> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_50> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_50> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_50> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_46> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_46> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_46> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_51> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_51> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_51> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_47> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_47> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_47> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_52> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_52> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_52> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_48> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_48> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_48> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_53> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_53> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_53> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_54> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_54> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_54> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_49> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_49> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_49> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_55> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_55> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_55> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_60> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_60> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_60> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_61> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_61> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_61> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_56> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_56> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_56> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_62> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_62> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_62> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_57> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_57> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_57> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_58> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_58> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_58> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_63> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_63> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_63> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_64> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_64> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_64> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_59> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_59> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_59> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_70> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_70> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_70> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_65> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_65> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_65> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_71> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_71> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_71> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_66> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_66> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_66> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_72> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_72> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_72> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_67> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_67> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_67> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_73> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_73> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_73> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_68> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_68> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_68> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_74> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_74> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_74> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_69> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_69> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_69> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_80> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_80> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_80> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_75> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_75> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_75> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_76> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_76> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_76> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_81> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_81> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_81> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_82> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_82> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_82> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_77> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_77> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_77> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_83> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_83> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_83> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_78> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_78> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_78> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_84> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_84> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_84> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_79> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_79> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_79> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_90> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_90> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_90> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_85> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_85> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_85> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_91> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_91> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_91> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_86> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_86> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_86> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_87> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_87> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_87> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_92> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_92> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_92> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_93> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_93> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_93> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_88> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_88> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_88> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_94> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_94> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_94> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_89> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_89> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_89> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_95> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_95> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_95> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_96> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_96> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_96> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_97> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_97> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_97> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_98> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_98> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_98> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_99> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_99> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_99> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/pi_rdfifo_pop_d1> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/gen_rdfifo_empty_pipeline.pop_generator_0/pop_d1> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_read_0/xcl_read_data_a/pi_rdfifo_pop_d1> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_read_0/xcl_read_data_a/gen_rdfifo_empty_pipeline.pop_generator_0/pop_d1> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[2].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_0> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[2].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_2> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[1].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_0> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[1].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_2> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[1].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_1> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[1].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_4> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[1].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_5> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[1].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_6> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_complete_i1> in Unit <ddr3_sdram_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_start_0/ctrl_complete_d1> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_which_port_0/ctrl_complete_d1> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/ctrl_complete_d1> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_dly_ctrl/dlyce_rsync_mux_1> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_dly_ctrl/dlyce_rsync_mux_0> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_write/rst_delayed_0> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/reset> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_100> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_100> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_100> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_101> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_101> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_101> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_102> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_102> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_102> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_103> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_103> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_103> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_104> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_104> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_104> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_110> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_110> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_110> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_105> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_105> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_105> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_111> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_111> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_111> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_106> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_106> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_106> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_107> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_107> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_107> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_112> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_112> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_112> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_108> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_108> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_108> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_113> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_113> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_113> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_114> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_114> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_114> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_109> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_109> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_109> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_115> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_115> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_115> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_120> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_120> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_120> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_121> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_121> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_121> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_116> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_116> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_116> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_122> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_122> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_122> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_117> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_117> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_117> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_118> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_118> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_118> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_123> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_123> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_123> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_119> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_119> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_119> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_124> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_124> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_124> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_125> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_125> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_125> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_126> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_126> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_126> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_127> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_127> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_127> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rddata_sync/gen_c0.u_rddata_sync_c0/SyncResetRd> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/SyncResetRd> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_2> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_3> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_2> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_doing_burst_s_h> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_doing_brst32_reg> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_4> in Unit <ddr3_sdram_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_2> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_1> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_4> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_2> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_baseaddr_i2_3> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_4> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[2].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_4> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[2].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/fifo_reg_6> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/pushaddr_r_4> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PushAddr_r_4> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/pushaddr_r_5> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PushAddr_r_5> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/pushaddr_r_6> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PushAddr_r_6> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/pushaddr_r_7> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PushAddr_r_7> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/pushaddr_r_8> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PushAddr_r_8> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/pushaddr_r_9> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PushAddr_r_9> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_0> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_0> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_0> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_1> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_1> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_1> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_2> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_2> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_2> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_3> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_3> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_3> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_4> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_4> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_4> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_5> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_5> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_5> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_6> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_6> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_6> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_7> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_7> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_7> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_4> in Unit <ddr3_sdram_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_2> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_1> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_4> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_2> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_2> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_3> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_2> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_3> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_4> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_4> in Unit <ddr3_sdram_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_2> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_1> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_4> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_2> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_2> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_3> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_2> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_3> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_4> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_4> in Unit <ddr3_sdram_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_2> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2c_1> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_4> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2c_2> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_2> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_3> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_2> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2a_3> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2a_4> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_4> in Unit <ddr3_sdram_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_2> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2b_1> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_4> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2b_2> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_2> in Unit <ddr3_sdram_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_3> <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_2> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_baseaddr_i2d_3> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo.lutaddr_highaddr_i2d_4> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_3> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_2> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_4> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_d1_2> 
Found area constraint ratio of 100 (+ 0) on block ddr3_sdram_wrapper, actual ratio is 5.
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_init/wrlvl_done_r> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch : <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_init/tmp_mr2_r_3_7> 
INFO:Xst:2261 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_init/wrlvl_done_r> in Unit <ddr3_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_init/tmp_mr2_r_3_7> 
FlipFlop DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1 has been replicated 16 time(s)
FlipFlop DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_size_pipe_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_size_pipe_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_size_pipe_2 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/Rst_tocore_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/Rst_tocore_1 has been replicated 2 time(s)
FlipFlop DDR3_SDRAM/Rst_tocore_3 has been replicated 2 time(s)
FlipFlop DDR3_SDRAM/Rst_tocore_4 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/Rst_tocore_5 has been replicated 2 time(s)
FlipFlop DDR3_SDRAM/Rst_tocore_8 has been replicated 6 time(s)
FlipFlop DDR3_SDRAM/Rst_tocore_9 has been replicated 2 time(s)
FlipFlop DDR3_SDRAM/Rst_topim_2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <ddr3_sdram_wrapper> :
	Found 2-bit shift register for signal <DDR3_SDRAM/mpmc_core_0/InitDone_i>.
	Found 4-bit shift register for signal <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.arb_patternstart_d_3>.
	Found 2-bit shift register for signal <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/chip_cnt_r1_1>.
	Found 2-bit shift register for signal <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/chip_cnt_r1_0>.
	Found 4-bit shift register for signal <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_control_io/rst_delayed_3>.
	Found 7-bit shift register for signal <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_write/rst_delayed_7>.
	Found 16-bit shift register for signal <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_init/pd_cal_start_dly_r_15>.
	Found 3-bit shift register for signal <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_init/wrlvl_rank_done_r3>.
	Found 17-bit shift register for signal <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_init/prech_done>.
	Found 16-bit shift register for signal <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_init/rdlvl_start_dly_clkdiv_r_15>.
	Found 16-bit shift register for signal <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_init/rdlvl_start_dly1_r_15>.
	Found 16-bit shift register for signal <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_init/rdlvl_start_dly0_r_15>.
	Found 4-bit shift register for signal <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/rdlvl_done_1>.
INFO:Xst:741 - HDL ADVISOR - A 5-bit shift register was found for signal <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdctrl_sync/rdpath_rdy_dly_r_9> and currently occupies 5 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <ddr3_sdram_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5580
 Flip-Flops                                            : 5580
# Shift Registers                                      : 13
 16-bit shift register                                 : 4
 17-bit shift register                                 : 1
 2-bit shift register                                  : 3
 3-bit shift register                                  : 1
 4-bit shift register                                  : 3
 7-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ddr3_sdram_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4548
#      GND                         : 2
#      INV                         : 111
#      LUT1                        : 150
#      LUT2                        : 484
#      LUT3                        : 617
#      LUT4                        : 536
#      LUT5                        : 594
#      LUT6                        : 1343
#      MUXCY                       : 225
#      MUXCY_L                     : 5
#      MUXF7                       : 239
#      VCC                         : 2
#      XORCY                       : 240
# FlipFlops/Latches                : 5605
#      FD                          : 2926
#      FD_1                        : 216
#      FDC                         : 13
#      FDCE                        : 12
#      FDE                         : 485
#      FDP                         : 4
#      FDPE                        : 7
#      FDR                         : 961
#      FDRE                        : 891
#      FDS                         : 64
#      FDSE                        : 25
#      ODDR                        : 1
# RAMS                             : 231
#      RAM32X1D                    : 66
#      RAM64X1D                    : 144
#      RAMB16                      : 20
#      RAMB36E1                    : 1
# Shift Registers                  : 98
#      SRL16                       : 11
#      SRLC16E                     : 85
#      SRLC32E                     : 2
# IO Buffers                       : 41
#      IOBUF                       : 32
#      IOBUFDS_DIFF_OUT            : 4
#      OBUF                        : 4
#      OBUFDS                      : 1
# Others                           : 163
#      BUFIODQS                    : 4
#      BUFR                        : 2
#      IDELAYCTRL                  : 1
#      IODELAYE1                   : 46
#      ISERDESE1                   : 36
#      OSERDESE1                   : 74

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:            5605  out of  301440     1%  
 Number of Slice LUTs:                 4353  out of  150720     2%  
    Number used as Logic:              3835  out of  150720     2%  
    Number used as Memory:              518  out of  58400     0%  
       Number used as RAM:              420
       Number used as SRL:               98

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7131
   Number with an unused Flip Flop:    1526  out of   7131    21%  
   Number with an unused LUT:          2778  out of   7131    38%  
   Number of fully used LUT-FF pairs:  2827  out of   7131    39%  
   Number of unique control sets:       270

IO Utilization: 
 Number of IOs:                       13380
 Number of bonded IOBs:                  68  out of    600    11%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               11  out of    416     2%  
    Number using Block RAM only:         11

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                   | Clock buffer(FF name)                                                                                                | Load  |
-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+
MPMC_Clk0                                                                                      | NONE(DDR3_SDRAM/Rst_topim_2)                                                                                         | 4017  |
SPLB0_Clk                                                                                      | NONE(DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd2)| 467   |
DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0/N01                  | NONE(DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0/CTRL_BRAM_0)                          | 1     |
DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>| BUFR                                                                                                                 | 314   |
DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>| BUFR                                                                                                                 | 928   |
FSL1_M_Clk                                                                                     | NONE(DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/FIFO.read_sel_fifo_empty_d1)                                  | 83    |
FSL2_M_Clk                                                                                     | NONE(DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_read_0/FIFO.addr_fifo_pipe/PIPE_Data_0)                              | 127   |
-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                            | Buffer(FF name)                                                                                                 | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------+
DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0/N1(DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0/XST_VCC:P)                         | NONE(DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0/CTRL_BRAM_0)                     | 124   |
DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0/N01(DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0/XST_GND:G)                        | NONE(DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0/CTRL_BRAM_0)                     | 72    |
N1017                                                                                                                                                                                     | NONE                                                                                                            | 40    |
DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rst_rsync_0(DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rst_rsync_0:Q)| NONE(DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync)| 2     |
FSL2_S_Control(XST_VCC:P)                                                                                                                                                                 | NONE(DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync)| 2     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.986ns (Maximum Frequency: 250.886MHz)
   Minimum input arrival time before clock: 2.035ns
   Maximum output required time after clock: 1.627ns
   Maximum combinational path delay: 0.485ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MPMC_Clk0'
  Clock period: 3.781ns (frequency: 264.480MHz)
  Total number of paths / destination ports: 33072 / 7786
-------------------------------------------------------------------------
Delay:               3.781ns (Levels of Logic = 5)
  Source:            DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/tby4_r_2 (FF)
  Destination:       DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/cnt_idel_inc_cpt_r_4 (FF)
  Source Clock:      MPMC_Clk0 rising
  Destination Clock: MPMC_Clk0 rising

  Data Path: DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/tby4_r_2 to DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/cnt_idel_inc_cpt_r_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.375   0.837  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/tby4_r_2 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/tby4_r_2)
     LUT6:I0->O            1   0.068   0.417  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/BUS_0040_GND_51_o_LessThan_399_o1_SW2 (N506)
     LUT6:I5->O           16   0.068   0.589  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/BUS_0040_GND_51_o_LessThan_399_o1 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/BUS_0040_GND_51_o_LessThan_399_o)
     LUT6:I4->O            3   0.068   0.789  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/mux51 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_416_OUT_rs_A<0>)
     LUT6:I1->O            2   0.068   0.423  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_416_OUT_rs_cy<2>11 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_416_OUT_rs_cy<2>)
     LUT6:I5->O            1   0.068   0.000  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_416_OUT_rs_xor<4>11 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_416_OUT<4>)
     FDE:D                     0.011          DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/cnt_idel_inc_cpt_r_4
    ----------------------------------------
    Total                      3.781ns (0.726ns logic, 3.055ns route)
                                       (19.2% logic, 80.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB0_Clk'
  Clock period: 3.986ns (frequency: 250.886MHz)
  Total number of paths / destination ports: 13297 / 910
-------------------------------------------------------------------------
Delay:               3.986ns (Levels of Logic = 5)
  Source:            DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_msize_pipe_0 (FF)
  Destination:       DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q_0 (FF)
  Source Clock:      SPLB0_Clk rising
  Destination Clock: SPLB0_Clk rising

  Data Path: DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_msize_pipe_0 to DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.375   0.583  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_msize_pipe_0 (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_msize_pipe_0)
     LUT2:I0->O            4   0.068   0.511  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/GND_112_o_plb_msize_i[0]_equal_77_o<0>1 (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/GND_112_o_plb_msize_i[0]_equal_77_o)
     LUT6:I4->O            3   0.068   0.431  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd3-In2212 (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd3-In2211)
     LUT6:I5->O           16   0.068   0.515  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd3-In2215 (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request)
     LUT6:I5->O            1   0.068   0.417  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Mmux_tb0_en14_1 (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Mmux_tb0_en14)
     LUT4:I3->O           29   0.068   0.551  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/_n0854_inv1 (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/_n0854_inv)
     FDRE:CE                   0.263          DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q_28
    ----------------------------------------
    Total                      3.986ns (0.978ns logic, 3.008ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>'
  Clock period: 2.279ns (frequency: 438.789MHz)
  Total number of paths / destination ports: 735 / 371
-------------------------------------------------------------------------
Delay:               2.279ns (Levels of Logic = 4)
  Source:            DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/iserdes_q_r_3 (FF)
  Destination:       DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/qout_0 (FF)
  Source Clock:      DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1> rising
  Destination Clock: DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1> rising

  Data Path: DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/iserdes_q_r_3 to DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/qout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.375   0.587  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/iserdes_q_r_3 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/iserdes_q_r_3)
     LUT6:I3->O            3   0.068   0.431  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out21 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out1)
     LUT5:I4->O            1   0.068   0.000  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out13_G (N745)
     MUXF7:I1->O           2   0.248   0.423  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out13 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/slip_out<0>)
     LUT6:I5->O            1   0.068   0.000  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/mux41 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<0>)
     FD:D                      0.011          DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/qout_0
    ----------------------------------------
    Total                      2.279ns (0.838ns logic, 1.441ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>'
  Clock period: 2.347ns (frequency: 426.076MHz)
  Total number of paths / destination ports: 2189 / 1093
-------------------------------------------------------------------------
Delay:               2.347ns (Levels of Logic = 4)
  Source:            DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q_r_5 (FF)
  Destination:       DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_3 (FF)
  Source Clock:      DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising
  Destination Clock: DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising

  Data Path: DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q_r_5 to DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.581  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q_r_5 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q_r_5)
     LUT6:I3->O            3   0.068   0.505  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out31 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out3)
     LUT3:I1->O            1   0.068   0.000  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out431 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out43)
     MUXF7:I1->O           2   0.248   0.423  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out43_f7 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out43_f7)
     LUT6:I5->O            1   0.068   0.000  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/mux1121 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<3>)
     FD:D                      0.011          DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_3
    ----------------------------------------
    Total                      2.347ns (0.838ns logic, 1.509ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'FSL1_M_Clk'
  Clock period: 2.868ns (frequency: 348.679MHz)
  Total number of paths / destination ports: 277 / 80
-------------------------------------------------------------------------
Delay:               2.868ns (Levels of Logic = 3)
  Source:            DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/REORDER.dpram_rd_adr_2 (FF)
  Destination:       DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/REORDER.dpram_rd_adr_2 (FF)
  Source Clock:      FSL1_M_Clk rising
  Destination Clock: FSL1_M_Clk rising

  Data Path: DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/REORDER.dpram_rd_adr_2 to DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/REORDER.dpram_rd_adr_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            34   0.375   0.552  DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/REORDER.dpram_rd_adr_2 (DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/REORDER.dpram_rd_adr_2)
     RAM32X1D:DPRA2->DPO    1   0.068   0.638  DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1 (DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/REORDER.data_valid_out)
     LUT6:I2->O            2   0.068   0.423  DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/read_data_exists_i (DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/read_data_exists_i)
     LUT4:I3->O            3   0.068   0.413  DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/_n0124_inv1 (DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/_n0124_inv)
     FDRE:CE                   0.263          DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/REORDER.dpram_rd_adr_0
    ----------------------------------------
    Total                      2.868ns (0.842ns logic, 2.026ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'FSL2_M_Clk'
  Clock period: 3.248ns (frequency: 307.882MHz)
  Total number of paths / destination ports: 563 / 151
-------------------------------------------------------------------------
Delay:               3.248ns (Levels of Logic = 5)
  Source:            DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_read_0/FIFO.read_sel_fifo/cnt_read_1 (FF)
  Destination:       DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_fsm_0/pi_wrfifo_push_a (FF)
  Source Clock:      FSL2_M_Clk rising
  Destination Clock: FSL2_M_Clk rising

  Data Path: DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_read_0/FIFO.read_sel_fifo/cnt_read_1 to DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_fsm_0/pi_wrfifo_push_a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             9   0.375   0.828  DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_read_0/FIFO.read_sel_fifo/cnt_read_1 (DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_read_0/FIFO.read_sel_fifo/cnt_read_1)
     LUT5:I0->O            4   0.068   0.437  DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_fsm_0/Addr_Exists_A_Addr_Read_A_OR_1674_o1 (DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_fsm_0/Addr_Exists_A_Addr_Read_A_OR_1674_o)
     LUT6:I5->O            1   0.068   0.417  DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_fsm_0/next_state<1>3_SW0 (N642)
     LUT6:I5->O            2   0.068   0.423  DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_fsm_0/next_state<1>3 (DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_fsm_0/next_state<1>3)
     LUT3:I2->O            1   0.068   0.417  DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_fsm_0/next_state[4]_next_state[4]_OR_1681_o1_SW0 (N646)
     LUT6:I5->O            1   0.068   0.000  DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_fsm_0/next_state[4]_next_state[4]_OR_1681_o1 (DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_fsm_0/next_state[4]_next_state[4]_OR_1681_o)
     FD:D                      0.011          DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_fsm_0/pi_wrfifo_push_a
    ----------------------------------------
    Total                      3.248ns (0.726ns logic, 2.522ns route)
                                       (22.4% logic, 77.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MPMC_Clk0'
  Total number of paths / destination ports: 3079 / 2146
-------------------------------------------------------------------------
Offset:              1.644ns (Levels of Logic = 5)
  Source:            zio (PAD)
  Destination:       DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_steer_addr_2 (FF)
  Destination Clock: MPMC_Clk0 rising

  Data Path: zio to DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_steer_addr_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     MUXCY:CI->O           1   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/Madd_sig_steer_addr[9]_GND_127_o_add_71_OUT_cy<0> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/Madd_sig_steer_addr[9]_GND_127_o_add_71_OUT_cy<0>)
     MUXCY:CI->O           0   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/Madd_sig_steer_addr[9]_GND_127_o_add_71_OUT_cy<1> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/Madd_sig_steer_addr[9]_GND_127_o_add_71_OUT_cy<1>)
     XORCY:CI->O           1   0.239   0.638  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/Madd_sig_steer_addr[9]_GND_127_o_add_71_OUT_xor<2> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_steer_addr[9]_GND_127_o_add_71_OUT<2>)
     LUT4:I0->O            1   0.068   0.581  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/Mmux_sig_steer_addr[9]_sig_steer_addr_ld_value[9]_mux_75_OUT3_SW1 (N668)
     LUT6:I3->O            1   0.068   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/Mmux_sig_steer_addr[9]_sig_steer_addr_ld_value[9]_mux_75_OUT3 (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_steer_addr[9]_sig_steer_addr_ld_value[9]_mux_75_OUT<2>)
     FDRE:D                    0.011          DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_steer_addr_2
    ----------------------------------------
    Total                      1.644ns (0.425ns logic, 1.219ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB0_Clk'
  Total number of paths / destination ports: 517 / 203
-------------------------------------------------------------------------
Offset:              1.461ns (Levels of Logic = 25)
  Source:            zio (PAD)
  Destination:       DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q_0 (FF)
  Destination Clock: SPLB0_Clk rising

  Data Path: zio to DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     MUXCY:DI->O           1   0.223   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<8> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<8>)
     MUXCY:CI->O           1   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<9> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<9>)
     MUXCY:CI->O           1   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<10> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<10>)
     MUXCY:CI->O           1   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<11> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<11>)
     MUXCY:CI->O           1   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<12> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<12>)
     MUXCY:CI->O           1   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<13> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<13>)
     MUXCY:CI->O           1   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<14> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<14>)
     MUXCY:CI->O           1   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<15> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<15>)
     MUXCY:CI->O           1   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<16> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<16>)
     MUXCY:CI->O           1   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<17> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<17>)
     MUXCY:CI->O           1   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<18> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<18>)
     MUXCY:CI->O           1   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<19> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<19>)
     MUXCY:CI->O           1   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<20> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<20>)
     MUXCY:CI->O           1   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<21> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<21>)
     MUXCY:CI->O           1   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<22> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<22>)
     MUXCY:CI->O           1   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<23> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<23>)
     MUXCY:CI->O           1   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<24> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<24>)
     MUXCY:CI->O           1   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<25> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<25>)
     MUXCY:CI->O           1   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<26> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<26>)
     MUXCY:CI->O           1   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<27> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<27>)
     MUXCY:CI->O           1   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<28> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<28>)
     MUXCY:CI->O           1   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<29> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<29>)
     MUXCY:CI->O           0   0.020   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<30> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_cy<30>)
     XORCY:CI->O           1   0.239   0.491  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Madd_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT_xor<31> (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_add_91_OUT<31>)
     LUT4:I2->O            1   0.068   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Mmux_GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_mux_94_OUT251 (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q[0]_GND_112_o_mux_94_OUT<31>)
     FDRE:D                    0.011          DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_64BIT_NPI.addr_tb0_q_0
    ----------------------------------------
    Total                      1.461ns (0.970ns logic, 0.491ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>'
  Total number of paths / destination ports: 586 / 352
-------------------------------------------------------------------------
Offset:              1.969ns (Levels of Logic = 4)
  Source:            DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_iserdes_dqs_p:Q4 (PAD)
  Destination:       DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/qout_0 (FF)
  Destination Clock: DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1> rising

  Data Path: DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_iserdes_dqs_p:Q4 to DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/qout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDESE1:Q4           3   0.000   0.652  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_iserdes_dqs_p (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/iserdes_q<3>)
     LUT6:I2->O            3   0.068   0.431  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out21 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out1)
     LUT5:I4->O            1   0.068   0.000  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out13_G (N745)
     MUXF7:I1->O           2   0.248   0.423  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out13 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/slip_out<0>)
     LUT6:I5->O            1   0.068   0.000  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/mux41 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<0>)
     FD:D                      0.011          DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/qout_0
    ----------------------------------------
    Total                      1.969ns (0.463ns logic, 1.506ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>'
  Total number of paths / destination ports: 1768 / 1054
-------------------------------------------------------------------------
Offset:              2.035ns (Levels of Logic = 4)
  Source:            DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iserdes_dqs_p:Q6 (PAD)
  Destination:       DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_3 (FF)
  Destination Clock: DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising

  Data Path: DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iserdes_dqs_p:Q6 to DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDESE1:Q6           2   0.000   0.644  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iserdes_dqs_p (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q<5>)
     LUT6:I2->O            3   0.068   0.505  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out31 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out3)
     LUT3:I1->O            1   0.068   0.000  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out431 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out43)
     MUXF7:I1->O           2   0.248   0.423  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out43_f7 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out43_f7)
     LUT6:I5->O            1   0.068   0.000  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/mux1121 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<3>)
     FD:D                      0.011          DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_3
    ----------------------------------------
    Total                      2.035ns (0.463ns logic, 1.572ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FSL1_M_Clk'
  Total number of paths / destination ports: 153 / 110
-------------------------------------------------------------------------
Offset:              1.959ns (Levels of Logic = 3)
  Source:            zio (PAD)
  Destination:       DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/REORDER.dpram_rd_adr_2 (FF)
  Destination Clock: FSL1_M_Clk rising

  Data Path: zio to DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/REORDER.dpram_rd_adr_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32X1D:DPRA3->DPO    1   0.068   0.638  DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1 (DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/REORDER.data_valid_out)
     LUT6:I2->O            2   0.068   0.423  DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/read_data_exists_i (DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/read_data_exists_i)
     LUT4:I3->O            3   0.068   0.413  DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/_n0124_inv1 (DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/_n0124_inv)
     FDRE:CE                   0.263          DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/REORDER.dpram_rd_adr_0
    ----------------------------------------
    Total                      1.959ns (0.485ns logic, 1.474ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FSL2_M_Clk'
  Total number of paths / destination ports: 262 / 186
-------------------------------------------------------------------------
Offset:              1.951ns (Levels of Logic = 3)
  Source:            zio (PAD)
  Destination:       DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_read_0/xcl_read_data_a/REORDER.dpram_rd_adr_1 (FF)
  Destination Clock: FSL2_M_Clk rising

  Data Path: zio to DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_read_0/xcl_read_data_a/REORDER.dpram_rd_adr_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32X1D:DPRA2->DPO    1   0.068   0.638  DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1 (DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_read_0/xcl_read_data_a/REORDER.data_valid_out)
     LUT6:I2->O            2   0.068   0.423  DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_read_0/xcl_read_data_a/read_data_exists_i (DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_read_0/xcl_read_data_a/read_data_exists_i)
     LUT4:I3->O            2   0.068   0.405  DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_read_0/xcl_read_data_a/_n0120_inv1 (DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_read_0/xcl_read_data_a/_n0120_inv)
     FDRE:CE                   0.263          DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_read_0/xcl_read_data_a/REORDER.dpram_rd_adr_0
    ----------------------------------------
    Total                      1.951ns (0.485ns logic, 1.466ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB0_Clk'
  Total number of paths / destination ports: 79 / 79
-------------------------------------------------------------------------
Offset:              0.375ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Sl_SSize_1 (FF)
  Destination:       SPLB0_Sl_SSize<1> (PAD)
  Source Clock:      SPLB0_Clk rising

  Data Path: DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Sl_SSize_1 to SPLB0_Sl_SSize<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               0   0.375   0.000  DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Sl_SSize_1 (DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Sl_SSize_1)
    ----------------------------------------
    Total                      0.375ns (0.375ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FSL1_M_Clk'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              0.874ns (Levels of Logic = 1)
  Source:            DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/cnt_read_0 (FF)
  Destination:       FSL1_M_Full (PAD)
  Source Clock:      FSL1_M_Clk rising

  Data Path: DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/cnt_read_0 to FSL1_M_Full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              3   0.375   0.413  DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/cnt_read_0 (DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/cnt_read_0)
     INV:I->O              0   0.086   0.000  DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/FULL1_INV_0 (FSL1_M_Full)
    ----------------------------------------
    Total                      0.874ns (0.461ns logic, 0.413ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FSL2_M_Clk'
  Total number of paths / destination ports: 39 / 34
-------------------------------------------------------------------------
Offset:              1.290ns (Levels of Logic = 1)
  Source:            DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_fsm_0/addr_read_i_a (FF)
  Destination:       FSL2_M_Full (PAD)
  Source Clock:      FSL2_M_Clk rising

  Data Path: DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_fsm_0/addr_read_i_a to FSL2_M_Full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.375   0.847  DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_fsm_0/addr_read_i_a (DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_fsm_0/addr_read_i_a)
     LUT6:I1->O            0   0.068   0.000  DDR3_SDRAM/DUALXCL2_INST.dualxcl_2/dualxcl_access_0/dualxcl_access_data_path_a/fsl_m_full_i1 (FSL2_M_Full)
    ----------------------------------------
    Total                      1.290ns (0.443ns logic, 0.847ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MPMC_Clk0'
  Total number of paths / destination ports: 766 / 594
-------------------------------------------------------------------------
Offset:              1.627ns (Levels of Logic = 1)
  Source:            DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:       DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_control_io/gen_odt[0].u_out_odt:D2 (PAD)
  Source Clock:      MPMC_Clk0 rising

  Data Path: DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_init/u_ff_phy_init_data_sel to DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_control_io/gen_odt[0].u_out_odt:D2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             178   0.375   0.765  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_init/u_ff_phy_init_data_sel (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/phy_init_data_sel)
     LUT3:I0->O            4   0.068   0.419  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_control_io/Mmux_mux_odt111 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_control_io/mux_odt0)
    OSERDESE1:D1               0.000          DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_control_io/gen_odt[0].u_out_odt
    ----------------------------------------
    Total                      1.627ns (0.443ns logic, 1.184ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>'
  Total number of paths / destination ports: 50 / 50
-------------------------------------------------------------------------
Offset:              0.827ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_dly_ctrl/dlyval_dq_19 (FF)
  Destination:       DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dm_inst.gen_dm[3].u_phy_dm_iob/u_odelay_dm:CNTVALUEIN4 (PAD)
  Source Clock:      DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1> rising

  Data Path: DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_dly_ctrl/dlyval_dq_19 to DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dm_inst.gen_dm[3].u_phy_dm_iob/u_odelay_dm:CNTVALUEIN4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.375   0.452  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_dly_ctrl/dlyval_dq_19 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_dly_ctrl/dlyval_dq_19)
    IODELAYE1:CNTVALUEIN4        0.000          DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dm_inst.gen_dm[3].u_phy_dm_iob/u_odelay_dm
    ----------------------------------------
    Total                      0.827ns (0.375ns logic, 0.452ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>'
  Total number of paths / destination ports: 150 / 150
-------------------------------------------------------------------------
Offset:              0.827ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_dly_ctrl/dlyval_dq_14 (FF)
  Destination:       DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dm_inst.gen_dm[2].u_phy_dm_iob/u_odelay_dm:CNTVALUEIN4 (PAD)
  Source Clock:      DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising

  Data Path: DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_dly_ctrl/dlyval_dq_14 to DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dm_inst.gen_dm[2].u_phy_dm_iob/u_odelay_dm:CNTVALUEIN4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.375   0.452  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_dly_ctrl/dlyval_dq_14 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_dly_ctrl/dlyval_dq_14)
    IODELAYE1:CNTVALUEIN4        0.000          DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dm_inst.gen_dm[2].u_phy_dm_iob/u_odelay_dm
    ----------------------------------------
    Total                      0.827ns (0.375ns logic, 0.452ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1622 / 1446
-------------------------------------------------------------------------
Delay:               0.485ns (Levels of Logic = 1)
  Source:            DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[3].u_bufio_cpt:O (PAD)
  Destination:       DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_iserdes_dqs_p:CLKB (PAD)

  Data Path: DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[3].u_bufio_cpt:O to DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_iserdes_dqs_p:CLKB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFIODQS:O             1   0.000   0.399  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[3].u_bufio_cpt (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>)
     INV:I->O              0   0.086   0.000  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/iserdes_clkb1_INV_0 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[24].u_iob_dq/iserdes_clkb)
    ISERDESE1:CLKB             0.000          DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[24].u_iob_dq/u_iserdes_dq
    ----------------------------------------
    Total                      0.485ns (0.086ns logic, 0.399ns route)
                                       (17.7% logic, 82.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>|    2.347|    0.778|         |         |
MPMC_Clk0                                                                                      |    2.705|         |         |         |
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>|    2.279|    0.778|         |         |
MPMC_Clk0                                                                                      |    2.631|         |         |         |
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock FSL1_M_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FSL1_M_Clk     |    2.868|         |         |         |
MPMC_Clk0      |    3.138|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock FSL2_M_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FSL2_M_Clk     |    3.248|         |         |         |
MPMC_Clk0      |    3.130|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MPMC_Clk0
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>|    1.675|         |         |         |
DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>|    1.675|         |         |         |
FSL1_M_Clk                                                                                     |    2.066|         |         |         |
FSL2_M_Clk                                                                                     |    2.657|         |         |         |
MPMC_Clk0                                                                                      |    3.781|         |         |         |
SPLB0_Clk                                                                                      |    4.335|         |         |         |
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPLB0_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MPMC_Clk0      |    3.252|         |         |         |
SPLB0_Clk      |    3.986|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 103.00 secs
Total CPU time to Xst completion: 95.82 secs
 
--> 


Total memory usage is 699168 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1875 (   0 filtered)
Number of infos    :  373 (   0 filtered)

