# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2022.06
# platform  : Linux 3.10.0-1160.114.2.el7.x86_64
# version   : 2022.06 FCS 64 bits
# build date: 2022.06.22 13:46:24 UTC
# ----------------------------------------
# started   : 2025-04-30 17:28:19 PKT
# hostname  : pc4.(none)
# pid       : 27696
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:34678' '-style' 'windows' '-data' 'AAAAnnicY2RgYLCp////PwMYMFcBCQEGHwZfhiAGVyDpzxAGpBkYvBhMGYwYLBgMGBwYkhkSGVIYUhnygKxUhmIgLmIoA5NWRKkCA8YHEJrBhhHEA2I+oFQpULkeQwlQSw5IDgAXSBf3' '-proj' '/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/jgproject/.tmp/.initCmds.tcl' 'run.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2022 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_pint" and "jasper_papp".
INFO: reading configuration file "/home/ee5214s1m4/.config/cadence/jasper.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(79): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(73): port 'HADDR' is not connected on this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./src/design_property.sv(6): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(77): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(73): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
[<embedded>] % 
[<embedded>] % clock HCLK            
[<embedded>] % reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
[<embedded>] % 
[<embedded>] % visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 1 of 112 design flops, 0 of 0 design latches, 44 of 44 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.12 s
covered
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.343 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
