// Seed: 50556129
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1;
  always @(posedge 1 or 1) id_6 <= (1'b0) == 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  reg  id_6;
  wire id_7;
  reg  id_8;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_5,
      id_2,
      id_7,
      id_6,
      id_7,
      id_7,
      id_4,
      id_7
  );
  wire id_9;
  wire id_10;
  reg  id_11;
  always @(posedge 1) begin : LABEL_0
    id_6 <= id_11;
    assert (1'd0);
  end
  assign id_1[1] = 1;
endmodule
