{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662034974230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662034974235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 01 20:22:54 2022 " "Processing started: Thu Sep 01 20:22:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662034974235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662034974235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eight_D_trigger -c eight_D_trigger " "Command: quartus_map --read_settings_files=on --write_settings_files=off eight_D_trigger -c eight_D_trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662034974235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662034974544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662034974545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_d_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_d_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_D_trigger " "Found entity 1: eight_D_trigger" {  } { { "eight_D_trigger.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/09 8D-trigger/eight_D_trigger.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662034984637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662034984637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger_module.v 1 1 " "Found 1 design units, including 1 entities, in source file trigger_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigger_module " "Found entity 1: trigger_module" {  } { { "trigger_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/09 8D-trigger/trigger_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662034984637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662034984637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eight_D_trigger " "Elaborating entity \"eight_D_trigger\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662034984667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger_module trigger_module:u1 " "Elaborating entity \"trigger_module\" for hierarchy \"trigger_module:u1\"" {  } { { "eight_D_trigger.v" "u1" { Text "C:/Users/DELL/Desktop/FPGA/code/09 8D-trigger/eight_D_trigger.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662034984677 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "trigger_module.v(9) " "Verilog HDL warning at trigger_module.v(9): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "trigger_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/09 8D-trigger/trigger_module.v" 9 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1662034984677 "|eight_D_trigger|trigger_module:u1"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "trigger_module.v(10) " "Verilog HDL warning at trigger_module.v(10): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "trigger_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/09 8D-trigger/trigger_module.v" 10 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1662034984677 "|eight_D_trigger|trigger_module:u1"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "trigger_module.v(11) " "Verilog HDL warning at trigger_module.v(11): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "trigger_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/09 8D-trigger/trigger_module.v" 11 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1662034984677 "|eight_D_trigger|trigger_module:u1"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "trigger_module.v(12) " "Verilog HDL warning at trigger_module.v(12): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "trigger_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/09 8D-trigger/trigger_module.v" 12 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1662034984677 "|eight_D_trigger|trigger_module:u1"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "trigger_module.v(13) " "Verilog HDL warning at trigger_module.v(13): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "trigger_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/09 8D-trigger/trigger_module.v" 13 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1662034984677 "|eight_D_trigger|trigger_module:u1"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "trigger_module.v(14) " "Verilog HDL warning at trigger_module.v(14): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "trigger_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/09 8D-trigger/trigger_module.v" 14 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1662034984677 "|eight_D_trigger|trigger_module:u1"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "trigger_module.v(15) " "Verilog HDL warning at trigger_module.v(15): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "trigger_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/09 8D-trigger/trigger_module.v" 15 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1662034984677 "|eight_D_trigger|trigger_module:u1"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "trigger_module.v(16) " "Verilog HDL warning at trigger_module.v(16): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "trigger_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/09 8D-trigger/trigger_module.v" 16 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1662034984677 "|eight_D_trigger|trigger_module:u1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662034985255 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662034985805 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662034985805 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "eight_D_trigger.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/09 8D-trigger/eight_D_trigger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662034985873 "|eight_D_trigger|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1662034985873 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662034985873 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662034985873 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662034985873 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662034985873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662034985906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 01 20:23:05 2022 " "Processing ended: Thu Sep 01 20:23:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662034985906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662034985906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662034985906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662034985906 ""}
