$date
	Sat Apr 20 14:27:46 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mem_testbench $end
$var wire 16 ! output_WriteDATA [15:0] $end
$var wire 16 " output_ReadDATA [15:0] $end
$var reg 1 # CLK $end
$var reg 7 $ ReadADDR [6:0] $end
$var reg 1 % WE $end
$var reg 7 & WriteADDR [6:0] $end
$var reg 16 ' input_data [15:0] $end
$var integer 32 ( clk_pulse [31:0] $end
$scope module memory_inst $end
$var wire 1 # CLK $end
$var wire 7 ) ReadADDR [6:0] $end
$var wire 1 % WE $end
$var wire 7 * WriteADDR [6:0] $end
$var wire 16 + input_data [15:0] $end
$var reg 16 , output_ReadDATA [15:0] $end
$var reg 16 - output_WriteDATA [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx -
bx ,
bx +
bx *
bx )
b0 (
bx '
bx &
x%
bx $
0#
bx "
bx !
$end
#1
b111 '
b111 +
b1 &
b1 *
1%
#2
b111 !
b111 -
b1 (
1#
#4
b10 (
0#
#5
b1010 '
b1010 +
b11 &
b11 *
#6
b1010 !
b1010 -
b11 (
1#
#8
b100 (
0#
#9
b1111 '
b1111 +
b1111111 &
b1111111 *
#10
b1111 !
b1111 -
b101 (
1#
#12
b110 (
0#
#13
b1111111111111111 '
b1111111111111111 +
b101 &
b101 *
#14
b1111111111111111 !
b1111111111111111 -
b111 (
1#
#16
b1000 (
0#
#17
b1 $
b1 )
0%
#18
b111 "
b111 ,
b1001 (
1#
#20
b1010 (
0#
#21
b11 $
b11 )
#22
b1010 "
b1010 ,
b1011 (
1#
#24
b1100 (
0#
#25
b101 $
b101 )
#26
b1111111111111111 "
b1111111111111111 ,
b1101 (
1#
#28
b1110 (
0#
#29
b1111111 $
b1111111 )
#30
b1111 "
b1111 ,
b1111 (
1#
#32
b10000 (
0#
#33
b101 $
b101 )
#34
b1111111111111111 "
b1111111111111111 ,
b10001 (
1#
#36
b10010 (
0#
#37
