INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 14:43:49 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 buffer12/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.660ns period=7.320ns})
  Destination:            buffer14/dataReg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.660ns period=7.320ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.320ns  (clk rise@7.320ns - clk rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 1.495ns (22.085%)  route 5.274ns (77.915%))
  Logic Levels:           17  (CARRY4=3 LUT3=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.803 - 7.320 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1884, unset)         0.508     0.508    buffer12/control/clk
    SLICE_X7Y159         FDRE                                         r  buffer12/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y159         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer12/control/fullReg_reg/Q
                         net (fo=78, routed)          0.640     1.364    buffer12/control/fullReg_reg_0
    SLICE_X8Y160         LUT3 (Prop_lut3_I2_O)        0.043     1.407 f  buffer12/control/outs[26]_i_1/O
                         net (fo=2, routed)           0.418     1.825    cmpi0/Memory_reg[1][0]_i_2_0[26]
    SLICE_X5Y160         LUT6 (Prop_lut6_I3_O)        0.043     1.868 r  cmpi0/Memory[1][0]_i_6/O
                         net (fo=1, routed)           0.179     2.047    cmpi0/Memory[1][0]_i_6_n_0
    SLICE_X6Y161         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.292 r  cmpi0/Memory_reg[1][0]_i_2/CO[3]
                         net (fo=102, routed)         0.379     2.671    init0/control/result[0]
    SLICE_X8Y161         LUT5 (Prop_lut5_I2_O)        0.043     2.714 r  init0/control/start_ready_INST_0_i_12/O
                         net (fo=80, routed)          0.280     2.994    init0/control/dataReg_reg[0]
    SLICE_X11Y162        LUT5 (Prop_lut5_I0_O)        0.043     3.037 r  init0/control/transmitValue_i_8/O
                         net (fo=23, routed)          0.302     3.339    cmpi3/p_2_in
    SLICE_X16Y160        LUT6 (Prop_lut6_I4_O)        0.043     3.382 r  cmpi3/Memory[0][0]_i_20/O
                         net (fo=1, routed)           0.373     3.755    cmpi3/Memory[0][0]_i_20_n_0
    SLICE_X14Y161        LUT5 (Prop_lut5_I4_O)        0.043     3.798 r  cmpi3/Memory[0][0]_i_10/O
                         net (fo=1, routed)           0.000     3.798    cmpi3/Memory[0][0]_i_10_n_0
    SLICE_X14Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.044 r  cmpi3/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.044    cmpi3/Memory_reg[0][0]_i_3_n_0
    SLICE_X14Y162        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.151 f  cmpi3/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=13, routed)          0.406     4.556    mem_controller4/read_arbiter/data/result[0]
    SLICE_X15Y169        LUT6 (Prop_lut6_I4_O)        0.122     4.678 r  mem_controller4/read_arbiter/data/Head[2]_i_6__2/O
                         net (fo=4, routed)           0.330     5.008    buffer83/fifo/transmitValue_reg_2
    SLICE_X16Y169        LUT6 (Prop_lut6_I4_O)        0.043     5.051 r  buffer83/fifo/Empty_i_3__8/O
                         net (fo=1, routed)           0.308     5.358    buffer83/fifo/Empty_i_3__8_n_0
    SLICE_X16Y166        LUT6 (Prop_lut6_I4_O)        0.043     5.401 f  buffer83/fifo/Empty_i_2__21/O
                         net (fo=4, routed)           0.265     5.667    fork6/control/generateBlocks[12].regblock/transmitValue_reg_2
    SLICE_X12Y167        LUT3 (Prop_lut3_I1_O)        0.043     5.710 r  fork6/control/generateBlocks[12].regblock/transmitValue_i_2__64/O
                         net (fo=2, routed)           0.379     6.089    fork6/control/generateBlocks[14].regblock/fullReg_i_7__0_0
    SLICE_X8Y164         LUT6 (Prop_lut6_I4_O)        0.043     6.132 r  fork6/control/generateBlocks[14].regblock/fullReg_i_9__2/O
                         net (fo=1, routed)           0.381     6.513    fork6/control/generateBlocks[7].regblock/fullReg_i_3__1
    SLICE_X9Y165         LUT6 (Prop_lut6_I1_O)        0.043     6.556 r  fork6/control/generateBlocks[7].regblock/fullReg_i_7__0/O
                         net (fo=1, routed)           0.089     6.644    fork6/control/generateBlocks[13].regblock/transmitValue_reg_7
    SLICE_X9Y165         LUT6 (Prop_lut6_I5_O)        0.043     6.687 f  fork6/control/generateBlocks[13].regblock/fullReg_i_3__1/O
                         net (fo=29, routed)          0.184     6.871    buffer14/control/cmpi0_result_ready
    SLICE_X9Y164         LUT6 (Prop_lut6_I1_O)        0.043     6.914 r  buffer14/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.363     7.277    buffer14/control_n_9
    SLICE_X8Y161         FDRE                                         r  buffer14/dataReg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.320     7.320 r  
                                                      0.000     7.320 r  clk (IN)
                         net (fo=1884, unset)         0.483     7.803    buffer14/clk
    SLICE_X8Y161         FDRE                                         r  buffer14/dataReg_reg[14]/C
                         clock pessimism              0.000     7.803    
                         clock uncertainty           -0.035     7.767    
    SLICE_X8Y161         FDRE (Setup_fdre_C_CE)      -0.169     7.598    buffer14/dataReg_reg[14]
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -7.277    
  -------------------------------------------------------------------
                         slack                                  0.321    




