{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761931441639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761931441639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 31 14:24:01 2025 " "Processing started: Fri Oct 31 14:24:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761931441639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761931441639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map mult2bitscs -c mult2bitscs --generate_functional_sim_netlist " "Command: quartus_map mult2bitscs -c mult2bitscs --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761931441639 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1761931441905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult2bitscs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult2bitscs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult2bitscs-bdf_type " "Found design unit 1: mult2bitscs-bdf_type" {  } { { "mult2bitscs.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjC_Multiplicador2BitsCS/mult2bitscs.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761931442281 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult2bitscs " "Found entity 1: mult2bitscs" {  } { { "mult2bitscs.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjC_Multiplicador2BitsCS/mult2bitscs.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761931442281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761931442281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-fnc " "Found design unit 1: FullAdder-fnc" {  } { { "FullAdder.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjC_Multiplicador2BitsCS/FullAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761931442281 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjC_Multiplicador2BitsCS/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761931442281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761931442281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult2bitscs_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult2bitscs_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult2bitscs_tb-fnc " "Found design unit 1: mult2bitscs_tb-fnc" {  } { { "mult2bitscs_tb.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjC_Multiplicador2BitsCS/mult2bitscs_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761931442281 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult2bitscs_tb " "Found entity 1: mult2bitscs_tb" {  } { { "mult2bitscs_tb.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjC_Multiplicador2BitsCS/mult2bitscs_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761931442281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761931442281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mult2bitscs " "Elaborating entity \"mult2bitscs\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1761931442309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FullAdder:b2v_inst12 " "Elaborating entity \"FullAdder\" for hierarchy \"FullAdder:b2v_inst12\"" {  } { { "mult2bitscs.vhd" "b2v_inst12" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjC_Multiplicador2BitsCS/mult2bitscs.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761931442321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4613 " "Peak virtual memory: 4613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761931442409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 31 14:24:02 2025 " "Processing ended: Fri Oct 31 14:24:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761931442409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761931442409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761931442409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761931442409 ""}
