set ::env(PROJECT_NAME) sap
set ::env(DESIGN_TOP) MP
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/sap/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/sap/rtl/Mp_struct.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
