[2025-09-17 13:49:34] START suite=gap trace=pr-14
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/pr-14.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2943981 heartbeat IPC: 3.397 cumulative IPC: 3.397 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5944013 heartbeat IPC: 3.333 cumulative IPC: 3.365 (Simulation time: 00 hr 02 min 13 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5944013 cumulative IPC: 3.365 (Simulation time: 00 hr 02 min 13 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5944013 cumulative IPC: 3.365 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 114121637 heartbeat IPC: 0.09244 cumulative IPC: 0.09244 (Simulation time: 00 hr 19 min 22 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 223310259 heartbeat IPC: 0.09158 cumulative IPC: 0.09201 (Simulation time: 00 hr 37 min 20 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 332254533 heartbeat IPC: 0.09179 cumulative IPC: 0.09194 (Simulation time: 00 hr 54 min 22 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 440237215 heartbeat IPC: 0.09261 cumulative IPC: 0.0921 (Simulation time: 01 hr 11 min 21 sec)
Heartbeat CPU 0 instructions: 70000005 cycles: 548742231 heartbeat IPC: 0.09216 cumulative IPC: 0.09212 (Simulation time: 01 hr 30 min 10 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 656705303 heartbeat IPC: 0.09262 cumulative IPC: 0.0922 (Simulation time: 01 hr 48 min 43 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 764828172 heartbeat IPC: 0.09249 cumulative IPC: 0.09224 (Simulation time: 02 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 873907175 heartbeat IPC: 0.09168 cumulative IPC: 0.09217 (Simulation time: 02 hr 26 min 21 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 981346627 heartbeat IPC: 0.09308 cumulative IPC: 0.09227 (Simulation time: 02 hr 44 min 29 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 1083688669 cumulative IPC: 0.09228 (Simulation time: 02 hr 56 min 41 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 1083688669 cumulative IPC: 0.09228 (Simulation time: 02 hr 56 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/pr-14.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.09228 instructions: 100000003 cycles: 1083688669
CPU 0 Branch Prediction Accuracy: 96.34% MPKI: 6.993 Average ROB Occupancy at Mispredict: 254.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.993
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 825884861
LQ_STALL: 94
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 56.362503

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 825884861

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 14653091

cpu0->cpu0_STLB TOTAL        ACCESS:   12191382 HIT:   12172155 MISS:      19227 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:   12191382 HIT:   12172155 MISS:      19227 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 506.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   22758535 HIT:    8692588 MISS:   14065947 MSHR_MERGE:     388837
cpu0->cpu0_L2C LOAD         ACCESS:   18118126 HIT:    6306555 MISS:   11811571 MSHR_MERGE:      12333
cpu0->cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    4557873 HIT:    2326747 MISS:    2231126 MSHR_MERGE:     376504
cpu0->cpu0_L2C WRITE        ACCESS:      45316 HIT:      45067 MISS:        249 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      37220 HIT:      14219 MISS:      23001 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    4118111 ISSUED:    4118092 USEFUL:    1237272 USELESS:     248174
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 60.13 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13512637 HIT:   13512637 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   13512637 HIT:   13512637 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   40160860 HIT:   21086341 MISS:   19074519 MSHR_MERGE:     479409
cpu0->cpu0_L1D LOAD         ACCESS:   38444781 HIT:   19868593 MISS:   18576188 MSHR_MERGE:     458063
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     485847 HIT:      24736 MISS:     461111 MSHR_MERGE:      21346
cpu0->cpu0_L1D WRITE        ACCESS:    1191742 HIT:    1191742 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      38490 HIT:       1270 MISS:      37220 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:     486012 ISSUED:     485839 USEFUL:      91869 USELESS:     347932
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 48.17 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13512637 HIT:   13512637 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   13512637 HIT:   13512637 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   39375464 HIT:   27018869 MISS:   12356595 MSHR_MERGE:     165213
cpu0->cpu0_DTLB LOAD         ACCESS:   39375464 HIT:   27018869 MISS:   12356595 MSHR_MERGE:     165213
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.796 cycles
cpu0->LLC TOTAL        ACCESS:   13714797 HIT:    7344034 MISS:    6370763 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:   11799238 HIT:    7064224 MISS:    4735014 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    1854622 HIT:     240753 MISS:    1613869 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      37936 HIT:      37772 MISS:        164 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      23001 HIT:       1285 MISS:      21716 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.03 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      74333
  ROW_BUFFER_MISS:    6296266
  AVG DBUS CONGESTED CYCLE: 4.015
Channel 0 WQ ROW_BUFFER_HIT:       8199
  ROW_BUFFER_MISS:      29291
  FULL:          0
Channel 0 REFRESHES ISSUED:      90307

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       748638      3746891      4668028      3006915
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0         2499
  STLB miss resolved @ L2C                0            0            0            0        28061
  STLB miss resolved @ LLC                0            0            0            0         2566
  STLB miss resolved @ MEM                0            0            0            0        21224

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 16:46:15] END   suite=gap trace=pr-14 (rc=0)
