Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Mar  1 21:30:24 2025
| Host         : vivado running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file /home/azureuser/btreeBlock/verilog/put/vivado/reports/timing.rpt
| Design       : put
| Device       : 7v2000t-flg1925
| Speed File   : -1  PRODUCTION 1.10 2014-09-11
| Design State : Optimized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-9    Warning   Small multiplier               6           
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     89.750        0.000                      0                56455        0.061        0.000                      0                56455       49.600        0.000                       0                 33503  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              89.750        0.000                      0                56455        0.061        0.000                      0                56455       49.600        0.000                       0                 33503  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       89.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             89.750ns  (required time - arrival time)
  Source:                 M_77_reg[705]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            T_78_reg[134]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        10.107ns  (logic 2.107ns (20.847%)  route 8.000ns (79.153%))
  Logic Levels:           21  (CARRY4=2 LUT3=4 LUT4=1 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 101.722 - 100.000 ) 
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    BB39                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    BB39                 IBUF (Prop_ibuf_I_O)         0.741     0.741 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.324    clock__0
                         BUFG (Prop_bufg_I_O)         0.120     1.444 r  clock__0_BUFG_inst/O
                         net (fo=33502, unplaced)     0.584     2.028    clock__0_BUFG
                         FDRE                                         r  M_77_reg[705]_rep__2/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.297 r  M_77_reg[705]_rep__2/Q
                         net (fo=15, unplaced)        0.711     3.008    M_77_reg[705]_rep__2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.153     3.161 r  T_788_inst__1_i_70/O
                         net (fo=1, unplaced)         0.340     3.501    T_788_inst__1_i_70_n_0
                         LUT3 (Prop_lut3_I2_O)        0.053     3.554 r  T_788_inst__1_i_37/O
                         net (fo=1, unplaced)         0.310     3.864    T_788_inst__1_i_37_n_0
                         LUT5 (Prop_lut5_I4_O)        0.053     3.917 r  T_788_inst__1_i_17/O
                         net (fo=1, unplaced)         0.340     4.257    T_788_inst__1_i_17_n_0
                         LUT3 (Prop_lut3_I2_O)        0.053     4.310 r  T_788_inst__1_i_7/O
                         net (fo=2, unplaced)         0.351     4.661    T_788_inst__1_i_7_n_0
                         LUT3 (Prop_lut3_I2_O)        0.053     4.714 r  T_788_inst__0_i_29/O
                         net (fo=1, unplaced)         0.340     5.054    T_788_inst__0_i_29_n_0
                         LUT3 (Prop_lut3_I0_O)        0.053     5.107 r  T_788_inst__0_i_10/O
                         net (fo=1, unplaced)         0.340     5.447    T_788_inst__0_i_10_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     5.500 r  T_788_inst__0_i_3/O
                         net (fo=1, unplaced)         0.340     5.840    T_788_inst__0_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     5.893 r  T_788_inst__0/O
                         net (fo=5, unplaced)         0.368     6.261    branch_0_StuckSA_Transaction_81[14]
                         LUT4 (Prop_lut4_I1_O)        0.053     6.314 r  T_787_inst__0__0/O
                         net (fo=1, unplaced)         0.569     6.883    T_787_inst__0__0_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.269     7.152 r  p_3_out_inst__1_i_41/CO[3]
                         net (fo=1, unplaced)         0.000     7.152    p_3_out_inst__1_i_41_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     7.341 r  p_3_out_inst__2_i_59/O[3]
                         net (fo=4, unplaced)         0.599     7.940    T_786[7]
                         LUT6 (Prop_lut6_I0_O)        0.142     8.082 r  p_3_out_inst_i_434/O
                         net (fo=69, unplaced)        0.430     8.512    p_3_out_inst_i_434_n_0
                         LUT5 (Prop_lut5_I4_O)        0.053     8.565 r  p_3_out_inst_i_599/O
                         net (fo=1, unplaced)         0.000     8.565    p_3_out_inst_i_599_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.140     8.705 r  p_3_out_inst_i_425/O
                         net (fo=1, unplaced)         0.520     9.225    p_3_out_inst_i_425_n_0
                         LUT6 (Prop_lut6_I1_O)        0.150     9.375 r  p_3_out_inst_i_254/O
                         net (fo=2, unplaced)         0.351     9.726    p_3_out_inst_i_254_n_0
                         LUT5 (Prop_lut5_I4_O)        0.053     9.779 r  p_3_out_inst__2_i_57/O
                         net (fo=3, unplaced)         0.539    10.318    p_3_out_inst__2_i_57_n_0
                         LUT5 (Prop_lut5_I2_O)        0.053    10.371 r  p_3_out_inst__2_i_21/O
                         net (fo=1, unplaced)         0.521    10.892    p_3_out_inst__2_i_21_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053    10.945 r  p_3_out_inst__2_i_5/O
                         net (fo=1, unplaced)         0.340    11.285    p_3_out_inst__2_i_5_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053    11.338 r  p_3_out_inst__2_i_1/O
                         net (fo=2, unplaced)         0.351    11.689    p_3_out_inst__2_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053    11.742 r  p_3_out_inst__2/O
                         net (fo=1, unplaced)         0.340    12.082    p_3_out[134]
                         LUT6 (Prop_lut6_I0_O)        0.053    12.135 r  T_7875_out_inst__10/O
                         net (fo=3, unplaced)         0.000    12.135    T_7875_out_inst__10_n_0
                         FDRE                                         r  T_78_reg[134]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    BB39                                              0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    BB39                 IBUF (Prop_ibuf_I_O)         0.615   100.615 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.554   101.170    clock__0
                         BUFG (Prop_bufg_I_O)         0.113   101.283 r  clock__0_BUFG_inst/O
                         net (fo=33502, unplaced)     0.439   101.722    clock__0_BUFG
                         FDRE                                         r  T_78_reg[134]/C
                         clock pessimism              0.162   101.883    
                         clock uncertainty           -0.035   101.848    
                         FDRE (Setup_fdre_C_D)        0.037   101.885    T_78_reg[134]
  -------------------------------------------------------------------
                         required time                        101.885    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                 89.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 T_78_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            T_78_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.596%)  route 0.107ns (39.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    BB39                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    BB39                 IBUF (Prop_ibuf_I_O)         0.141     0.141 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.387    clock__0
                         BUFG (Prop_bufg_I_O)         0.026     0.413 r  clock__0_BUFG_inst/O
                         net (fo=33502, unplaced)     0.114     0.527    clock__0_BUFG
                         FDRE                                         r  T_78_reg[143]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.627 r  T_78_reg[143]/Q
                         net (fo=2, unplaced)         0.107     0.734    p_0_in0_in[1]
                         LUT2 (Prop_lut2_I1_O)        0.064     0.798 r  T_78_inst__30/O
                         net (fo=1, unplaced)         0.000     0.798    T_78_inst__30_n_0
                         FDRE                                         r  T_78_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    BB39                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    BB39                 IBUF (Prop_ibuf_I_O)         0.308     0.308 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.567    clock__0
                         BUFG (Prop_bufg_I_O)         0.030     0.597 r  clock__0_BUFG_inst/O
                         net (fo=33502, unplaced)     0.259     0.856    clock__0_BUFG
                         FDRE                                         r  T_78_reg[143]/C
                         clock pessimism             -0.183     0.672    
                         FDRE (Hold_fdre_C_D)         0.065     0.737    T_78_reg[143]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            1.600         100.000     98.400               clock__0_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600               branch_2_StuckSA_Memory_Based_85_base_offset_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         50.000      49.650               M_77_reg[0]/C



