// Seed: 951550010
module module_0 (
    output wand id_0,
    output supply0 id_1,
    input wire id_2,
    output wire id_3
);
  logic id_5;
  logic id_6;
  wire  id_7 = id_2;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    output logic id_2[-1 : 1],
    input tri1 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input supply0 id_7#(
        .id_9 (1 - -1),
        .id_10(1)
    )
);
  wire id_11;
  localparam id_12 = 1;
  always id_2 <= id_7;
  parameter id_13 = 1;
  assign id_0  = (1);
  assign id_2  = 1;
  assign id_2  = 1 != 1;
  assign id_10 = 1'b0;
  logic id_14 = id_9;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_5,
      id_0
  );
  wire id_15;
  ;
endmodule
