git clone --depth 1 --no-tags https://github.com/A7med3id10/UART_RX.git f:/verilog_sva_gh_scraper/data/full_repos/564406501
git clone --depth 1 --no-tags https://github.com/Grant-Liu-2001/fpga-compare.git f:/verilog_sva_gh_scraper/data/full_repos/564693298
git clone --depth 1 --no-tags https://github.com/TimofeyAlexandrov/riscv1.git f:/verilog_sva_gh_scraper/data/full_repos/567848753
git clone --depth 1 --no-tags https://github.com/ben-j-parry/P3-Project.git f:/verilog_sva_gh_scraper/data/full_repos/567770568
git clone --depth 1 --no-tags https://github.com/Bun-chan/verilog_correct_errors.git f:/verilog_sva_gh_scraper/data/full_repos/567974267
git clone --depth 1 --no-tags https://github.com/XuanHong2000/Counter_8bit.git f:/verilog_sva_gh_scraper/data/full_repos/564551162
git clone --depth 1 --no-tags https://github.com/noweternal/Synchronous-color-light-atmosphere-lamp.git f:/verilog_sva_gh_scraper/data/full_repos/563822900
git clone --depth 1 --no-tags https://github.com/humilimo/fpga_remote_calculator.git f:/verilog_sva_gh_scraper/data/full_repos/563973192
git clone --depth 1 --no-tags https://github.com/abdelazizSalah/RISC-HARVARD-PROCESSOR.git f:/verilog_sva_gh_scraper/data/full_repos/566377574
git clone --depth 1 --no-tags https://github.com/CoderEx24/alu.git f:/verilog_sva_gh_scraper/data/full_repos/566666542
git clone --depth 1 --no-tags https://github.com/ChisonChee/aes-128bit.git f:/verilog_sva_gh_scraper/data/full_repos/566686055
git clone --depth 1 --no-tags https://github.com/AliMuhammadAsad/Snake_Game_Vivado.git f:/verilog_sva_gh_scraper/data/full_repos/566981265
git clone --depth 1 --no-tags https://github.com/MahdeSouqi/UART_protocol.git f:/verilog_sva_gh_scraper/data/full_repos/566322319
git clone --depth 1 --no-tags https://github.com/shouvik94/processor-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/566660142
git clone --depth 1 --no-tags https://github.com/tanishqAnand/Single-Level-Cache-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/570670729
git clone --depth 1 --no-tags https://github.com/CaptainBlast096/Digital-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/566542331
git clone --depth 1 --no-tags https://github.com/oa07610/The-Bit-Blocks.git f:/verilog_sva_gh_scraper/data/full_repos/568542286
git clone --depth 1 --no-tags https://github.com/Quarteto-Fantastico-SD1/Genius.git f:/verilog_sva_gh_scraper/data/full_repos/569401344
git clone --depth 1 --no-tags https://github.com/honzapatCZ/GFMPW.git f:/verilog_sva_gh_scraper/data/full_repos/570219410
git clone --depth 1 --no-tags https://github.com/MontMor4/projetoSnooping.git f:/verilog_sva_gh_scraper/data/full_repos/570342482
git clone --depth 1 --no-tags https://github.com/majidfarhadi78/Soft-Core-Implementation-of-MIPS-Architecture-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/565503143
git clone --depth 1 --no-tags https://github.com/Bun-chan/Verilog4BitAdder.git f:/verilog_sva_gh_scraper/data/full_repos/569011524
git clone --depth 1 --no-tags https://github.com/YEYISHENG/musicplayer_1.git f:/verilog_sva_gh_scraper/data/full_repos/568721966
git clone --depth 1 --no-tags https://github.com/Snehadeep-Gayen/Simple_CPU_2310_Final.git f:/verilog_sva_gh_scraper/data/full_repos/568793417
git clone --depth 1 --no-tags https://github.com/yienishaa/EECS2021.git f:/verilog_sva_gh_scraper/data/full_repos/568678724
git clone --depth 1 --no-tags https://github.com/20521435/CE213.git f:/verilog_sva_gh_scraper/data/full_repos/568782506
git clone --depth 1 --no-tags https://github.com/Mateo2141/Frogger_001.git f:/verilog_sva_gh_scraper/data/full_repos/569062353
git clone --depth 1 --no-tags https://github.com/pavan-kalyan-durga/BCD-Adder-Substractor.git f:/verilog_sva_gh_scraper/data/full_repos/565108841
git clone --depth 1 --no-tags https://github.com/4sun1HWDesigner/pbits.git f:/verilog_sva_gh_scraper/data/full_repos/567128213
git clone --depth 1 --no-tags https://github.com/longxinglx/simple_RISC-V_prosscessor_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/567569618
git clone --depth 1 --no-tags https://github.com/OpolinK/Aparatni-Piskoruvachi-Suhanov-Daniil-DK-01.git f:/verilog_sva_gh_scraper/data/full_repos/568121805
git clone --depth 1 --no-tags https://github.com/Nagarjun444/sequence_detector1101.git f:/verilog_sva_gh_scraper/data/full_repos/568868553
git clone --depth 1 --no-tags https://github.com/weilong0512/Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/563906502
git clone --depth 1 --no-tags https://github.com/mauricio-sj/ENGG56_PROJETO_CIRCUITOS_INTEGRADOS_DIGITAIS.git f:/verilog_sva_gh_scraper/data/full_repos/566130787
git clone --depth 1 --no-tags https://github.com/Averydx/latchsim.git f:/verilog_sva_gh_scraper/data/full_repos/566451175
git clone --depth 1 --no-tags https://github.com/kvjk2001/security_sys_using_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/566940507
git clone --depth 1 --no-tags https://github.com/TheKalty/ece751.git f:/verilog_sva_gh_scraper/data/full_repos/565616600
git clone --depth 1 --no-tags https://github.com/KanishR1/arithmetic_ip.git f:/verilog_sva_gh_scraper/data/full_repos/565530142
git clone --depth 1 --no-tags https://github.com/qwq-y/Wordle.git f:/verilog_sva_gh_scraper/data/full_repos/564139018
git clone --depth 1 --no-tags https://github.com/JerryChen-7/ECE287-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/564800901
git clone --depth 1 --no-tags https://github.com/JakeHafele101/FPGA-Intro.git f:/verilog_sva_gh_scraper/data/full_repos/564984467
git clone --depth 1 --no-tags https://github.com/erfaniravani/NexusHash.git f:/verilog_sva_gh_scraper/data/full_repos/564898587
git clone --depth 1 --no-tags https://github.com/mohithkanuru/Cache.git f:/verilog_sva_gh_scraper/data/full_repos/565539902
git clone --depth 1 --no-tags https://github.com/rad68/gpio.git f:/verilog_sva_gh_scraper/data/full_repos/566102403
git clone --depth 1 --no-tags https://github.com/ZachCopenhaver/Wooyong_Shin_Zach_Copenhaver_ECE287_Project.git f:/verilog_sva_gh_scraper/data/full_repos/566079373
git clone --depth 1 --no-tags https://github.com/hyogyeom/Mini_Motor.git f:/verilog_sva_gh_scraper/data/full_repos/566153162
git clone --depth 1 --no-tags https://github.com/NoahGWood/super-enigma.git f:/verilog_sva_gh_scraper/data/full_repos/566107611
git clone --depth 1 --no-tags https://github.com/Galen-Aakil/LED-Project.git f:/verilog_sva_gh_scraper/data/full_repos/566652544
git clone --depth 1 --no-tags https://github.com/karthik-0710/Design-and-Simulation-of-4-stage-pipelined-32-bit-floating-point-adder.git f:/verilog_sva_gh_scraper/data/full_repos/566579997
git clone --depth 1 --no-tags https://github.com/2020251-CPE/Verilog_Activities.git f:/verilog_sva_gh_scraper/data/full_repos/566681764
git clone --depth 1 --no-tags https://github.com/apahm/lcd_axi_lite.git f:/verilog_sva_gh_scraper/data/full_repos/566792912
git clone --depth 1 --no-tags https://github.com/Adarsh-Adhu/ACA-Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/566836578
git clone --depth 1 --no-tags https://github.com/ayesha-sarma/practise.git f:/verilog_sva_gh_scraper/data/full_repos/567882344
git clone --depth 1 --no-tags https://github.com/resposito2686/HDL_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/567073565
git clone --depth 1 --no-tags https://github.com/fabiorx1/mips.git f:/verilog_sva_gh_scraper/data/full_repos/567297281
git clone --depth 1 --no-tags https://github.com/secworks/gimli.git f:/verilog_sva_gh_scraper/data/full_repos/567151993
git clone --depth 1 --no-tags https://github.com/Grant-Liu-2001/5-stage-pipeline-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/570154415
git clone --depth 1 --no-tags https://github.com/woseneshetu/caravel_wek_project.git f:/verilog_sva_gh_scraper/data/full_repos/569536708
git clone --depth 1 --no-tags https://github.com/slimzwq/ZY_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/563802731
git clone --depth 1 --no-tags https://github.com/heinriche8/CodingProjects.git f:/verilog_sva_gh_scraper/data/full_repos/563968234
git clone --depth 1 --no-tags https://github.com/Rufaida-Kassem/RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/563884432
git clone --depth 1 --no-tags https://github.com/giver-kdk/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/563746902
git clone --depth 1 --no-tags https://github.com/Nalinaa/Sequential_Crt_asgn.git f:/verilog_sva_gh_scraper/data/full_repos/563915506
git clone --depth 1 --no-tags https://github.com/hare-care/ECE-361-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/564613008
git clone --depth 1 --no-tags https://github.com/usmank11/PWM-LED.git f:/verilog_sva_gh_scraper/data/full_repos/564138392
git clone --depth 1 --no-tags https://github.com/fritzbauer/litex_instance.git f:/verilog_sva_gh_scraper/data/full_repos/567815551
git clone --depth 1 --no-tags https://github.com/gcardi/ToySemaphore.git f:/verilog_sva_gh_scraper/data/full_repos/567242437
git clone --depth 1 --no-tags https://github.com/ujwalnk/VerilogBasics.git f:/verilog_sva_gh_scraper/data/full_repos/567605892
git clone --depth 1 --no-tags https://github.com/SpenceJohnstonProjects/Verilog_UART_receiver.git f:/verilog_sva_gh_scraper/data/full_repos/568993149
git clone --depth 1 --no-tags https://github.com/illusoryw/RiscvCpu.git f:/verilog_sva_gh_scraper/data/full_repos/568807348
git clone --depth 1 --no-tags https://github.com/Ribizz007/32-bit-RISC.git f:/verilog_sva_gh_scraper/data/full_repos/564479015
git clone --depth 1 --no-tags https://github.com/dhirajahire66/Verilog_Coding.git f:/verilog_sva_gh_scraper/data/full_repos/568791357
git clone --depth 1 --no-tags https://github.com/plapacz6/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/563987610
git clone --depth 1 --no-tags https://github.com/Cyber-E-J/riscv-cache-design.git f:/verilog_sva_gh_scraper/data/full_repos/567135388
git clone --depth 1 --no-tags https://github.com/Ohgram/add.git f:/verilog_sva_gh_scraper/data/full_repos/568149525
git clone --depth 1 --no-tags https://github.com/yoadsn/cpu-garage-2022.git f:/verilog_sva_gh_scraper/data/full_repos/568140331
git clone --depth 1 --no-tags https://github.com/cornell-ece4750/ece4750-sec12-net.git f:/verilog_sva_gh_scraper/data/full_repos/567853955
git clone --depth 1 --no-tags https://github.com/SuperChamp234/eyrc22_SB_2999.git f:/verilog_sva_gh_scraper/data/full_repos/567681175
git clone --depth 1 --no-tags https://github.com/rqtrinh/mips_processor.git f:/verilog_sva_gh_scraper/data/full_repos/569013480
git clone --depth 1 --no-tags https://github.com/rida-fatima03/PianoTiles.git f:/verilog_sva_gh_scraper/data/full_repos/568423342
git clone --depth 1 --no-tags https://github.com/gsrinidhi/Navigation_Project.git f:/verilog_sva_gh_scraper/data/full_repos/564227572
git clone --depth 1 --no-tags https://github.com/Ting-777/Pong_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/565449894
git clone --depth 1 --no-tags https://github.com/zxdfcv/BUAA_CO_P5.git f:/verilog_sva_gh_scraper/data/full_repos/565114487
git clone --depth 1 --no-tags https://github.com/noemiabril/NeoGeo_MiSTer-Arrow_SoCKit.git f:/verilog_sva_gh_scraper/data/full_repos/564422351
git clone --depth 1 --no-tags https://github.com/iandailis/jtag_example.git f:/verilog_sva_gh_scraper/data/full_repos/565243038
git clone --depth 1 --no-tags https://github.com/eicherbe/Eicherbe-EtchASketch-ECE287.git f:/verilog_sva_gh_scraper/data/full_repos/563609729
git clone --depth 1 --no-tags https://github.com/suixintt/xilinx_study.git f:/verilog_sva_gh_scraper/data/full_repos/563630519
git clone --depth 1 --no-tags https://github.com/lopez-seb/5-Stage-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/569559801
git clone --depth 1 --no-tags https://github.com/zenmaee/EC311project.git f:/verilog_sva_gh_scraper/data/full_repos/569109745
git clone --depth 1 --no-tags https://github.com/pratikbhuran/sequence_detector_mealy.git f:/verilog_sva_gh_scraper/data/full_repos/569227874
git clone --depth 1 --no-tags https://github.com/chienthan-cucu/Integrator.git f:/verilog_sva_gh_scraper/data/full_repos/570695580
git clone --depth 1 --no-tags https://github.com/cvillanue/FPGA-Prototyping-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/570721102
git clone --depth 1 --no-tags https://github.com/MohamedAliYounis/ASU_GP22_GF180MCU.git f:/verilog_sva_gh_scraper/data/full_repos/566680717
git clone --depth 1 --no-tags https://github.com/HoganZinger/COAD-labs-2021-fall-HITSZ.git f:/verilog_sva_gh_scraper/data/full_repos/563751458
git clone --depth 1 --no-tags https://github.com/RageHyperNOVA/FY-Project-Hardware-Security.git f:/verilog_sva_gh_scraper/data/full_repos/563761408
git clone --depth 1 --no-tags https://github.com/danielaberic/Fibonacci-sequence-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/564469743
git clone --depth 1 --no-tags https://github.com/mole99/caravel_wfg_gf180.git f:/verilog_sva_gh_scraper/data/full_repos/566013700
git clone --depth 1 --no-tags https://github.com/bruhe002/Certified_Preowned_Processor_Project.git f:/verilog_sva_gh_scraper/data/full_repos/565595307
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/16-bit-Han-Carlson-Adder-IC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/565797159
git clone --depth 1 --no-tags https://github.com/ahmetenesturan/SSTU_deney4.git f:/verilog_sva_gh_scraper/data/full_repos/565512135
