INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab6_2_1/lab6_2_1.srcs/sim_1/new/eightbit_Tff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eightbit_Tff_tb
