<stg><name>greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1</name>


<trans_list>

<trans id="138" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %cmp34_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_i

]]></Node>
<StgValue><ssdm name="cmp34_i_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:6 %icmp_ln122_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln122

]]></Node>
<StgValue><ssdm name="icmp_ln122_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:7 %mul_ln133_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln133

]]></Node>
<StgValue><ssdm name="mul_ln133_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:8 %mul_ln122_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln122

]]></Node>
<StgValue><ssdm name="mul_ln122_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:9 %mul_ln121_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln121

]]></Node>
<StgValue><ssdm name="mul_ln121_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %new_col_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %new_col

]]></Node>
<StgValue><ssdm name="new_col_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:11 %store_ln124 = store i31 0, i31 %c

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body.i:0 %c_2 = load i31 %c

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="31">
<![CDATA[
for.body.i:1 %zext_ln124 = zext i31 %c_2

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:2 %icmp_ln124 = icmp_slt  i32 %zext_ln124, i32 %new_col_read

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:4 %br_ln124 = br i1 %icmp_ln124, void %for.cond.cleanup.i.exitStub, void %for.body.i.split

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="15" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.split:3 %lshr_ln2 = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %c_2, i32 2, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body.i.split:4 %add_ln126 = add i15 %mul_ln121_read, i15 %lshr_ln2

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="15">
<![CDATA[
for.body.i.split:5 %zext_ln126 = zext i15 %add_ln126

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:6 %M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="M_e_0_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body.i.split:7 %add_ln128 = add i15 %mul_ln122_read, i15 %lshr_ln2

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body.i.split:10 %add_ln133 = add i15 %mul_ln133_read, i15 %lshr_ln2

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:13 %M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="M_e_1_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:16 %M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="M_e_2_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:19 %M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="M_e_3_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="15">
<![CDATA[
for.body.i.split:22 %M_e_0_load = load i15 %M_e_0_addr

]]></Node>
<StgValue><ssdm name="M_e_0_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="15">
<![CDATA[
for.body.i.split:23 %M_e_1_load = load i15 %M_e_1_addr

]]></Node>
<StgValue><ssdm name="M_e_1_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="15">
<![CDATA[
for.body.i.split:24 %M_e_2_load = load i15 %M_e_2_addr

]]></Node>
<StgValue><ssdm name="M_e_2_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="15">
<![CDATA[
for.body.i.split:25 %M_e_3_load = load i15 %M_e_3_addr

]]></Node>
<StgValue><ssdm name="M_e_3_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i:3 %add_ln124 = add i31 %c_2, i31 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="31">
<![CDATA[
for.body.i.split:0 %trunc_ln124 = trunc i31 %c_2

]]></Node>
<StgValue><ssdm name="trunc_ln124"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="15">
<![CDATA[
for.body.i.split:8 %zext_ln128 = zext i15 %add_ln128

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:9 %M_e_0_addr_1 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="M_e_0_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:14 %M_e_1_addr_1 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="M_e_1_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:17 %M_e_2_addr_1 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="M_e_2_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:20 %M_e_3_addr_1 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="M_e_3_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="15">
<![CDATA[
for.body.i.split:22 %M_e_0_load = load i15 %M_e_0_addr

]]></Node>
<StgValue><ssdm name="M_e_0_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="15">
<![CDATA[
for.body.i.split:23 %M_e_1_load = load i15 %M_e_1_addr

]]></Node>
<StgValue><ssdm name="M_e_1_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="15">
<![CDATA[
for.body.i.split:24 %M_e_2_load = load i15 %M_e_2_addr

]]></Node>
<StgValue><ssdm name="M_e_2_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="15">
<![CDATA[
for.body.i.split:25 %M_e_3_load = load i15 %M_e_3_addr

]]></Node>
<StgValue><ssdm name="M_e_3_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.body.i.split:26 %e1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %M_e_0_load, i2 1, i32 %M_e_1_load, i2 2, i32 %M_e_2_load, i2 3, i32 %M_e_3_load, i32 0, i2 %trunc_ln124

]]></Node>
<StgValue><ssdm name="e1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split:27 %icmp_ln127 = icmp_eq  i32 %e1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.split:28 %br_ln127 = br i1 %icmp_ln127, void %if.end23.i, void %cleanup56.i

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="15">
<![CDATA[
if.end23.i:0 %M_e_0_load_1 = load i15 %M_e_0_addr_1

]]></Node>
<StgValue><ssdm name="M_e_0_load_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="15">
<![CDATA[
if.end23.i:1 %M_e_1_load_1 = load i15 %M_e_1_addr_1

]]></Node>
<StgValue><ssdm name="M_e_1_load_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="15">
<![CDATA[
if.end23.i:2 %M_e_2_load_1 = load i15 %M_e_2_addr_1

]]></Node>
<StgValue><ssdm name="M_e_2_load_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="15">
<![CDATA[
if.end23.i:3 %M_e_3_load_1 = load i15 %M_e_3_addr_1

]]></Node>
<StgValue><ssdm name="M_e_3_load_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
cleanup56.i:0 %store_ln124 = store i31 %add_ln124, i31 %c

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
cleanup56.i:1 %br_ln124 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="61" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="15">
<![CDATA[
if.end23.i:0 %M_e_0_load_1 = load i15 %M_e_0_addr_1

]]></Node>
<StgValue><ssdm name="M_e_0_load_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="15">
<![CDATA[
if.end23.i:1 %M_e_1_load_1 = load i15 %M_e_1_addr_1

]]></Node>
<StgValue><ssdm name="M_e_1_load_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="15">
<![CDATA[
if.end23.i:2 %M_e_2_load_1 = load i15 %M_e_2_addr_1

]]></Node>
<StgValue><ssdm name="M_e_2_load_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="15">
<![CDATA[
if.end23.i:3 %M_e_3_load_1 = load i15 %M_e_3_addr_1

]]></Node>
<StgValue><ssdm name="M_e_3_load_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
if.end23.i:4 %e2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %M_e_0_load_1, i2 1, i32 %M_e_1_load_1, i2 2, i32 %M_e_2_load_1, i2 3, i32 %M_e_3_load_1, i32 0, i2 %trunc_ln124

]]></Node>
<StgValue><ssdm name="e2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end23.i:5 %icmp_ln129 = icmp_eq  i32 %e2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end23.i:6 %br_ln129 = br i1 %icmp_ln129, void %if.end31.i, void %cleanup56.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end31.i:0 %icmp_ln130 = icmp_eq  i32 %e1, i32 %e2

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end31.i:1 %and_ln130 = and i1 %icmp_ln122_read, i1 %icmp_ln130

]]></Node>
<StgValue><ssdm name="and_ln130"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end31.i:2 %or_ln130 = or i1 %and_ln130, i1 %cmp34_i_read

]]></Node>
<StgValue><ssdm name="or_ln130"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end31.i:3 %br_ln130 = br i1 %or_ln130, void %land.rhs.i, void %lor.end.i

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lor.end.i:0 %br_ln130 = br i1 %and_ln130, void %if.end55.i, void %if.then37.i

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
if.end55.i:0 %br_ln135 = br void %cleanup56.i

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0">
<![CDATA[
for.cond.cleanup.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="33" op_0_bw="32">
<![CDATA[
land.rhs.i:0 %sext_ln130 = sext i32 %e2

]]></Node>
<StgValue><ssdm name="sext_ln130"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
land.rhs.i:1 %sub_ln130 = sub i33 0, i33 %sext_ln130

]]></Node>
<StgValue><ssdm name="sub_ln130"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="33" op_0_bw="32">
<![CDATA[
land.rhs.i:2 %sext_ln130_1 = sext i32 %e1

]]></Node>
<StgValue><ssdm name="sext_ln130_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
land.rhs.i:3 %icmp_ln130_1 = icmp_eq  i33 %sext_ln130_1, i33 %sub_ln130

]]></Node>
<StgValue><ssdm name="icmp_ln130_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i:4 %br_ln130 = br i1 %icmp_ln130_1, void %if.end55.i, void %if.then37.i

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
</and_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then37.i:0 %switch_ln131 = switch i2 %trunc_ln124, void %arrayidx5415.i.case.3, i2 0, void %arrayidx5415.i.case.0, i2 1, void %arrayidx5415.i.case.1, i2 2, void %arrayidx5415.i.case.2

]]></Node>
<StgValue><ssdm name="switch_ln131"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_1" val="1"/>
<literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx5415.i.case.2:0 %store_ln131 = store i32 0, i15 %M_e_2_addr

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="1"/>
</and_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_1" val="1"/>
<literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx5415.i.case.1:0 %store_ln131 = store i32 0, i15 %M_e_1_addr

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="0"/>
</and_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_1" val="1"/>
<literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx5415.i.case.0:0 %store_ln131 = store i32 0, i15 %M_e_0_addr

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_1" val="1"/>
<literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx5415.i.case.3:0 %store_ln131 = store i32 0, i15 %M_e_3_addr

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
</and_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5415.i.exit:0 %br_ln134 = br void %if.end55.i

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="85" st_id="5" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_1" val="1"/>
<literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx5415.i.case.2:1 %store_ln132 = store i32 0, i15 %M_e_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="1"/>
</and_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_1" val="1"/>
<literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx5415.i.case.1:1 %store_ln132 = store i32 0, i15 %M_e_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="0"/>
</and_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_1" val="1"/>
<literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx5415.i.case.0:1 %store_ln132 = store i32 0, i15 %M_e_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_1" val="1"/>
<literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx5415.i.case.3:1 %store_ln132 = store i32 0, i15 %M_e_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">
</state>

<state id="7" st_id="8">
</state>

<state id="8" st_id="9">

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i.split:1 %specpipeline_ln124 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln124"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split:2 %specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln124"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="15">
<![CDATA[
for.body.i.split:11 %zext_ln133 = zext i15 %add_ln133

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:12 %M_e_0_addr_2 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="M_e_0_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:15 %M_e_1_addr_2 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="M_e_1_addr_2"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:18 %M_e_2_addr_2 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="M_e_2_addr_2"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:21 %M_e_3_addr_2 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="M_e_3_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_1" val="1"/>
<literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx5415.i.case.2:2 %store_ln133 = store i32 %e1, i15 %M_e_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_1" val="1"/>
<literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5415.i.case.2:3 %br_ln133 = br void %arrayidx5415.i.exit

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="1"/>
</and_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_1" val="1"/>
<literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx5415.i.case.1:2 %store_ln133 = store i32 %e1, i15 %M_e_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="1"/>
</and_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_1" val="1"/>
<literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5415.i.case.1:3 %br_ln133 = br void %arrayidx5415.i.exit

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="0"/>
</and_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_1" val="1"/>
<literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx5415.i.case.0:2 %store_ln133 = store i32 %e1, i15 %M_e_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="0"/>
</and_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_1" val="1"/>
<literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5415.i.case.0:3 %br_ln133 = br void %arrayidx5415.i.exit

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_1" val="1"/>
<literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx5415.i.case.3:2 %store_ln133 = store i32 %e1, i15 %M_e_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_1" val="1"/>
<literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5415.i.case.3:3 %br_ln133 = br void %arrayidx5415.i.exit

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
