{
	"commentStamp" : "EG 5/31/2020 16:58",
	"super" : "RV32I",
	"category" : "RISCV-Instructions-Core",
	"classinstvars" : [ ],
	"pools" : [ ],
	"classvars" : [ ],
	"instvars" : [
		"imm1",
		"imm2",
		"funct3",
		"rs1",
		"rs2",
		"opcode"
	],
	"name" : "RV32IS",
	"type" : "normal"
}