# afiddle
Afiddle is a 'fiddle' for the Alogic mid-level hardware design language. It allows the user to enter Alogic code in a browser editor window and immediately see the Verilog that is produced by the Alogic compiler.
