module ControlUnit(Clock,Reset,opcode,RegDst,ALUSrc,MemtoReg,MemWrite,MemRead,ALUOp,RegWrite);
input wire [5:0] opcode; 
input Clock , Reset; // Reset 0 --> on 1--> off 
output wire RegDst,ALUSrc,MemtoReg,MemWrite,MemRead,RegWrite;
output wire [1:0] ALUOp;

assign opcode = (reset==1'b0)? 6'b111111:opcode;

always @(posedge) begin
	case()

end