[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BitSelectPartSelectInFunction/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 176
LIB: work
FILE: ${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv
n<> u<175> t<Top_level_rule> c<1> l<1:1> el<15:1>
  n<> u<1> t<Null_rule> p<175> s<174> l<1:1>
  n<> u<174> t<Source_text> p<175> c<173> l<1:1> el<12:10>
    n<> u<173> t<Description> p<174> c<172> l<1:1> el<12:10>
      n<> u<172> t<Module_declaration> p<173> c<14> l<1:1> el<12:10>
        n<> u<14> t<Module_ansi_header> p<172> c<2> s<44> l<1:1> el<1:26>
          n<module> u<2> t<Module_keyword> p<14> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<14> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<14> s<13> l<1:11> el<1:11>
          n<> u<13> t<Port_declaration_list> p<14> c<12> l<1:11> el<1:25>
            n<> u<12> t<Ansi_port_declaration> p<13> c<10> l<1:12> el<1:24>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<1:12> el<1:22>
                n<> u<5> t<PortDir_Out> p<10> s<9> l<1:12> el<1:18>
                n<> u<9> t<Net_port_type> p<10> c<8> l<1:19> el<1:22>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<1:19> el<1:22>
                    n<> u<7> t<Data_type> p<8> c<6> l<1:19> el<1:22>
                      n<> u<6> t<IntegerAtomType_Int> p<7> l<1:19> el<1:22>
              n<o> u<11> t<STRING_CONST> p<12> l<1:23> el<1:24>
        n<> u<44> t<Non_port_module_item> p<172> c<43> s<71> l<2:4> el<2:35>
          n<> u<43> t<Module_or_generate_item> p<44> c<42> l<2:4> el<2:35>
            n<> u<42> t<Module_common_item> p<43> c<41> l<2:4> el<2:35>
              n<> u<41> t<Module_or_generate_item_declaration> p<42> c<40> l<2:4> el<2:35>
                n<> u<40> t<Package_or_generate_item_declaration> p<41> c<39> l<2:4> el<2:35>
                  n<> u<39> t<Data_declaration> p<40> c<38> l<2:4> el<2:35>
                    n<> u<38> t<Type_declaration> p<39> c<36> l<2:4> el<2:35>
                      n<> u<36> t<Data_type> p<38> c<15> s<37> l<2:12> el<2:28>
                        n<> u<15> t<IntVec_TypeLogic> p<36> s<25> l<2:12> el<2:17>
                        n<> u<25> t<Packed_dimension> p<36> c<24> s<35> l<2:18> el<2:23>
                          n<> u<24> t<Constant_range> p<25> c<19> l<2:19> el<2:22>
                            n<> u<19> t<Constant_expression> p<24> c<18> s<23> l<2:19> el<2:20>
                              n<> u<18> t<Constant_primary> p<19> c<17> l<2:19> el<2:20>
                                n<> u<17> t<Primary_literal> p<18> c<16> l<2:19> el<2:20>
                                  n<4> u<16> t<INT_CONST> p<17> l<2:19> el<2:20>
                            n<> u<23> t<Constant_expression> p<24> c<22> l<2:21> el<2:22>
                              n<> u<22> t<Constant_primary> p<23> c<21> l<2:21> el<2:22>
                                n<> u<21> t<Primary_literal> p<22> c<20> l<2:21> el<2:22>
                                  n<0> u<20> t<INT_CONST> p<21> l<2:21> el<2:22>
                        n<> u<35> t<Packed_dimension> p<36> c<34> l<2:23> el<2:28>
                          n<> u<34> t<Constant_range> p<35> c<29> l<2:24> el<2:27>
                            n<> u<29> t<Constant_expression> p<34> c<28> s<33> l<2:24> el<2:25>
                              n<> u<28> t<Constant_primary> p<29> c<27> l<2:24> el<2:25>
                                n<> u<27> t<Primary_literal> p<28> c<26> l<2:24> el<2:25>
                                  n<1> u<26> t<INT_CONST> p<27> l<2:24> el<2:25>
                            n<> u<33> t<Constant_expression> p<34> c<32> l<2:26> el<2:27>
                              n<> u<32> t<Constant_primary> p<33> c<31> l<2:26> el<2:27>
                                n<> u<31> t<Primary_literal> p<32> c<30> l<2:26> el<2:27>
                                  n<0> u<30> t<INT_CONST> p<31> l<2:26> el<2:27>
                      n<box_t> u<37> t<STRING_CONST> p<38> l<2:29> el<2:34>
        n<> u<71> t<Non_port_module_item> p<172> c<70> s<170> l<4:4> el<4:30>
          n<> u<70> t<Module_or_generate_item> p<71> c<69> l<4:4> el<4:30>
            n<> u<69> t<Module_common_item> p<70> c<68> l<4:4> el<4:30>
              n<> u<68> t<Continuous_assign> p<69> c<67> l<4:4> el<4:30>
                n<> u<67> t<Net_assignment_list> p<68> c<66> l<4:11> el<4:29>
                  n<> u<66> t<Net_assignment> p<67> c<49> l<4:11> el<4:29>
                    n<> u<49> t<Net_lvalue> p<66> c<46> s<65> l<4:11> el<4:12>
                      n<> u<46> t<Ps_or_hierarchical_identifier> p<49> c<45> s<48> l<4:11> el<4:12>
                        n<o> u<45> t<STRING_CONST> p<46> l<4:11> el<4:12>
                      n<> u<48> t<Constant_select> p<49> c<47> l<4:13> el<4:13>
                        n<> u<47> t<Constant_bit_select> p<48> l<4:13> el<4:13>
                    n<> u<65> t<Expression> p<66> c<64> l<4:15> el<4:29>
                      n<> u<64> t<Primary> p<65> c<63> l<4:15> el<4:29>
                        n<> u<63> t<Cast> p<64> c<53> l<4:15> el<4:29>
                          n<> u<53> t<Casting_type> p<63> c<52> s<62> l<4:15> el<4:18>
                            n<int> u<52> t<Simple_type> p<53> c<51> l<4:15> el<4:18>
                              n<> u<51> t<Integer_type> p<52> c<50> l<4:15> el<4:18>
                                n<> u<50> t<IntegerAtomType_Int> p<51> l<4:15> el<4:18>
                          n<> u<62> t<Expression> p<63> c<61> l<4:20> el<4:28>
                            n<> u<61> t<Primary> p<62> c<60> l<4:20> el<4:28>
                              n<> u<60> t<Complex_func_call> p<61> c<54> l<4:20> el<4:28>
                                n<iota> u<54> t<STRING_CONST> p<60> s<59> l<4:20> el<4:24>
                                n<> u<59> t<Argument_list> p<60> c<58> l<4:25> el<4:27>
                                  n<> u<58> t<Expression> p<59> c<57> l<4:25> el<4:27>
                                    n<> u<57> t<Primary> p<58> c<56> l<4:25> el<4:27>
                                      n<> u<56> t<Primary_literal> p<57> c<55> l<4:25> el<4:27>
                                        n<> u<55> t<Number_Tick1> p<56> l<4:25> el<4:27>
        n<> u<170> t<Non_port_module_item> p<172> c<169> s<171> l<6:4> el<10:22>
          n<> u<169> t<Module_or_generate_item> p<170> c<168> l<6:4> el<10:22>
            n<> u<168> t<Module_common_item> p<169> c<167> l<6:4> el<10:22>
              n<> u<167> t<Module_or_generate_item_declaration> p<168> c<166> l<6:4> el<10:22>
                n<> u<166> t<Package_or_generate_item_declaration> p<167> c<165> l<6:4> el<10:22>
                  n<> u<165> t<Function_declaration> p<166> c<72> l<6:4> el<10:22>
                    n<> u<72> t<Lifetime_Automatic> p<165> s<164> l<6:13> el<6:22>
                    n<> u<164> t<Function_body_declaration> p<165> c<86> l<6:23> el<10:22>
                      n<> u<86> t<Function_data_type_or_implicit> p<164> c<85> s<87> l<6:23> el<6:34>
                        n<> u<85> t<Function_data_type> p<86> c<84> l<6:23> el<6:34>
                          n<> u<84> t<Data_type> p<85> c<73> l<6:23> el<6:34>
                            n<> u<73> t<IntVec_TypeLogic> p<84> s<83> l<6:23> el<6:28>
                            n<> u<83> t<Packed_dimension> p<84> c<82> l<6:29> el<6:34>
                              n<> u<82> t<Constant_range> p<83> c<77> l<6:30> el<6:33>
                                n<> u<77> t<Constant_expression> p<82> c<76> s<81> l<6:30> el<6:31>
                                  n<> u<76> t<Constant_primary> p<77> c<75> l<6:30> el<6:31>
                                    n<> u<75> t<Primary_literal> p<76> c<74> l<6:30> el<6:31>
                                      n<1> u<74> t<INT_CONST> p<75> l<6:30> el<6:31>
                                n<> u<81> t<Constant_expression> p<82> c<80> l<6:32> el<6:33>
                                  n<> u<80> t<Constant_primary> p<81> c<79> l<6:32> el<6:33>
                                    n<> u<79> t<Primary_literal> p<80> c<78> l<6:32> el<6:33>
                                      n<0> u<78> t<INT_CONST> p<79> l<6:32> el<6:33>
                      n<iota> u<87> t<STRING_CONST> p<164> s<93> l<6:35> el<6:39>
                      n<> u<93> t<Tf_port_item_list> p<164> c<92> s<101> l<6:39> el<6:52>
                        n<> u<92> t<Tf_port_item> p<93> c<90> l<6:40> el<6:51>
                          n<> u<90> t<Data_type_or_implicit> p<92> c<89> s<91> l<6:40> el<6:45>
                            n<box_t> u<89> t<Data_type> p<90> c<88> l<6:40> el<6:45>
                              n<box_t> u<88> t<STRING_CONST> p<89> l<6:40> el<6:45>
                          n<state> u<91> t<STRING_CONST> p<92> l<6:46> el<6:51>
                      n<> u<101> t<Block_item_declaration> p<164> c<100> s<146> l<7:7> el<7:20>
                        n<> u<100> t<Data_declaration> p<101> c<99> l<7:7> el<7:20>
                          n<> u<99> t<Variable_declaration> p<100> c<95> l<7:7> el<7:20>
                            n<box_t> u<95> t<Data_type> p<99> c<94> s<98> l<7:7> el<7:12>
                              n<box_t> u<94> t<STRING_CONST> p<95> l<7:7> el<7:12>
                            n<> u<98> t<Variable_decl_assignment_list> p<99> c<97> l<7:13> el<7:19>
                              n<> u<97> t<Variable_decl_assignment> p<98> c<96> l<7:13> el<7:19>
                                n<result> u<96> t<STRING_CONST> p<97> l<7:13> el<7:19>
                      n<> u<146> t<Function_statement_or_null> p<164> c<145> s<161> l<8:7> el<8:38>
                        n<> u<145> t<Statement> p<146> c<144> l<8:7> el<8:38>
                          n<> u<144> t<Statement_item> p<145> c<143> l<8:7> el<8:38>
                            n<> u<143> t<Blocking_assignment> p<144> c<142> l<8:7> el<8:37>
                              n<> u<142> t<Operator_assignment> p<143> c<120> l<8:7> el<8:37>
                                n<> u<120> t<Variable_lvalue> p<142> c<103> s<121> l<8:7> el<8:21>
                                  n<> u<103> t<Ps_or_hierarchical_identifier> p<120> c<102> s<119> l<8:7> el<8:13>
                                    n<result> u<102> t<STRING_CONST> p<103> l<8:7> el<8:13>
                                  n<> u<119> t<Select> p<120> c<108> l<8:13> el<8:21>
                                    n<> u<108> t<Bit_select> p<119> c<107> s<118> l<8:13> el<8:16>
                                      n<> u<107> t<Expression> p<108> c<106> l<8:14> el<8:15>
                                        n<> u<106> t<Primary> p<107> c<105> l<8:14> el<8:15>
                                          n<> u<105> t<Primary_literal> p<106> c<104> l<8:14> el<8:15>
                                            n<0> u<104> t<INT_CONST> p<105> l<8:14> el<8:15>
                                    n<> u<118> t<Part_select_range> p<119> c<117> l<8:17> el<8:20>
                                      n<> u<117> t<Constant_range> p<118> c<112> l<8:17> el<8:20>
                                        n<> u<112> t<Constant_expression> p<117> c<111> s<116> l<8:17> el<8:18>
                                          n<> u<111> t<Constant_primary> p<112> c<110> l<8:17> el<8:18>
                                            n<> u<110> t<Primary_literal> p<111> c<109> l<8:17> el<8:18>
                                              n<1> u<109> t<INT_CONST> p<110> l<8:17> el<8:18>
                                        n<> u<116> t<Constant_expression> p<117> c<115> l<8:19> el<8:20>
                                          n<> u<115> t<Constant_primary> p<116> c<114> l<8:19> el<8:20>
                                            n<> u<114> t<Primary_literal> p<115> c<113> l<8:19> el<8:20>
                                              n<0> u<113> t<INT_CONST> p<114> l<8:19> el<8:20>
                                n<> u<121> t<AssignOp_Assign> p<142> s<141> l<8:22> el<8:23>
                                n<> u<141> t<Expression> p<142> c<140> l<8:24> el<8:37>
                                  n<> u<140> t<Primary> p<141> c<139> l<8:24> el<8:37>
                                    n<> u<139> t<Complex_func_call> p<140> c<122> l<8:24> el<8:37>
                                      n<state> u<122> t<STRING_CONST> p<139> s<138> l<8:24> el<8:29>
                                      n<> u<138> t<Select> p<139> c<127> l<8:29> el<8:37>
                                        n<> u<127> t<Bit_select> p<138> c<126> s<137> l<8:29> el<8:32>
                                          n<> u<126> t<Expression> p<127> c<125> l<8:30> el<8:31>
                                            n<> u<125> t<Primary> p<126> c<124> l<8:30> el<8:31>
                                              n<> u<124> t<Primary_literal> p<125> c<123> l<8:30> el<8:31>
                                                n<0> u<123> t<INT_CONST> p<124> l<8:30> el<8:31>
                                        n<> u<137> t<Part_select_range> p<138> c<136> l<8:33> el<8:36>
                                          n<> u<136> t<Constant_range> p<137> c<131> l<8:33> el<8:36>
                                            n<> u<131> t<Constant_expression> p<136> c<130> s<135> l<8:33> el<8:34>
                                              n<> u<130> t<Constant_primary> p<131> c<129> l<8:33> el<8:34>
                                                n<> u<129> t<Primary_literal> p<130> c<128> l<8:33> el<8:34>
                                                  n<1> u<128> t<INT_CONST> p<129> l<8:33> el<8:34>
                                            n<> u<135> t<Constant_expression> p<136> c<134> l<8:35> el<8:36>
                                              n<> u<134> t<Constant_primary> p<135> c<133> l<8:35> el<8:36>
                                                n<> u<133> t<Primary_literal> p<134> c<132> l<8:35> el<8:36>
                                                  n<0> u<132> t<INT_CONST> p<133> l<8:35> el<8:36>
                      n<> u<161> t<Function_statement_or_null> p<164> c<160> s<163> l<9:7> el<9:24>
                        n<> u<160> t<Statement> p<161> c<159> l<9:7> el<9:24>
                          n<> u<159> t<Statement_item> p<160> c<158> l<9:7> el<9:24>
                            n<> u<158> t<Jump_statement> p<159> c<157> l<9:7> el<9:24>
                              n<> u<157> t<RETURN> p<158> s<156> l<9:7> el<9:13>
                              n<> u<156> t<Expression> p<158> c<155> l<9:14> el<9:23>
                                n<> u<155> t<Primary> p<156> c<154> l<9:14> el<9:23>
                                  n<> u<154> t<Complex_func_call> p<155> c<147> l<9:14> el<9:23>
                                    n<result> u<147> t<STRING_CONST> p<154> s<153> l<9:14> el<9:20>
                                    n<> u<153> t<Select> p<154> c<152> l<9:20> el<9:23>
                                      n<> u<152> t<Bit_select> p<153> c<151> l<9:20> el<9:23>
                                        n<> u<151> t<Expression> p<152> c<150> l<9:21> el<9:22>
                                          n<> u<150> t<Primary> p<151> c<149> l<9:21> el<9:22>
                                            n<> u<149> t<Primary_literal> p<150> c<148> l<9:21> el<9:22>
                                              n<0> u<148> t<INT_CONST> p<149> l<9:21> el<9:22>
                      n<> u<163> t<ENDFUNCTION> p<164> s<162> l<10:4> el<10:15>
                      n<iota> u<162> t<STRING_CONST> p<164> l<10:18> el<10:22>
        n<> u<171> t<ENDMODULE> p<172> l<12:1> el<12:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             2
Begin                                                  1
BitSelect                                              1
Constant                                              14
ContAssign                                             1
Design                                                 1
FuncCall                                               1
Function                                               1
IODecl                                                 1
Identifier                                             4
IntTypespec                                            2
LogicNet                                               1
LogicTypespec                                          2
Module                                                 1
ModuleTypespec                                         1
Operation                                              1
PartSelect                                             2
Port                                                   1
Range                                                  3
RefObj                                                 1
RefTypespec                                            6
ReturnStmt                                             1
SourceFile                                             1
TypedefTypespec                                        1
VarSelect                                              2
Variable                                               1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BitSelectPartSelectInFunction/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
    |vpiName:work@top
  |vpiVariable:
  \_Variable: (work@top.o), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:22
      |vpiParent:
      \_Variable: (work@top.o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:1:19, endln:1:22
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiInternalScope:
  \_Function: (work@top.iota), line:6:4, endln:10:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
    |vpiName:
    \_Identifier: (iota)
      |vpiParent:
      \_Function: (work@top.iota), line:6:4, endln:10:22
      |vpiName:iota
    |vpiFullName:work@top.iota
    |vpiInternalScope:
    \_Begin: (work@top.iota)
      |vpiParent:
      \_Function: (work@top.iota), line:6:4, endln:10:22
      |vpiFullName:work@top.iota
      |vpiStmt:
      \_Assignment: , line:8:7, endln:8:37
        |vpiParent:
        \_Begin: (work@top.iota)
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_VarSelect: (work@top.iota.state), line:8:24, endln:8:37
          |vpiParent:
          \_Assignment: , line:8:7, endln:8:37
          |vpiName:state
          |vpiFullName:work@top.iota.state
          |vpiActual:
          \_IODecl: (state), line:6:46, endln:6:51
          |vpiIndex:
          \_Constant: , line:8:30, endln:8:31
            |vpiParent:
            \_VarSelect: (work@top.iota.state), line:8:24, endln:8:37
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiIndex:
          \_PartSelect: state (work@top.iota.state.state), line:8:33, endln:8:36
            |vpiParent:
            \_VarSelect: (work@top.iota.state), line:8:24, endln:8:37
            |vpiName:state
            |vpiFullName:work@top.iota.state.state
            |vpiDefName:state
            |vpiActual:
            \_IODecl: (state), line:6:46, endln:6:51
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_Constant: , line:8:33, endln:8:34
              |vpiParent:
              \_PartSelect: state (work@top.iota.state.state), line:8:33, endln:8:36
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiRightRange:
            \_Constant: , line:8:35, endln:8:36
              |vpiParent:
              \_PartSelect: state (work@top.iota.state.state), line:8:33, endln:8:36
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiLhs:
        \_VarSelect: (work@top.iota.result), line:8:7, endln:8:21
          |vpiParent:
          \_Assignment: , line:8:7, endln:8:37
          |vpiName:result
          |vpiFullName:work@top.iota.result
          |vpiActual:
          \_LogicNet: (work@top.result), line:7:13, endln:7:19
          |vpiIndex:
          \_Constant: , line:8:14, endln:8:15
            |vpiParent:
            \_VarSelect: (work@top.iota.result), line:8:7, endln:8:21
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiIndex:
          \_PartSelect: result (work@top.iota.result.result), line:8:17, endln:8:20
            |vpiParent:
            \_VarSelect: (work@top.iota.result), line:8:7, endln:8:21
            |vpiName:result
            |vpiFullName:work@top.iota.result.result
            |vpiDefName:result
            |vpiActual:
            \_LogicNet: (work@top.result), line:7:13, endln:7:19
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_Constant: , line:8:17, endln:8:18
              |vpiParent:
              \_PartSelect: result (work@top.iota.result.result), line:8:17, endln:8:20
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiRightRange:
            \_Constant: , line:8:19, endln:8:20
              |vpiParent:
              \_PartSelect: result (work@top.iota.result.result), line:8:17, endln:8:20
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
      |vpiStmt:
      \_ReturnStmt: , line:9:7, endln:9:23
        |vpiParent:
        \_Begin: (work@top.iota)
        |vpiCondition:
        \_BitSelect: (work@top.iota.result), line:9:20, endln:9:23
          |vpiParent:
          \_ReturnStmt: , line:9:7, endln:9:23
          |vpiName:result
          |vpiFullName:work@top.iota.result
          |vpiActual:
          \_LogicNet: (work@top.result), line:7:13, endln:7:19
          |vpiIndex:
          \_Constant: , line:9:21, endln:9:22
            |vpiParent:
            \_BitSelect: (work@top.iota.result), line:9:20, endln:9:23
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiTypedef:
    \_LogicTypespec: , line:6:23, endln:6:28
      |vpiParent:
      \_Function: (work@top.iota), line:6:4, endln:10:22
      |vpiRange:
      \_Range: , line:6:29, endln:6:34
        |vpiParent:
        \_LogicTypespec: , line:6:23, endln:6:28
        |vpiLeftRange:
        \_Constant: , line:6:30, endln:6:31
          |vpiParent:
          \_Range: , line:6:29, endln:6:34
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:6:32, endln:6:33
          |vpiParent:
          \_Range: , line:6:29, endln:6:34
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiImportTypespec:
    \_LogicTypespec: , line:6:23, endln:6:28
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_RefTypespec: (work@top.iota), line:6:23, endln:6:34
      |vpiParent:
      \_Function: (work@top.iota), line:6:4, endln:10:22
      |vpiFullName:work@top.iota
      |vpiActual:
      \_LogicTypespec: , line:6:23, endln:6:28
    |vpiIODecl:
    \_IODecl: (state), line:6:46, endln:6:51
      |vpiParent:
      \_Function: (work@top.iota), line:6:4, endln:10:22
      |vpiDirection:1
      |vpiName:state
      |vpiTypedef:
      \_RefTypespec: (work@top.iota.state.box_t), line:6:40, endln:6:45
        |vpiParent:
        \_IODecl: (state), line:6:46, endln:6:51
        |vpiName:box_t
        |vpiFullName:work@top.iota.state.box_t
        |vpiActual:
        \_TypedefTypespec: (box_t), line:2:29, endln:2:34
    |vpiStmt:
    \_Begin: (work@top.iota)
  |vpiTypedef:
  \_LogicTypespec: , line:2:12, endln:2:17
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
    |vpiRange:
    \_Range: , line:2:18, endln:2:23
      |vpiParent:
      \_LogicTypespec: , line:2:12, endln:2:17
      |vpiLeftRange:
      \_Constant: , line:2:19, endln:2:20
        |vpiParent:
        \_Range: , line:2:18, endln:2:23
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:21, endln:2:22
        |vpiParent:
        \_Range: , line:2:18, endln:2:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_Range: , line:2:23, endln:2:28
      |vpiParent:
      \_LogicTypespec: , line:2:12, endln:2:17
      |vpiLeftRange:
      \_Constant: , line:2:24, endln:2:25
        |vpiParent:
        \_Range: , line:2:23, endln:2:28
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:26, endln:2:27
        |vpiParent:
        \_Range: , line:2:23, endln:2:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_TypedefTypespec: (box_t), line:2:29, endln:2:34
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
    |vpiName:
    \_Identifier: (box_t)
      |vpiParent:
      \_TypedefTypespec: (box_t), line:2:29, endln:2:34
      |vpiName:box_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.box_t), line:2:12, endln:2:17
      |vpiParent:
      \_TypedefTypespec: (box_t), line:2:29, endln:2:34
      |vpiFullName:work@top.box_t
      |vpiActual:
      \_LogicTypespec: , line:2:12, endln:2:17
  |vpiTypedef:
  \_IntTypespec: , line:1:19, endln:1:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_Function: (work@top.iota), line:6:4, endln:10:22
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:12, endln:2:17
  |vpiImportTypespec:
  \_TypedefTypespec: (box_t), line:2:29, endln:2:34
  |vpiImportTypespec:
  \_LogicNet: (work@top.result), line:7:13, endln:7:19
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
    |vpiTypespec:
    \_RefTypespec: (work@top.result.box_t), line:7:7, endln:7:12
      |vpiParent:
      \_LogicNet: (work@top.result), line:7:13, endln:7:19
      |vpiName:box_t
      |vpiFullName:work@top.result.box_t
      |vpiActual:
      \_TypedefTypespec: (box_t), line:2:29, endln:2:34
    |vpiName:result
    |vpiFullName:work@top.result
  |vpiImportTypespec:
  \_IntTypespec: , line:1:19, endln:1:22
  |vpiImportTypespec:
  \_Variable: (work@top.o), line:1:23, endln:1:24
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_Function: (work@top.iota), line:6:4, endln:10:22
  |vpiNet:
  \_LogicNet: (work@top.result), line:7:13, endln:7:19
  |vpiPort:
  \_Port: (o), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:22
      |vpiParent:
      \_Port: (o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:1:19, endln:1:22
  |vpiContAssign:
  \_ContAssign: , line:4:11, endln:4:29
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_Operation: , line:4:15, endln:4:29
      |vpiParent:
      \_ContAssign: , line:4:11, endln:4:29
      |vpiOpType:67
      |vpiOperand:
      \_FuncCall: (iota), line:4:20, endln:4:28
        |vpiParent:
        \_Operation: , line:4:15, endln:4:29
        |vpiArgument:
        \_Constant: , line:4:25, endln:4:27
          |vpiParent:
          \_FuncCall: (iota), line:4:20, endln:4:28
          |vpiDecompile:'1
          |vpiSize:-1
          |BIN:1
          |vpiConstType:3
        |vpiName:
        \_Identifier: (iota)
          |vpiParent:
          \_FuncCall: (iota), line:4:20, endln:4:28
          |vpiName:iota
        |vpiFunction:
        \_Function: (work@top.iota), line:6:4, endln:10:22
    |vpiLhs:
    \_RefObj: (work@top.o), line:4:11, endln:4:12
      |vpiParent:
      \_ContAssign: , line:4:11, endln:4:29
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_Variable: (work@top.o), line:1:23, endln:1:24
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
