<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="287" />
   <irq preferredWidth="34" />
   <name preferredWidth="198" />
   <inputclock preferredWidth="165" />
   <description preferredWidth="272" />
   <export preferredWidth="175" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="262" />
   <clocksource preferredWidth="261" />
   <frequency preferredWidth="261" />
  </columns>
 </clocktable>
 <library expandedCategories="Project,Library" />
 <window width="1096" height="1080" x="824" y="0" />
 <hdlexample language="VERILOG" />
 <generation
   block_symbol_file="0"
   synthesis="VERILOG"
   testbench_system="NONE"
   simulation="NONE"
   testbench_simulation="VERILOG" />
</preferences>
