ISim log file
Running: C:\Users\Ayush\Downloads\lab12_final\lab12_acpk\processor_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Ayush/Downloads/lab12_final/lab12_acpk/processor_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /processor/clk 1 -radix bin -value 0 -radix bin -time 5 ns -repeat 10 ns
# isim force add /processor/clk 1 -radix bin -value 0 -radix bin -time 5 ns -repeat 10 ns
# run 1.00us
at 1205 ns(1): Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior. (/processor/RAM_t/U0/native_mem_module/mem_module/).
# run 1.00us
# run 1.00us
