

================================================================
== Vitis HLS Report for 'AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat'
================================================================
* Date:           Mon Sep  5 21:55:14 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hud3.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  4.196 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max |   Type  |
    +---------+---------+-----------+----------+-----+------+---------+
    |        4|     1927|  16.784 ns|  8.086 us|    4|  1927|       no|
    +---------+---------+-----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_col_zxi2mat  |        2|     1925|         3|          1|          1|  1 ~ 1924|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.19>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%axi_last_V = alloca i32 1"   --->   Operation 7 'alloca' 'axi_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%axi_data_V = alloca i32 1"   --->   Operation 8 'alloca' 'axi_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_ptr_V_data_V, void @empty_20, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_ptr_V_keep_V, void @empty_20, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_ptr_V_strb_V, void @empty_20, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_ptr_V_user_V, void @empty_20, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_ptr_V_last_V, void @empty_20, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_ptr_V_id_V, void @empty_20, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_ptr_V_dest_V, void @empty_20, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %InImg_data156, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln38_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln38_1"   --->   Operation 17 'read' 'trunc_ln38_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%axi_last_V_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axi_last_V_2"   --->   Operation 18 'read' 'axi_last_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%axi_data_V_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %axi_data_V_2"   --->   Operation 19 'read' 'axi_data_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%start_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_2"   --->   Operation 20 'read' 'start_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%store_ln0 = store i16 %axi_data_V_2_read, i16 %axi_data_V"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln0 = store i1 %axi_last_V_2_read, i1 %axi_last_V"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln0 = store i11 0, i11 %j"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%last = phi i1 %axi_last_V_5, void %for.inc, i1 0, void %newFuncRoot"   --->   Operation 25 'phi' 'last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%start = phi i1 0, void %for.inc, i1 %start_2_read, void %newFuncRoot"   --->   Operation 26 'phi' 'start' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j_5 = load i11 %j" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:67]   --->   Operation 27 'load' 'j_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.88ns)   --->   "%icmp_ln67 = icmp_eq  i11 %j_5, i11 %trunc_ln38_1_read" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:67]   --->   Operation 28 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1924, i64 1924"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.48ns)   --->   "%j_6 = add i11 %j_5, i11 1" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:67]   --->   Operation 30 'add' 'j_6' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %for.body6.split, void %loop_last_hunt.loopexit.exitStub" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:67]   --->   Operation 31 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:70]   --->   Operation 32 'specpipeline' 'specpipeline_ln70' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:38]   --->   Operation 33 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.80ns)   --->   "%or_ln74 = or i1 %start, i1 %last" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:74]   --->   Operation 34 'or' 'or_ln74' <Predicate = (!icmp_ln67)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %or_ln74, void %if.else, void %for.inc" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:74]   --->   Operation 35 'br' 'br_ln74' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty = read i24 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A.i1P0A.i1P0A, i16 %in_ptr_V_data_V, i2 %in_ptr_V_keep_V, i2 %in_ptr_V_strb_V, i1 %in_ptr_V_user_V, i1 %in_ptr_V_last_V, i1 %in_ptr_V_id_V, i1 %in_ptr_V_dest_V"   --->   Operation 36 'read' 'empty' <Predicate = (!icmp_ln67 & !or_ln74)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i24 %empty"   --->   Operation 37 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln67 & !or_ln74)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i24 %empty"   --->   Operation 38 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln67 & !or_ln74)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.29ns)   --->   "%store_ln283 = store i1 %tmp_last_V, i1 %axi_last_V"   --->   Operation 39 'store' 'store_ln283' <Predicate = (!icmp_ln67 & !or_ln74)> <Delay = 1.29>
ST_1 : Operation 40 [1/1] (1.29ns)   --->   "%store_ln67 = store i11 %j_6, i11 %j" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:67]   --->   Operation 40 'store' 'store_ln67' <Predicate = (!icmp_ln67)> <Delay = 1.29>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.body6" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:67]   --->   Operation 41 'br' 'br_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 42 [1/1] (1.29ns)   --->   "%store_ln283 = store i16 %tmp_data_V, i16 %axi_data_V"   --->   Operation 42 'store' 'store_ln283' <Predicate = (!icmp_ln67 & !or_ln74)> <Delay = 1.29>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln67 & !or_ln74)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%axi_last_V_5 = load i1 %axi_last_V"   --->   Operation 44 'load' 'axi_last_V_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%axi_data_V_load = load i16 %axi_data_V"   --->   Operation 47 'load' 'axi_data_V_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %last_out, i1 %last"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %axi_data_V_3_out, i16 %axi_data_V_load"   --->   Operation 49 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_Val2_s = load i16 %axi_data_V" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 45 'load' 'p_Val2_s' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %InImg_data156, i16 %p_Val2_s" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'write' 'write_ln174' <Predicate = (!icmp_ln67)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ start_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axi_data_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axi_last_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln38_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ InImg_data156]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_ptr_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_ptr_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_ptr_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_ptr_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_ptr_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_ptr_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_ptr_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ last_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axi_data_V_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0100]
axi_last_V            (alloca           ) [ 0110]
axi_data_V            (alloca           ) [ 0111]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
trunc_ln38_1_read     (read             ) [ 0000]
axi_last_V_2_read     (read             ) [ 0000]
axi_data_V_2_read     (read             ) [ 0000]
start_2_read          (read             ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
last                  (phi              ) [ 0110]
start                 (phi              ) [ 0100]
j_5                   (load             ) [ 0000]
icmp_ln67             (icmp             ) [ 0111]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
j_6                   (add              ) [ 0000]
br_ln67               (br               ) [ 0000]
specpipeline_ln70     (specpipeline     ) [ 0000]
specloopname_ln38     (specloopname     ) [ 0000]
or_ln74               (or               ) [ 0110]
br_ln74               (br               ) [ 0000]
empty                 (read             ) [ 0000]
tmp_data_V            (extractvalue     ) [ 0110]
tmp_last_V            (extractvalue     ) [ 0000]
store_ln283           (store            ) [ 0000]
store_ln67            (store            ) [ 0000]
br_ln67               (br               ) [ 0100]
store_ln283           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
axi_last_V_5          (load             ) [ 0100]
p_Val2_s              (load             ) [ 0000]
write_ln174           (write            ) [ 0000]
axi_data_V_load       (load             ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="start_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="axi_data_V_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="axi_last_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_last_V_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln38_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln38_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="InImg_data156">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InImg_data156"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_ptr_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_ptr_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_ptr_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_ptr_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_ptr_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_ptr_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_ptr_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_ptr_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_ptr_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_ptr_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_ptr_V_id_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_ptr_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_ptr_V_dest_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_ptr_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="last_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="axi_data_V_3_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_data_V_3_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="j_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="axi_last_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_last_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="axi_data_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_data_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="trunc_ln38_1_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="11" slack="0"/>
<pin id="90" dir="0" index="1" bw="11" slack="0"/>
<pin id="91" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln38_1_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="axi_last_V_2_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_last_V_2_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="axi_data_V_2_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_data_V_2_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="start_2_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_2_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="empty_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="24" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="0" index="2" bw="2" slack="0"/>
<pin id="116" dir="0" index="3" bw="2" slack="0"/>
<pin id="117" dir="0" index="4" bw="1" slack="0"/>
<pin id="118" dir="0" index="5" bw="1" slack="0"/>
<pin id="119" dir="0" index="6" bw="1" slack="0"/>
<pin id="120" dir="0" index="7" bw="1" slack="0"/>
<pin id="121" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln174_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="write_ln0_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="1"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln0_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="0" index="2" bw="16" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="last_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="last_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last/1 "/>
</bind>
</comp>

<comp id="163" class="1005" name="start_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="165" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="start (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="start_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="start/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln0_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln0_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln0_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="11" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="j_5_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="0"/>
<pin id="191" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_5/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln67_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="0"/>
<pin id="194" dir="0" index="1" bw="11" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="j_6_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="or_ln74_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln74/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_data_V_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="24" slack="0"/>
<pin id="212" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_last_V_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="24" slack="0"/>
<pin id="216" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln283_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln283/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln67_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="0"/>
<pin id="225" dir="0" index="1" bw="11" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln283_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="1"/>
<pin id="230" dir="0" index="1" bw="16" slack="1"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln283/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="axi_last_V_5_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_last_V_5/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_Val2_s_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="2"/>
<pin id="237" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="axi_data_V_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="1"/>
<pin id="241" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_V_load/2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="j_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="0"/>
<pin id="245" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="250" class="1005" name="axi_last_V_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V "/>
</bind>
</comp>

<comp id="257" class="1005" name="axi_data_V_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="axi_data_V "/>
</bind>
</comp>

<comp id="265" class="1005" name="icmp_ln67_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln67 "/>
</bind>
</comp>

<comp id="269" class="1005" name="or_ln74_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln74 "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp_data_V_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="1"/>
<pin id="275" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="278" class="1005" name="axi_last_V_5_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="44" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="46" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="48" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="46" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="122"><net_src comp="68" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="135"><net_src comp="70" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="72" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="74" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="151" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="161"><net_src comp="52" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="162"><net_src comp="155" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="172"><net_src comp="52" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="106" pin="2"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="100" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="94" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="88" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="189" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="60" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="166" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="155" pin="4"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="112" pin="8"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="112" pin="8"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="198" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="242"><net_src comp="239" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="246"><net_src comp="76" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="253"><net_src comp="80" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="260"><net_src comp="84" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="268"><net_src comp="192" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="204" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="210" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="281"><net_src comp="232" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="155" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: InImg_data156 | {3 }
	Port: last_out | {2 }
	Port: axi_data_V_3_out | {2 }
 - Input state : 
	Port: AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_col_zxi2mat : start_2 | {1 }
	Port: AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_col_zxi2mat : axi_data_V_2 | {1 }
	Port: AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_col_zxi2mat : axi_last_V_2 | {1 }
	Port: AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_col_zxi2mat : trunc_ln38_1 | {1 }
	Port: AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_col_zxi2mat : in_ptr_V_data_V | {1 }
	Port: AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_col_zxi2mat : in_ptr_V_keep_V | {1 }
	Port: AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_col_zxi2mat : in_ptr_V_strb_V | {1 }
	Port: AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_col_zxi2mat : in_ptr_V_user_V | {1 }
	Port: AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_col_zxi2mat : in_ptr_V_last_V | {1 }
	Port: AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_col_zxi2mat : in_ptr_V_id_V | {1 }
	Port: AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_col_zxi2mat : in_ptr_V_dest_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		last : 1
		start : 1
		j_5 : 1
		icmp_ln67 : 2
		j_6 : 2
		br_ln67 : 3
		or_ln74 : 2
		br_ln74 : 2
		store_ln283 : 1
		store_ln67 : 3
	State 2
		write_ln0 : 1
	State 3
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |           j_6_fu_198          |    0    |    11   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln67_fu_192       |    0    |    5    |
|----------|-------------------------------|---------|---------|
|    or    |         or_ln74_fu_204        |    0    |    1    |
|----------|-------------------------------|---------|---------|
|          |  trunc_ln38_1_read_read_fu_88 |    0    |    0    |
|          |  axi_last_V_2_read_read_fu_94 |    0    |    0    |
|   read   | axi_data_V_2_read_read_fu_100 |    0    |    0    |
|          |    start_2_read_read_fu_106   |    0    |    0    |
|          |       empty_read_fu_112       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    write_ln174_write_fu_130   |    0    |    0    |
|   write  |     write_ln0_write_fu_137    |    0    |    0    |
|          |     write_ln0_write_fu_144    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|extractvalue|       tmp_data_V_fu_210       |    0    |    0    |
|          |       tmp_last_V_fu_214       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    17   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| axi_data_V_reg_257 |   16   |
|axi_last_V_5_reg_278|    1   |
| axi_last_V_reg_250 |    1   |
|  icmp_ln67_reg_265 |    1   |
|      j_reg_243     |   11   |
|    last_reg_151    |    1   |
|   or_ln74_reg_269  |    1   |
|    start_reg_163   |    1   |
| tmp_data_V_reg_273 |   16   |
+--------------------+--------+
|        Total       |   49   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   17   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   49   |    -   |
+-----------+--------+--------+
|   Total   |   49   |   17   |
+-----------+--------+--------+
