
STM32L4xx-SensorTile.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08004000  08004000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000177e0  08004190  08004190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000540  0801b970  0801b970  00018970  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801beb0  0801beb0  00018eb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801beb8  0801beb8  00018eb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801bebc  0801bebc  00018ebc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000568  20000000  0801bec0  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002a84  20000568  0801c428  00019568  2**2
                  ALLOC
  8 .noinit       00000000  10000000  10000000  00000000  2**0
                  ALLOC
  9 .bss2         00000000  20000568  20000568  00019568  2**0
                  CONTENTS
 10 ._user_heap_stack 00004000  20002fec  20002fec  00019fec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00019568  2**0
                  CONTENTS, READONLY
 12 .debug_line   00025978  00000000  00000000  00019598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 0000010b  00000000  00000000  0003ef10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   0000a76a  00000000  00000000  0003f01b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001e85  00000000  00000000  00049785  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00004190  00000000  00000000  0004b610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0000cf08  00000000  00000000  0004f7a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000319f  00000000  00000000  0005c6a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0005f847  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000125d0  00000000  00000000  0005f88c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08004190 <__do_global_dtors_aux>:
 8004190:	b510      	push	{r4, lr}
 8004192:	4c05      	ldr	r4, [pc, #20]	@ (80041a8 <__do_global_dtors_aux+0x18>)
 8004194:	7823      	ldrb	r3, [r4, #0]
 8004196:	b933      	cbnz	r3, 80041a6 <__do_global_dtors_aux+0x16>
 8004198:	4b04      	ldr	r3, [pc, #16]	@ (80041ac <__do_global_dtors_aux+0x1c>)
 800419a:	b113      	cbz	r3, 80041a2 <__do_global_dtors_aux+0x12>
 800419c:	4804      	ldr	r0, [pc, #16]	@ (80041b0 <__do_global_dtors_aux+0x20>)
 800419e:	f3af 8000 	nop.w
 80041a2:	2301      	movs	r3, #1
 80041a4:	7023      	strb	r3, [r4, #0]
 80041a6:	bd10      	pop	{r4, pc}
 80041a8:	20000568 	.word	0x20000568
 80041ac:	00000000 	.word	0x00000000
 80041b0:	0801b958 	.word	0x0801b958

080041b4 <frame_dummy>:
 80041b4:	b508      	push	{r3, lr}
 80041b6:	4b03      	ldr	r3, [pc, #12]	@ (80041c4 <frame_dummy+0x10>)
 80041b8:	b11b      	cbz	r3, 80041c2 <frame_dummy+0xe>
 80041ba:	4903      	ldr	r1, [pc, #12]	@ (80041c8 <frame_dummy+0x14>)
 80041bc:	4803      	ldr	r0, [pc, #12]	@ (80041cc <frame_dummy+0x18>)
 80041be:	f3af 8000 	nop.w
 80041c2:	bd08      	pop	{r3, pc}
 80041c4:	00000000 	.word	0x00000000
 80041c8:	2000056c 	.word	0x2000056c
 80041cc:	0801b958 	.word	0x0801b958

080041d0 <strlen>:
 80041d0:	4603      	mov	r3, r0
 80041d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80041d6:	2a00      	cmp	r2, #0
 80041d8:	d1fb      	bne.n	80041d2 <strlen+0x2>
 80041da:	1a18      	subs	r0, r3, r0
 80041dc:	3801      	subs	r0, #1
 80041de:	4770      	bx	lr

080041e0 <memchr>:
 80041e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80041e4:	2a10      	cmp	r2, #16
 80041e6:	db2b      	blt.n	8004240 <memchr+0x60>
 80041e8:	f010 0f07 	tst.w	r0, #7
 80041ec:	d008      	beq.n	8004200 <memchr+0x20>
 80041ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80041f2:	3a01      	subs	r2, #1
 80041f4:	428b      	cmp	r3, r1
 80041f6:	d02d      	beq.n	8004254 <memchr+0x74>
 80041f8:	f010 0f07 	tst.w	r0, #7
 80041fc:	b342      	cbz	r2, 8004250 <memchr+0x70>
 80041fe:	d1f6      	bne.n	80041ee <memchr+0xe>
 8004200:	b4f0      	push	{r4, r5, r6, r7}
 8004202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8004206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800420a:	f022 0407 	bic.w	r4, r2, #7
 800420e:	f07f 0700 	mvns.w	r7, #0
 8004212:	2300      	movs	r3, #0
 8004214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8004218:	3c08      	subs	r4, #8
 800421a:	ea85 0501 	eor.w	r5, r5, r1
 800421e:	ea86 0601 	eor.w	r6, r6, r1
 8004222:	fa85 f547 	uadd8	r5, r5, r7
 8004226:	faa3 f587 	sel	r5, r3, r7
 800422a:	fa86 f647 	uadd8	r6, r6, r7
 800422e:	faa5 f687 	sel	r6, r5, r7
 8004232:	b98e      	cbnz	r6, 8004258 <memchr+0x78>
 8004234:	d1ee      	bne.n	8004214 <memchr+0x34>
 8004236:	bcf0      	pop	{r4, r5, r6, r7}
 8004238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800423c:	f002 0207 	and.w	r2, r2, #7
 8004240:	b132      	cbz	r2, 8004250 <memchr+0x70>
 8004242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004246:	3a01      	subs	r2, #1
 8004248:	ea83 0301 	eor.w	r3, r3, r1
 800424c:	b113      	cbz	r3, 8004254 <memchr+0x74>
 800424e:	d1f8      	bne.n	8004242 <memchr+0x62>
 8004250:	2000      	movs	r0, #0
 8004252:	4770      	bx	lr
 8004254:	3801      	subs	r0, #1
 8004256:	4770      	bx	lr
 8004258:	2d00      	cmp	r5, #0
 800425a:	bf06      	itte	eq
 800425c:	4635      	moveq	r5, r6
 800425e:	3803      	subeq	r0, #3
 8004260:	3807      	subne	r0, #7
 8004262:	f015 0f01 	tst.w	r5, #1
 8004266:	d107      	bne.n	8004278 <memchr+0x98>
 8004268:	3001      	adds	r0, #1
 800426a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800426e:	bf02      	ittt	eq
 8004270:	3001      	addeq	r0, #1
 8004272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8004276:	3001      	addeq	r0, #1
 8004278:	bcf0      	pop	{r4, r5, r6, r7}
 800427a:	3801      	subs	r0, #1
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop

08004280 <__aeabi_drsub>:
 8004280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8004284:	e002      	b.n	800428c <__adddf3>
 8004286:	bf00      	nop

08004288 <__aeabi_dsub>:
 8004288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800428c <__adddf3>:
 800428c:	b530      	push	{r4, r5, lr}
 800428e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8004292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8004296:	ea94 0f05 	teq	r4, r5
 800429a:	bf08      	it	eq
 800429c:	ea90 0f02 	teqeq	r0, r2
 80042a0:	bf1f      	itttt	ne
 80042a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80042a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80042aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80042ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80042b2:	f000 80e2 	beq.w	800447a <__adddf3+0x1ee>
 80042b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80042ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80042be:	bfb8      	it	lt
 80042c0:	426d      	neglt	r5, r5
 80042c2:	dd0c      	ble.n	80042de <__adddf3+0x52>
 80042c4:	442c      	add	r4, r5
 80042c6:	ea80 0202 	eor.w	r2, r0, r2
 80042ca:	ea81 0303 	eor.w	r3, r1, r3
 80042ce:	ea82 0000 	eor.w	r0, r2, r0
 80042d2:	ea83 0101 	eor.w	r1, r3, r1
 80042d6:	ea80 0202 	eor.w	r2, r0, r2
 80042da:	ea81 0303 	eor.w	r3, r1, r3
 80042de:	2d36      	cmp	r5, #54	@ 0x36
 80042e0:	bf88      	it	hi
 80042e2:	bd30      	pophi	{r4, r5, pc}
 80042e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80042e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80042ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80042f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80042f4:	d002      	beq.n	80042fc <__adddf3+0x70>
 80042f6:	4240      	negs	r0, r0
 80042f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80042fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8004300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8004304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8004308:	d002      	beq.n	8004310 <__adddf3+0x84>
 800430a:	4252      	negs	r2, r2
 800430c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8004310:	ea94 0f05 	teq	r4, r5
 8004314:	f000 80a7 	beq.w	8004466 <__adddf3+0x1da>
 8004318:	f1a4 0401 	sub.w	r4, r4, #1
 800431c:	f1d5 0e20 	rsbs	lr, r5, #32
 8004320:	db0d      	blt.n	800433e <__adddf3+0xb2>
 8004322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8004326:	fa22 f205 	lsr.w	r2, r2, r5
 800432a:	1880      	adds	r0, r0, r2
 800432c:	f141 0100 	adc.w	r1, r1, #0
 8004330:	fa03 f20e 	lsl.w	r2, r3, lr
 8004334:	1880      	adds	r0, r0, r2
 8004336:	fa43 f305 	asr.w	r3, r3, r5
 800433a:	4159      	adcs	r1, r3
 800433c:	e00e      	b.n	800435c <__adddf3+0xd0>
 800433e:	f1a5 0520 	sub.w	r5, r5, #32
 8004342:	f10e 0e20 	add.w	lr, lr, #32
 8004346:	2a01      	cmp	r2, #1
 8004348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800434c:	bf28      	it	cs
 800434e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8004352:	fa43 f305 	asr.w	r3, r3, r5
 8004356:	18c0      	adds	r0, r0, r3
 8004358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800435c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8004360:	d507      	bpl.n	8004372 <__adddf3+0xe6>
 8004362:	f04f 0e00 	mov.w	lr, #0
 8004366:	f1dc 0c00 	rsbs	ip, ip, #0
 800436a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800436e:	eb6e 0101 	sbc.w	r1, lr, r1
 8004372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8004376:	d31b      	bcc.n	80043b0 <__adddf3+0x124>
 8004378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800437c:	d30c      	bcc.n	8004398 <__adddf3+0x10c>
 800437e:	0849      	lsrs	r1, r1, #1
 8004380:	ea5f 0030 	movs.w	r0, r0, rrx
 8004384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8004388:	f104 0401 	add.w	r4, r4, #1
 800438c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8004390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8004394:	f080 809a 	bcs.w	80044cc <__adddf3+0x240>
 8004398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800439c:	bf08      	it	eq
 800439e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80043a2:	f150 0000 	adcs.w	r0, r0, #0
 80043a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80043aa:	ea41 0105 	orr.w	r1, r1, r5
 80043ae:	bd30      	pop	{r4, r5, pc}
 80043b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80043b4:	4140      	adcs	r0, r0
 80043b6:	eb41 0101 	adc.w	r1, r1, r1
 80043ba:	3c01      	subs	r4, #1
 80043bc:	bf28      	it	cs
 80043be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80043c2:	d2e9      	bcs.n	8004398 <__adddf3+0x10c>
 80043c4:	f091 0f00 	teq	r1, #0
 80043c8:	bf04      	itt	eq
 80043ca:	4601      	moveq	r1, r0
 80043cc:	2000      	moveq	r0, #0
 80043ce:	fab1 f381 	clz	r3, r1
 80043d2:	bf08      	it	eq
 80043d4:	3320      	addeq	r3, #32
 80043d6:	f1a3 030b 	sub.w	r3, r3, #11
 80043da:	f1b3 0220 	subs.w	r2, r3, #32
 80043de:	da0c      	bge.n	80043fa <__adddf3+0x16e>
 80043e0:	320c      	adds	r2, #12
 80043e2:	dd08      	ble.n	80043f6 <__adddf3+0x16a>
 80043e4:	f102 0c14 	add.w	ip, r2, #20
 80043e8:	f1c2 020c 	rsb	r2, r2, #12
 80043ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80043f0:	fa21 f102 	lsr.w	r1, r1, r2
 80043f4:	e00c      	b.n	8004410 <__adddf3+0x184>
 80043f6:	f102 0214 	add.w	r2, r2, #20
 80043fa:	bfd8      	it	le
 80043fc:	f1c2 0c20 	rsble	ip, r2, #32
 8004400:	fa01 f102 	lsl.w	r1, r1, r2
 8004404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8004408:	bfdc      	itt	le
 800440a:	ea41 010c 	orrle.w	r1, r1, ip
 800440e:	4090      	lslle	r0, r2
 8004410:	1ae4      	subs	r4, r4, r3
 8004412:	bfa2      	ittt	ge
 8004414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8004418:	4329      	orrge	r1, r5
 800441a:	bd30      	popge	{r4, r5, pc}
 800441c:	ea6f 0404 	mvn.w	r4, r4
 8004420:	3c1f      	subs	r4, #31
 8004422:	da1c      	bge.n	800445e <__adddf3+0x1d2>
 8004424:	340c      	adds	r4, #12
 8004426:	dc0e      	bgt.n	8004446 <__adddf3+0x1ba>
 8004428:	f104 0414 	add.w	r4, r4, #20
 800442c:	f1c4 0220 	rsb	r2, r4, #32
 8004430:	fa20 f004 	lsr.w	r0, r0, r4
 8004434:	fa01 f302 	lsl.w	r3, r1, r2
 8004438:	ea40 0003 	orr.w	r0, r0, r3
 800443c:	fa21 f304 	lsr.w	r3, r1, r4
 8004440:	ea45 0103 	orr.w	r1, r5, r3
 8004444:	bd30      	pop	{r4, r5, pc}
 8004446:	f1c4 040c 	rsb	r4, r4, #12
 800444a:	f1c4 0220 	rsb	r2, r4, #32
 800444e:	fa20 f002 	lsr.w	r0, r0, r2
 8004452:	fa01 f304 	lsl.w	r3, r1, r4
 8004456:	ea40 0003 	orr.w	r0, r0, r3
 800445a:	4629      	mov	r1, r5
 800445c:	bd30      	pop	{r4, r5, pc}
 800445e:	fa21 f004 	lsr.w	r0, r1, r4
 8004462:	4629      	mov	r1, r5
 8004464:	bd30      	pop	{r4, r5, pc}
 8004466:	f094 0f00 	teq	r4, #0
 800446a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800446e:	bf06      	itte	eq
 8004470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8004474:	3401      	addeq	r4, #1
 8004476:	3d01      	subne	r5, #1
 8004478:	e74e      	b.n	8004318 <__adddf3+0x8c>
 800447a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800447e:	bf18      	it	ne
 8004480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8004484:	d029      	beq.n	80044da <__adddf3+0x24e>
 8004486:	ea94 0f05 	teq	r4, r5
 800448a:	bf08      	it	eq
 800448c:	ea90 0f02 	teqeq	r0, r2
 8004490:	d005      	beq.n	800449e <__adddf3+0x212>
 8004492:	ea54 0c00 	orrs.w	ip, r4, r0
 8004496:	bf04      	itt	eq
 8004498:	4619      	moveq	r1, r3
 800449a:	4610      	moveq	r0, r2
 800449c:	bd30      	pop	{r4, r5, pc}
 800449e:	ea91 0f03 	teq	r1, r3
 80044a2:	bf1e      	ittt	ne
 80044a4:	2100      	movne	r1, #0
 80044a6:	2000      	movne	r0, #0
 80044a8:	bd30      	popne	{r4, r5, pc}
 80044aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80044ae:	d105      	bne.n	80044bc <__adddf3+0x230>
 80044b0:	0040      	lsls	r0, r0, #1
 80044b2:	4149      	adcs	r1, r1
 80044b4:	bf28      	it	cs
 80044b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80044ba:	bd30      	pop	{r4, r5, pc}
 80044bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80044c0:	bf3c      	itt	cc
 80044c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80044c6:	bd30      	popcc	{r4, r5, pc}
 80044c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80044cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80044d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80044d4:	f04f 0000 	mov.w	r0, #0
 80044d8:	bd30      	pop	{r4, r5, pc}
 80044da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80044de:	bf1a      	itte	ne
 80044e0:	4619      	movne	r1, r3
 80044e2:	4610      	movne	r0, r2
 80044e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80044e8:	bf1c      	itt	ne
 80044ea:	460b      	movne	r3, r1
 80044ec:	4602      	movne	r2, r0
 80044ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80044f2:	bf06      	itte	eq
 80044f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80044f8:	ea91 0f03 	teqeq	r1, r3
 80044fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8004500:	bd30      	pop	{r4, r5, pc}
 8004502:	bf00      	nop

08004504 <__aeabi_ui2d>:
 8004504:	f090 0f00 	teq	r0, #0
 8004508:	bf04      	itt	eq
 800450a:	2100      	moveq	r1, #0
 800450c:	4770      	bxeq	lr
 800450e:	b530      	push	{r4, r5, lr}
 8004510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8004514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8004518:	f04f 0500 	mov.w	r5, #0
 800451c:	f04f 0100 	mov.w	r1, #0
 8004520:	e750      	b.n	80043c4 <__adddf3+0x138>
 8004522:	bf00      	nop

08004524 <__aeabi_i2d>:
 8004524:	f090 0f00 	teq	r0, #0
 8004528:	bf04      	itt	eq
 800452a:	2100      	moveq	r1, #0
 800452c:	4770      	bxeq	lr
 800452e:	b530      	push	{r4, r5, lr}
 8004530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8004534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8004538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800453c:	bf48      	it	mi
 800453e:	4240      	negmi	r0, r0
 8004540:	f04f 0100 	mov.w	r1, #0
 8004544:	e73e      	b.n	80043c4 <__adddf3+0x138>
 8004546:	bf00      	nop

08004548 <__aeabi_f2d>:
 8004548:	0042      	lsls	r2, r0, #1
 800454a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800454e:	ea4f 0131 	mov.w	r1, r1, rrx
 8004552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8004556:	bf1f      	itttt	ne
 8004558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800455c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8004560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8004564:	4770      	bxne	lr
 8004566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800456a:	bf08      	it	eq
 800456c:	4770      	bxeq	lr
 800456e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8004572:	bf04      	itt	eq
 8004574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8004578:	4770      	bxeq	lr
 800457a:	b530      	push	{r4, r5, lr}
 800457c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8004580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8004584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8004588:	e71c      	b.n	80043c4 <__adddf3+0x138>
 800458a:	bf00      	nop

0800458c <__aeabi_ul2d>:
 800458c:	ea50 0201 	orrs.w	r2, r0, r1
 8004590:	bf08      	it	eq
 8004592:	4770      	bxeq	lr
 8004594:	b530      	push	{r4, r5, lr}
 8004596:	f04f 0500 	mov.w	r5, #0
 800459a:	e00a      	b.n	80045b2 <__aeabi_l2d+0x16>

0800459c <__aeabi_l2d>:
 800459c:	ea50 0201 	orrs.w	r2, r0, r1
 80045a0:	bf08      	it	eq
 80045a2:	4770      	bxeq	lr
 80045a4:	b530      	push	{r4, r5, lr}
 80045a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80045aa:	d502      	bpl.n	80045b2 <__aeabi_l2d+0x16>
 80045ac:	4240      	negs	r0, r0
 80045ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80045b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80045b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80045ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80045be:	f43f aed8 	beq.w	8004372 <__adddf3+0xe6>
 80045c2:	f04f 0203 	mov.w	r2, #3
 80045c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80045ca:	bf18      	it	ne
 80045cc:	3203      	addne	r2, #3
 80045ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80045d2:	bf18      	it	ne
 80045d4:	3203      	addne	r2, #3
 80045d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80045da:	f1c2 0320 	rsb	r3, r2, #32
 80045de:	fa00 fc03 	lsl.w	ip, r0, r3
 80045e2:	fa20 f002 	lsr.w	r0, r0, r2
 80045e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80045ea:	ea40 000e 	orr.w	r0, r0, lr
 80045ee:	fa21 f102 	lsr.w	r1, r1, r2
 80045f2:	4414      	add	r4, r2
 80045f4:	e6bd      	b.n	8004372 <__adddf3+0xe6>
 80045f6:	bf00      	nop

080045f8 <__aeabi_dmul>:
 80045f8:	b570      	push	{r4, r5, r6, lr}
 80045fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80045fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8004602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8004606:	bf1d      	ittte	ne
 8004608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800460c:	ea94 0f0c 	teqne	r4, ip
 8004610:	ea95 0f0c 	teqne	r5, ip
 8004614:	f000 f8de 	bleq	80047d4 <__aeabi_dmul+0x1dc>
 8004618:	442c      	add	r4, r5
 800461a:	ea81 0603 	eor.w	r6, r1, r3
 800461e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8004622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8004626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800462a:	bf18      	it	ne
 800462c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8004630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8004634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004638:	d038      	beq.n	80046ac <__aeabi_dmul+0xb4>
 800463a:	fba0 ce02 	umull	ip, lr, r0, r2
 800463e:	f04f 0500 	mov.w	r5, #0
 8004642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8004646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800464a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800464e:	f04f 0600 	mov.w	r6, #0
 8004652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8004656:	f09c 0f00 	teq	ip, #0
 800465a:	bf18      	it	ne
 800465c:	f04e 0e01 	orrne.w	lr, lr, #1
 8004660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8004664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8004668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800466c:	d204      	bcs.n	8004678 <__aeabi_dmul+0x80>
 800466e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8004672:	416d      	adcs	r5, r5
 8004674:	eb46 0606 	adc.w	r6, r6, r6
 8004678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800467c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8004680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8004684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8004688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800468c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8004690:	bf88      	it	hi
 8004692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8004696:	d81e      	bhi.n	80046d6 <__aeabi_dmul+0xde>
 8004698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800469c:	bf08      	it	eq
 800469e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80046a2:	f150 0000 	adcs.w	r0, r0, #0
 80046a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80046aa:	bd70      	pop	{r4, r5, r6, pc}
 80046ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80046b0:	ea46 0101 	orr.w	r1, r6, r1
 80046b4:	ea40 0002 	orr.w	r0, r0, r2
 80046b8:	ea81 0103 	eor.w	r1, r1, r3
 80046bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80046c0:	bfc2      	ittt	gt
 80046c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80046c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80046ca:	bd70      	popgt	{r4, r5, r6, pc}
 80046cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80046d0:	f04f 0e00 	mov.w	lr, #0
 80046d4:	3c01      	subs	r4, #1
 80046d6:	f300 80ab 	bgt.w	8004830 <__aeabi_dmul+0x238>
 80046da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80046de:	bfde      	ittt	le
 80046e0:	2000      	movle	r0, #0
 80046e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80046e6:	bd70      	pople	{r4, r5, r6, pc}
 80046e8:	f1c4 0400 	rsb	r4, r4, #0
 80046ec:	3c20      	subs	r4, #32
 80046ee:	da35      	bge.n	800475c <__aeabi_dmul+0x164>
 80046f0:	340c      	adds	r4, #12
 80046f2:	dc1b      	bgt.n	800472c <__aeabi_dmul+0x134>
 80046f4:	f104 0414 	add.w	r4, r4, #20
 80046f8:	f1c4 0520 	rsb	r5, r4, #32
 80046fc:	fa00 f305 	lsl.w	r3, r0, r5
 8004700:	fa20 f004 	lsr.w	r0, r0, r4
 8004704:	fa01 f205 	lsl.w	r2, r1, r5
 8004708:	ea40 0002 	orr.w	r0, r0, r2
 800470c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8004710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8004714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8004718:	fa21 f604 	lsr.w	r6, r1, r4
 800471c:	eb42 0106 	adc.w	r1, r2, r6
 8004720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004724:	bf08      	it	eq
 8004726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800472a:	bd70      	pop	{r4, r5, r6, pc}
 800472c:	f1c4 040c 	rsb	r4, r4, #12
 8004730:	f1c4 0520 	rsb	r5, r4, #32
 8004734:	fa00 f304 	lsl.w	r3, r0, r4
 8004738:	fa20 f005 	lsr.w	r0, r0, r5
 800473c:	fa01 f204 	lsl.w	r2, r1, r4
 8004740:	ea40 0002 	orr.w	r0, r0, r2
 8004744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8004748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800474c:	f141 0100 	adc.w	r1, r1, #0
 8004750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004754:	bf08      	it	eq
 8004756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800475a:	bd70      	pop	{r4, r5, r6, pc}
 800475c:	f1c4 0520 	rsb	r5, r4, #32
 8004760:	fa00 f205 	lsl.w	r2, r0, r5
 8004764:	ea4e 0e02 	orr.w	lr, lr, r2
 8004768:	fa20 f304 	lsr.w	r3, r0, r4
 800476c:	fa01 f205 	lsl.w	r2, r1, r5
 8004770:	ea43 0302 	orr.w	r3, r3, r2
 8004774:	fa21 f004 	lsr.w	r0, r1, r4
 8004778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800477c:	fa21 f204 	lsr.w	r2, r1, r4
 8004780:	ea20 0002 	bic.w	r0, r0, r2
 8004784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8004788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800478c:	bf08      	it	eq
 800478e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8004792:	bd70      	pop	{r4, r5, r6, pc}
 8004794:	f094 0f00 	teq	r4, #0
 8004798:	d10f      	bne.n	80047ba <__aeabi_dmul+0x1c2>
 800479a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800479e:	0040      	lsls	r0, r0, #1
 80047a0:	eb41 0101 	adc.w	r1, r1, r1
 80047a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80047a8:	bf08      	it	eq
 80047aa:	3c01      	subeq	r4, #1
 80047ac:	d0f7      	beq.n	800479e <__aeabi_dmul+0x1a6>
 80047ae:	ea41 0106 	orr.w	r1, r1, r6
 80047b2:	f095 0f00 	teq	r5, #0
 80047b6:	bf18      	it	ne
 80047b8:	4770      	bxne	lr
 80047ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80047be:	0052      	lsls	r2, r2, #1
 80047c0:	eb43 0303 	adc.w	r3, r3, r3
 80047c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80047c8:	bf08      	it	eq
 80047ca:	3d01      	subeq	r5, #1
 80047cc:	d0f7      	beq.n	80047be <__aeabi_dmul+0x1c6>
 80047ce:	ea43 0306 	orr.w	r3, r3, r6
 80047d2:	4770      	bx	lr
 80047d4:	ea94 0f0c 	teq	r4, ip
 80047d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80047dc:	bf18      	it	ne
 80047de:	ea95 0f0c 	teqne	r5, ip
 80047e2:	d00c      	beq.n	80047fe <__aeabi_dmul+0x206>
 80047e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80047e8:	bf18      	it	ne
 80047ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80047ee:	d1d1      	bne.n	8004794 <__aeabi_dmul+0x19c>
 80047f0:	ea81 0103 	eor.w	r1, r1, r3
 80047f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80047f8:	f04f 0000 	mov.w	r0, #0
 80047fc:	bd70      	pop	{r4, r5, r6, pc}
 80047fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004802:	bf06      	itte	eq
 8004804:	4610      	moveq	r0, r2
 8004806:	4619      	moveq	r1, r3
 8004808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800480c:	d019      	beq.n	8004842 <__aeabi_dmul+0x24a>
 800480e:	ea94 0f0c 	teq	r4, ip
 8004812:	d102      	bne.n	800481a <__aeabi_dmul+0x222>
 8004814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8004818:	d113      	bne.n	8004842 <__aeabi_dmul+0x24a>
 800481a:	ea95 0f0c 	teq	r5, ip
 800481e:	d105      	bne.n	800482c <__aeabi_dmul+0x234>
 8004820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8004824:	bf1c      	itt	ne
 8004826:	4610      	movne	r0, r2
 8004828:	4619      	movne	r1, r3
 800482a:	d10a      	bne.n	8004842 <__aeabi_dmul+0x24a>
 800482c:	ea81 0103 	eor.w	r1, r1, r3
 8004830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8004834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8004838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800483c:	f04f 0000 	mov.w	r0, #0
 8004840:	bd70      	pop	{r4, r5, r6, pc}
 8004842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8004846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800484a:	bd70      	pop	{r4, r5, r6, pc}

0800484c <__aeabi_ddiv>:
 800484c:	b570      	push	{r4, r5, r6, lr}
 800484e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8004852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8004856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800485a:	bf1d      	ittte	ne
 800485c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8004860:	ea94 0f0c 	teqne	r4, ip
 8004864:	ea95 0f0c 	teqne	r5, ip
 8004868:	f000 f8a7 	bleq	80049ba <__aeabi_ddiv+0x16e>
 800486c:	eba4 0405 	sub.w	r4, r4, r5
 8004870:	ea81 0e03 	eor.w	lr, r1, r3
 8004874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8004878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800487c:	f000 8088 	beq.w	8004990 <__aeabi_ddiv+0x144>
 8004880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8004884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8004888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800488c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8004890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8004894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8004898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800489c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80048a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80048a4:	429d      	cmp	r5, r3
 80048a6:	bf08      	it	eq
 80048a8:	4296      	cmpeq	r6, r2
 80048aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80048ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80048b2:	d202      	bcs.n	80048ba <__aeabi_ddiv+0x6e>
 80048b4:	085b      	lsrs	r3, r3, #1
 80048b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80048ba:	1ab6      	subs	r6, r6, r2
 80048bc:	eb65 0503 	sbc.w	r5, r5, r3
 80048c0:	085b      	lsrs	r3, r3, #1
 80048c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80048c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80048ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80048ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80048d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80048d6:	bf22      	ittt	cs
 80048d8:	1ab6      	subcs	r6, r6, r2
 80048da:	4675      	movcs	r5, lr
 80048dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80048e0:	085b      	lsrs	r3, r3, #1
 80048e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80048e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80048ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80048ee:	bf22      	ittt	cs
 80048f0:	1ab6      	subcs	r6, r6, r2
 80048f2:	4675      	movcs	r5, lr
 80048f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80048f8:	085b      	lsrs	r3, r3, #1
 80048fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80048fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8004902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004906:	bf22      	ittt	cs
 8004908:	1ab6      	subcs	r6, r6, r2
 800490a:	4675      	movcs	r5, lr
 800490c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8004910:	085b      	lsrs	r3, r3, #1
 8004912:	ea4f 0232 	mov.w	r2, r2, rrx
 8004916:	ebb6 0e02 	subs.w	lr, r6, r2
 800491a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800491e:	bf22      	ittt	cs
 8004920:	1ab6      	subcs	r6, r6, r2
 8004922:	4675      	movcs	r5, lr
 8004924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8004928:	ea55 0e06 	orrs.w	lr, r5, r6
 800492c:	d018      	beq.n	8004960 <__aeabi_ddiv+0x114>
 800492e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8004932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8004936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800493a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800493e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8004942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800494a:	d1c0      	bne.n	80048ce <__aeabi_ddiv+0x82>
 800494c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8004950:	d10b      	bne.n	800496a <__aeabi_ddiv+0x11e>
 8004952:	ea41 0100 	orr.w	r1, r1, r0
 8004956:	f04f 0000 	mov.w	r0, #0
 800495a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800495e:	e7b6      	b.n	80048ce <__aeabi_ddiv+0x82>
 8004960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8004964:	bf04      	itt	eq
 8004966:	4301      	orreq	r1, r0
 8004968:	2000      	moveq	r0, #0
 800496a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800496e:	bf88      	it	hi
 8004970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8004974:	f63f aeaf 	bhi.w	80046d6 <__aeabi_dmul+0xde>
 8004978:	ebb5 0c03 	subs.w	ip, r5, r3
 800497c:	bf04      	itt	eq
 800497e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8004982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8004986:	f150 0000 	adcs.w	r0, r0, #0
 800498a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800498e:	bd70      	pop	{r4, r5, r6, pc}
 8004990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8004994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8004998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800499c:	bfc2      	ittt	gt
 800499e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80049a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80049a6:	bd70      	popgt	{r4, r5, r6, pc}
 80049a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80049ac:	f04f 0e00 	mov.w	lr, #0
 80049b0:	3c01      	subs	r4, #1
 80049b2:	e690      	b.n	80046d6 <__aeabi_dmul+0xde>
 80049b4:	ea45 0e06 	orr.w	lr, r5, r6
 80049b8:	e68d      	b.n	80046d6 <__aeabi_dmul+0xde>
 80049ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80049be:	ea94 0f0c 	teq	r4, ip
 80049c2:	bf08      	it	eq
 80049c4:	ea95 0f0c 	teqeq	r5, ip
 80049c8:	f43f af3b 	beq.w	8004842 <__aeabi_dmul+0x24a>
 80049cc:	ea94 0f0c 	teq	r4, ip
 80049d0:	d10a      	bne.n	80049e8 <__aeabi_ddiv+0x19c>
 80049d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80049d6:	f47f af34 	bne.w	8004842 <__aeabi_dmul+0x24a>
 80049da:	ea95 0f0c 	teq	r5, ip
 80049de:	f47f af25 	bne.w	800482c <__aeabi_dmul+0x234>
 80049e2:	4610      	mov	r0, r2
 80049e4:	4619      	mov	r1, r3
 80049e6:	e72c      	b.n	8004842 <__aeabi_dmul+0x24a>
 80049e8:	ea95 0f0c 	teq	r5, ip
 80049ec:	d106      	bne.n	80049fc <__aeabi_ddiv+0x1b0>
 80049ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80049f2:	f43f aefd 	beq.w	80047f0 <__aeabi_dmul+0x1f8>
 80049f6:	4610      	mov	r0, r2
 80049f8:	4619      	mov	r1, r3
 80049fa:	e722      	b.n	8004842 <__aeabi_dmul+0x24a>
 80049fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004a00:	bf18      	it	ne
 8004a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8004a06:	f47f aec5 	bne.w	8004794 <__aeabi_dmul+0x19c>
 8004a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8004a0e:	f47f af0d 	bne.w	800482c <__aeabi_dmul+0x234>
 8004a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8004a16:	f47f aeeb 	bne.w	80047f0 <__aeabi_dmul+0x1f8>
 8004a1a:	e712      	b.n	8004842 <__aeabi_dmul+0x24a>

08004a1c <__gedf2>:
 8004a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8004a20:	e006      	b.n	8004a30 <__cmpdf2+0x4>
 8004a22:	bf00      	nop

08004a24 <__ledf2>:
 8004a24:	f04f 0c01 	mov.w	ip, #1
 8004a28:	e002      	b.n	8004a30 <__cmpdf2+0x4>
 8004a2a:	bf00      	nop

08004a2c <__cmpdf2>:
 8004a2c:	f04f 0c01 	mov.w	ip, #1
 8004a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8004a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004a40:	bf18      	it	ne
 8004a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8004a46:	d01b      	beq.n	8004a80 <__cmpdf2+0x54>
 8004a48:	b001      	add	sp, #4
 8004a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8004a4e:	bf0c      	ite	eq
 8004a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8004a54:	ea91 0f03 	teqne	r1, r3
 8004a58:	bf02      	ittt	eq
 8004a5a:	ea90 0f02 	teqeq	r0, r2
 8004a5e:	2000      	moveq	r0, #0
 8004a60:	4770      	bxeq	lr
 8004a62:	f110 0f00 	cmn.w	r0, #0
 8004a66:	ea91 0f03 	teq	r1, r3
 8004a6a:	bf58      	it	pl
 8004a6c:	4299      	cmppl	r1, r3
 8004a6e:	bf08      	it	eq
 8004a70:	4290      	cmpeq	r0, r2
 8004a72:	bf2c      	ite	cs
 8004a74:	17d8      	asrcs	r0, r3, #31
 8004a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8004a7a:	f040 0001 	orr.w	r0, r0, #1
 8004a7e:	4770      	bx	lr
 8004a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004a88:	d102      	bne.n	8004a90 <__cmpdf2+0x64>
 8004a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8004a8e:	d107      	bne.n	8004aa0 <__cmpdf2+0x74>
 8004a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004a98:	d1d6      	bne.n	8004a48 <__cmpdf2+0x1c>
 8004a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8004a9e:	d0d3      	beq.n	8004a48 <__cmpdf2+0x1c>
 8004aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8004aa4:	4770      	bx	lr
 8004aa6:	bf00      	nop

08004aa8 <__aeabi_cdrcmple>:
 8004aa8:	4684      	mov	ip, r0
 8004aaa:	4610      	mov	r0, r2
 8004aac:	4662      	mov	r2, ip
 8004aae:	468c      	mov	ip, r1
 8004ab0:	4619      	mov	r1, r3
 8004ab2:	4663      	mov	r3, ip
 8004ab4:	e000      	b.n	8004ab8 <__aeabi_cdcmpeq>
 8004ab6:	bf00      	nop

08004ab8 <__aeabi_cdcmpeq>:
 8004ab8:	b501      	push	{r0, lr}
 8004aba:	f7ff ffb7 	bl	8004a2c <__cmpdf2>
 8004abe:	2800      	cmp	r0, #0
 8004ac0:	bf48      	it	mi
 8004ac2:	f110 0f00 	cmnmi.w	r0, #0
 8004ac6:	bd01      	pop	{r0, pc}

08004ac8 <__aeabi_dcmpeq>:
 8004ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004acc:	f7ff fff4 	bl	8004ab8 <__aeabi_cdcmpeq>
 8004ad0:	bf0c      	ite	eq
 8004ad2:	2001      	moveq	r0, #1
 8004ad4:	2000      	movne	r0, #0
 8004ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8004ada:	bf00      	nop

08004adc <__aeabi_dcmplt>:
 8004adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004ae0:	f7ff ffea 	bl	8004ab8 <__aeabi_cdcmpeq>
 8004ae4:	bf34      	ite	cc
 8004ae6:	2001      	movcc	r0, #1
 8004ae8:	2000      	movcs	r0, #0
 8004aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8004aee:	bf00      	nop

08004af0 <__aeabi_dcmple>:
 8004af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004af4:	f7ff ffe0 	bl	8004ab8 <__aeabi_cdcmpeq>
 8004af8:	bf94      	ite	ls
 8004afa:	2001      	movls	r0, #1
 8004afc:	2000      	movhi	r0, #0
 8004afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8004b02:	bf00      	nop

08004b04 <__aeabi_dcmpge>:
 8004b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004b08:	f7ff ffce 	bl	8004aa8 <__aeabi_cdrcmple>
 8004b0c:	bf94      	ite	ls
 8004b0e:	2001      	movls	r0, #1
 8004b10:	2000      	movhi	r0, #0
 8004b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8004b16:	bf00      	nop

08004b18 <__aeabi_dcmpgt>:
 8004b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004b1c:	f7ff ffc4 	bl	8004aa8 <__aeabi_cdrcmple>
 8004b20:	bf34      	ite	cc
 8004b22:	2001      	movcc	r0, #1
 8004b24:	2000      	movcs	r0, #0
 8004b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8004b2a:	bf00      	nop

08004b2c <__aeabi_dcmpun>:
 8004b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004b34:	d102      	bne.n	8004b3c <__aeabi_dcmpun+0x10>
 8004b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8004b3a:	d10a      	bne.n	8004b52 <__aeabi_dcmpun+0x26>
 8004b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004b44:	d102      	bne.n	8004b4c <__aeabi_dcmpun+0x20>
 8004b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8004b4a:	d102      	bne.n	8004b52 <__aeabi_dcmpun+0x26>
 8004b4c:	f04f 0000 	mov.w	r0, #0
 8004b50:	4770      	bx	lr
 8004b52:	f04f 0001 	mov.w	r0, #1
 8004b56:	4770      	bx	lr

08004b58 <__aeabi_d2f>:
 8004b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8004b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8004b60:	bf24      	itt	cs
 8004b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8004b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8004b6a:	d90d      	bls.n	8004b88 <__aeabi_d2f+0x30>
 8004b6c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8004b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8004b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8004b78:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8004b80:	bf08      	it	eq
 8004b82:	f020 0001 	biceq.w	r0, r0, #1
 8004b86:	4770      	bx	lr
 8004b88:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8004b8c:	d121      	bne.n	8004bd2 <__aeabi_d2f+0x7a>
 8004b8e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8004b92:	bfbc      	itt	lt
 8004b94:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8004b98:	4770      	bxlt	lr
 8004b9a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8004b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8004ba2:	f1c2 0218 	rsb	r2, r2, #24
 8004ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8004baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8004bae:	fa20 f002 	lsr.w	r0, r0, r2
 8004bb2:	bf18      	it	ne
 8004bb4:	f040 0001 	orrne.w	r0, r0, #1
 8004bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8004bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8004bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8004bc4:	ea40 000c 	orr.w	r0, r0, ip
 8004bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8004bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004bd0:	e7cc      	b.n	8004b6c <__aeabi_d2f+0x14>
 8004bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8004bd6:	d107      	bne.n	8004be8 <__aeabi_d2f+0x90>
 8004bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8004bdc:	bf1e      	ittt	ne
 8004bde:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8004be2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8004be6:	4770      	bxne	lr
 8004be8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8004bec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8004bf0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8004bf4:	4770      	bx	lr
 8004bf6:	bf00      	nop

08004bf8 <__aeabi_ldivmod>:
 8004bf8:	b97b      	cbnz	r3, 8004c1a <__aeabi_ldivmod+0x22>
 8004bfa:	b972      	cbnz	r2, 8004c1a <__aeabi_ldivmod+0x22>
 8004bfc:	2900      	cmp	r1, #0
 8004bfe:	bfbe      	ittt	lt
 8004c00:	2000      	movlt	r0, #0
 8004c02:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8004c06:	e006      	blt.n	8004c16 <__aeabi_ldivmod+0x1e>
 8004c08:	bf08      	it	eq
 8004c0a:	2800      	cmpeq	r0, #0
 8004c0c:	bf1c      	itt	ne
 8004c0e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8004c12:	f04f 30ff 	movne.w	r0, #4294967295
 8004c16:	f000 b9bb 	b.w	8004f90 <__aeabi_idiv0>
 8004c1a:	f1ad 0c08 	sub.w	ip, sp, #8
 8004c1e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8004c22:	2900      	cmp	r1, #0
 8004c24:	db09      	blt.n	8004c3a <__aeabi_ldivmod+0x42>
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	db1a      	blt.n	8004c60 <__aeabi_ldivmod+0x68>
 8004c2a:	f000 f835 	bl	8004c98 <__udivmoddi4>
 8004c2e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8004c32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004c36:	b004      	add	sp, #16
 8004c38:	4770      	bx	lr
 8004c3a:	4240      	negs	r0, r0
 8004c3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	db1b      	blt.n	8004c7c <__aeabi_ldivmod+0x84>
 8004c44:	f000 f828 	bl	8004c98 <__udivmoddi4>
 8004c48:	f8dd e004 	ldr.w	lr, [sp, #4]
 8004c4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004c50:	b004      	add	sp, #16
 8004c52:	4240      	negs	r0, r0
 8004c54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8004c58:	4252      	negs	r2, r2
 8004c5a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8004c5e:	4770      	bx	lr
 8004c60:	4252      	negs	r2, r2
 8004c62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8004c66:	f000 f817 	bl	8004c98 <__udivmoddi4>
 8004c6a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8004c6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004c72:	b004      	add	sp, #16
 8004c74:	4240      	negs	r0, r0
 8004c76:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8004c7a:	4770      	bx	lr
 8004c7c:	4252      	negs	r2, r2
 8004c7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8004c82:	f000 f809 	bl	8004c98 <__udivmoddi4>
 8004c86:	f8dd e004 	ldr.w	lr, [sp, #4]
 8004c8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004c8e:	b004      	add	sp, #16
 8004c90:	4252      	negs	r2, r2
 8004c92:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8004c96:	4770      	bx	lr

08004c98 <__udivmoddi4>:
 8004c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c9c:	9d08      	ldr	r5, [sp, #32]
 8004c9e:	468e      	mov	lr, r1
 8004ca0:	4604      	mov	r4, r0
 8004ca2:	4688      	mov	r8, r1
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d14a      	bne.n	8004d3e <__udivmoddi4+0xa6>
 8004ca8:	428a      	cmp	r2, r1
 8004caa:	4617      	mov	r7, r2
 8004cac:	d962      	bls.n	8004d74 <__udivmoddi4+0xdc>
 8004cae:	fab2 f682 	clz	r6, r2
 8004cb2:	b14e      	cbz	r6, 8004cc8 <__udivmoddi4+0x30>
 8004cb4:	f1c6 0320 	rsb	r3, r6, #32
 8004cb8:	fa01 f806 	lsl.w	r8, r1, r6
 8004cbc:	fa20 f303 	lsr.w	r3, r0, r3
 8004cc0:	40b7      	lsls	r7, r6
 8004cc2:	ea43 0808 	orr.w	r8, r3, r8
 8004cc6:	40b4      	lsls	r4, r6
 8004cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8004ccc:	fa1f fc87 	uxth.w	ip, r7
 8004cd0:	fbb8 f1fe 	udiv	r1, r8, lr
 8004cd4:	0c23      	lsrs	r3, r4, #16
 8004cd6:	fb0e 8811 	mls	r8, lr, r1, r8
 8004cda:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8004cde:	fb01 f20c 	mul.w	r2, r1, ip
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d909      	bls.n	8004cfa <__udivmoddi4+0x62>
 8004ce6:	18fb      	adds	r3, r7, r3
 8004ce8:	f101 30ff 	add.w	r0, r1, #4294967295
 8004cec:	f080 80ea 	bcs.w	8004ec4 <__udivmoddi4+0x22c>
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	f240 80e7 	bls.w	8004ec4 <__udivmoddi4+0x22c>
 8004cf6:	3902      	subs	r1, #2
 8004cf8:	443b      	add	r3, r7
 8004cfa:	1a9a      	subs	r2, r3, r2
 8004cfc:	b2a3      	uxth	r3, r4
 8004cfe:	fbb2 f0fe 	udiv	r0, r2, lr
 8004d02:	fb0e 2210 	mls	r2, lr, r0, r2
 8004d06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004d0a:	fb00 fc0c 	mul.w	ip, r0, ip
 8004d0e:	459c      	cmp	ip, r3
 8004d10:	d909      	bls.n	8004d26 <__udivmoddi4+0x8e>
 8004d12:	18fb      	adds	r3, r7, r3
 8004d14:	f100 32ff 	add.w	r2, r0, #4294967295
 8004d18:	f080 80d6 	bcs.w	8004ec8 <__udivmoddi4+0x230>
 8004d1c:	459c      	cmp	ip, r3
 8004d1e:	f240 80d3 	bls.w	8004ec8 <__udivmoddi4+0x230>
 8004d22:	443b      	add	r3, r7
 8004d24:	3802      	subs	r0, #2
 8004d26:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8004d2a:	eba3 030c 	sub.w	r3, r3, ip
 8004d2e:	2100      	movs	r1, #0
 8004d30:	b11d      	cbz	r5, 8004d3a <__udivmoddi4+0xa2>
 8004d32:	40f3      	lsrs	r3, r6
 8004d34:	2200      	movs	r2, #0
 8004d36:	e9c5 3200 	strd	r3, r2, [r5]
 8004d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d3e:	428b      	cmp	r3, r1
 8004d40:	d905      	bls.n	8004d4e <__udivmoddi4+0xb6>
 8004d42:	b10d      	cbz	r5, 8004d48 <__udivmoddi4+0xb0>
 8004d44:	e9c5 0100 	strd	r0, r1, [r5]
 8004d48:	2100      	movs	r1, #0
 8004d4a:	4608      	mov	r0, r1
 8004d4c:	e7f5      	b.n	8004d3a <__udivmoddi4+0xa2>
 8004d4e:	fab3 f183 	clz	r1, r3
 8004d52:	2900      	cmp	r1, #0
 8004d54:	d146      	bne.n	8004de4 <__udivmoddi4+0x14c>
 8004d56:	4573      	cmp	r3, lr
 8004d58:	d302      	bcc.n	8004d60 <__udivmoddi4+0xc8>
 8004d5a:	4282      	cmp	r2, r0
 8004d5c:	f200 8105 	bhi.w	8004f6a <__udivmoddi4+0x2d2>
 8004d60:	1a84      	subs	r4, r0, r2
 8004d62:	eb6e 0203 	sbc.w	r2, lr, r3
 8004d66:	2001      	movs	r0, #1
 8004d68:	4690      	mov	r8, r2
 8004d6a:	2d00      	cmp	r5, #0
 8004d6c:	d0e5      	beq.n	8004d3a <__udivmoddi4+0xa2>
 8004d6e:	e9c5 4800 	strd	r4, r8, [r5]
 8004d72:	e7e2      	b.n	8004d3a <__udivmoddi4+0xa2>
 8004d74:	2a00      	cmp	r2, #0
 8004d76:	f000 8090 	beq.w	8004e9a <__udivmoddi4+0x202>
 8004d7a:	fab2 f682 	clz	r6, r2
 8004d7e:	2e00      	cmp	r6, #0
 8004d80:	f040 80a4 	bne.w	8004ecc <__udivmoddi4+0x234>
 8004d84:	1a8a      	subs	r2, r1, r2
 8004d86:	0c03      	lsrs	r3, r0, #16
 8004d88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8004d8c:	b280      	uxth	r0, r0
 8004d8e:	b2bc      	uxth	r4, r7
 8004d90:	2101      	movs	r1, #1
 8004d92:	fbb2 fcfe 	udiv	ip, r2, lr
 8004d96:	fb0e 221c 	mls	r2, lr, ip, r2
 8004d9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004d9e:	fb04 f20c 	mul.w	r2, r4, ip
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d907      	bls.n	8004db6 <__udivmoddi4+0x11e>
 8004da6:	18fb      	adds	r3, r7, r3
 8004da8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8004dac:	d202      	bcs.n	8004db4 <__udivmoddi4+0x11c>
 8004dae:	429a      	cmp	r2, r3
 8004db0:	f200 80e0 	bhi.w	8004f74 <__udivmoddi4+0x2dc>
 8004db4:	46c4      	mov	ip, r8
 8004db6:	1a9b      	subs	r3, r3, r2
 8004db8:	fbb3 f2fe 	udiv	r2, r3, lr
 8004dbc:	fb0e 3312 	mls	r3, lr, r2, r3
 8004dc0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8004dc4:	fb02 f404 	mul.w	r4, r2, r4
 8004dc8:	429c      	cmp	r4, r3
 8004dca:	d907      	bls.n	8004ddc <__udivmoddi4+0x144>
 8004dcc:	18fb      	adds	r3, r7, r3
 8004dce:	f102 30ff 	add.w	r0, r2, #4294967295
 8004dd2:	d202      	bcs.n	8004dda <__udivmoddi4+0x142>
 8004dd4:	429c      	cmp	r4, r3
 8004dd6:	f200 80ca 	bhi.w	8004f6e <__udivmoddi4+0x2d6>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	1b1b      	subs	r3, r3, r4
 8004dde:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8004de2:	e7a5      	b.n	8004d30 <__udivmoddi4+0x98>
 8004de4:	f1c1 0620 	rsb	r6, r1, #32
 8004de8:	408b      	lsls	r3, r1
 8004dea:	fa22 f706 	lsr.w	r7, r2, r6
 8004dee:	431f      	orrs	r7, r3
 8004df0:	fa0e f401 	lsl.w	r4, lr, r1
 8004df4:	fa20 f306 	lsr.w	r3, r0, r6
 8004df8:	fa2e fe06 	lsr.w	lr, lr, r6
 8004dfc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8004e00:	4323      	orrs	r3, r4
 8004e02:	fa00 f801 	lsl.w	r8, r0, r1
 8004e06:	fa1f fc87 	uxth.w	ip, r7
 8004e0a:	fbbe f0f9 	udiv	r0, lr, r9
 8004e0e:	0c1c      	lsrs	r4, r3, #16
 8004e10:	fb09 ee10 	mls	lr, r9, r0, lr
 8004e14:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8004e18:	fb00 fe0c 	mul.w	lr, r0, ip
 8004e1c:	45a6      	cmp	lr, r4
 8004e1e:	fa02 f201 	lsl.w	r2, r2, r1
 8004e22:	d909      	bls.n	8004e38 <__udivmoddi4+0x1a0>
 8004e24:	193c      	adds	r4, r7, r4
 8004e26:	f100 3aff 	add.w	sl, r0, #4294967295
 8004e2a:	f080 809c 	bcs.w	8004f66 <__udivmoddi4+0x2ce>
 8004e2e:	45a6      	cmp	lr, r4
 8004e30:	f240 8099 	bls.w	8004f66 <__udivmoddi4+0x2ce>
 8004e34:	3802      	subs	r0, #2
 8004e36:	443c      	add	r4, r7
 8004e38:	eba4 040e 	sub.w	r4, r4, lr
 8004e3c:	fa1f fe83 	uxth.w	lr, r3
 8004e40:	fbb4 f3f9 	udiv	r3, r4, r9
 8004e44:	fb09 4413 	mls	r4, r9, r3, r4
 8004e48:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8004e4c:	fb03 fc0c 	mul.w	ip, r3, ip
 8004e50:	45a4      	cmp	ip, r4
 8004e52:	d908      	bls.n	8004e66 <__udivmoddi4+0x1ce>
 8004e54:	193c      	adds	r4, r7, r4
 8004e56:	f103 3eff 	add.w	lr, r3, #4294967295
 8004e5a:	f080 8082 	bcs.w	8004f62 <__udivmoddi4+0x2ca>
 8004e5e:	45a4      	cmp	ip, r4
 8004e60:	d97f      	bls.n	8004f62 <__udivmoddi4+0x2ca>
 8004e62:	3b02      	subs	r3, #2
 8004e64:	443c      	add	r4, r7
 8004e66:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8004e6a:	eba4 040c 	sub.w	r4, r4, ip
 8004e6e:	fba0 ec02 	umull	lr, ip, r0, r2
 8004e72:	4564      	cmp	r4, ip
 8004e74:	4673      	mov	r3, lr
 8004e76:	46e1      	mov	r9, ip
 8004e78:	d362      	bcc.n	8004f40 <__udivmoddi4+0x2a8>
 8004e7a:	d05f      	beq.n	8004f3c <__udivmoddi4+0x2a4>
 8004e7c:	b15d      	cbz	r5, 8004e96 <__udivmoddi4+0x1fe>
 8004e7e:	ebb8 0203 	subs.w	r2, r8, r3
 8004e82:	eb64 0409 	sbc.w	r4, r4, r9
 8004e86:	fa04 f606 	lsl.w	r6, r4, r6
 8004e8a:	fa22 f301 	lsr.w	r3, r2, r1
 8004e8e:	431e      	orrs	r6, r3
 8004e90:	40cc      	lsrs	r4, r1
 8004e92:	e9c5 6400 	strd	r6, r4, [r5]
 8004e96:	2100      	movs	r1, #0
 8004e98:	e74f      	b.n	8004d3a <__udivmoddi4+0xa2>
 8004e9a:	fbb1 fcf2 	udiv	ip, r1, r2
 8004e9e:	0c01      	lsrs	r1, r0, #16
 8004ea0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8004ea4:	b280      	uxth	r0, r0
 8004ea6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8004eaa:	463b      	mov	r3, r7
 8004eac:	4638      	mov	r0, r7
 8004eae:	463c      	mov	r4, r7
 8004eb0:	46b8      	mov	r8, r7
 8004eb2:	46be      	mov	lr, r7
 8004eb4:	2620      	movs	r6, #32
 8004eb6:	fbb1 f1f7 	udiv	r1, r1, r7
 8004eba:	eba2 0208 	sub.w	r2, r2, r8
 8004ebe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8004ec2:	e766      	b.n	8004d92 <__udivmoddi4+0xfa>
 8004ec4:	4601      	mov	r1, r0
 8004ec6:	e718      	b.n	8004cfa <__udivmoddi4+0x62>
 8004ec8:	4610      	mov	r0, r2
 8004eca:	e72c      	b.n	8004d26 <__udivmoddi4+0x8e>
 8004ecc:	f1c6 0220 	rsb	r2, r6, #32
 8004ed0:	fa2e f302 	lsr.w	r3, lr, r2
 8004ed4:	40b7      	lsls	r7, r6
 8004ed6:	40b1      	lsls	r1, r6
 8004ed8:	fa20 f202 	lsr.w	r2, r0, r2
 8004edc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8004ee0:	430a      	orrs	r2, r1
 8004ee2:	fbb3 f8fe 	udiv	r8, r3, lr
 8004ee6:	b2bc      	uxth	r4, r7
 8004ee8:	fb0e 3318 	mls	r3, lr, r8, r3
 8004eec:	0c11      	lsrs	r1, r2, #16
 8004eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8004ef2:	fb08 f904 	mul.w	r9, r8, r4
 8004ef6:	40b0      	lsls	r0, r6
 8004ef8:	4589      	cmp	r9, r1
 8004efa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8004efe:	b280      	uxth	r0, r0
 8004f00:	d93e      	bls.n	8004f80 <__udivmoddi4+0x2e8>
 8004f02:	1879      	adds	r1, r7, r1
 8004f04:	f108 3cff 	add.w	ip, r8, #4294967295
 8004f08:	d201      	bcs.n	8004f0e <__udivmoddi4+0x276>
 8004f0a:	4589      	cmp	r9, r1
 8004f0c:	d81f      	bhi.n	8004f4e <__udivmoddi4+0x2b6>
 8004f0e:	eba1 0109 	sub.w	r1, r1, r9
 8004f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8004f16:	fb09 f804 	mul.w	r8, r9, r4
 8004f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8004f1e:	b292      	uxth	r2, r2
 8004f20:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004f24:	4542      	cmp	r2, r8
 8004f26:	d229      	bcs.n	8004f7c <__udivmoddi4+0x2e4>
 8004f28:	18ba      	adds	r2, r7, r2
 8004f2a:	f109 31ff 	add.w	r1, r9, #4294967295
 8004f2e:	d2c4      	bcs.n	8004eba <__udivmoddi4+0x222>
 8004f30:	4542      	cmp	r2, r8
 8004f32:	d2c2      	bcs.n	8004eba <__udivmoddi4+0x222>
 8004f34:	f1a9 0102 	sub.w	r1, r9, #2
 8004f38:	443a      	add	r2, r7
 8004f3a:	e7be      	b.n	8004eba <__udivmoddi4+0x222>
 8004f3c:	45f0      	cmp	r8, lr
 8004f3e:	d29d      	bcs.n	8004e7c <__udivmoddi4+0x1e4>
 8004f40:	ebbe 0302 	subs.w	r3, lr, r2
 8004f44:	eb6c 0c07 	sbc.w	ip, ip, r7
 8004f48:	3801      	subs	r0, #1
 8004f4a:	46e1      	mov	r9, ip
 8004f4c:	e796      	b.n	8004e7c <__udivmoddi4+0x1e4>
 8004f4e:	eba7 0909 	sub.w	r9, r7, r9
 8004f52:	4449      	add	r1, r9
 8004f54:	f1a8 0c02 	sub.w	ip, r8, #2
 8004f58:	fbb1 f9fe 	udiv	r9, r1, lr
 8004f5c:	fb09 f804 	mul.w	r8, r9, r4
 8004f60:	e7db      	b.n	8004f1a <__udivmoddi4+0x282>
 8004f62:	4673      	mov	r3, lr
 8004f64:	e77f      	b.n	8004e66 <__udivmoddi4+0x1ce>
 8004f66:	4650      	mov	r0, sl
 8004f68:	e766      	b.n	8004e38 <__udivmoddi4+0x1a0>
 8004f6a:	4608      	mov	r0, r1
 8004f6c:	e6fd      	b.n	8004d6a <__udivmoddi4+0xd2>
 8004f6e:	443b      	add	r3, r7
 8004f70:	3a02      	subs	r2, #2
 8004f72:	e733      	b.n	8004ddc <__udivmoddi4+0x144>
 8004f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8004f78:	443b      	add	r3, r7
 8004f7a:	e71c      	b.n	8004db6 <__udivmoddi4+0x11e>
 8004f7c:	4649      	mov	r1, r9
 8004f7e:	e79c      	b.n	8004eba <__udivmoddi4+0x222>
 8004f80:	eba1 0109 	sub.w	r1, r1, r9
 8004f84:	46c4      	mov	ip, r8
 8004f86:	fbb1 f9fe 	udiv	r9, r1, lr
 8004f8a:	fb09 f804 	mul.w	r8, r9, r4
 8004f8e:	e7c4      	b.n	8004f1a <__udivmoddi4+0x282>

08004f90 <__aeabi_idiv0>:
 8004f90:	4770      	bx	lr
 8004f92:	bf00      	nop

08004f94 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004f94:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004fcc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004f98:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004f9a:	e003      	b.n	8004fa4 <LoopCopyDataInit>

08004f9c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8004fd0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004f9e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004fa0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004fa2:	3104      	adds	r1, #4

08004fa4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004fa4:	480b      	ldr	r0, [pc, #44]	@ (8004fd4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004fa6:	4b0c      	ldr	r3, [pc, #48]	@ (8004fd8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004fa8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004faa:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004fac:	d3f6      	bcc.n	8004f9c <CopyDataInit>
	ldr	r2, =_sbss
 8004fae:	4a0b      	ldr	r2, [pc, #44]	@ (8004fdc <LoopForever+0x12>)
	b	LoopFillZerobss
 8004fb0:	e002      	b.n	8004fb8 <LoopFillZerobss>

08004fb2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004fb2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004fb4:	f842 3b04 	str.w	r3, [r2], #4

08004fb8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004fb8:	4b09      	ldr	r3, [pc, #36]	@ (8004fe0 <LoopForever+0x16>)
	cmp	r2, r3
 8004fba:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004fbc:	d3f9      	bcc.n	8004fb2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004fbe:	f00c f863 	bl	8011088 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004fc2:	f015 f809 	bl	8019fd8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004fc6:	f000 f9f5 	bl	80053b4 <main>

08004fca <LoopForever>:

LoopForever:
    b LoopForever
 8004fca:	e7fe      	b.n	8004fca <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004fcc:	20017fff 	.word	0x20017fff
	ldr	r3, =_sidata
 8004fd0:	0801bec0 	.word	0x0801bec0
	ldr	r0, =_sdata
 8004fd4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004fd8:	20000568 	.word	0x20000568
	ldr	r2, =_sbss
 8004fdc:	20000568 	.word	0x20000568
	ldr	r3, = _ebss
 8004fe0:	20002fec 	.word	0x20002fec

08004fe4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004fe4:	e7fe      	b.n	8004fe4 <ADC1_2_IRQHandler>
	...

08004fe8 <SystemClock_Config>:
 * @brief  System Clock Configuration
 * @param  None
 * @retval None
 */
void SystemClock_Config(void)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b0ba      	sub	sp, #232	@ 0xe8
 8004fec:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004fee:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	601a      	str	r2, [r3, #0]
 8004ff6:	605a      	str	r2, [r3, #4]
 8004ff8:	609a      	str	r2, [r3, #8]
 8004ffa:	60da      	str	r2, [r3, #12]
 8004ffc:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004ffe:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8005002:	2244      	movs	r2, #68	@ 0x44
 8005004:	2100      	movs	r1, #0
 8005006:	4618      	mov	r0, r3
 8005008:	f014 ff81 	bl	8019f0e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800500c:	f107 0308 	add.w	r3, r7, #8
 8005010:	2288      	movs	r2, #136	@ 0x88
 8005012:	2100      	movs	r1, #0
 8005014:	4618      	mov	r0, r3
 8005016:	f014 ff7a 	bl	8019f0e <memset>
  
  __HAL_RCC_PWR_CLK_ENABLE();
 800501a:	4b43      	ldr	r3, [pc, #268]	@ (8005128 <SystemClock_Config+0x140>)
 800501c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800501e:	4a42      	ldr	r2, [pc, #264]	@ (8005128 <SystemClock_Config+0x140>)
 8005020:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005024:	6593      	str	r3, [r2, #88]	@ 0x58
 8005026:	4b40      	ldr	r3, [pc, #256]	@ (8005128 <SystemClock_Config+0x140>)
 8005028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800502a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800502e:	607b      	str	r3, [r7, #4]
 8005030:	687b      	ldr	r3, [r7, #4]
  HAL_PWR_EnableBkUpAccess();
 8005032:	f00e fa69 	bl	8013508 <HAL_PWR_EnableBkUpAccess>
  
  /* Enable the LSE Oscilator */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE;
 8005036:	2304      	movs	r3, #4
 8005038:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800503c:	2301      	movs	r3, #1
 800503e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005042:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8005046:	4618      	mov	r0, r3
 8005048:	f00e fa9c 	bl	8013584 <HAL_RCC_OscConfig>
 800504c:	4603      	mov	r3, r0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d001      	beq.n	8005056 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8005052:	f000 f86b 	bl	800512c <Error_Handler>
  }
  
  /* Enable the CSS interrupt in case LSE signal is corrupted or not present */
  HAL_RCCEx_DisableLSECSS();
 8005056:	f00f fb95 	bl	8014784 <HAL_RCCEx_DisableLSECSS>
  
  /* Enable MSI Oscillator and activate PLL with MSI as source */
  RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_MSI;
 800505a:	2310      	movs	r3, #16
 800505c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.MSIState            = RCC_MSI_ON;
 8005060:	2301      	movs	r3, #1
 8005062:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8005066:	2300      	movs	r3, #0
 8005068:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  RCC_OscInitStruct.MSIClockRange       = RCC_MSIRANGE_11;
 800506c:	23b0      	movs	r3, #176	@ 0xb0
 800506e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
 8005072:	2302      	movs	r3, #2
 8005074:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  RCC_OscInitStruct.PLL.PLLSource       = RCC_PLLSOURCE_MSI;
 8005078:	2301      	movs	r3, #1
 800507a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  RCC_OscInitStruct.PLL.PLLM            = 6;
 800507e:	2306      	movs	r3, #6
 8005080:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  RCC_OscInitStruct.PLL.PLLN            = 40;
 8005084:	2328      	movs	r3, #40	@ 0x28
 8005086:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  RCC_OscInitStruct.PLL.PLLP            = 7;
 800508a:	2307      	movs	r3, #7
 800508c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  RCC_OscInitStruct.PLL.PLLQ            = 4;
 8005090:	2304      	movs	r3, #4
 8005092:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  RCC_OscInitStruct.PLL.PLLR            = 4;
 8005096:	2304      	movs	r3, #4
 8005098:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800509c:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80050a0:	4618      	mov	r0, r3
 80050a2:	f00e fa6f 	bl	8013584 <HAL_RCC_OscConfig>
 80050a6:	4603      	mov	r3, r0
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d001      	beq.n	80050b0 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80050ac:	f000 f83e 	bl	800512c <Error_Handler>
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80050b0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80050b4:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80050b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80050ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80050be:	f107 0308 	add.w	r3, r7, #8
 80050c2:	4618      	mov	r0, r3
 80050c4:	f00f f876 	bl	80141b4 <HAL_RCCEx_PeriphCLKConfig>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d001      	beq.n	80050d2 <SystemClock_Config+0xea>
  {
    Error_Handler();
 80050ce:	f000 f82d 	bl	800512c <Error_Handler>
  }
  
  /* Enable MSI Auto-calibration through LSE */
  HAL_RCCEx_EnableMSIPLLMode();
 80050d2:	f00f fb6f 	bl	80147b4 <HAL_RCCEx_EnableMSIPLLMode>

  /* Select MSI output as USB clock source */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80050d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80050da:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_MSI;
 80050dc:	f04f 6340 	mov.w	r3, #201326592	@ 0xc000000
 80050e0:	677b      	str	r3, [r7, #116]	@ 0x74
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80050e2:	f107 0308 	add.w	r3, r7, #8
 80050e6:	4618      	mov	r0, r3
 80050e8:	f00f f864 	bl	80141b4 <HAL_RCCEx_PeriphCLKConfig>

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
  clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80050ec:	230f      	movs	r3, #15
 80050ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80050f2:	2303      	movs	r3, #3
 80050f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80050f8:	2300      	movs	r3, #0
 80050fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80050fe:	2300      	movs	r3, #0
 8005100:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1; //2
 8005104:	2300      	movs	r3, #0
 8005106:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800510a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800510e:	2104      	movs	r1, #4
 8005110:	4618      	mov	r0, r3
 8005112:	f00e fdc3 	bl	8013c9c <HAL_RCC_ClockConfig>
 8005116:	4603      	mov	r3, r0
 8005118:	2b00      	cmp	r3, #0
 800511a:	d001      	beq.n	8005120 <SystemClock_Config+0x138>
  {
    Error_Handler();
 800511c:	f000 f806 	bl	800512c <Error_Handler>
  }
}
 8005120:	bf00      	nop
 8005122:	37e8      	adds	r7, #232	@ 0xe8
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}
 8005128:	40021000 	.word	0x40021000

0800512c <Error_Handler>:
* @brief  This function is executed in case of error occurrence
* @param  None
* @retval None
*/
static void Error_Handler( void )
{
 800512c:	b480      	push	{r7}
 800512e:	af00      	add	r7, sp, #0
  while (1)
 8005130:	bf00      	nop
 8005132:	e7fd      	b.n	8005130 <Error_Handler+0x4>

08005134 <DATALOG_SD_Init>:
  * @brief  Start SD-Card demo
  * @param  None
  * @retval None
  */
void DATALOG_SD_Init(void)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b082      	sub	sp, #8
 8005138:	af00      	add	r7, sp, #0
  char SDPath[4];

  if(FATFS_LinkDriver(&SD_Driver, SDPath) == 0)
 800513a:	1d3b      	adds	r3, r7, #4
 800513c:	4619      	mov	r1, r3
 800513e:	4811      	ldr	r0, [pc, #68]	@ (8005184 <DATALOG_SD_Init+0x50>)
 8005140:	f013 fa98 	bl	8018674 <FATFS_LinkDriver>
 8005144:	4603      	mov	r3, r0
 8005146:	2b00      	cmp	r3, #0
 8005148:	d117      	bne.n	800517a <DATALOG_SD_Init+0x46>
  {
    /* Register the file system object to the FatFs module */
    if(f_mount(&SDFatFs, (TCHAR const*)SDPath, 0) != FR_OK)
 800514a:	1d3b      	adds	r3, r7, #4
 800514c:	2200      	movs	r2, #0
 800514e:	4619      	mov	r1, r3
 8005150:	480d      	ldr	r0, [pc, #52]	@ (8005188 <DATALOG_SD_Init+0x54>)
 8005152:	f013 f84d 	bl	80181f0 <f_mount>
 8005156:	4603      	mov	r3, r0
 8005158:	2b00      	cmp	r3, #0
 800515a:	d00e      	beq.n	800517a <DATALOG_SD_Init+0x46>
    {
      /* FatFs Initialization Error */
      while(1)
      {
        BSP_LED_On(LED1);
 800515c:	2000      	movs	r0, #0
 800515e:	f009 fb5b 	bl	800e818 <BSP_LED_On>
        HAL_Delay(500);
 8005162:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005166:	f00c f819 	bl	801119c <HAL_Delay>
        BSP_LED_Off(LED1);
 800516a:	2000      	movs	r0, #0
 800516c:	f009 fb82 	bl	800e874 <BSP_LED_Off>
        HAL_Delay(100);
 8005170:	2064      	movs	r0, #100	@ 0x64
 8005172:	f00c f813 	bl	801119c <HAL_Delay>
        BSP_LED_On(LED1);
 8005176:	bf00      	nop
 8005178:	e7f0      	b.n	800515c <DATALOG_SD_Init+0x28>
      }
    }
  }
}
 800517a:	bf00      	nop
 800517c:	3708      	adds	r7, #8
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop
 8005184:	0801bde4 	.word	0x0801bde4
 8005188:	20000590 	.word	0x20000590

0800518c <Accelero_Sensor_Handler>:
* @brief  Handles the accelerometer axes data getting/sending
* @param  handle the device handle
* @retval None
*/
void Accelero_Sensor_Handler(void *handle, float *xp, float *yp,float *zp)
{
 800518c:	b5b0      	push	{r4, r5, r7, lr}
 800518e:	b0a0      	sub	sp, #128	@ 0x80
 8005190:	af08      	add	r7, sp, #32
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	607a      	str	r2, [r7, #4]
 8005198:	603b      	str	r3, [r7, #0]
    SensorAxes_t acceleration;
    uint8_t status;
    float x,y,z;
    float r, theta, phi;
    int32_t d1, d2,d3,d4,d5,d6;
    const float RADIAN = 57.2957795;
 800519a:	4b7d      	ldr	r3, [pc, #500]	@ (8005390 <Accelero_Sensor_Handler+0x204>)
 800519c:	65fb      	str	r3, [r7, #92]	@ 0x5c

  BSP_ACCELERO_Get_Instance( handle, &id );
 800519e:	f107 0327 	add.w	r3, r7, #39	@ 0x27
 80051a2:	4619      	mov	r1, r3
 80051a4:	68f8      	ldr	r0, [r7, #12]
 80051a6:	f00a fcff 	bl	800fba8 <BSP_ACCELERO_Get_Instance>

  BSP_ACCELERO_IsInitialized( handle, &status );
 80051aa:	f107 0317 	add.w	r3, r7, #23
 80051ae:	4619      	mov	r1, r3
 80051b0:	68f8      	ldr	r0, [r7, #12]
 80051b2:	f00a fcdd 	bl	800fb70 <BSP_ACCELERO_IsInitialized>

  if ( status == 1 )
 80051b6:	7dfb      	ldrb	r3, [r7, #23]
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	f040 80e4 	bne.w	8005386 <Accelero_Sensor_Handler+0x1fa>
  {
    if ( BSP_ACCELERO_Get_Axes( handle, &acceleration ) == COMPONENT_ERROR )
 80051be:	f107 0318 	add.w	r3, r7, #24
 80051c2:	4619      	mov	r1, r3
 80051c4:	68f8      	ldr	r0, [r7, #12]
 80051c6:	f00a fd0b 	bl	800fbe0 <BSP_ACCELERO_Get_Axes>
 80051ca:	4603      	mov	r3, r0
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d105      	bne.n	80051dc <Accelero_Sensor_Handler+0x50>
    {
      acceleration.AXIS_X = 0;
 80051d0:	2300      	movs	r3, #0
 80051d2:	61bb      	str	r3, [r7, #24]
      acceleration.AXIS_Y = 0;
 80051d4:	2300      	movs	r3, #0
 80051d6:	61fb      	str	r3, [r7, #28]
      acceleration.AXIS_Z = 0;
 80051d8:	2300      	movs	r3, #0
 80051da:	623b      	str	r3, [r7, #32]
    }

    if(SendOverUSB) /* Write data on the USB */
 80051dc:	4b6d      	ldr	r3, [pc, #436]	@ (8005394 <Accelero_Sensor_Handler+0x208>)
 80051de:	781b      	ldrb	r3, [r3, #0]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	f000 80b4 	beq.w	800534e <Accelero_Sensor_Handler+0x1c2>
    {
    	*xp = (float)acceleration.AXIS_X;
 80051e6:	69bb      	ldr	r3, [r7, #24]
 80051e8:	ee07 3a90 	vmov	s15, r3
 80051ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	edc3 7a00 	vstr	s15, [r3]
    	*yp = (float)acceleration.AXIS_Y;
 80051f6:	69fb      	ldr	r3, [r7, #28]
 80051f8:	ee07 3a90 	vmov	s15, r3
 80051fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	edc3 7a00 	vstr	s15, [r3]
    	*zp = (float)acceleration.AXIS_Z;
 8005206:	6a3b      	ldr	r3, [r7, #32]
 8005208:	ee07 3a90 	vmov	s15, r3
 800520c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	edc3 7a00 	vstr	s15, [r3]

    	x = (float)acceleration.AXIS_X;
 8005216:	69bb      	ldr	r3, [r7, #24]
 8005218:	ee07 3a90 	vmov	s15, r3
 800521c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005220:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    	y = (float)acceleration.AXIS_Y;
 8005224:	69fb      	ldr	r3, [r7, #28]
 8005226:	ee07 3a90 	vmov	s15, r3
 800522a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800522e:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    	z = (float)acceleration.AXIS_Z;
 8005232:	6a3b      	ldr	r3, [r7, #32]
 8005234:	ee07 3a90 	vmov	s15, r3
 8005238:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800523c:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    	r= sqrt(x*x + y*y +z*z);
 8005240:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8005244:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8005248:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800524c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005250:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005254:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8005258:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800525c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005260:	ee17 0a90 	vmov	r0, s15
 8005264:	f7ff f970 	bl	8004548 <__aeabi_f2d>
 8005268:	4602      	mov	r2, r0
 800526a:	460b      	mov	r3, r1
 800526c:	ec43 2b10 	vmov	d0, r2, r3
 8005270:	f015 fda2 	bl	801adb8 <sqrt>
 8005274:	ec53 2b10 	vmov	r2, r3, d0
 8005278:	4610      	mov	r0, r2
 800527a:	4619      	mov	r1, r3
 800527c:	f7ff fc6c 	bl	8004b58 <__aeabi_d2f>
 8005280:	4603      	mov	r3, r0
 8005282:	64bb      	str	r3, [r7, #72]	@ 0x48
    	theta = acos(z/r)*RADIAN;
 8005284:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8005288:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800528c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005290:	ee16 0a90 	vmov	r0, s13
 8005294:	f7ff f958 	bl	8004548 <__aeabi_f2d>
 8005298:	4602      	mov	r2, r0
 800529a:	460b      	mov	r3, r1
 800529c:	ec43 2b10 	vmov	d0, r2, r3
 80052a0:	f015 fd54 	bl	801ad4c <acos>
 80052a4:	ec55 4b10 	vmov	r4, r5, d0
 80052a8:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80052aa:	f7ff f94d 	bl	8004548 <__aeabi_f2d>
 80052ae:	4602      	mov	r2, r0
 80052b0:	460b      	mov	r3, r1
 80052b2:	4620      	mov	r0, r4
 80052b4:	4629      	mov	r1, r5
 80052b6:	f7ff f99f 	bl	80045f8 <__aeabi_dmul>
 80052ba:	4602      	mov	r2, r0
 80052bc:	460b      	mov	r3, r1
 80052be:	4610      	mov	r0, r2
 80052c0:	4619      	mov	r1, r3
 80052c2:	f7ff fc49 	bl	8004b58 <__aeabi_d2f>
 80052c6:	4603      	mov	r3, r0
 80052c8:	647b      	str	r3, [r7, #68]	@ 0x44
    	phi = atan2(y,x)*RADIAN;
 80052ca:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80052cc:	f7ff f93c 	bl	8004548 <__aeabi_f2d>
 80052d0:	4604      	mov	r4, r0
 80052d2:	460d      	mov	r5, r1
 80052d4:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80052d6:	f7ff f937 	bl	8004548 <__aeabi_f2d>
 80052da:	4602      	mov	r2, r0
 80052dc:	460b      	mov	r3, r1
 80052de:	ec43 2b11 	vmov	d1, r2, r3
 80052e2:	ec45 4b10 	vmov	d0, r4, r5
 80052e6:	f015 fd65 	bl	801adb4 <atan2>
 80052ea:	ec55 4b10 	vmov	r4, r5, d0
 80052ee:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80052f0:	f7ff f92a 	bl	8004548 <__aeabi_f2d>
 80052f4:	4602      	mov	r2, r0
 80052f6:	460b      	mov	r3, r1
 80052f8:	4620      	mov	r0, r4
 80052fa:	4629      	mov	r1, r5
 80052fc:	f7ff f97c 	bl	80045f8 <__aeabi_dmul>
 8005300:	4602      	mov	r2, r0
 8005302:	460b      	mov	r3, r1
 8005304:	4610      	mov	r0, r2
 8005306:	4619      	mov	r1, r3
 8005308:	f7ff fc26 	bl	8004b58 <__aeabi_d2f>
 800530c:	4603      	mov	r3, r0
 800530e:	643b      	str	r3, [r7, #64]	@ 0x40
    	sprintf( dataOut, "\n\r %d, %d, %d,%d.%03d, %d.%03d, %d.%03d ",
    			(int)acceleration.AXIS_X,
 8005310:	69b9      	ldr	r1, [r7, #24]
				(int)acceleration.AXIS_Y,
 8005312:	69f8      	ldr	r0, [r7, #28]
				(int)acceleration.AXIS_Z,
 8005314:	6a3b      	ldr	r3, [r7, #32]
    	sprintf( dataOut, "\n\r %d, %d, %d,%d.%03d, %d.%03d, %d.%03d ",
 8005316:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005318:	9206      	str	r2, [sp, #24]
 800531a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800531c:	9205      	str	r2, [sp, #20]
 800531e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005320:	9204      	str	r2, [sp, #16]
 8005322:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005324:	9203      	str	r2, [sp, #12]
 8005326:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005328:	9202      	str	r2, [sp, #8]
 800532a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800532c:	9201      	str	r2, [sp, #4]
 800532e:	9300      	str	r3, [sp, #0]
 8005330:	4603      	mov	r3, r0
 8005332:	460a      	mov	r2, r1
 8005334:	4918      	ldr	r1, [pc, #96]	@ (8005398 <Accelero_Sensor_Handler+0x20c>)
 8005336:	4819      	ldr	r0, [pc, #100]	@ (800539c <Accelero_Sensor_Handler+0x210>)
 8005338:	f014 fd84 	bl	8019e44 <siprintf>
    			(int)d1, (int)d2,
				(int)d3, (int)d4,
				(int)d5, (int)d6 );
    	CDC_Fill_Buffer(( uint8_t * )dataOut, strlen( dataOut ));
 800533c:	4817      	ldr	r0, [pc, #92]	@ (800539c <Accelero_Sensor_Handler+0x210>)
 800533e:	f7fe ff47 	bl	80041d0 <strlen>
 8005342:	4603      	mov	r3, r0
 8005344:	4619      	mov	r1, r3
 8005346:	4815      	ldr	r0, [pc, #84]	@ (800539c <Accelero_Sensor_Handler+0x210>)
 8005348:	f000 fbae 	bl	8005aa8 <CDC_Fill_Buffer>
      uint8_t size;
      size = sprintf(dataOut, "%d\t%d\t%d\t", (int)acceleration.AXIS_X, (int)acceleration.AXIS_Y, (int)acceleration.AXIS_Z);
      res = f_write(&MyFile, dataOut, size, (void *)&byteswritten);
    }
  }
}
 800534c:	e01b      	b.n	8005386 <Accelero_Sensor_Handler+0x1fa>
    else if(SD_Log_Enabled) /* Write data to the file on the SDCard */
 800534e:	4b14      	ldr	r3, [pc, #80]	@ (80053a0 <Accelero_Sensor_Handler+0x214>)
 8005350:	781b      	ldrb	r3, [r3, #0]
 8005352:	b2db      	uxtb	r3, r3
 8005354:	2b00      	cmp	r3, #0
 8005356:	d016      	beq.n	8005386 <Accelero_Sensor_Handler+0x1fa>
      size = sprintf(dataOut, "%d\t%d\t%d\t", (int)acceleration.AXIS_X, (int)acceleration.AXIS_Y, (int)acceleration.AXIS_Z);
 8005358:	69ba      	ldr	r2, [r7, #24]
 800535a:	69f9      	ldr	r1, [r7, #28]
 800535c:	6a3b      	ldr	r3, [r7, #32]
 800535e:	9300      	str	r3, [sp, #0]
 8005360:	460b      	mov	r3, r1
 8005362:	4910      	ldr	r1, [pc, #64]	@ (80053a4 <Accelero_Sensor_Handler+0x218>)
 8005364:	480d      	ldr	r0, [pc, #52]	@ (800539c <Accelero_Sensor_Handler+0x210>)
 8005366:	f014 fd6d 	bl	8019e44 <siprintf>
 800536a:	4603      	mov	r3, r0
 800536c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
      res = f_write(&MyFile, dataOut, size, (void *)&byteswritten);
 8005370:	f897 205b 	ldrb.w	r2, [r7, #91]	@ 0x5b
 8005374:	4b0c      	ldr	r3, [pc, #48]	@ (80053a8 <Accelero_Sensor_Handler+0x21c>)
 8005376:	4909      	ldr	r1, [pc, #36]	@ (800539c <Accelero_Sensor_Handler+0x210>)
 8005378:	480c      	ldr	r0, [pc, #48]	@ (80053ac <Accelero_Sensor_Handler+0x220>)
 800537a:	f012 ff81 	bl	8018280 <f_write>
 800537e:	4603      	mov	r3, r0
 8005380:	461a      	mov	r2, r3
 8005382:	4b0b      	ldr	r3, [pc, #44]	@ (80053b0 <Accelero_Sensor_Handler+0x224>)
 8005384:	701a      	strb	r2, [r3, #0]
}
 8005386:	bf00      	nop
 8005388:	3760      	adds	r7, #96	@ 0x60
 800538a:	46bd      	mov	sp, r7
 800538c:	bdb0      	pop	{r4, r5, r7, pc}
 800538e:	bf00      	nop
 8005390:	42652ee1 	.word	0x42652ee1
 8005394:	20000000 	.word	0x20000000
 8005398:	0801ba74 	.word	0x0801ba74
 800539c:	200009f4 	.word	0x200009f4
 80053a0:	200009f0 	.word	0x200009f0
 80053a4:	0801baa0 	.word	0x0801baa0
 80053a8:	20000588 	.word	0x20000588
 80053ac:	200007c0 	.word	0x200007c0
 80053b0:	20000584 	.word	0x20000584

080053b4 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main( void )
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b084      	sub	sp, #16
 80053b8:	af00      	add	r7, sp, #0
  uint32_t msTick, msTickPrev = 0;
 80053ba:	2300      	movs	r3, #0
 80053bc:	60fb      	str	r3, [r7, #12]
  uint8_t doubleTap = 0;
 80053be:	2300      	movs	r3, #0
 80053c0:	71fb      	strb	r3, [r7, #7]
  static char dataOut[256];
  char newLine[] = "\r\n";
 80053c2:	4a2f      	ldr	r2, [pc, #188]	@ (8005480 <main+0xcc>)
 80053c4:	1d3b      	adds	r3, r7, #4
 80053c6:	6812      	ldr	r2, [r2, #0]
 80053c8:	4611      	mov	r1, r2
 80053ca:	8019      	strh	r1, [r3, #0]
 80053cc:	3302      	adds	r3, #2
 80053ce:	0c12      	lsrs	r2, r2, #16
 80053d0:	701a      	strb	r2, [r3, #0]
  - Configure the Flash prefetch, instruction and Data caches
  - Configure the Systick to generate an interrupt each 1 msec
  - Set NVIC Group Priority to 4
  - Global MSP (MCU Support Package) initialization
  */
  HAL_Init();
 80053d2:	f00b fe8f 	bl	80110f4 <HAL_Init>


  /* Configure the system clock */
  SystemClock_Config();
 80053d6:	f7ff fe07 	bl	8004fe8 <SystemClock_Config>

  if(SendOverUSB)
 80053da:	4b2a      	ldr	r3, [pc, #168]	@ (8005484 <main+0xd0>)
 80053dc:	781b      	ldrb	r3, [r3, #0]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d005      	beq.n	80053ee <main+0x3a>
  {
    /* Initialize LED */
    BSP_LED_Init(LED1);
 80053e2:	2000      	movs	r0, #0
 80053e4:	f009 f9c8 	bl	800e778 <BSP_LED_Init>
    BSP_LED_On(LED1);
 80053e8:	2000      	movs	r0, #0
 80053ea:	f009 fa15 	bl	800e818 <BSP_LED_On>
    BSP_LED_Off(LEDSWD);
  }
#endif

  /* Initialize RTC */
  RTC_Config();
 80053ee:	f000 f921 	bl	8005634 <RTC_Config>
  RTC_TimeStampConfig();
 80053f2:	f000 f945 	bl	8005680 <RTC_TimeStampConfig>

  /* enable USB power on Pwrctrl CR2 register */
  HAL_PWREx_EnableVddUSB();
 80053f6:	f00e f8a5 	bl	8013544 <HAL_PWREx_EnableVddUSB>

  if(SendOverUSB) /* Configure the USB */
 80053fa:	4b22      	ldr	r3, [pc, #136]	@ (8005484 <main+0xd0>)
 80053fc:	781b      	ldrb	r3, [r3, #0]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d010      	beq.n	8005424 <main+0x70>
  {
    /*** USB CDC Configuration ***/
    /* Init Device Library */
    USBD_Init(&USBD_Device, &VCP_Desc, 0);
 8005402:	2200      	movs	r2, #0
 8005404:	4920      	ldr	r1, [pc, #128]	@ (8005488 <main+0xd4>)
 8005406:	4821      	ldr	r0, [pc, #132]	@ (800548c <main+0xd8>)
 8005408:	f013 fc23 	bl	8018c52 <USBD_Init>
    /* Add Supported Class */
    USBD_RegisterClass(&USBD_Device, USBD_CDC_CLASS);
 800540c:	4920      	ldr	r1, [pc, #128]	@ (8005490 <main+0xdc>)
 800540e:	481f      	ldr	r0, [pc, #124]	@ (800548c <main+0xd8>)
 8005410:	f013 fc4a 	bl	8018ca8 <USBD_RegisterClass>
    /* Add Interface callbacks for AUDIO and CDC Class */
    USBD_CDC_RegisterInterface(&USBD_Device, &USBD_CDC_fops);
 8005414:	491f      	ldr	r1, [pc, #124]	@ (8005494 <main+0xe0>)
 8005416:	481d      	ldr	r0, [pc, #116]	@ (800548c <main+0xd8>)
 8005418:	f013 fbac 	bl	8018b74 <USBD_CDC_RegisterInterface>
    /* Start Device Process */
    USBD_Start(&USBD_Device);
 800541c:	481b      	ldr	r0, [pc, #108]	@ (800548c <main+0xd8>)
 800541e:	f013 fc5d 	bl	8018cdc <USBD_Start>
 8005422:	e001      	b.n	8005428 <main+0x74>
  }
  else /* Configure the SDCard */
  {
    DATALOG_SD_Init();
 8005424:	f7ff fe86 	bl	8005134 <DATALOG_SD_Init>
  }
  HAL_Delay(200);
 8005428:	20c8      	movs	r0, #200	@ 0xc8
 800542a:	f00b feb7 	bl	801119c <HAL_Delay>

  /* Configure and disable all the Chip Select pins */
  Sensor_IO_SPI_CS_Init_All();
 800542e:	f009 fae7 	bl	800ea00 <Sensor_IO_SPI_CS_Init_All>

  /* Initialize and Enable the available sensors */
  initializeAllSensors();
 8005432:	f000 f83b 	bl	80054ac <initializeAllSensors>
  enableAllSensors();
 8005436:	f000 f8b9 	bl	80055ac <enableAllSensors>
//
//  	HAL_Delay(2000);
  	/*************************************************************/
  while (1)
  {
	  msTick =HAL_GetTick();
 800543a:	f00b fea3 	bl	8011184 <HAL_GetTick>
 800543e:	60b8      	str	r0, [r7, #8]
	  if(msTick % DATA_PERIOD_MS == 0 && msTickPrev != msTick)
 8005440:	68ba      	ldr	r2, [r7, #8]
 8005442:	4b15      	ldr	r3, [pc, #84]	@ (8005498 <main+0xe4>)
 8005444:	fba3 1302 	umull	r1, r3, r3, r2
 8005448:	099b      	lsrs	r3, r3, #6
 800544a:	21c8      	movs	r1, #200	@ 0xc8
 800544c:	fb01 f303 	mul.w	r3, r1, r3
 8005450:	1ad3      	subs	r3, r2, r3
 8005452:	2b00      	cmp	r3, #0
 8005454:	d1f1      	bne.n	800543a <main+0x86>
 8005456:	68fa      	ldr	r2, [r7, #12]
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	429a      	cmp	r2, r3
 800545c:	d0ed      	beq.n	800543a <main+0x86>
	  {
		  msTickPrev = msTick;
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	60fb      	str	r3, [r7, #12]
		  if(SendOverUSB)
 8005462:	4b08      	ldr	r3, [pc, #32]	@ (8005484 <main+0xd0>)
 8005464:	781b      	ldrb	r3, [r3, #0]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d002      	beq.n	8005470 <main+0xbc>
		  {
			  BSP_LED_On(LED1);
 800546a:	2000      	movs	r0, #0
 800546c:	f009 f9d4 	bl	800e818 <BSP_LED_On>

		  }
		  Accelero_Sensor_Handler( LSM6DSM_X_0_handle, &x, &y,&z);
 8005470:	4b0a      	ldr	r3, [pc, #40]	@ (800549c <main+0xe8>)
 8005472:	6818      	ldr	r0, [r3, #0]
 8005474:	4b0a      	ldr	r3, [pc, #40]	@ (80054a0 <main+0xec>)
 8005476:	4a0b      	ldr	r2, [pc, #44]	@ (80054a4 <main+0xf0>)
 8005478:	490b      	ldr	r1, [pc, #44]	@ (80054a8 <main+0xf4>)
 800547a:	f7ff fe87 	bl	800518c <Accelero_Sensor_Handler>
	  msTick =HAL_GetTick();
 800547e:	e7dc      	b.n	800543a <main+0x86>
 8005480:	0801bc00 	.word	0x0801bc00
 8005484:	20000000 	.word	0x20000000
 8005488:	2000001c 	.word	0x2000001c
 800548c:	20000af8 	.word	0x20000af8
 8005490:	20000404 	.word	0x20000404
 8005494:	2000000c 	.word	0x2000000c
 8005498:	51eb851f 	.word	0x51eb851f
 800549c:	20000d48 	.word	0x20000d48
 80054a0:	20000d8c 	.word	0x20000d8c
 80054a4:	20000d88 	.word	0x20000d88
 80054a8:	20000d84 	.word	0x20000d84

080054ac <initializeAllSensors>:
* @brief  Initialize all sensors
* @param  None
* @retval None
*/
static void initializeAllSensors( void )
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	af00      	add	r7, sp, #0
  if (BSP_ACCELERO_Init( LSM6DSM_X_0, &LSM6DSM_X_0_handle ) != COMPONENT_OK)
 80054b0:	4931      	ldr	r1, [pc, #196]	@ (8005578 <initializeAllSensors+0xcc>)
 80054b2:	2000      	movs	r0, #0
 80054b4:	f00a f9cc 	bl	800f850 <BSP_ACCELERO_Init>
 80054b8:	4603      	mov	r3, r0
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d001      	beq.n	80054c2 <initializeAllSensors+0x16>
  {
    while(1);
 80054be:	bf00      	nop
 80054c0:	e7fd      	b.n	80054be <initializeAllSensors+0x12>
  }
  
  if (BSP_GYRO_Init( LSM6DSM_G_0, &LSM6DSM_G_0_handle ) != COMPONENT_OK)
 80054c2:	492e      	ldr	r1, [pc, #184]	@ (800557c <initializeAllSensors+0xd0>)
 80054c4:	2000      	movs	r0, #0
 80054c6:	f00a fc81 	bl	800fdcc <BSP_GYRO_Init>
 80054ca:	4603      	mov	r3, r0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d001      	beq.n	80054d4 <initializeAllSensors+0x28>
  {
    while(1);
 80054d0:	bf00      	nop
 80054d2:	e7fd      	b.n	80054d0 <initializeAllSensors+0x24>
  }

  if (BSP_ACCELERO_Init( LSM303AGR_X_0, &LSM303AGR_X_0_handle ) != COMPONENT_OK)
 80054d4:	492a      	ldr	r1, [pc, #168]	@ (8005580 <initializeAllSensors+0xd4>)
 80054d6:	2001      	movs	r0, #1
 80054d8:	f00a f9ba 	bl	800f850 <BSP_ACCELERO_Init>
 80054dc:	4603      	mov	r3, r0
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d001      	beq.n	80054e6 <initializeAllSensors+0x3a>
  {
    while(1);
 80054e2:	bf00      	nop
 80054e4:	e7fd      	b.n	80054e2 <initializeAllSensors+0x36>
  }
  
  if (BSP_MAGNETO_Init( LSM303AGR_M_0, &LSM303AGR_M_0_handle ) != COMPONENT_OK)
 80054e6:	4927      	ldr	r1, [pc, #156]	@ (8005584 <initializeAllSensors+0xd8>)
 80054e8:	2000      	movs	r0, #0
 80054ea:	f00a fe15 	bl	8010118 <BSP_MAGNETO_Init>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d001      	beq.n	80054f8 <initializeAllSensors+0x4c>
  {
    while(1);
 80054f4:	bf00      	nop
 80054f6:	e7fd      	b.n	80054f4 <initializeAllSensors+0x48>
  }

  if (BSP_PRESSURE_Init( LPS22HB_P_0, &LPS22HB_P_0_handle ) != COMPONENT_OK)
 80054f8:	4923      	ldr	r1, [pc, #140]	@ (8005588 <initializeAllSensors+0xdc>)
 80054fa:	2000      	movs	r0, #0
 80054fc:	f00a fef2 	bl	80102e4 <BSP_PRESSURE_Init>
 8005500:	4603      	mov	r3, r0
 8005502:	2b00      	cmp	r3, #0
 8005504:	d001      	beq.n	800550a <initializeAllSensors+0x5e>
  {
    while(1);
 8005506:	bf00      	nop
 8005508:	e7fd      	b.n	8005506 <initializeAllSensors+0x5a>
  }

  if (BSP_TEMPERATURE_Init( LPS22HB_T_0, &LPS22HB_T_0_handle ) != COMPONENT_OK)
 800550a:	4920      	ldr	r1, [pc, #128]	@ (800558c <initializeAllSensors+0xe0>)
 800550c:	2000      	movs	r0, #0
 800550e:	f00b fc39 	bl	8010d84 <BSP_TEMPERATURE_Init>
 8005512:	4603      	mov	r3, r0
 8005514:	2b00      	cmp	r3, #0
 8005516:	d001      	beq.n	800551c <initializeAllSensors+0x70>
  {
    while(1);
 8005518:	bf00      	nop
 800551a:	e7fd      	b.n	8005518 <initializeAllSensors+0x6c>
  }

  if(BSP_TEMPERATURE_Init( HTS221_T_0, &HTS221_T_0_handle ) == COMPONENT_ERROR)
 800551c:	491c      	ldr	r1, [pc, #112]	@ (8005590 <initializeAllSensors+0xe4>)
 800551e:	2001      	movs	r0, #1
 8005520:	f00b fc30 	bl	8010d84 <BSP_TEMPERATURE_Init>
 8005524:	4603      	mov	r3, r0
 8005526:	2b01      	cmp	r3, #1
 8005528:	d102      	bne.n	8005530 <initializeAllSensors+0x84>
  {
    no_T_HTS221 = 1;
 800552a:	4b1a      	ldr	r3, [pc, #104]	@ (8005594 <initializeAllSensors+0xe8>)
 800552c:	2201      	movs	r2, #1
 800552e:	701a      	strb	r2, [r3, #0]
  }

  if(BSP_HUMIDITY_Init( HTS221_H_0, &HTS221_H_0_handle ) == COMPONENT_ERROR)
 8005530:	4919      	ldr	r1, [pc, #100]	@ (8005598 <initializeAllSensors+0xec>)
 8005532:	2000      	movs	r0, #0
 8005534:	f00a fd30 	bl	800ff98 <BSP_HUMIDITY_Init>
 8005538:	4603      	mov	r3, r0
 800553a:	2b01      	cmp	r3, #1
 800553c:	d102      	bne.n	8005544 <initializeAllSensors+0x98>
  {
    no_H_HTS221 = 1;
 800553e:	4b17      	ldr	r3, [pc, #92]	@ (800559c <initializeAllSensors+0xf0>)
 8005540:	2201      	movs	r2, #1
 8005542:	701a      	strb	r2, [r3, #0]
  }

  /* Inialize the Gas Gauge if the battery is present */
  if(BSP_GG_Init(&GG_handle) == COMPONENT_ERROR)
 8005544:	4816      	ldr	r0, [pc, #88]	@ (80055a0 <initializeAllSensors+0xf4>)
 8005546:	f00a fbcd 	bl	800fce4 <BSP_GG_Init>
 800554a:	4603      	mov	r3, r0
 800554c:	2b01      	cmp	r3, #1
 800554e:	d102      	bne.n	8005556 <initializeAllSensors+0xaa>
  {
    no_GG=1;
 8005550:	4b14      	ldr	r3, [pc, #80]	@ (80055a4 <initializeAllSensors+0xf8>)
 8005552:	2201      	movs	r2, #1
 8005554:	701a      	strb	r2, [r3, #0]
  }
  
  if(!SendOverUSB)
 8005556:	4b14      	ldr	r3, [pc, #80]	@ (80055a8 <initializeAllSensors+0xfc>)
 8005558:	781b      	ldrb	r3, [r3, #0]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d10a      	bne.n	8005574 <initializeAllSensors+0xc8>
  {
    /* Enable HW Double Tap detection */
    BSP_ACCELERO_Enable_Double_Tap_Detection_Ext(LSM6DSM_X_0_handle);
 800555e:	4b06      	ldr	r3, [pc, #24]	@ (8005578 <initializeAllSensors+0xcc>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4618      	mov	r0, r3
 8005564:	f00a fb67 	bl	800fc36 <BSP_ACCELERO_Enable_Double_Tap_Detection_Ext>
    BSP_ACCELERO_Set_Tap_Threshold_Ext(LSM6DSM_X_0_handle, LSM6DSM_TAP_THRESHOLD_MID);
 8005568:	4b03      	ldr	r3, [pc, #12]	@ (8005578 <initializeAllSensors+0xcc>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2110      	movs	r1, #16
 800556e:	4618      	mov	r0, r3
 8005570:	f00a fb8a 	bl	800fc88 <BSP_ACCELERO_Set_Tap_Threshold_Ext>
  }
  
  
}
 8005574:	bf00      	nop
 8005576:	bd80      	pop	{r7, pc}
 8005578:	20000d48 	.word	0x20000d48
 800557c:	20000d4c 	.word	0x20000d4c
 8005580:	20000d50 	.word	0x20000d50
 8005584:	20000d54 	.word	0x20000d54
 8005588:	20000d58 	.word	0x20000d58
 800558c:	20000d5c 	.word	0x20000d5c
 8005590:	20000d64 	.word	0x20000d64
 8005594:	20000d1f 	.word	0x20000d1f
 8005598:	20000d60 	.word	0x20000d60
 800559c:	20000d1e 	.word	0x20000d1e
 80055a0:	20000d68 	.word	0x20000d68
 80055a4:	20000d20 	.word	0x20000d20
 80055a8:	20000000 	.word	0x20000000

080055ac <enableAllSensors>:
* @brief  Enable all sensors
* @param  None
* @retval None
*/
void enableAllSensors( void )
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	af00      	add	r7, sp, #0
  BSP_ACCELERO_Sensor_Enable( LSM6DSM_X_0_handle );
 80055b0:	4b17      	ldr	r3, [pc, #92]	@ (8005610 <enableAllSensors+0x64>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4618      	mov	r0, r3
 80055b6:	f00a fab7 	bl	800fb28 <BSP_ACCELERO_Sensor_Enable>
  BSP_GYRO_Sensor_Enable( LSM6DSM_G_0_handle );
 80055ba:	4b16      	ldr	r3, [pc, #88]	@ (8005614 <enableAllSensors+0x68>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4618      	mov	r0, r3
 80055c0:	f00a fcc6 	bl	800ff50 <BSP_GYRO_Sensor_Enable>
  BSP_ACCELERO_Sensor_Enable( LSM303AGR_X_0_handle );
 80055c4:	4b14      	ldr	r3, [pc, #80]	@ (8005618 <enableAllSensors+0x6c>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4618      	mov	r0, r3
 80055ca:	f00a faad 	bl	800fb28 <BSP_ACCELERO_Sensor_Enable>
  BSP_MAGNETO_Sensor_Enable( LSM303AGR_M_0_handle );
 80055ce:	4b13      	ldr	r3, [pc, #76]	@ (800561c <enableAllSensors+0x70>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4618      	mov	r0, r3
 80055d4:	f00a fe62 	bl	801029c <BSP_MAGNETO_Sensor_Enable>
  BSP_PRESSURE_Sensor_Enable( LPS22HB_P_0_handle );
 80055d8:	4b11      	ldr	r3, [pc, #68]	@ (8005620 <enableAllSensors+0x74>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4618      	mov	r0, r3
 80055de:	f00a ff5f 	bl	80104a0 <BSP_PRESSURE_Sensor_Enable>
  BSP_TEMPERATURE_Sensor_Enable( LPS22HB_T_0_handle );
 80055e2:	4b10      	ldr	r3, [pc, #64]	@ (8005624 <enableAllSensors+0x78>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4618      	mov	r0, r3
 80055e8:	f00b fd2a 	bl	8011040 <BSP_TEMPERATURE_Sensor_Enable>
  if(!no_T_HTS221)
 80055ec:	4b0e      	ldr	r3, [pc, #56]	@ (8005628 <enableAllSensors+0x7c>)
 80055ee:	781b      	ldrb	r3, [r3, #0]
 80055f0:	b2db      	uxtb	r3, r3
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d109      	bne.n	800560a <enableAllSensors+0x5e>
  {
    BSP_TEMPERATURE_Sensor_Enable( HTS221_T_0_handle );
 80055f6:	4b0d      	ldr	r3, [pc, #52]	@ (800562c <enableAllSensors+0x80>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4618      	mov	r0, r3
 80055fc:	f00b fd20 	bl	8011040 <BSP_TEMPERATURE_Sensor_Enable>
    BSP_HUMIDITY_Sensor_Enable( HTS221_H_0_handle );
 8005600:	4b0b      	ldr	r3, [pc, #44]	@ (8005630 <enableAllSensors+0x84>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4618      	mov	r0, r3
 8005606:	f00a fd63 	bl	80100d0 <BSP_HUMIDITY_Sensor_Enable>
  }
  
}
 800560a:	bf00      	nop
 800560c:	bd80      	pop	{r7, pc}
 800560e:	bf00      	nop
 8005610:	20000d48 	.word	0x20000d48
 8005614:	20000d4c 	.word	0x20000d4c
 8005618:	20000d50 	.word	0x20000d50
 800561c:	20000d54 	.word	0x20000d54
 8005620:	20000d58 	.word	0x20000d58
 8005624:	20000d5c 	.word	0x20000d5c
 8005628:	20000d1f 	.word	0x20000d1f
 800562c:	20000d64 	.word	0x20000d64
 8005630:	20000d60 	.word	0x20000d60

08005634 <RTC_Config>:
* @brief  Configures the RTC
* @param  None
* @retval None
*/
static void RTC_Config( void )
{
 8005634:	b580      	push	{r7, lr}
 8005636:	af00      	add	r7, sp, #0
  /*##-1- Configure the RTC peripheral #######################################*/
  RtcHandle.Instance = RTC;
 8005638:	4b0f      	ldr	r3, [pc, #60]	@ (8005678 <RTC_Config+0x44>)
 800563a:	4a10      	ldr	r2, [pc, #64]	@ (800567c <RTC_Config+0x48>)
 800563c:	601a      	str	r2, [r3, #0]
  - Asynch Prediv  = Value according to source clock
  - Synch Prediv   = Value according to source clock
  - OutPut         = Output Disable
  - OutPutPolarity = High Polarity
  - OutPutType     = Open Drain */
  RtcHandle.Init.HourFormat     = RTC_HOURFORMAT_12;
 800563e:	4b0e      	ldr	r3, [pc, #56]	@ (8005678 <RTC_Config+0x44>)
 8005640:	2240      	movs	r2, #64	@ 0x40
 8005642:	605a      	str	r2, [r3, #4]
  RtcHandle.Init.AsynchPrediv   = RTC_ASYNCH_PREDIV;
 8005644:	4b0c      	ldr	r3, [pc, #48]	@ (8005678 <RTC_Config+0x44>)
 8005646:	227f      	movs	r2, #127	@ 0x7f
 8005648:	609a      	str	r2, [r3, #8]
  RtcHandle.Init.SynchPrediv    = RTC_SYNCH_PREDIV;
 800564a:	4b0b      	ldr	r3, [pc, #44]	@ (8005678 <RTC_Config+0x44>)
 800564c:	22ff      	movs	r2, #255	@ 0xff
 800564e:	60da      	str	r2, [r3, #12]
  RtcHandle.Init.OutPut         = RTC_OUTPUT_DISABLE;
 8005650:	4b09      	ldr	r3, [pc, #36]	@ (8005678 <RTC_Config+0x44>)
 8005652:	2200      	movs	r2, #0
 8005654:	611a      	str	r2, [r3, #16]
  RtcHandle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8005656:	4b08      	ldr	r3, [pc, #32]	@ (8005678 <RTC_Config+0x44>)
 8005658:	2200      	movs	r2, #0
 800565a:	619a      	str	r2, [r3, #24]
  RtcHandle.Init.OutPutType     = RTC_OUTPUT_TYPE_OPENDRAIN;
 800565c:	4b06      	ldr	r3, [pc, #24]	@ (8005678 <RTC_Config+0x44>)
 800565e:	2200      	movs	r2, #0
 8005660:	61da      	str	r2, [r3, #28]
  
  if ( HAL_RTC_Init( &RtcHandle ) != HAL_OK )
 8005662:	4805      	ldr	r0, [pc, #20]	@ (8005678 <RTC_Config+0x44>)
 8005664:	f00f fb3a 	bl	8014cdc <HAL_RTC_Init>
 8005668:	4603      	mov	r3, r0
 800566a:	2b00      	cmp	r3, #0
 800566c:	d001      	beq.n	8005672 <RTC_Config+0x3e>
  {
    
    /* Initialization Error */
    Error_Handler();
 800566e:	f000 f84b 	bl	8005708 <Error_Handler>
  }
}
 8005672:	bf00      	nop
 8005674:	bd80      	pop	{r7, pc}
 8005676:	bf00      	nop
 8005678:	20000d24 	.word	0x20000d24
 800567c:	40002800 	.word	0x40002800

08005680 <RTC_TimeStampConfig>:
* @brief  Configures the current time and date
* @param  None
* @retval None
*/
static void RTC_TimeStampConfig( void )
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b086      	sub	sp, #24
 8005684:	af00      	add	r7, sp, #0
  RTC_DateTypeDef sdatestructure;
  RTC_TimeTypeDef stimestructure;
  
  /*##-3- Configure the Date using BCD format ################################*/
  /* Set Date: Monday January 1st 2000 */
  sdatestructure.Year    = 0x00;
 8005686:	2300      	movs	r3, #0
 8005688:	75fb      	strb	r3, [r7, #23]
  sdatestructure.Month   = RTC_MONTH_JANUARY;
 800568a:	2301      	movs	r3, #1
 800568c:	757b      	strb	r3, [r7, #21]
  sdatestructure.Date    = 0x01;
 800568e:	2301      	movs	r3, #1
 8005690:	75bb      	strb	r3, [r7, #22]
  sdatestructure.WeekDay = RTC_WEEKDAY_MONDAY;
 8005692:	2301      	movs	r3, #1
 8005694:	753b      	strb	r3, [r7, #20]
  
  if ( HAL_RTC_SetDate( &RtcHandle, &sdatestructure, FORMAT_BCD ) != HAL_OK )
 8005696:	f107 0314 	add.w	r3, r7, #20
 800569a:	2201      	movs	r2, #1
 800569c:	4619      	mov	r1, r3
 800569e:	4811      	ldr	r0, [pc, #68]	@ (80056e4 <RTC_TimeStampConfig+0x64>)
 80056a0:	f00f fc6d 	bl	8014f7e <HAL_RTC_SetDate>
 80056a4:	4603      	mov	r3, r0
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d001      	beq.n	80056ae <RTC_TimeStampConfig+0x2e>
  {
    
    /* Initialization Error */
    Error_Handler();
 80056aa:	f000 f82d 	bl	8005708 <Error_Handler>
  }
  
  /*##-4- Configure the Time using BCD format#################################*/
  /* Set Time: 00:00:00 */
  stimestructure.Hours          = 0x00;
 80056ae:	2300      	movs	r3, #0
 80056b0:	703b      	strb	r3, [r7, #0]
  stimestructure.Minutes        = 0x00;
 80056b2:	2300      	movs	r3, #0
 80056b4:	707b      	strb	r3, [r7, #1]
  stimestructure.Seconds        = 0x00;
 80056b6:	2300      	movs	r3, #0
 80056b8:	70bb      	strb	r3, [r7, #2]
  stimestructure.TimeFormat     = RTC_HOURFORMAT12_AM;
 80056ba:	2300      	movs	r3, #0
 80056bc:	70fb      	strb	r3, [r7, #3]
  stimestructure.DayLightSaving = RTC_DAYLIGHTSAVING_NONE ;
 80056be:	2300      	movs	r3, #0
 80056c0:	60fb      	str	r3, [r7, #12]
  stimestructure.StoreOperation = RTC_STOREOPERATION_RESET;
 80056c2:	2300      	movs	r3, #0
 80056c4:	613b      	str	r3, [r7, #16]
  
  if ( HAL_RTC_SetTime( &RtcHandle, &stimestructure, FORMAT_BCD ) != HAL_OK )
 80056c6:	463b      	mov	r3, r7
 80056c8:	2201      	movs	r2, #1
 80056ca:	4619      	mov	r1, r3
 80056cc:	4805      	ldr	r0, [pc, #20]	@ (80056e4 <RTC_TimeStampConfig+0x64>)
 80056ce:	f00f fb88 	bl	8014de2 <HAL_RTC_SetTime>
 80056d2:	4603      	mov	r3, r0
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d001      	beq.n	80056dc <RTC_TimeStampConfig+0x5c>
  {   
    /* Initialization Error */
    Error_Handler();
 80056d8:	f000 f816 	bl	8005708 <Error_Handler>
  }
}
 80056dc:	bf00      	nop
 80056de:	3718      	adds	r7, #24
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}
 80056e4:	20000d24 	.word	0x20000d24

080056e8 <HAL_GPIO_EXTI_Callback>:
* @brief  EXTI line detection callbacks
* @param  GPIO_Pin: Specifies the pins connected EXTI line
* @retval None
*/
void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
{
 80056e8:	b480      	push	{r7}
 80056ea:	b083      	sub	sp, #12
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	4603      	mov	r3, r0
 80056f0:	80fb      	strh	r3, [r7, #6]
  MEMSInterrupt=1;
 80056f2:	4b04      	ldr	r3, [pc, #16]	@ (8005704 <HAL_GPIO_EXTI_Callback+0x1c>)
 80056f4:	2201      	movs	r2, #1
 80056f6:	701a      	strb	r2, [r3, #0]
}
 80056f8:	bf00      	nop
 80056fa:	370c      	adds	r7, #12
 80056fc:	46bd      	mov	sp, r7
 80056fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005702:	4770      	bx	lr
 8005704:	20000d1c 	.word	0x20000d1c

08005708 <Error_Handler>:
* @brief  This function is executed in case of error occurrence
* @param  None
* @retval None
*/
static void Error_Handler( void )
{
 8005708:	b480      	push	{r7}
 800570a:	af00      	add	r7, sp, #0
  
  while (1)
 800570c:	bf00      	nop
 800570e:	e7fd      	b.n	800570c <Error_Handler+0x4>

08005710 <HAL_RTC_MspInit>:
  *        the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b082      	sub	sp, #8
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  /*##-2- Enable RTC peripheral Clocks #######################################*/
  /* Enable RTC Clock */
  __HAL_RCC_RTC_ENABLE();
 8005718:	4b09      	ldr	r3, [pc, #36]	@ (8005740 <HAL_RTC_MspInit+0x30>)
 800571a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800571e:	4a08      	ldr	r2, [pc, #32]	@ (8005740 <HAL_RTC_MspInit+0x30>)
 8005720:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005724:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  
  /*##-4- Configure the NVIC for RTC Alarm ###################################*/
  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0x0F, 0);
 8005728:	2200      	movs	r2, #0
 800572a:	210f      	movs	r1, #15
 800572c:	2029      	movs	r0, #41	@ 0x29
 800572e:	f00b fe24 	bl	801137a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8005732:	2029      	movs	r0, #41	@ 0x29
 8005734:	f00b fe3d 	bl	80113b2 <HAL_NVIC_EnableIRQ>
}
 8005738:	bf00      	nop
 800573a:	3708      	adds	r7, #8
 800573c:	46bd      	mov	sp, r7
 800573e:	bd80      	pop	{r7, pc}
 8005740:	40021000 	.word	0x40021000

08005744 <NMI_Handler>:
  * @brief  This function handles NMI exception
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8005744:	b480      	push	{r7}
 8005746:	af00      	add	r7, sp, #0
}
 8005748:	bf00      	nop
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr

08005752 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8005752:	b480      	push	{r7}
 8005754:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8005756:	bf00      	nop
 8005758:	e7fd      	b.n	8005756 <HardFault_Handler+0x4>

0800575a <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800575a:	b480      	push	{r7}
 800575c:	af00      	add	r7, sp, #0
}
 800575e:	bf00      	nop
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr

08005768 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	af00      	add	r7, sp, #0
  HAL_IncTick();
 800576c:	f00b fcfc 	bl	8011168 <HAL_IncTick>
}
 8005770:	bf00      	nop
 8005772:	bd80      	pop	{r7, pc}

08005774 <OTG_FS_IRQHandler>:
  * @brief  This function handles USB-On-The-Go FS global interrupt request.
  * @param  None
  * @retval None
  */
void OTG_FS_IRQHandler(void)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	af00      	add	r7, sp, #0
  HAL_PCD_IRQHandler(&hpcd);
 8005778:	4802      	ldr	r0, [pc, #8]	@ (8005784 <OTG_FS_IRQHandler+0x10>)
 800577a:	f00c fe9f 	bl	80124bc <HAL_PCD_IRQHandler>
}
 800577e:	bf00      	nop
 8005780:	bd80      	pop	{r7, pc}
 8005782:	bf00      	nop
 8005784:	200026e0 	.word	0x200026e0

08005788 <TIM3_IRQHandler>:
  * @brief  This function handles TIM interrupt request.
  * @param  None
  * @retval None
  */
void TIM3_IRQHandler(void)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&TimHandle);
 800578c:	4802      	ldr	r0, [pc, #8]	@ (8005798 <TIM3_IRQHandler+0x10>)
 800578e:	f010 fab8 	bl	8015d02 <HAL_TIM_IRQHandler>
}
 8005792:	bf00      	nop
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	200026a4 	.word	0x200026a4

0800579c <EXTI2_IRQHandler>:
  * @brief  This function handles External line 7 interrupt request
  * @param  None
  * @retval None
  */
void EXTI2_IRQHandler( void )
{
 800579c:	b580      	push	{r7, lr}
 800579e:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(LSM6DSM_INT2_PIN);
 80057a0:	2004      	movs	r0, #4
 80057a2:	f00b ffe7 	bl	8011774 <HAL_GPIO_EXTI_IRQHandler>
}
 80057a6:	bf00      	nop
 80057a8:	bd80      	pop	{r7, pc}
	...

080057ac <_sbrk>:




caddr_t _sbrk(int incr)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b084      	sub	sp, #16
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
	char *prev_heap_end;
#ifdef FreeRTOS
	char *min_stack_ptr;
#endif

	if (heap_end == 0)
 80057b4:	4b11      	ldr	r3, [pc, #68]	@ (80057fc <_sbrk+0x50>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d102      	bne.n	80057c2 <_sbrk+0x16>
		heap_end = &end;
 80057bc:	4b0f      	ldr	r3, [pc, #60]	@ (80057fc <_sbrk+0x50>)
 80057be:	4a10      	ldr	r2, [pc, #64]	@ (8005800 <_sbrk+0x54>)
 80057c0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80057c2:	4b0e      	ldr	r3, [pc, #56]	@ (80057fc <_sbrk+0x50>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	60fb      	str	r3, [r7, #12]
	/* Locate the STACK bottom address */
	min_stack_ptr -= MAX_STACK_SIZE;

	if (heap_end + incr > min_stack_ptr)
#else
	if (heap_end + incr > stack_ptr)
 80057c8:	4b0c      	ldr	r3, [pc, #48]	@ (80057fc <_sbrk+0x50>)
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4413      	add	r3, r2
 80057d0:	466a      	mov	r2, sp
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d907      	bls.n	80057e6 <_sbrk+0x3a>
#endif
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80057d6:	f014 fbf9 	bl	8019fcc <__errno>
 80057da:	4603      	mov	r3, r0
 80057dc:	220c      	movs	r2, #12
 80057de:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80057e0:	f04f 33ff 	mov.w	r3, #4294967295
 80057e4:	e006      	b.n	80057f4 <_sbrk+0x48>
	}

	heap_end += incr;
 80057e6:	4b05      	ldr	r3, [pc, #20]	@ (80057fc <_sbrk+0x50>)
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	4413      	add	r3, r2
 80057ee:	4a03      	ldr	r2, [pc, #12]	@ (80057fc <_sbrk+0x50>)
 80057f0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80057f2:	68fb      	ldr	r3, [r7, #12]
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3710      	adds	r7, #16
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}
 80057fc:	20000e90 	.word	0x20000e90
 8005800:	20002fec 	.word	0x20002fec

08005804 <_write>:
	_kill(status, -1);
	while (1) {}
}

int _write(int file, char *ptr, int len)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b086      	sub	sp, #24
 8005808:	af00      	add	r7, sp, #0
 800580a:	60f8      	str	r0, [r7, #12]
 800580c:	60b9      	str	r1, [r7, #8]
 800580e:	607a      	str	r2, [r7, #4]
	int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005810:	2300      	movs	r3, #0
 8005812:	617b      	str	r3, [r7, #20]
 8005814:	e009      	b.n	800582a <_write+0x26>
		{
		   __io_putchar( *ptr++ );
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	1c5a      	adds	r2, r3, #1
 800581a:	60ba      	str	r2, [r7, #8]
 800581c:	781b      	ldrb	r3, [r3, #0]
 800581e:	4618      	mov	r0, r3
 8005820:	f3af 8000 	nop.w
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	3301      	adds	r3, #1
 8005828:	617b      	str	r3, [r7, #20]
 800582a:	697a      	ldr	r2, [r7, #20]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	429a      	cmp	r2, r3
 8005830:	dbf1      	blt.n	8005816 <_write+0x12>
		}
	return len;
 8005832:	687b      	ldr	r3, [r7, #4]
}
 8005834:	4618      	mov	r0, r3
 8005836:	3718      	adds	r7, #24
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}

0800583c <_close>:

int _close(int file)
{
 800583c:	b480      	push	{r7}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
	return -1;
 8005844:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005848:	4618      	mov	r0, r3
 800584a:	370c      	adds	r7, #12
 800584c:	46bd      	mov	sp, r7
 800584e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005852:	4770      	bx	lr

08005854 <_fstat>:

int _fstat(int file, struct stat *st)
{
 8005854:	b480      	push	{r7}
 8005856:	b083      	sub	sp, #12
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
 800585c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005864:	605a      	str	r2, [r3, #4]
	return 0;
 8005866:	2300      	movs	r3, #0
}
 8005868:	4618      	mov	r0, r3
 800586a:	370c      	adds	r7, #12
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr

08005874 <_isatty>:

int _isatty(int file)
{
 8005874:	b480      	push	{r7}
 8005876:	b083      	sub	sp, #12
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
	return 1;
 800587c:	2301      	movs	r3, #1
}
 800587e:	4618      	mov	r0, r3
 8005880:	370c      	adds	r7, #12
 8005882:	46bd      	mov	sp, r7
 8005884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005888:	4770      	bx	lr

0800588a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800588a:	b480      	push	{r7}
 800588c:	b085      	sub	sp, #20
 800588e:	af00      	add	r7, sp, #0
 8005890:	60f8      	str	r0, [r7, #12]
 8005892:	60b9      	str	r1, [r7, #8]
 8005894:	607a      	str	r2, [r7, #4]
	return 0;
 8005896:	2300      	movs	r3, #0
}
 8005898:	4618      	mov	r0, r3
 800589a:	3714      	adds	r7, #20
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr

080058a4 <_read>:

int _read(int file, char *ptr, int len)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b084      	sub	sp, #16
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	60b9      	str	r1, [r7, #8]
 80058ae:	607a      	str	r2, [r7, #4]
	/* scanf calls _read() with len=1024, so eat one character at time */
	*ptr = __io_getchar();
 80058b0:	f3af 8000 	nop.w
 80058b4:	4603      	mov	r3, r0
 80058b6:	b2da      	uxtb	r2, r3
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	701a      	strb	r2, [r3, #0]
	return 1;
 80058bc:	2301      	movs	r3, #1
}
 80058be:	4618      	mov	r0, r3
 80058c0:	3710      	adds	r7, #16
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bd80      	pop	{r7, pc}
	...

080058c8 <CDC_Itf_Init>:
  *         Initializes the CDC media low layer
  * @param  None
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_Init(void)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b082      	sub	sp, #8
 80058cc:	af00      	add	r7, sp, #0
  /*##-2- Enable TIM peripherals Clock #######################################*/
  TIMx_CLK_ENABLE();
 80058ce:	4b16      	ldr	r3, [pc, #88]	@ (8005928 <CDC_Itf_Init+0x60>)
 80058d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058d2:	4a15      	ldr	r2, [pc, #84]	@ (8005928 <CDC_Itf_Init+0x60>)
 80058d4:	f043 0302 	orr.w	r3, r3, #2
 80058d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80058da:	4b13      	ldr	r3, [pc, #76]	@ (8005928 <CDC_Itf_Init+0x60>)
 80058dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058de:	f003 0302 	and.w	r3, r3, #2
 80058e2:	607b      	str	r3, [r7, #4]
 80058e4:	687b      	ldr	r3, [r7, #4]
  
   /*##-3- Configure the NVIC for TIMx ########################################*/
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriority(TIMx_IRQn, 0x6, 0);
 80058e6:	2200      	movs	r2, #0
 80058e8:	2106      	movs	r1, #6
 80058ea:	201d      	movs	r0, #29
 80058ec:	f00b fd45 	bl	801137a <HAL_NVIC_SetPriority>
  
  /* Enable the TIMx global Interrupt */
  HAL_NVIC_EnableIRQ(TIMx_IRQn);
 80058f0:	201d      	movs	r0, #29
 80058f2:	f00b fd5e 	bl	80113b2 <HAL_NVIC_EnableIRQ>
  
  /*##-3- Configure the TIM Base generation  #################################*/
  TIM_Config();
 80058f6:	f000 f955 	bl	8005ba4 <TIM_Config>
  
  /*##-4- Start the TIM Base generation in interrupt mode ####################*/
  /* Start Channel1 */
  if(HAL_TIM_Base_Start_IT(&TimHandle) != HAL_OK)
 80058fa:	480c      	ldr	r0, [pc, #48]	@ (800592c <CDC_Itf_Init+0x64>)
 80058fc:	f010 f9e6 	bl	8015ccc <HAL_TIM_Base_Start_IT>
 8005900:	4603      	mov	r3, r0
 8005902:	2b00      	cmp	r3, #0
 8005904:	d001      	beq.n	800590a <CDC_Itf_Init+0x42>
  {
    /* Starting Error */
    Error_Handler();
 8005906:	f000 f96d 	bl	8005be4 <Error_Handler>
  }
  
  /*##-5- Set Application Buffers ############################################*/
  USBD_CDC_SetTxBuffer(&USBD_Device, UserTxBuffer, 0);
 800590a:	2200      	movs	r2, #0
 800590c:	4908      	ldr	r1, [pc, #32]	@ (8005930 <CDC_Itf_Init+0x68>)
 800590e:	4809      	ldr	r0, [pc, #36]	@ (8005934 <CDC_Itf_Init+0x6c>)
 8005910:	f013 f947 	bl	8018ba2 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&USBD_Device, UserRxBuffer);
 8005914:	4908      	ldr	r1, [pc, #32]	@ (8005938 <CDC_Itf_Init+0x70>)
 8005916:	4807      	ldr	r0, [pc, #28]	@ (8005934 <CDC_Itf_Init+0x6c>)
 8005918:	f013 f95d 	bl	8018bd6 <USBD_CDC_SetRxBuffer>
  
  return (USBD_OK);
 800591c:	2300      	movs	r3, #0
}
 800591e:	4618      	mov	r0, r3
 8005920:	3708      	adds	r7, #8
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop
 8005928:	40021000 	.word	0x40021000
 800592c:	200026a4 	.word	0x200026a4
 8005930:	20001694 	.word	0x20001694
 8005934:	20000af8 	.word	0x20000af8
 8005938:	20000e94 	.word	0x20000e94

0800593c <CDC_Itf_DeInit>:
  *         DeInitializes the CDC media low layer
  * @param  None
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_DeInit(void)
{
 800593c:	b480      	push	{r7}
 800593e:	af00      	add	r7, sp, #0
  return (USBD_OK);
 8005940:	2300      	movs	r3, #0
}
 8005942:	4618      	mov	r0, r3
 8005944:	46bd      	mov	sp, r7
 8005946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594a:	4770      	bx	lr

0800594c <CDC_Itf_Control>:
  * @param  Buf: Buffer containing command data (request parameters)
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_Control (uint8_t cmd, uint8_t* pbuf, uint16_t length)
{ 
 800594c:	b480      	push	{r7}
 800594e:	b083      	sub	sp, #12
 8005950:	af00      	add	r7, sp, #0
 8005952:	4603      	mov	r3, r0
 8005954:	6039      	str	r1, [r7, #0]
 8005956:	71fb      	strb	r3, [r7, #7]
 8005958:	4613      	mov	r3, r2
 800595a:	80bb      	strh	r3, [r7, #4]
  switch (cmd)
 800595c:	79fb      	ldrb	r3, [r7, #7]
 800595e:	2b23      	cmp	r3, #35	@ 0x23
 8005960:	f200 8098 	bhi.w	8005a94 <CDC_Itf_Control+0x148>
 8005964:	a201      	add	r2, pc, #4	@ (adr r2, 800596c <CDC_Itf_Control+0x20>)
 8005966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800596a:	bf00      	nop
 800596c:	08005a95 	.word	0x08005a95
 8005970:	08005a95 	.word	0x08005a95
 8005974:	08005a95 	.word	0x08005a95
 8005978:	08005a95 	.word	0x08005a95
 800597c:	08005a95 	.word	0x08005a95
 8005980:	08005a95 	.word	0x08005a95
 8005984:	08005a95 	.word	0x08005a95
 8005988:	08005a95 	.word	0x08005a95
 800598c:	08005a95 	.word	0x08005a95
 8005990:	08005a95 	.word	0x08005a95
 8005994:	08005a95 	.word	0x08005a95
 8005998:	08005a95 	.word	0x08005a95
 800599c:	08005a95 	.word	0x08005a95
 80059a0:	08005a95 	.word	0x08005a95
 80059a4:	08005a95 	.word	0x08005a95
 80059a8:	08005a95 	.word	0x08005a95
 80059ac:	08005a95 	.word	0x08005a95
 80059b0:	08005a95 	.word	0x08005a95
 80059b4:	08005a95 	.word	0x08005a95
 80059b8:	08005a95 	.word	0x08005a95
 80059bc:	08005a95 	.word	0x08005a95
 80059c0:	08005a95 	.word	0x08005a95
 80059c4:	08005a95 	.word	0x08005a95
 80059c8:	08005a95 	.word	0x08005a95
 80059cc:	08005a95 	.word	0x08005a95
 80059d0:	08005a95 	.word	0x08005a95
 80059d4:	08005a95 	.word	0x08005a95
 80059d8:	08005a95 	.word	0x08005a95
 80059dc:	08005a95 	.word	0x08005a95
 80059e0:	08005a95 	.word	0x08005a95
 80059e4:	08005a95 	.word	0x08005a95
 80059e8:	08005a95 	.word	0x08005a95
 80059ec:	080059fd 	.word	0x080059fd
 80059f0:	08005a41 	.word	0x08005a41
 80059f4:	08005a95 	.word	0x08005a95
 80059f8:	08005a95 	.word	0x08005a95
  case CDC_CLEAR_COMM_FEATURE:
    /* Add your code here */
    break;

  case CDC_SET_LINE_CODING:
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	461a      	mov	r2, r3
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	3301      	adds	r3, #1
 8005a06:	781b      	ldrb	r3, [r3, #0]
 8005a08:	021b      	lsls	r3, r3, #8
 8005a0a:	431a      	orrs	r2, r3
                            (pbuf[2] << 16) | (pbuf[3] << 24));
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	3302      	adds	r3, #2
 8005a10:	781b      	ldrb	r3, [r3, #0]
 8005a12:	041b      	lsls	r3, r3, #16
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 8005a14:	431a      	orrs	r2, r3
                            (pbuf[2] << 16) | (pbuf[3] << 24));
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	3303      	adds	r3, #3
 8005a1a:	781b      	ldrb	r3, [r3, #0]
 8005a1c:	061b      	lsls	r3, r3, #24
 8005a1e:	4313      	orrs	r3, r2
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 8005a20:	461a      	mov	r2, r3
 8005a22:	4b20      	ldr	r3, [pc, #128]	@ (8005aa4 <CDC_Itf_Control+0x158>)
 8005a24:	601a      	str	r2, [r3, #0]
    LineCoding.format     = pbuf[4];
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	791a      	ldrb	r2, [r3, #4]
 8005a2a:	4b1e      	ldr	r3, [pc, #120]	@ (8005aa4 <CDC_Itf_Control+0x158>)
 8005a2c:	711a      	strb	r2, [r3, #4]
    LineCoding.paritytype = pbuf[5];
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	795a      	ldrb	r2, [r3, #5]
 8005a32:	4b1c      	ldr	r3, [pc, #112]	@ (8005aa4 <CDC_Itf_Control+0x158>)
 8005a34:	715a      	strb	r2, [r3, #5]
    LineCoding.datatype   = pbuf[6];
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	799a      	ldrb	r2, [r3, #6]
 8005a3a:	4b1a      	ldr	r3, [pc, #104]	@ (8005aa4 <CDC_Itf_Control+0x158>)
 8005a3c:	719a      	strb	r2, [r3, #6]
    
    /* Set the new configuration */
//    ComPort_Config();
    break;
 8005a3e:	e02a      	b.n	8005a96 <CDC_Itf_Control+0x14a>

  case CDC_GET_LINE_CODING:
    pbuf[0] = (uint8_t)(LineCoding.bitrate);
 8005a40:	4b18      	ldr	r3, [pc, #96]	@ (8005aa4 <CDC_Itf_Control+0x158>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	b2da      	uxtb	r2, r3
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	701a      	strb	r2, [r3, #0]
    pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 8005a4a:	4b16      	ldr	r3, [pc, #88]	@ (8005aa4 <CDC_Itf_Control+0x158>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	0a1a      	lsrs	r2, r3, #8
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	3301      	adds	r3, #1
 8005a54:	b2d2      	uxtb	r2, r2
 8005a56:	701a      	strb	r2, [r3, #0]
    pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 8005a58:	4b12      	ldr	r3, [pc, #72]	@ (8005aa4 <CDC_Itf_Control+0x158>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	0c1a      	lsrs	r2, r3, #16
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	3302      	adds	r3, #2
 8005a62:	b2d2      	uxtb	r2, r2
 8005a64:	701a      	strb	r2, [r3, #0]
    pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 8005a66:	4b0f      	ldr	r3, [pc, #60]	@ (8005aa4 <CDC_Itf_Control+0x158>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	0e1a      	lsrs	r2, r3, #24
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	3303      	adds	r3, #3
 8005a70:	b2d2      	uxtb	r2, r2
 8005a72:	701a      	strb	r2, [r3, #0]
    pbuf[4] = LineCoding.format;
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	3304      	adds	r3, #4
 8005a78:	4a0a      	ldr	r2, [pc, #40]	@ (8005aa4 <CDC_Itf_Control+0x158>)
 8005a7a:	7912      	ldrb	r2, [r2, #4]
 8005a7c:	701a      	strb	r2, [r3, #0]
    pbuf[5] = LineCoding.paritytype;
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	3305      	adds	r3, #5
 8005a82:	4a08      	ldr	r2, [pc, #32]	@ (8005aa4 <CDC_Itf_Control+0x158>)
 8005a84:	7952      	ldrb	r2, [r2, #5]
 8005a86:	701a      	strb	r2, [r3, #0]
    pbuf[6] = LineCoding.datatype;     
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	3306      	adds	r3, #6
 8005a8c:	4a05      	ldr	r2, [pc, #20]	@ (8005aa4 <CDC_Itf_Control+0x158>)
 8005a8e:	7992      	ldrb	r2, [r2, #6]
 8005a90:	701a      	strb	r2, [r3, #0]
    break;
 8005a92:	e000      	b.n	8005a96 <CDC_Itf_Control+0x14a>
  case CDC_SEND_BREAK:
     /* Add your code here */
    break;    
    
  default:
    break;
 8005a94:	bf00      	nop
  }
  
  return (USBD_OK);
 8005a96:	2300      	movs	r3, #0
}
 8005a98:	4618      	mov	r0, r3
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr
 8005aa4:	20000004 	.word	0x20000004

08005aa8 <CDC_Fill_Buffer>:
  * @param  Buf: pointer to the tx buffer
  * @param  TotalLen: number of bytes to be sent
  * @retval Result of the operation: USBD_OK if all operations are OK
  */
uint8_t CDC_Fill_Buffer(uint8_t* Buf, uint32_t TotalLen)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b085      	sub	sp, #20
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
  uint16_t i;
  
  for (i = 0; i < TotalLen; i++)
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	81fb      	strh	r3, [r7, #14]
 8005ab6:	e011      	b.n	8005adc <CDC_Fill_Buffer+0x34>
  {
    UserTxBuffer[UserTxBufPtrIn] = Buf[i];
 8005ab8:	89fb      	ldrh	r3, [r7, #14]
 8005aba:	687a      	ldr	r2, [r7, #4]
 8005abc:	441a      	add	r2, r3
 8005abe:	4b0d      	ldr	r3, [pc, #52]	@ (8005af4 <CDC_Fill_Buffer+0x4c>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	7811      	ldrb	r1, [r2, #0]
 8005ac4:	4a0c      	ldr	r2, [pc, #48]	@ (8005af8 <CDC_Fill_Buffer+0x50>)
 8005ac6:	54d1      	strb	r1, [r2, r3]
    UserTxBufPtrIn = (UserTxBufPtrIn + 1) % APP_RX_DATA_SIZE;
 8005ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8005af4 <CDC_Fill_Buffer+0x4c>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	3301      	adds	r3, #1
 8005ace:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005ad2:	4a08      	ldr	r2, [pc, #32]	@ (8005af4 <CDC_Fill_Buffer+0x4c>)
 8005ad4:	6013      	str	r3, [r2, #0]
  for (i = 0; i < TotalLen; i++)
 8005ad6:	89fb      	ldrh	r3, [r7, #14]
 8005ad8:	3301      	adds	r3, #1
 8005ada:	81fb      	strh	r3, [r7, #14]
 8005adc:	89fb      	ldrh	r3, [r7, #14]
 8005ade:	683a      	ldr	r2, [r7, #0]
 8005ae0:	429a      	cmp	r2, r3
 8005ae2:	d8e9      	bhi.n	8005ab8 <CDC_Fill_Buffer+0x10>
  }
  return (USBD_OK);
 8005ae4:	2300      	movs	r3, #0
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	3714      	adds	r7, #20
 8005aea:	46bd      	mov	sp, r7
 8005aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af0:	4770      	bx	lr
 8005af2:	bf00      	nop
 8005af4:	20001e98 	.word	0x20001e98
 8005af8:	20001694 	.word	0x20001694

08005afc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  TIM period elapsed callback
  * @param  htim: TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b084      	sub	sp, #16
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  uint32_t buffptr;
  uint32_t buffsize;
  
  if(UserTxBufPtrOut != UserTxBufPtrIn)
 8005b04:	4b1d      	ldr	r3, [pc, #116]	@ (8005b7c <HAL_TIM_PeriodElapsedCallback+0x80>)
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	4b1d      	ldr	r3, [pc, #116]	@ (8005b80 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	429a      	cmp	r2, r3
 8005b0e:	d031      	beq.n	8005b74 <HAL_TIM_PeriodElapsedCallback+0x78>
  {
    if(UserTxBufPtrOut > UserTxBufPtrIn) /* Rollback */
 8005b10:	4b1a      	ldr	r3, [pc, #104]	@ (8005b7c <HAL_TIM_PeriodElapsedCallback+0x80>)
 8005b12:	681a      	ldr	r2, [r3, #0]
 8005b14:	4b1a      	ldr	r3, [pc, #104]	@ (8005b80 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d905      	bls.n	8005b28 <HAL_TIM_PeriodElapsedCallback+0x2c>
    {
      buffsize = APP_RX_DATA_SIZE - UserTxBufPtrOut;
 8005b1c:	4b17      	ldr	r3, [pc, #92]	@ (8005b7c <HAL_TIM_PeriodElapsedCallback+0x80>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8005b24:	60fb      	str	r3, [r7, #12]
 8005b26:	e005      	b.n	8005b34 <HAL_TIM_PeriodElapsedCallback+0x38>
    }
    else 
    {
      buffsize = UserTxBufPtrIn - UserTxBufPtrOut;
 8005b28:	4b15      	ldr	r3, [pc, #84]	@ (8005b80 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	4b13      	ldr	r3, [pc, #76]	@ (8005b7c <HAL_TIM_PeriodElapsedCallback+0x80>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	1ad3      	subs	r3, r2, r3
 8005b32:	60fb      	str	r3, [r7, #12]
    }
    
    buffptr = UserTxBufPtrOut;
 8005b34:	4b11      	ldr	r3, [pc, #68]	@ (8005b7c <HAL_TIM_PeriodElapsedCallback+0x80>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	60bb      	str	r3, [r7, #8]
    
    USBD_CDC_SetTxBuffer(&USBD_Device, (uint8_t*)&UserTxBuffer[buffptr], buffsize);
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	4a11      	ldr	r2, [pc, #68]	@ (8005b84 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8005b3e:	4413      	add	r3, r2
 8005b40:	68fa      	ldr	r2, [r7, #12]
 8005b42:	b292      	uxth	r2, r2
 8005b44:	4619      	mov	r1, r3
 8005b46:	4810      	ldr	r0, [pc, #64]	@ (8005b88 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005b48:	f013 f82b 	bl	8018ba2 <USBD_CDC_SetTxBuffer>
    
    if(USBD_CDC_TransmitPacket(&USBD_Device) == USBD_OK)
 8005b4c:	480e      	ldr	r0, [pc, #56]	@ (8005b88 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005b4e:	f013 f856 	bl	8018bfe <USBD_CDC_TransmitPacket>
 8005b52:	4603      	mov	r3, r0
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d10d      	bne.n	8005b74 <HAL_TIM_PeriodElapsedCallback+0x78>
    {
      UserTxBufPtrOut += buffsize;
 8005b58:	4b08      	ldr	r3, [pc, #32]	@ (8005b7c <HAL_TIM_PeriodElapsedCallback+0x80>)
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	4413      	add	r3, r2
 8005b60:	4a06      	ldr	r2, [pc, #24]	@ (8005b7c <HAL_TIM_PeriodElapsedCallback+0x80>)
 8005b62:	6013      	str	r3, [r2, #0]
      if (UserTxBufPtrOut == APP_RX_DATA_SIZE)
 8005b64:	4b05      	ldr	r3, [pc, #20]	@ (8005b7c <HAL_TIM_PeriodElapsedCallback+0x80>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b6c:	d102      	bne.n	8005b74 <HAL_TIM_PeriodElapsedCallback+0x78>
      {
        UserTxBufPtrOut = 0;
 8005b6e:	4b03      	ldr	r3, [pc, #12]	@ (8005b7c <HAL_TIM_PeriodElapsedCallback+0x80>)
 8005b70:	2200      	movs	r2, #0
 8005b72:	601a      	str	r2, [r3, #0]
      }
    }
  }
}
 8005b74:	bf00      	nop
 8005b76:	3710      	adds	r7, #16
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd80      	pop	{r7, pc}
 8005b7c:	20001e9c 	.word	0x20001e9c
 8005b80:	20001e98 	.word	0x20001e98
 8005b84:	20001694 	.word	0x20001694
 8005b88:	20000af8 	.word	0x20000af8

08005b8c <CDC_Itf_Receive>:
  * @param  Buf: Buffer of data to be transmitted
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_Receive(uint8_t* Buf, uint32_t *Len)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b083      	sub	sp, #12
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
 8005b94:	6039      	str	r1, [r7, #0]
//      USB_RxBufferStart_idx = 0;
//  }
//  
//  /* Initiate next USB packet transfer */
//  USBD_CDC_ReceivePacket(&USBD_Device);
  return (USBD_OK);
 8005b96:	2300      	movs	r3, #0
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	370c      	adds	r7, #12
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba2:	4770      	bx	lr

08005ba4 <TIM_Config>:
  * @brief  TIM_Config: Configure TIMx timer
  * @param  None.
  * @retval None.
  */
static void TIM_Config(void)
{  
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	af00      	add	r7, sp, #0
  /* Set TIMx instance */
  TimHandle.Instance = TIMx;
 8005ba8:	4b0c      	ldr	r3, [pc, #48]	@ (8005bdc <TIM_Config+0x38>)
 8005baa:	4a0d      	ldr	r2, [pc, #52]	@ (8005be0 <TIM_Config+0x3c>)
 8005bac:	601a      	str	r2, [r3, #0]
       + Period = 10000 - 1
       + Prescaler = ((SystemCoreClock/2)/10000) - 1
       + ClockDivision = 0
       + Counter direction = Up
  */
  TimHandle.Init.Period = (CDC_POLLING_INTERVAL*1000) - 1;
 8005bae:	4b0b      	ldr	r3, [pc, #44]	@ (8005bdc <TIM_Config+0x38>)
 8005bb0:	f241 3287 	movw	r2, #4999	@ 0x1387
 8005bb4:	60da      	str	r2, [r3, #12]
  TimHandle.Init.Prescaler = 80-1;
 8005bb6:	4b09      	ldr	r3, [pc, #36]	@ (8005bdc <TIM_Config+0x38>)
 8005bb8:	224f      	movs	r2, #79	@ 0x4f
 8005bba:	605a      	str	r2, [r3, #4]
  TimHandle.Init.ClockDivision = 0;
 8005bbc:	4b07      	ldr	r3, [pc, #28]	@ (8005bdc <TIM_Config+0x38>)
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	611a      	str	r2, [r3, #16]
  TimHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005bc2:	4b06      	ldr	r3, [pc, #24]	@ (8005bdc <TIM_Config+0x38>)
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&TimHandle) != HAL_OK)
 8005bc8:	4804      	ldr	r0, [pc, #16]	@ (8005bdc <TIM_Config+0x38>)
 8005bca:	f010 f84a 	bl	8015c62 <HAL_TIM_Base_Init>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d001      	beq.n	8005bd8 <TIM_Config+0x34>
  {
    /* Initialization Error */
    Error_Handler();
 8005bd4:	f000 f806 	bl	8005be4 <Error_Handler>
  }
}
 8005bd8:	bf00      	nop
 8005bda:	bd80      	pop	{r7, pc}
 8005bdc:	200026a4 	.word	0x200026a4
 8005be0:	40000400 	.word	0x40000400

08005be4 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
static void Error_Handler(void)
{
 8005be4:	b480      	push	{r7}
 8005be6:	af00      	add	r7, sp, #0
  /* Add your own code here */
}
 8005be8:	bf00      	nop
 8005bea:	46bd      	mov	sp, r7
 8005bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf0:	4770      	bx	lr
	...

08005bf4 <HAL_PCD_MspInit>:
  * @brief  Initializes the PCD MSP.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b08a      	sub	sp, #40	@ 0x28
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Configure USB FS GPIOs */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005bfc:	4b1a      	ldr	r3, [pc, #104]	@ (8005c68 <HAL_PCD_MspInit+0x74>)
 8005bfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c00:	4a19      	ldr	r2, [pc, #100]	@ (8005c68 <HAL_PCD_MspInit+0x74>)
 8005c02:	f043 0301 	orr.w	r3, r3, #1
 8005c06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005c08:	4b17      	ldr	r3, [pc, #92]	@ (8005c68 <HAL_PCD_MspInit+0x74>)
 8005c0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c0c:	f003 0301 	and.w	r3, r3, #1
 8005c10:	613b      	str	r3, [r7, #16]
 8005c12:	693b      	ldr	r3, [r7, #16]
  
  /* Configure DM DP Pins */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
 8005c14:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8005c18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c1a:	2302      	movs	r3, #2
 8005c1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c22:	2303      	movs	r3, #3
 8005c24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8005c26:	230a      	movs	r3, #10
 8005c28:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 8005c2a:	f107 0314 	add.w	r3, r7, #20
 8005c2e:	4619      	mov	r1, r3
 8005c30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005c34:	f00b fbd8 	bl	80113e8 <HAL_GPIO_Init>
  
  /* Enable USB FS Clock */
  __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8005c38:	4b0b      	ldr	r3, [pc, #44]	@ (8005c68 <HAL_PCD_MspInit+0x74>)
 8005c3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c3c:	4a0a      	ldr	r2, [pc, #40]	@ (8005c68 <HAL_PCD_MspInit+0x74>)
 8005c3e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005c42:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005c44:	4b08      	ldr	r3, [pc, #32]	@ (8005c68 <HAL_PCD_MspInit+0x74>)
 8005c46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c48:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005c4c:	60fb      	str	r3, [r7, #12]
 8005c4e:	68fb      	ldr	r3, [r7, #12]
  
  /* Set USB FS Interrupt priority */
  HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 8005c50:	2200      	movs	r2, #0
 8005c52:	2106      	movs	r1, #6
 8005c54:	2043      	movs	r0, #67	@ 0x43
 8005c56:	f00b fb90 	bl	801137a <HAL_NVIC_SetPriority>
  
  /* Enable USB FS Interrupt */
  HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8005c5a:	2043      	movs	r0, #67	@ 0x43
 8005c5c:	f00b fba9 	bl	80113b2 <HAL_NVIC_EnableIRQ>
    
}
 8005c60:	bf00      	nop
 8005c62:	3728      	adds	r7, #40	@ 0x28
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bd80      	pop	{r7, pc}
 8005c68:	40021000 	.word	0x40021000

08005c6c <HAL_PCD_SetupStageCallback>:
  * @brief  SetupStage callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b082      	sub	sp, #8
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage(hpcd->pData, (uint8_t *)hpcd->Setup);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f8d3 23c8 	ldr.w	r2, [r3, #968]	@ 0x3c8
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 8005c80:	4619      	mov	r1, r3
 8005c82:	4610      	mov	r0, r2
 8005c84:	f013 f873 	bl	8018d6e <USBD_LL_SetupStage>
}
 8005c88:	bf00      	nop
 8005c8a:	3708      	adds	r7, #8
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}

08005c90 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b082      	sub	sp, #8
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
 8005c98:	460b      	mov	r3, r1
 8005c9a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage(hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f8d3 03c8 	ldr.w	r0, [r3, #968]	@ 0x3c8
 8005ca2:	78fa      	ldrb	r2, [r7, #3]
 8005ca4:	6879      	ldr	r1, [r7, #4]
 8005ca6:	4613      	mov	r3, r2
 8005ca8:	00db      	lsls	r3, r3, #3
 8005caa:	1a9b      	subs	r3, r3, r2
 8005cac:	009b      	lsls	r3, r3, #2
 8005cae:	440b      	add	r3, r1
 8005cb0:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	78fb      	ldrb	r3, [r7, #3]
 8005cb8:	4619      	mov	r1, r3
 8005cba:	f013 f8a5 	bl	8018e08 <USBD_LL_DataOutStage>
}
 8005cbe:	bf00      	nop
 8005cc0:	3708      	adds	r7, #8
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}

08005cc6 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005cc6:	b580      	push	{r7, lr}
 8005cc8:	b082      	sub	sp, #8
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
 8005cce:	460b      	mov	r3, r1
 8005cd0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage(hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	f8d3 03c8 	ldr.w	r0, [r3, #968]	@ 0x3c8
 8005cd8:	78fa      	ldrb	r2, [r7, #3]
 8005cda:	6879      	ldr	r1, [r7, #4]
 8005cdc:	4613      	mov	r3, r2
 8005cde:	00db      	lsls	r3, r3, #3
 8005ce0:	1a9b      	subs	r3, r3, r2
 8005ce2:	009b      	lsls	r3, r3, #2
 8005ce4:	440b      	add	r3, r1
 8005ce6:	3348      	adds	r3, #72	@ 0x48
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	78fb      	ldrb	r3, [r7, #3]
 8005cec:	4619      	mov	r1, r3
 8005cee:	f013 f8e6 	bl	8018ebe <USBD_LL_DataInStage>
}
 8005cf2:	bf00      	nop
 8005cf4:	3708      	adds	r7, #8
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}

08005cfa <HAL_PCD_SOFCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8005cfa:	b580      	push	{r7, lr}
 8005cfc:	b082      	sub	sp, #8
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF(hpcd->pData);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005d08:	4618      	mov	r0, r3
 8005d0a:	f013 f9cc 	bl	80190a6 <USBD_LL_SOF>
}
 8005d0e:	bf00      	nop
 8005d10:	3708      	adds	r7, #8
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bd80      	pop	{r7, pc}

08005d16 <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{   
 8005d16:	b580      	push	{r7, lr}
 8005d18:	b082      	sub	sp, #8
 8005d1a:	af00      	add	r7, sp, #0
 8005d1c:	6078      	str	r0, [r7, #4]
  /* Reset Device */
  USBD_LL_Reset(hpcd->pData);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005d24:	4618      	mov	r0, r3
 8005d26:	f013 f959 	bl	8018fdc <USBD_LL_Reset>
  
  /* Set USB Current Speed */ 
  USBD_LL_SetSpeed(hpcd->pData, USBD_SPEED_FULL);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005d30:	2101      	movs	r1, #1
 8005d32:	4618      	mov	r0, r3
 8005d34:	f013 f981 	bl	801903a <USBD_LL_SetSpeed>
}
 8005d38:	bf00      	nop
 8005d3a:	3708      	adds	r7, #8
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}

08005d40 <HAL_PCD_SuspendCallback>:
  * @brief  Suspend callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{ 
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b082      	sub	sp, #8
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  USBD_LL_Suspend(hpcd->pData);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f013 f983 	bl	801905a <USBD_LL_Suspend>
}
 8005d54:	bf00      	nop
 8005d56:	3708      	adds	r7, #8
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <HAL_PCD_ResumeCallback>:
  * @brief  Resume callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b082      	sub	sp, #8
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  USBD_LL_Resume(hpcd->pData);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f013 f98a 	bl	8019084 <USBD_LL_Resume>
}
 8005d70:	bf00      	nop
 8005d72:	3708      	adds	r7, #8
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}

08005d78 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd: PCD handle 
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b082      	sub	sp, #8
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	460b      	mov	r3, r1
 8005d82:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete(hpcd->pData, epnum);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005d8a:	78fa      	ldrb	r2, [r7, #3]
 8005d8c:	4611      	mov	r1, r2
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f013 f9b0 	bl	80190f4 <USBD_LL_IsoOUTIncomplete>
}
 8005d94:	bf00      	nop
 8005d96:	3708      	adds	r7, #8
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}

08005d9c <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd: PCD handle 
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b082      	sub	sp, #8
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
 8005da4:	460b      	mov	r3, r1
 8005da6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete(hpcd->pData, epnum);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005dae:	78fa      	ldrb	r2, [r7, #3]
 8005db0:	4611      	mov	r1, r2
 8005db2:	4618      	mov	r0, r3
 8005db4:	f013 f991 	bl	80190da <USBD_LL_IsoINIncomplete>
}
 8005db8:	bf00      	nop
 8005dba:	3708      	adds	r7, #8
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <HAL_PCD_ConnectCallback>:
  * @brief  ConnectCallback callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b082      	sub	sp, #8
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected(hpcd->pData);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f013 f99d 	bl	801910e <USBD_LL_DevConnected>
}
 8005dd4:	bf00      	nop
 8005dd6:	3708      	adds	r7, #8
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}

08005ddc <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnect callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b082      	sub	sp, #8
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected(hpcd->pData);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005dea:	4618      	mov	r0, r3
 8005dec:	f013 f99a 	bl	8019124 <USBD_LL_DevDisconnected>
}
 8005df0:	bf00      	nop
 8005df2:	3708      	adds	r7, #8
 8005df4:	46bd      	mov	sp, r7
 8005df6:	bd80      	pop	{r7, pc}

08005df8 <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b082      	sub	sp, #8
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  /* Set LL Driver parameters */
  hpcd.Instance = USB_OTG_FS;
 8005e00:	4b21      	ldr	r3, [pc, #132]	@ (8005e88 <USBD_LL_Init+0x90>)
 8005e02:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8005e06:	601a      	str	r2, [r3, #0]
  hpcd.Init.dev_endpoints = 5;
 8005e08:	4b1f      	ldr	r3, [pc, #124]	@ (8005e88 <USBD_LL_Init+0x90>)
 8005e0a:	2205      	movs	r2, #5
 8005e0c:	605a      	str	r2, [r3, #4]
  hpcd.Init.use_dedicated_ep1 = 0;
 8005e0e:	4b1e      	ldr	r3, [pc, #120]	@ (8005e88 <USBD_LL_Init+0x90>)
 8005e10:	2200      	movs	r2, #0
 8005e12:	631a      	str	r2, [r3, #48]	@ 0x30
  hpcd.Init.ep0_mps = 0x40;
 8005e14:	4b1c      	ldr	r3, [pc, #112]	@ (8005e88 <USBD_LL_Init+0x90>)
 8005e16:	2240      	movs	r2, #64	@ 0x40
 8005e18:	615a      	str	r2, [r3, #20]
  hpcd.Init.dma_enable = 0;
 8005e1a:	4b1b      	ldr	r3, [pc, #108]	@ (8005e88 <USBD_LL_Init+0x90>)
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	611a      	str	r2, [r3, #16]
  hpcd.Init.low_power_enable = 0;
 8005e20:	4b19      	ldr	r3, [pc, #100]	@ (8005e88 <USBD_LL_Init+0x90>)
 8005e22:	2200      	movs	r2, #0
 8005e24:	621a      	str	r2, [r3, #32]
  hpcd.Init.lpm_enable = 0;
 8005e26:	4b18      	ldr	r3, [pc, #96]	@ (8005e88 <USBD_LL_Init+0x90>)
 8005e28:	2200      	movs	r2, #0
 8005e2a:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd.Init.battery_charging_enable = 0;
 8005e2c:	4b16      	ldr	r3, [pc, #88]	@ (8005e88 <USBD_LL_Init+0x90>)
 8005e2e:	2200      	movs	r2, #0
 8005e30:	629a      	str	r2, [r3, #40]	@ 0x28
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
 8005e32:	4b15      	ldr	r3, [pc, #84]	@ (8005e88 <USBD_LL_Init+0x90>)
 8005e34:	2201      	movs	r2, #1
 8005e36:	619a      	str	r2, [r3, #24]
  hpcd.Init.Sof_enable = 0;
 8005e38:	4b13      	ldr	r3, [pc, #76]	@ (8005e88 <USBD_LL_Init+0x90>)
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	61da      	str	r2, [r3, #28]
  hpcd.Init.speed = PCD_SPEED_FULL;
 8005e3e:	4b12      	ldr	r3, [pc, #72]	@ (8005e88 <USBD_LL_Init+0x90>)
 8005e40:	2201      	movs	r2, #1
 8005e42:	60da      	str	r2, [r3, #12]
  hpcd.Init.vbus_sensing_enable = 0;
 8005e44:	4b10      	ldr	r3, [pc, #64]	@ (8005e88 <USBD_LL_Init+0x90>)
 8005e46:	2200      	movs	r2, #0
 8005e48:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Link The driver to the stack */
  hpcd.pData = pdev;
 8005e4a:	4a0f      	ldr	r2, [pc, #60]	@ (8005e88 <USBD_LL_Init+0x90>)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f8c2 33c8 	str.w	r3, [r2, #968]	@ 0x3c8
  pdev->pData = &hpcd;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	4a0c      	ldr	r2, [pc, #48]	@ (8005e88 <USBD_LL_Init+0x90>)
 8005e56:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
  /* Initialize LL Driver */
  HAL_PCD_Init(&hpcd);
 8005e5a:	480b      	ldr	r0, [pc, #44]	@ (8005e88 <USBD_LL_Init+0x90>)
 8005e5c:	f00c f9ee 	bl	801223c <HAL_PCD_Init>
  
  HAL_PCD_SetRxFiFo(&hpcd, 0x80);
 8005e60:	2180      	movs	r1, #128	@ 0x80
 8005e62:	4809      	ldr	r0, [pc, #36]	@ (8005e88 <USBD_LL_Init+0x90>)
 8005e64:	f00d faf6 	bl	8013454 <HAL_PCDEx_SetRxFiFo>
  HAL_PCD_SetTxFiFo(&hpcd, 0, 0x40);
 8005e68:	2240      	movs	r2, #64	@ 0x40
 8005e6a:	2100      	movs	r1, #0
 8005e6c:	4806      	ldr	r0, [pc, #24]	@ (8005e88 <USBD_LL_Init+0x90>)
 8005e6e:	f00d faa6 	bl	80133be <HAL_PCDEx_SetTxFiFo>
  HAL_PCD_SetTxFiFo(&hpcd, 1, 0x80);
 8005e72:	2280      	movs	r2, #128	@ 0x80
 8005e74:	2101      	movs	r1, #1
 8005e76:	4804      	ldr	r0, [pc, #16]	@ (8005e88 <USBD_LL_Init+0x90>)
 8005e78:	f00d faa1 	bl	80133be <HAL_PCDEx_SetTxFiFo>

  return USBD_OK;
 8005e7c:	2300      	movs	r3, #0
}
 8005e7e:	4618      	mov	r0, r3
 8005e80:	3708      	adds	r7, #8
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop
 8005e88:	200026e0 	.word	0x200026e0

08005e8c <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b082      	sub	sp, #8
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  HAL_PCD_Start(pdev->pData);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f00c faeb 	bl	8012476 <HAL_PCD_Start>
  return USBD_OK;
 8005ea0:	2300      	movs	r3, #0
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3708      	adds	r7, #8
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}

08005eaa <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev,
                                  uint8_t ep_addr,
                                  uint8_t ep_type,
                                  uint16_t ep_mps)
{
 8005eaa:	b580      	push	{r7, lr}
 8005eac:	b082      	sub	sp, #8
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
 8005eb2:	4608      	mov	r0, r1
 8005eb4:	4611      	mov	r1, r2
 8005eb6:	461a      	mov	r2, r3
 8005eb8:	4603      	mov	r3, r0
 8005eba:	70fb      	strb	r3, [r7, #3]
 8005ebc:	460b      	mov	r3, r1
 8005ebe:	70bb      	strb	r3, [r7, #2]
 8005ec0:	4613      	mov	r3, r2
 8005ec2:	803b      	strh	r3, [r7, #0]
  HAL_PCD_EP_Open(pdev->pData,
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	f8d3 0220 	ldr.w	r0, [r3, #544]	@ 0x220
 8005eca:	78bb      	ldrb	r3, [r7, #2]
 8005ecc:	883a      	ldrh	r2, [r7, #0]
 8005ece:	78f9      	ldrb	r1, [r7, #3]
 8005ed0:	f00c ffd3 	bl	8012e7a <HAL_PCD_EP_Open>
                  ep_addr,
                  ep_mps,
                  ep_type);
  
  return USBD_OK;
 8005ed4:	2300      	movs	r3, #0
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3708      	adds	r7, #8
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}

08005ede <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005ede:	b580      	push	{r7, lr}
 8005ee0:	b082      	sub	sp, #8
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	6078      	str	r0, [r7, #4]
 8005ee6:	460b      	mov	r3, r1
 8005ee8:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8005ef0:	78fa      	ldrb	r2, [r7, #3]
 8005ef2:	4611      	mov	r1, r2
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f00d f81c 	bl	8012f32 <HAL_PCD_EP_Close>
  return USBD_OK;
 8005efa:	2300      	movs	r3, #0
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	3708      	adds	r7, #8
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}

08005f04 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b082      	sub	sp, #8
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
 8005f0c:	460b      	mov	r3, r1
 8005f0e:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8005f16:	78fa      	ldrb	r2, [r7, #3]
 8005f18:	4611      	mov	r1, r2
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f00d f917 	bl	801314e <HAL_PCD_EP_SetStall>
  return USBD_OK;
 8005f20:	2300      	movs	r3, #0
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	3708      	adds	r7, #8
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}

08005f2a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005f2a:	b580      	push	{r7, lr}
 8005f2c:	b082      	sub	sp, #8
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	6078      	str	r0, [r7, #4]
 8005f32:	460b      	mov	r3, r1
 8005f34:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8005f3c:	78fa      	ldrb	r2, [r7, #3]
 8005f3e:	4611      	mov	r1, r2
 8005f40:	4618      	mov	r0, r3
 8005f42:	f00d f962 	bl	801320a <HAL_PCD_EP_ClrStall>
  return USBD_OK; 
 8005f46:	2300      	movs	r3, #0
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3708      	adds	r7, #8
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}

08005f50 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005f50:	b480      	push	{r7}
 8005f52:	b085      	sub	sp, #20
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
 8005f58:	460b      	mov	r3, r1
 8005f5a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8005f62:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8005f64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	da0b      	bge.n	8005f84 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8005f6c:	78fb      	ldrb	r3, [r7, #3]
 8005f6e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005f72:	68f9      	ldr	r1, [r7, #12]
 8005f74:	4613      	mov	r3, r2
 8005f76:	00db      	lsls	r3, r3, #3
 8005f78:	1a9b      	subs	r3, r3, r2
 8005f7a:	009b      	lsls	r3, r3, #2
 8005f7c:	440b      	add	r3, r1
 8005f7e:	333e      	adds	r3, #62	@ 0x3e
 8005f80:	781b      	ldrb	r3, [r3, #0]
 8005f82:	e00b      	b.n	8005f9c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8005f84:	78fb      	ldrb	r3, [r7, #3]
 8005f86:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005f8a:	68f9      	ldr	r1, [r7, #12]
 8005f8c:	4613      	mov	r3, r2
 8005f8e:	00db      	lsls	r3, r3, #3
 8005f90:	1a9b      	subs	r3, r3, r2
 8005f92:	009b      	lsls	r3, r3, #2
 8005f94:	440b      	add	r3, r1
 8005f96:	f503 73f1 	add.w	r3, r3, #482	@ 0x1e2
 8005f9a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	3714      	adds	r7, #20
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b082      	sub	sp, #8
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
 8005fb0:	460b      	mov	r3, r1
 8005fb2:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8005fba:	78fa      	ldrb	r2, [r7, #3]
 8005fbc:	4611      	mov	r1, r2
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f00c ff36 	bl	8012e30 <HAL_PCD_SetAddress>
  return USBD_OK; 
 8005fc4:	2300      	movs	r3, #0
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3708      	adds	r7, #8
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}

08005fce <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, 
                                    uint8_t ep_addr,
                                    uint8_t *pbuf,
                                    uint16_t size)
{
 8005fce:	b580      	push	{r7, lr}
 8005fd0:	b084      	sub	sp, #16
 8005fd2:	af00      	add	r7, sp, #0
 8005fd4:	60f8      	str	r0, [r7, #12]
 8005fd6:	607a      	str	r2, [r7, #4]
 8005fd8:	461a      	mov	r2, r3
 8005fda:	460b      	mov	r3, r1
 8005fdc:	72fb      	strb	r3, [r7, #11]
 8005fde:	4613      	mov	r3, r2
 8005fe0:	813b      	strh	r3, [r7, #8]
  HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	f8d3 0220 	ldr.w	r0, [r3, #544]	@ 0x220
 8005fe8:	893b      	ldrh	r3, [r7, #8]
 8005fea:	7af9      	ldrb	r1, [r7, #11]
 8005fec:	687a      	ldr	r2, [r7, #4]
 8005fee:	f00d f85a 	bl	80130a6 <HAL_PCD_EP_Transmit>
  return USBD_OK;
 8005ff2:	2300      	movs	r3, #0
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	3710      	adds	r7, #16
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}

08005ffc <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                          uint8_t ep_addr,
                                          uint8_t *pbuf,
                                          uint16_t size)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b084      	sub	sp, #16
 8006000:	af00      	add	r7, sp, #0
 8006002:	60f8      	str	r0, [r7, #12]
 8006004:	607a      	str	r2, [r7, #4]
 8006006:	461a      	mov	r2, r3
 8006008:	460b      	mov	r3, r1
 800600a:	72fb      	strb	r3, [r7, #11]
 800600c:	4613      	mov	r3, r2
 800600e:	813b      	strh	r3, [r7, #8]
  HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f8d3 0220 	ldr.w	r0, [r3, #544]	@ 0x220
 8006016:	893b      	ldrh	r3, [r7, #8]
 8006018:	7af9      	ldrb	r1, [r7, #11]
 800601a:	687a      	ldr	r2, [r7, #4]
 800601c:	f00c ffd6 	bl	8012fcc <HAL_PCD_EP_Receive>
  return USBD_OK;
 8006020:	2300      	movs	r3, #0
}
 8006022:	4618      	mov	r0, r3
 8006024:	3710      	adds	r7, #16
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}

0800602a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800602a:	b580      	push	{r7, lr}
 800602c:	b082      	sub	sp, #8
 800602e:	af00      	add	r7, sp, #0
 8006030:	6078      	str	r0, [r7, #4]
 8006032:	460b      	mov	r3, r1
 8006034:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount(pdev->pData, ep_addr);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 800603c:	78fa      	ldrb	r2, [r7, #3]
 800603e:	4611      	mov	r1, r2
 8006040:	4618      	mov	r0, r3
 8006042:	f00d f817 	bl	8013074 <HAL_PCD_EP_GetRxCount>
 8006046:	4603      	mov	r3, r0
}
 8006048:	4618      	mov	r0, r3
 800604a:	3708      	adds	r7, #8
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}

08006050 <USBD_VCP_DeviceDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006050:	b480      	push	{r7}
 8006052:	b083      	sub	sp, #12
 8006054:	af00      	add	r7, sp, #0
 8006056:	4603      	mov	r3, r0
 8006058:	6039      	str	r1, [r7, #0]
 800605a:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_DeviceDesc);
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	2212      	movs	r2, #18
 8006060:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_DeviceDesc;
 8006062:	4b03      	ldr	r3, [pc, #12]	@ (8006070 <USBD_VCP_DeviceDescriptor+0x20>)
}
 8006064:	4618      	mov	r0, r3
 8006066:	370c      	adds	r7, #12
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr
 8006070:	20000038 	.word	0x20000038

08006074 <USBD_VCP_LangIDStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006074:	b480      	push	{r7}
 8006076:	b083      	sub	sp, #12
 8006078:	af00      	add	r7, sp, #0
 800607a:	4603      	mov	r3, r0
 800607c:	6039      	str	r1, [r7, #0]
 800607e:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_LangIDDesc);  
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	2204      	movs	r2, #4
 8006084:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_LangIDDesc;
 8006086:	4b03      	ldr	r3, [pc, #12]	@ (8006094 <USBD_VCP_LangIDStrDescriptor+0x20>)
}
 8006088:	4618      	mov	r0, r3
 800608a:	370c      	adds	r7, #12
 800608c:	46bd      	mov	sp, r7
 800608e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006092:	4770      	bx	lr
 8006094:	2000004c 	.word	0x2000004c

08006098 <USBD_VCP_ProductStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{  
 8006098:	b580      	push	{r7, lr}
 800609a:	b082      	sub	sp, #8
 800609c:	af00      	add	r7, sp, #0
 800609e:	4603      	mov	r3, r0
 80060a0:	6039      	str	r1, [r7, #0]
 80060a2:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);
 80060a4:	683a      	ldr	r2, [r7, #0]
 80060a6:	4904      	ldr	r1, [pc, #16]	@ (80060b8 <USBD_VCP_ProductStrDescriptor+0x20>)
 80060a8:	4804      	ldr	r0, [pc, #16]	@ (80060bc <USBD_VCP_ProductStrDescriptor+0x24>)
 80060aa:	f013 fc59 	bl	8019960 <USBD_GetString>
  return USBD_StrDesc;
 80060ae:	4b02      	ldr	r3, [pc, #8]	@ (80060b8 <USBD_VCP_ProductStrDescriptor+0x20>)
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3708      	adds	r7, #8
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}
 80060b8:	20002aac 	.word	0x20002aac
 80060bc:	0801bc04 	.word	0x0801bc04

080060c0 <USBD_VCP_ManufacturerStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b082      	sub	sp, #8
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	4603      	mov	r3, r0
 80060c8:	6039      	str	r1, [r7, #0]
 80060ca:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80060cc:	683a      	ldr	r2, [r7, #0]
 80060ce:	4904      	ldr	r1, [pc, #16]	@ (80060e0 <USBD_VCP_ManufacturerStrDescriptor+0x20>)
 80060d0:	4804      	ldr	r0, [pc, #16]	@ (80060e4 <USBD_VCP_ManufacturerStrDescriptor+0x24>)
 80060d2:	f013 fc45 	bl	8019960 <USBD_GetString>
  return USBD_StrDesc;
 80060d6:	4b02      	ldr	r3, [pc, #8]	@ (80060e0 <USBD_VCP_ManufacturerStrDescriptor+0x20>)
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3708      	adds	r7, #8
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}
 80060e0:	20002aac 	.word	0x20002aac
 80060e4:	0801bc28 	.word	0x0801bc28

080060e8 <USBD_VCP_SerialStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b082      	sub	sp, #8
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	4603      	mov	r3, r0
 80060f0:	6039      	str	r1, [r7, #0]
 80060f2:	71fb      	strb	r3, [r7, #7]
  *length = USB_SIZ_STRING_SERIAL;
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	221a      	movs	r2, #26
 80060f8:	801a      	strh	r2, [r3, #0]
  
  /* Update the serial number string descriptor with the data from the unique ID*/
  Get_SerialNum();
 80060fa:	f000 f82f 	bl	800615c <Get_SerialNum>
  
  return (uint8_t*)USBD_StringSerial;
 80060fe:	4b02      	ldr	r3, [pc, #8]	@ (8006108 <USBD_VCP_SerialStrDescriptor+0x20>)
}
 8006100:	4618      	mov	r0, r3
 8006102:	3708      	adds	r7, #8
 8006104:	46bd      	mov	sp, r7
 8006106:	bd80      	pop	{r7, pc}
 8006108:	20000050 	.word	0x20000050

0800610c <USBD_VCP_ConfigStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{ 
 800610c:	b580      	push	{r7, lr}
 800610e:	b082      	sub	sp, #8
 8006110:	af00      	add	r7, sp, #0
 8006112:	4603      	mov	r3, r0
 8006114:	6039      	str	r1, [r7, #0]
 8006116:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length);
 8006118:	683a      	ldr	r2, [r7, #0]
 800611a:	4904      	ldr	r1, [pc, #16]	@ (800612c <USBD_VCP_ConfigStrDescriptor+0x20>)
 800611c:	4804      	ldr	r0, [pc, #16]	@ (8006130 <USBD_VCP_ConfigStrDescriptor+0x24>)
 800611e:	f013 fc1f 	bl	8019960 <USBD_GetString>
  return USBD_StrDesc;  
 8006122:	4b02      	ldr	r3, [pc, #8]	@ (800612c <USBD_VCP_ConfigStrDescriptor+0x20>)
}
 8006124:	4618      	mov	r0, r3
 8006126:	3708      	adds	r7, #8
 8006128:	46bd      	mov	sp, r7
 800612a:	bd80      	pop	{r7, pc}
 800612c:	20002aac 	.word	0x20002aac
 8006130:	0801bc3c 	.word	0x0801bc3c

08006134 <USBD_VCP_InterfaceStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b082      	sub	sp, #8
 8006138:	af00      	add	r7, sp, #0
 800613a:	4603      	mov	r3, r0
 800613c:	6039      	str	r1, [r7, #0]
 800613e:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 8006140:	683a      	ldr	r2, [r7, #0]
 8006142:	4904      	ldr	r1, [pc, #16]	@ (8006154 <USBD_VCP_InterfaceStrDescriptor+0x20>)
 8006144:	4804      	ldr	r0, [pc, #16]	@ (8006158 <USBD_VCP_InterfaceStrDescriptor+0x24>)
 8006146:	f013 fc0b 	bl	8019960 <USBD_GetString>
  return USBD_StrDesc;  
 800614a:	4b02      	ldr	r3, [pc, #8]	@ (8006154 <USBD_VCP_InterfaceStrDescriptor+0x20>)
}
 800614c:	4618      	mov	r0, r3
 800614e:	3708      	adds	r7, #8
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}
 8006154:	20002aac 	.word	0x20002aac
 8006158:	0801bc48 	.word	0x0801bc48

0800615c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b084      	sub	sp, #16
 8006160:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;
  
  deviceserial0 = *(uint32_t*)DEVICE_ID1;
 8006162:	4b0f      	ldr	r3, [pc, #60]	@ (80061a0 <Get_SerialNum+0x44>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t*)DEVICE_ID2;
 8006168:	4b0e      	ldr	r3, [pc, #56]	@ (80061a4 <Get_SerialNum+0x48>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t*)DEVICE_ID3;
 800616e:	4b0e      	ldr	r3, [pc, #56]	@ (80061a8 <Get_SerialNum+0x4c>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	607b      	str	r3, [r7, #4]
  
  deviceserial0 += deviceserial2;
 8006174:	68fa      	ldr	r2, [r7, #12]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	4413      	add	r3, r2
 800617a:	60fb      	str	r3, [r7, #12]
  
  if (deviceserial0 != 0)
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d009      	beq.n	8006196 <Get_SerialNum+0x3a>
  {
    IntToUnicode (deviceserial0, &USBD_StringSerial[2] ,8);
 8006182:	2208      	movs	r2, #8
 8006184:	4909      	ldr	r1, [pc, #36]	@ (80061ac <Get_SerialNum+0x50>)
 8006186:	68f8      	ldr	r0, [r7, #12]
 8006188:	f000 f814 	bl	80061b4 <IntToUnicode>
    IntToUnicode (deviceserial1, &USBD_StringSerial[18] ,4);
 800618c:	2204      	movs	r2, #4
 800618e:	4908      	ldr	r1, [pc, #32]	@ (80061b0 <Get_SerialNum+0x54>)
 8006190:	68b8      	ldr	r0, [r7, #8]
 8006192:	f000 f80f 	bl	80061b4 <IntToUnicode>
  }
}
 8006196:	bf00      	nop
 8006198:	3710      	adds	r7, #16
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}
 800619e:	bf00      	nop
 80061a0:	1fff7a10 	.word	0x1fff7a10
 80061a4:	1fff7a14 	.word	0x1fff7a14
 80061a8:	1fff7a18 	.word	0x1fff7a18
 80061ac:	20000052 	.word	0x20000052
 80061b0:	20000062 	.word	0x20000062

080061b4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b087      	sub	sp, #28
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	60f8      	str	r0, [r7, #12]
 80061bc:	60b9      	str	r1, [r7, #8]
 80061be:	4613      	mov	r3, r2
 80061c0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80061c2:	2300      	movs	r3, #0
 80061c4:	75fb      	strb	r3, [r7, #23]
  
  for( idx = 0 ; idx < len ; idx ++)
 80061c6:	2300      	movs	r3, #0
 80061c8:	75fb      	strb	r3, [r7, #23]
 80061ca:	e027      	b.n	800621c <IntToUnicode+0x68>
  {
    if( ((value >> 28)) < 0xA )
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	0f1b      	lsrs	r3, r3, #28
 80061d0:	2b09      	cmp	r3, #9
 80061d2:	d80b      	bhi.n	80061ec <IntToUnicode+0x38>
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	0f1b      	lsrs	r3, r3, #28
 80061d8:	b2da      	uxtb	r2, r3
 80061da:	7dfb      	ldrb	r3, [r7, #23]
 80061dc:	005b      	lsls	r3, r3, #1
 80061de:	4619      	mov	r1, r3
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	440b      	add	r3, r1
 80061e4:	3230      	adds	r2, #48	@ 0x30
 80061e6:	b2d2      	uxtb	r2, r2
 80061e8:	701a      	strb	r2, [r3, #0]
 80061ea:	e00a      	b.n	8006202 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	0f1b      	lsrs	r3, r3, #28
 80061f0:	b2da      	uxtb	r2, r3
 80061f2:	7dfb      	ldrb	r3, [r7, #23]
 80061f4:	005b      	lsls	r3, r3, #1
 80061f6:	4619      	mov	r1, r3
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	440b      	add	r3, r1
 80061fc:	3237      	adds	r2, #55	@ 0x37
 80061fe:	b2d2      	uxtb	r2, r2
 8006200:	701a      	strb	r2, [r3, #0]
    }
    
    value = value << 4;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	011b      	lsls	r3, r3, #4
 8006206:	60fb      	str	r3, [r7, #12]
    
    pbuf[ 2* idx + 1] = 0;
 8006208:	7dfb      	ldrb	r3, [r7, #23]
 800620a:	005b      	lsls	r3, r3, #1
 800620c:	3301      	adds	r3, #1
 800620e:	68ba      	ldr	r2, [r7, #8]
 8006210:	4413      	add	r3, r2
 8006212:	2200      	movs	r2, #0
 8006214:	701a      	strb	r2, [r3, #0]
  for( idx = 0 ; idx < len ; idx ++)
 8006216:	7dfb      	ldrb	r3, [r7, #23]
 8006218:	3301      	adds	r3, #1
 800621a:	75fb      	strb	r3, [r7, #23]
 800621c:	7dfa      	ldrb	r2, [r7, #23]
 800621e:	79fb      	ldrb	r3, [r7, #7]
 8006220:	429a      	cmp	r2, r3
 8006222:	d3d3      	bcc.n	80061cc <IntToUnicode+0x18>
  }
}
 8006224:	bf00      	nop
 8006226:	bf00      	nop
 8006228:	371c      	adds	r7, #28
 800622a:	46bd      	mov	sp, r7
 800622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006230:	4770      	bx	lr

08006232 <HTS221_ReadReg>:
* Input       : Register Address
* Output      : Data Read
* Return      : None
*******************************************************************************/
HTS221_Error_et HTS221_ReadReg( void *handle, uint8_t RegAddr, uint16_t NumByteToRead, uint8_t *Data )
{
 8006232:	b580      	push	{r7, lr}
 8006234:	b084      	sub	sp, #16
 8006236:	af00      	add	r7, sp, #0
 8006238:	60f8      	str	r0, [r7, #12]
 800623a:	607b      	str	r3, [r7, #4]
 800623c:	460b      	mov	r3, r1
 800623e:	72fb      	strb	r3, [r7, #11]
 8006240:	4613      	mov	r3, r2
 8006242:	813b      	strh	r3, [r7, #8]

  if ( Sensor_IO_Read( handle, RegAddr, Data, NumByteToRead ) )
 8006244:	893b      	ldrh	r3, [r7, #8]
 8006246:	7af9      	ldrb	r1, [r7, #11]
 8006248:	687a      	ldr	r2, [r7, #4]
 800624a:	68f8      	ldr	r0, [r7, #12]
 800624c:	f008 fd5b 	bl	800ed06 <Sensor_IO_Read>
 8006250:	4603      	mov	r3, r0
 8006252:	2b00      	cmp	r3, #0
 8006254:	d001      	beq.n	800625a <HTS221_ReadReg+0x28>
    return HTS221_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	e000      	b.n	800625c <HTS221_ReadReg+0x2a>
  else
    return HTS221_OK;
 800625a:	2300      	movs	r3, #0
}
 800625c:	4618      	mov	r0, r3
 800625e:	3710      	adds	r7, #16
 8006260:	46bd      	mov	sp, r7
 8006262:	bd80      	pop	{r7, pc}

08006264 <HTS221_WriteReg>:
* Input       : Register Address, Data to be written
* Output      : None
* Return      : None
*******************************************************************************/
HTS221_Error_et HTS221_WriteReg( void *handle, uint8_t RegAddr, uint16_t NumByteToWrite, uint8_t *Data )
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b084      	sub	sp, #16
 8006268:	af00      	add	r7, sp, #0
 800626a:	60f8      	str	r0, [r7, #12]
 800626c:	607b      	str	r3, [r7, #4]
 800626e:	460b      	mov	r3, r1
 8006270:	72fb      	strb	r3, [r7, #11]
 8006272:	4613      	mov	r3, r2
 8006274:	813b      	strh	r3, [r7, #8]

  if ( Sensor_IO_Write( handle, RegAddr, Data, NumByteToWrite ) )
 8006276:	893b      	ldrh	r3, [r7, #8]
 8006278:	7af9      	ldrb	r1, [r7, #11]
 800627a:	687a      	ldr	r2, [r7, #4]
 800627c:	68f8      	ldr	r0, [r7, #12]
 800627e:	f008 fce7 	bl	800ec50 <Sensor_IO_Write>
 8006282:	4603      	mov	r3, r0
 8006284:	2b00      	cmp	r3, #0
 8006286:	d001      	beq.n	800628c <HTS221_WriteReg+0x28>
    return HTS221_ERROR;
 8006288:	2301      	movs	r3, #1
 800628a:	e000      	b.n	800628e <HTS221_WriteReg+0x2a>
  else
    return HTS221_OK;
 800628c:	2300      	movs	r3, #0
}
 800628e:	4618      	mov	r0, r3
 8006290:	3710      	adds	r7, #16
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}

08006296 <HTS221_Get_DeviceID>:
* @param  *handle Device handle.
* @param  deviceid pointer to the returned device type ID.
* @retval Error code [HTS221_OK, HTS221_ERROR].
*/
HTS221_Error_et HTS221_Get_DeviceID(void *handle, uint8_t* deviceid)
{
 8006296:	b580      	push	{r7, lr}
 8006298:	b082      	sub	sp, #8
 800629a:	af00      	add	r7, sp, #0
 800629c:	6078      	str	r0, [r7, #4]
 800629e:	6039      	str	r1, [r7, #0]
  if(HTS221_ReadReg(handle, HTS221_WHO_AM_I_REG, 1, deviceid))
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	2201      	movs	r2, #1
 80062a4:	210f      	movs	r1, #15
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f7ff ffc3 	bl	8006232 <HTS221_ReadReg>
 80062ac:	4603      	mov	r3, r0
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d001      	beq.n	80062b6 <HTS221_Get_DeviceID+0x20>
    return HTS221_ERROR;
 80062b2:	2301      	movs	r3, #1
 80062b4:	e000      	b.n	80062b8 <HTS221_Get_DeviceID+0x22>

  return HTS221_OK;
 80062b6:	2300      	movs	r3, #0
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	3708      	adds	r7, #8
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}

080062c0 <HTS221_Get_Humidity>:
* @param  *handle Device handle.
* @param  Pointer to the returned humidity value that must be divided by 10 to get the value in [%].
* @retval Error code [HTS221_OK, HTS221_ERROR].
*/
HTS221_Error_et HTS221_Get_Humidity(void *handle, uint16_t* value)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b088      	sub	sp, #32
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	6039      	str	r1, [r7, #0]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float   tmp_f;

  if(HTS221_ReadReg(handle, HTS221_H0_RH_X2, 2, buffer))
 80062ca:	f107 030c 	add.w	r3, r7, #12
 80062ce:	2202      	movs	r2, #2
 80062d0:	2130      	movs	r1, #48	@ 0x30
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f7ff ffad 	bl	8006232 <HTS221_ReadReg>
 80062d8:	4603      	mov	r3, r0
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d001      	beq.n	80062e2 <HTS221_Get_Humidity+0x22>
    return HTS221_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	e093      	b.n	800640a <HTS221_Get_Humidity+0x14a>
  H0_rh = buffer[0] >> 1;
 80062e2:	7b3b      	ldrb	r3, [r7, #12]
 80062e4:	085b      	lsrs	r3, r3, #1
 80062e6:	b2db      	uxtb	r3, r3
 80062e8:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 80062ea:	7b7b      	ldrb	r3, [r7, #13]
 80062ec:	085b      	lsrs	r3, r3, #1
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	83bb      	strh	r3, [r7, #28]

  if(HTS221_ReadReg(handle, HTS221_H0_T0_OUT_L, 2, buffer))
 80062f2:	f107 030c 	add.w	r3, r7, #12
 80062f6:	2202      	movs	r2, #2
 80062f8:	2136      	movs	r1, #54	@ 0x36
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f7ff ff99 	bl	8006232 <HTS221_ReadReg>
 8006300:	4603      	mov	r3, r0
 8006302:	2b00      	cmp	r3, #0
 8006304:	d001      	beq.n	800630a <HTS221_Get_Humidity+0x4a>
    return HTS221_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	e07f      	b.n	800640a <HTS221_Get_Humidity+0x14a>
  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800630a:	7b7b      	ldrb	r3, [r7, #13]
 800630c:	b21b      	sxth	r3, r3
 800630e:	021b      	lsls	r3, r3, #8
 8006310:	b21a      	sxth	r2, r3
 8006312:	7b3b      	ldrb	r3, [r7, #12]
 8006314:	b21b      	sxth	r3, r3
 8006316:	4313      	orrs	r3, r2
 8006318:	837b      	strh	r3, [r7, #26]

  if(HTS221_ReadReg(handle, HTS221_H1_T0_OUT_L, 2, buffer))
 800631a:	f107 030c 	add.w	r3, r7, #12
 800631e:	2202      	movs	r2, #2
 8006320:	213a      	movs	r1, #58	@ 0x3a
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f7ff ff85 	bl	8006232 <HTS221_ReadReg>
 8006328:	4603      	mov	r3, r0
 800632a:	2b00      	cmp	r3, #0
 800632c:	d001      	beq.n	8006332 <HTS221_Get_Humidity+0x72>
    return HTS221_ERROR;
 800632e:	2301      	movs	r3, #1
 8006330:	e06b      	b.n	800640a <HTS221_Get_Humidity+0x14a>
  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8006332:	7b7b      	ldrb	r3, [r7, #13]
 8006334:	b21b      	sxth	r3, r3
 8006336:	021b      	lsls	r3, r3, #8
 8006338:	b21a      	sxth	r2, r3
 800633a:	7b3b      	ldrb	r3, [r7, #12]
 800633c:	b21b      	sxth	r3, r3
 800633e:	4313      	orrs	r3, r2
 8006340:	833b      	strh	r3, [r7, #24]

  if(HTS221_ReadReg(handle, HTS221_HR_OUT_L_REG, 2, buffer))
 8006342:	f107 030c 	add.w	r3, r7, #12
 8006346:	2202      	movs	r2, #2
 8006348:	2128      	movs	r1, #40	@ 0x28
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	f7ff ff71 	bl	8006232 <HTS221_ReadReg>
 8006350:	4603      	mov	r3, r0
 8006352:	2b00      	cmp	r3, #0
 8006354:	d001      	beq.n	800635a <HTS221_Get_Humidity+0x9a>
    return HTS221_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e057      	b.n	800640a <HTS221_Get_Humidity+0x14a>
  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800635a:	7b7b      	ldrb	r3, [r7, #13]
 800635c:	b21b      	sxth	r3, r3
 800635e:	021b      	lsls	r3, r3, #8
 8006360:	b21a      	sxth	r2, r3
 8006362:	7b3b      	ldrb	r3, [r7, #12]
 8006364:	b21b      	sxth	r3, r3
 8006366:	4313      	orrs	r3, r2
 8006368:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 800636a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800636e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8006372:	1ad3      	subs	r3, r2, r3
 8006374:	ee07 3a90 	vmov	s15, r3
 8006378:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800637c:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8006380:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8006384:	1ad3      	subs	r3, r2, r3
 8006386:	ee07 3a90 	vmov	s15, r3
 800638a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800638e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8006392:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8006396:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800639a:	1ad3      	subs	r3, r2, r3
 800639c:	ee07 3a90 	vmov	s15, r3
 80063a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80063a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063a8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80063ac:	ee07 3a90 	vmov	s15, r3
 80063b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80063b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063b8:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 80063bc:	edd7 7a04 	vldr	s15, [r7, #16]
 80063c0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80063c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80063c8:	edc7 7a04 	vstr	s15, [r7, #16]

  *value = ( tmp_f > 1000.0f ) ? 1000
 80063cc:	edd7 7a04 	vldr	s15, [r7, #16]
 80063d0:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8006414 <HTS221_Get_Humidity+0x154>
 80063d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80063d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063dc:	dd02      	ble.n	80063e4 <HTS221_Get_Humidity+0x124>
 80063de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80063e2:	e00f      	b.n	8006404 <HTS221_Get_Humidity+0x144>
 80063e4:	edd7 7a04 	vldr	s15, [r7, #16]
 80063e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80063ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063f0:	d501      	bpl.n	80063f6 <HTS221_Get_Humidity+0x136>
 80063f2:	2300      	movs	r3, #0
 80063f4:	e006      	b.n	8006404 <HTS221_Get_Humidity+0x144>
 80063f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80063fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063fe:	ee17 3a90 	vmov	r3, s15
 8006402:	b29b      	uxth	r3, r3
 8006404:	683a      	ldr	r2, [r7, #0]
 8006406:	8013      	strh	r3, [r2, #0]
           : ( tmp_f <    0.0f ) ?    0
           : ( uint16_t )tmp_f;

  return HTS221_OK;
 8006408:	2300      	movs	r3, #0
}
 800640a:	4618      	mov	r0, r3
 800640c:	3720      	adds	r7, #32
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
 8006412:	bf00      	nop
 8006414:	447a0000 	.word	0x447a0000

08006418 <HTS221_Get_Temperature>:
* @param  *handle Device handle.
* @param  Pointer to the returned temperature value that must be divided by 10 to get the value in ['C].
* @retval Error code [HTS221_OK, HTS221_ERROR].
*/
HTS221_Error_et HTS221_Get_Temperature(void *handle, int16_t *value)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b08a      	sub	sp, #40	@ 0x28
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
 8006420:	6039      	str	r1, [r7, #0]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float   tmp_f;

  if(HTS221_ReadReg(handle, HTS221_T0_DEGC_X8, 2, buffer))
 8006422:	f107 0310 	add.w	r3, r7, #16
 8006426:	2202      	movs	r2, #2
 8006428:	2132      	movs	r1, #50	@ 0x32
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f7ff ff01 	bl	8006232 <HTS221_ReadReg>
 8006430:	4603      	mov	r3, r0
 8006432:	2b00      	cmp	r3, #0
 8006434:	d001      	beq.n	800643a <HTS221_Get_Temperature+0x22>
    return HTS221_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e094      	b.n	8006564 <HTS221_Get_Temperature+0x14c>
  if(HTS221_ReadReg(handle, HTS221_T0_T1_DEGC_H2, 1, &tmp))
 800643a:	f107 030f 	add.w	r3, r7, #15
 800643e:	2201      	movs	r2, #1
 8006440:	2135      	movs	r1, #53	@ 0x35
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f7ff fef5 	bl	8006232 <HTS221_ReadReg>
 8006448:	4603      	mov	r3, r0
 800644a:	2b00      	cmp	r3, #0
 800644c:	d001      	beq.n	8006452 <HTS221_Get_Temperature+0x3a>
    return HTS221_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	e088      	b.n	8006564 <HTS221_Get_Temperature+0x14c>

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8006452:	7bfb      	ldrb	r3, [r7, #15]
 8006454:	b21b      	sxth	r3, r3
 8006456:	021b      	lsls	r3, r3, #8
 8006458:	b21b      	sxth	r3, r3
 800645a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800645e:	b21a      	sxth	r2, r3
 8006460:	7c3b      	ldrb	r3, [r7, #16]
 8006462:	b21b      	sxth	r3, r3
 8006464:	4313      	orrs	r3, r2
 8006466:	84fb      	strh	r3, [r7, #38]	@ 0x26
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8006468:	7bfb      	ldrb	r3, [r7, #15]
 800646a:	b21b      	sxth	r3, r3
 800646c:	019b      	lsls	r3, r3, #6
 800646e:	b21b      	sxth	r3, r3
 8006470:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006474:	b21a      	sxth	r2, r3
 8006476:	7c7b      	ldrb	r3, [r7, #17]
 8006478:	b21b      	sxth	r3, r3
 800647a:	4313      	orrs	r3, r2
 800647c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  T0_degC = T0_degC_x8_u16 >> 3;
 800647e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8006482:	10db      	asrs	r3, r3, #3
 8006484:	847b      	strh	r3, [r7, #34]	@ 0x22
  T1_degC = T1_degC_x8_u16 >> 3;
 8006486:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800648a:	10db      	asrs	r3, r3, #3
 800648c:	843b      	strh	r3, [r7, #32]

  if(HTS221_ReadReg(handle, HTS221_T0_OUT_L, 4, buffer))
 800648e:	f107 0310 	add.w	r3, r7, #16
 8006492:	2204      	movs	r2, #4
 8006494:	213c      	movs	r1, #60	@ 0x3c
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f7ff fecb 	bl	8006232 <HTS221_ReadReg>
 800649c:	4603      	mov	r3, r0
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d001      	beq.n	80064a6 <HTS221_Get_Temperature+0x8e>
    return HTS221_ERROR;
 80064a2:	2301      	movs	r3, #1
 80064a4:	e05e      	b.n	8006564 <HTS221_Get_Temperature+0x14c>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80064a6:	7c7b      	ldrb	r3, [r7, #17]
 80064a8:	b21b      	sxth	r3, r3
 80064aa:	021b      	lsls	r3, r3, #8
 80064ac:	b21a      	sxth	r2, r3
 80064ae:	7c3b      	ldrb	r3, [r7, #16]
 80064b0:	b21b      	sxth	r3, r3
 80064b2:	4313      	orrs	r3, r2
 80064b4:	83fb      	strh	r3, [r7, #30]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 80064b6:	7cfb      	ldrb	r3, [r7, #19]
 80064b8:	b21b      	sxth	r3, r3
 80064ba:	021b      	lsls	r3, r3, #8
 80064bc:	b21a      	sxth	r2, r3
 80064be:	7cbb      	ldrb	r3, [r7, #18]
 80064c0:	b21b      	sxth	r3, r3
 80064c2:	4313      	orrs	r3, r2
 80064c4:	83bb      	strh	r3, [r7, #28]

  if(HTS221_ReadReg(handle, HTS221_TEMP_OUT_L_REG, 2, buffer))
 80064c6:	f107 0310 	add.w	r3, r7, #16
 80064ca:	2202      	movs	r2, #2
 80064cc:	212a      	movs	r1, #42	@ 0x2a
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f7ff feaf 	bl	8006232 <HTS221_ReadReg>
 80064d4:	4603      	mov	r3, r0
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d001      	beq.n	80064de <HTS221_Get_Temperature+0xc6>
    return HTS221_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e042      	b.n	8006564 <HTS221_Get_Temperature+0x14c>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80064de:	7c7b      	ldrb	r3, [r7, #17]
 80064e0:	b21b      	sxth	r3, r3
 80064e2:	021b      	lsls	r3, r3, #8
 80064e4:	b21a      	sxth	r2, r3
 80064e6:	7c3b      	ldrb	r3, [r7, #16]
 80064e8:	b21b      	sxth	r3, r3
 80064ea:	4313      	orrs	r3, r2
 80064ec:	837b      	strh	r3, [r7, #26]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 80064ee:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 80064f2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80064f6:	1ad3      	subs	r3, r2, r3
 80064f8:	ee07 3a90 	vmov	s15, r3
 80064fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006500:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8006504:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8006508:	1ad3      	subs	r3, r2, r3
 800650a:	ee07 3a90 	vmov	s15, r3
 800650e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006512:	ee67 6a27 	vmul.f32	s13, s14, s15
 8006516:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800651a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800651e:	1ad3      	subs	r3, r2, r3
 8006520:	ee07 3a90 	vmov	s15, r3
 8006524:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006528:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800652c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8006530:	ee07 3a90 	vmov	s15, r3
 8006534:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006538:	ee77 7a27 	vadd.f32	s15, s14, s15
 800653c:	edc7 7a05 	vstr	s15, [r7, #20]
  tmp_f *= 10.0f;
 8006540:	edd7 7a05 	vldr	s15, [r7, #20]
 8006544:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8006548:	ee67 7a87 	vmul.f32	s15, s15, s14
 800654c:	edc7 7a05 	vstr	s15, [r7, #20]

  *value = ( int16_t )tmp_f;
 8006550:	edd7 7a05 	vldr	s15, [r7, #20]
 8006554:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006558:	ee17 3a90 	vmov	r3, s15
 800655c:	b21a      	sxth	r2, r3
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	801a      	strh	r2, [r3, #0]

  return HTS221_OK;
 8006562:	2300      	movs	r3, #0
}
 8006564:	4618      	mov	r0, r3
 8006566:	3728      	adds	r7, #40	@ 0x28
 8006568:	46bd      	mov	sp, r7
 800656a:	bd80      	pop	{r7, pc}

0800656c <HTS221_Get_DataStatus>:
* @param  temperature pointer to the returned temperature data status [HTS221_SET/HTS221_RESET].
*         This parameter is a pointer to @ref HTS221_BitStatus_et.
* @retval Error code [HTS221_OK, HTS221_ERROR].
*/
HTS221_Error_et HTS221_Get_DataStatus(void *handle, HTS221_BitStatus_et* humidity, HTS221_BitStatus_et* temperature)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b086      	sub	sp, #24
 8006570:	af00      	add	r7, sp, #0
 8006572:	60f8      	str	r0, [r7, #12]
 8006574:	60b9      	str	r1, [r7, #8]
 8006576:	607a      	str	r2, [r7, #4]
  uint8_t tmp;

  if(HTS221_ReadReg(handle, HTS221_STATUS_REG, 1, &tmp))
 8006578:	f107 0317 	add.w	r3, r7, #23
 800657c:	2201      	movs	r2, #1
 800657e:	2127      	movs	r1, #39	@ 0x27
 8006580:	68f8      	ldr	r0, [r7, #12]
 8006582:	f7ff fe56 	bl	8006232 <HTS221_ReadReg>
 8006586:	4603      	mov	r3, r0
 8006588:	2b00      	cmp	r3, #0
 800658a:	d001      	beq.n	8006590 <HTS221_Get_DataStatus+0x24>
    return HTS221_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	e00d      	b.n	80065ac <HTS221_Get_DataStatus+0x40>

  *humidity = (HTS221_BitStatus_et)((tmp & HTS221_HDA_MASK) >> HTS221_H_DA_BIT);
 8006590:	7dfb      	ldrb	r3, [r7, #23]
 8006592:	105b      	asrs	r3, r3, #1
 8006594:	f003 0301 	and.w	r3, r3, #1
 8006598:	b2da      	uxtb	r2, r3
 800659a:	68bb      	ldr	r3, [r7, #8]
 800659c:	701a      	strb	r2, [r3, #0]
  *temperature = (HTS221_BitStatus_et)(tmp & HTS221_TDA_MASK);
 800659e:	7dfb      	ldrb	r3, [r7, #23]
 80065a0:	f003 0301 	and.w	r3, r3, #1
 80065a4:	b2da      	uxtb	r2, r3
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	701a      	strb	r2, [r3, #0]

  return HTS221_OK;
 80065aa:	2300      	movs	r3, #0
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3718      	adds	r7, #24
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}

080065b4 <HTS221_Activate>:
* @param  *handle Device handle.
* @param  void.
* @retval Error code [HTS221_OK, HTS221_ERROR].
*/
HTS221_Error_et HTS221_Activate(void *handle)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b084      	sub	sp, #16
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  uint8_t tmp;

  if(HTS221_ReadReg(handle, HTS221_CTRL_REG1, 1, &tmp))
 80065bc:	f107 030f 	add.w	r3, r7, #15
 80065c0:	2201      	movs	r2, #1
 80065c2:	2120      	movs	r1, #32
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f7ff fe34 	bl	8006232 <HTS221_ReadReg>
 80065ca:	4603      	mov	r3, r0
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d001      	beq.n	80065d4 <HTS221_Activate+0x20>
    return HTS221_ERROR;
 80065d0:	2301      	movs	r3, #1
 80065d2:	e011      	b.n	80065f8 <HTS221_Activate+0x44>

  tmp |= HTS221_PD_MASK;
 80065d4:	7bfb      	ldrb	r3, [r7, #15]
 80065d6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80065da:	b2db      	uxtb	r3, r3
 80065dc:	73fb      	strb	r3, [r7, #15]

  if(HTS221_WriteReg(handle, HTS221_CTRL_REG1, 1, &tmp))
 80065de:	f107 030f 	add.w	r3, r7, #15
 80065e2:	2201      	movs	r2, #1
 80065e4:	2120      	movs	r1, #32
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f7ff fe3c 	bl	8006264 <HTS221_WriteReg>
 80065ec:	4603      	mov	r3, r0
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d001      	beq.n	80065f6 <HTS221_Activate+0x42>
    return HTS221_ERROR;
 80065f2:	2301      	movs	r3, #1
 80065f4:	e000      	b.n	80065f8 <HTS221_Activate+0x44>

  return HTS221_OK;
 80065f6:	2300      	movs	r3, #0
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3710      	adds	r7, #16
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}

08006600 <HTS221_DeActivate>:
* @brief  Put the sensor in power down mode.
* @param  *handle Device handle.
* @retval Error code [HTS221_OK, HTS221_ERROR].
*/
HTS221_Error_et HTS221_DeActivate(void *handle)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b084      	sub	sp, #16
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
  uint8_t tmp;

  if(HTS221_ReadReg(handle, HTS221_CTRL_REG1, 1, &tmp))
 8006608:	f107 030f 	add.w	r3, r7, #15
 800660c:	2201      	movs	r2, #1
 800660e:	2120      	movs	r1, #32
 8006610:	6878      	ldr	r0, [r7, #4]
 8006612:	f7ff fe0e 	bl	8006232 <HTS221_ReadReg>
 8006616:	4603      	mov	r3, r0
 8006618:	2b00      	cmp	r3, #0
 800661a:	d001      	beq.n	8006620 <HTS221_DeActivate+0x20>
    return HTS221_ERROR;
 800661c:	2301      	movs	r3, #1
 800661e:	e011      	b.n	8006644 <HTS221_DeActivate+0x44>

  tmp &= ~HTS221_PD_MASK;
 8006620:	7bfb      	ldrb	r3, [r7, #15]
 8006622:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006626:	b2db      	uxtb	r3, r3
 8006628:	73fb      	strb	r3, [r7, #15]

  if(HTS221_WriteReg(handle, HTS221_CTRL_REG1, 1, &tmp))
 800662a:	f107 030f 	add.w	r3, r7, #15
 800662e:	2201      	movs	r2, #1
 8006630:	2120      	movs	r1, #32
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	f7ff fe16 	bl	8006264 <HTS221_WriteReg>
 8006638:	4603      	mov	r3, r0
 800663a:	2b00      	cmp	r3, #0
 800663c:	d001      	beq.n	8006642 <HTS221_DeActivate+0x42>
    return HTS221_ERROR;
 800663e:	2301      	movs	r3, #1
 8006640:	e000      	b.n	8006644 <HTS221_DeActivate+0x44>

  return HTS221_OK;
 8006642:	2300      	movs	r3, #0
}
 8006644:	4618      	mov	r0, r3
 8006646:	3710      	adds	r7, #16
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}

0800664c <HTS221_Set_BduMode>:
* @param  status can be HTS221_DISABLE: output data registers are continuously updated.
*         This parameter is a @ref HTS221_BitStatus_et.
* @retval Error code [HTS221_OK, HTS221_ERROR].
*/
HTS221_Error_et HTS221_Set_BduMode(void *handle, HTS221_State_et status)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b084      	sub	sp, #16
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
 8006654:	460b      	mov	r3, r1
 8006656:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  HTS221_assert_param(IS_HTS221_State(status));
 8006658:	78fb      	ldrb	r3, [r7, #3]
 800665a:	2b01      	cmp	r3, #1
 800665c:	d007      	beq.n	800666e <HTS221_Set_BduMode+0x22>
 800665e:	78fb      	ldrb	r3, [r7, #3]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d004      	beq.n	800666e <HTS221_Set_BduMode+0x22>
 8006664:	f240 215f 	movw	r1, #607	@ 0x25f
 8006668:	4817      	ldr	r0, [pc, #92]	@ (80066c8 <HTS221_Set_BduMode+0x7c>)
 800666a:	f000 f88d 	bl	8006788 <HTS221_assert_failed>

  if(HTS221_ReadReg(handle, HTS221_CTRL_REG1, 1, &tmp))
 800666e:	f107 030f 	add.w	r3, r7, #15
 8006672:	2201      	movs	r2, #1
 8006674:	2120      	movs	r1, #32
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f7ff fddb 	bl	8006232 <HTS221_ReadReg>
 800667c:	4603      	mov	r3, r0
 800667e:	2b00      	cmp	r3, #0
 8006680:	d001      	beq.n	8006686 <HTS221_Set_BduMode+0x3a>
    return HTS221_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	e01b      	b.n	80066be <HTS221_Set_BduMode+0x72>

  tmp &= ~HTS221_BDU_MASK;
 8006686:	7bfb      	ldrb	r3, [r7, #15]
 8006688:	f023 0304 	bic.w	r3, r3, #4
 800668c:	b2db      	uxtb	r3, r3
 800668e:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)status) << HTS221_BDU_BIT;
 8006690:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006694:	009b      	lsls	r3, r3, #2
 8006696:	b25a      	sxtb	r2, r3
 8006698:	7bfb      	ldrb	r3, [r7, #15]
 800669a:	b25b      	sxtb	r3, r3
 800669c:	4313      	orrs	r3, r2
 800669e:	b25b      	sxtb	r3, r3
 80066a0:	b2db      	uxtb	r3, r3
 80066a2:	73fb      	strb	r3, [r7, #15]

  if(HTS221_WriteReg(handle, HTS221_CTRL_REG1, 1, &tmp))
 80066a4:	f107 030f 	add.w	r3, r7, #15
 80066a8:	2201      	movs	r2, #1
 80066aa:	2120      	movs	r1, #32
 80066ac:	6878      	ldr	r0, [r7, #4]
 80066ae:	f7ff fdd9 	bl	8006264 <HTS221_WriteReg>
 80066b2:	4603      	mov	r3, r0
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d001      	beq.n	80066bc <HTS221_Set_BduMode+0x70>
    return HTS221_ERROR;
 80066b8:	2301      	movs	r3, #1
 80066ba:	e000      	b.n	80066be <HTS221_Set_BduMode+0x72>

  return HTS221_OK;
 80066bc:	2300      	movs	r3, #0
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3710      	adds	r7, #16
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
 80066c6:	bf00      	nop
 80066c8:	0801bc58 	.word	0x0801bc58

080066cc <HTS221_Set_Odr>:
* @param  odr is the output data rate mode.
*         This parameter is a @ref HTS221_Odr_et.
* @retval Error code [HTS221_OK, HTS221_ERROR].
*/
HTS221_Error_et HTS221_Set_Odr(void *handle, HTS221_Odr_et odr)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b084      	sub	sp, #16
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
 80066d4:	460b      	mov	r3, r1
 80066d6:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  HTS221_assert_param(IS_HTS221_ODR(odr));
 80066d8:	78fb      	ldrb	r3, [r7, #3]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d00d      	beq.n	80066fa <HTS221_Set_Odr+0x2e>
 80066de:	78fb      	ldrb	r3, [r7, #3]
 80066e0:	2b01      	cmp	r3, #1
 80066e2:	d00a      	beq.n	80066fa <HTS221_Set_Odr+0x2e>
 80066e4:	78fb      	ldrb	r3, [r7, #3]
 80066e6:	2b02      	cmp	r3, #2
 80066e8:	d007      	beq.n	80066fa <HTS221_Set_Odr+0x2e>
 80066ea:	78fb      	ldrb	r3, [r7, #3]
 80066ec:	2b03      	cmp	r3, #3
 80066ee:	d004      	beq.n	80066fa <HTS221_Set_Odr+0x2e>
 80066f0:	f240 21b6 	movw	r1, #694	@ 0x2b6
 80066f4:	4814      	ldr	r0, [pc, #80]	@ (8006748 <HTS221_Set_Odr+0x7c>)
 80066f6:	f000 f847 	bl	8006788 <HTS221_assert_failed>

  if(HTS221_ReadReg(handle, HTS221_CTRL_REG1, 1, &tmp))
 80066fa:	f107 030f 	add.w	r3, r7, #15
 80066fe:	2201      	movs	r2, #1
 8006700:	2120      	movs	r1, #32
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f7ff fd95 	bl	8006232 <HTS221_ReadReg>
 8006708:	4603      	mov	r3, r0
 800670a:	2b00      	cmp	r3, #0
 800670c:	d001      	beq.n	8006712 <HTS221_Set_Odr+0x46>
    return HTS221_ERROR;
 800670e:	2301      	movs	r3, #1
 8006710:	e016      	b.n	8006740 <HTS221_Set_Odr+0x74>

  tmp &= ~HTS221_ODR_MASK;
 8006712:	7bfb      	ldrb	r3, [r7, #15]
 8006714:	f023 0303 	bic.w	r3, r3, #3
 8006718:	b2db      	uxtb	r3, r3
 800671a:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)odr;
 800671c:	7bfa      	ldrb	r2, [r7, #15]
 800671e:	78fb      	ldrb	r3, [r7, #3]
 8006720:	4313      	orrs	r3, r2
 8006722:	b2db      	uxtb	r3, r3
 8006724:	73fb      	strb	r3, [r7, #15]

  if(HTS221_WriteReg(handle, HTS221_CTRL_REG1, 1, &tmp))
 8006726:	f107 030f 	add.w	r3, r7, #15
 800672a:	2201      	movs	r2, #1
 800672c:	2120      	movs	r1, #32
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f7ff fd98 	bl	8006264 <HTS221_WriteReg>
 8006734:	4603      	mov	r3, r0
 8006736:	2b00      	cmp	r3, #0
 8006738:	d001      	beq.n	800673e <HTS221_Set_Odr+0x72>
    return HTS221_ERROR;
 800673a:	2301      	movs	r3, #1
 800673c:	e000      	b.n	8006740 <HTS221_Set_Odr+0x74>

  return HTS221_OK;
 800673e:	2300      	movs	r3, #0
}
 8006740:	4618      	mov	r0, r3
 8006742:	3710      	adds	r7, #16
 8006744:	46bd      	mov	sp, r7
 8006746:	bd80      	pop	{r7, pc}
 8006748:	0801bc58 	.word	0x0801bc58

0800674c <HTS221_Get_Odr>:
* @param  *handle Device handle.
* @param  Pointer to the returned value with output data rate mode.
* @retval Error code [HTS221_OK, HTS221_ERROR].
*/
HTS221_Error_et HTS221_Get_Odr(void *handle, HTS221_Odr_et* odr)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b084      	sub	sp, #16
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
 8006754:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(HTS221_ReadReg(handle, HTS221_CTRL_REG1, 1, &tmp))
 8006756:	f107 030f 	add.w	r3, r7, #15
 800675a:	2201      	movs	r2, #1
 800675c:	2120      	movs	r1, #32
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f7ff fd67 	bl	8006232 <HTS221_ReadReg>
 8006764:	4603      	mov	r3, r0
 8006766:	2b00      	cmp	r3, #0
 8006768:	d001      	beq.n	800676e <HTS221_Get_Odr+0x22>
    return HTS221_ERROR;
 800676a:	2301      	movs	r3, #1
 800676c:	e008      	b.n	8006780 <HTS221_Get_Odr+0x34>

  tmp &= HTS221_ODR_MASK;
 800676e:	7bfb      	ldrb	r3, [r7, #15]
 8006770:	f003 0303 	and.w	r3, r3, #3
 8006774:	b2db      	uxtb	r3, r3
 8006776:	73fb      	strb	r3, [r7, #15]
  *odr = (HTS221_Odr_et)tmp;
 8006778:	7bfa      	ldrb	r2, [r7, #15]
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	701a      	strb	r2, [r3, #0]

  return HTS221_OK;
 800677e:	2300      	movs	r3, #0
}
 8006780:	4618      	mov	r0, r3
 8006782:	3710      	adds	r7, #16
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}

08006788 <HTS221_assert_failed>:
* @param file: pointer to the source file name
* @param line: assert_param error line source number
* @retval : None
*/
void HTS221_assert_failed(uint8_t* file, uint32_t line)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b082      	sub	sp, #8
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	6039      	str	r1, [r7, #0]
  /* User can add his own implementation to report the file name and line number */
  printf("Wrong parameters value: file %s on line %d\r\n", file, (int)line);
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	461a      	mov	r2, r3
 8006796:	6879      	ldr	r1, [r7, #4]
 8006798:	4802      	ldr	r0, [pc, #8]	@ (80067a4 <HTS221_assert_failed+0x1c>)
 800679a:	f013 fb41 	bl	8019e20 <iprintf>

  /* Infinite loop */
  while (1)
 800679e:	bf00      	nop
 80067a0:	e7fd      	b.n	800679e <HTS221_assert_failed+0x16>
 80067a2:	bf00      	nop
 80067a4:	0801bcc0 	.word	0x0801bcc0

080067a8 <HTS221_H_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Init( DrvContextTypeDef *handle )
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b082      	sub	sp, #8
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]

  /* Check if the HTS221 temperature sensor is already initialized. */
  /* If yes, skip the initialize function, if not call initialize function */
  if ((((HTS221_H_Data_t *)(((HUMIDITY_Data_t *)(handle->pData))->pComponentData))->comboData->isTempInitialized == 0))
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	785b      	ldrb	r3, [r3, #1]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d107      	bne.n	80067ce <HTS221_H_Init+0x26>
  {
    if(HTS221_Init(handle) == COMPONENT_ERROR)
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f000 fa68 	bl	8006c94 <HTS221_Init>
 80067c4:	4603      	mov	r3, r0
 80067c6:	2b01      	cmp	r3, #1
 80067c8:	d101      	bne.n	80067ce <HTS221_H_Init+0x26>
    {
      return COMPONENT_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	e009      	b.n	80067e2 <HTS221_H_Init+0x3a>
    }
  }

  ((HTS221_H_Data_t *)(((HUMIDITY_Data_t *)(handle->pData))->pComponentData))->comboData->isHumInitialized = 1;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	2201      	movs	r2, #1
 80067d8:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 1;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2201      	movs	r2, #1
 80067de:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 80067e0:	2300      	movs	r3, #0
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	3708      	adds	r7, #8
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}

080067ea <HTS221_H_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_DeInit( DrvContextTypeDef *handle )
{
 80067ea:	b580      	push	{r7, lr}
 80067ec:	b082      	sub	sp, #8
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	6078      	str	r0, [r7, #4]

  /* Check if the HTS221 temperature sensor is already initialized. */
  /* If yes, skip the deinitialize function, if not call deinitialize function */
  if ((((HTS221_H_Data_t *)(((HUMIDITY_Data_t *)(handle->pData))->pComponentData))->comboData->isTempInitialized == 0))
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	785b      	ldrb	r3, [r3, #1]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d107      	bne.n	8006810 <HTS221_H_DeInit+0x26>
  {
    if(HTS221_H_Sensor_Disable(handle) == COMPONENT_ERROR)
 8006800:	6878      	ldr	r0, [r7, #4]
 8006802:	f000 f83a 	bl	800687a <HTS221_H_Sensor_Disable>
 8006806:	4603      	mov	r3, r0
 8006808:	2b01      	cmp	r3, #1
 800680a:	d101      	bne.n	8006810 <HTS221_H_DeInit+0x26>
    {
      return COMPONENT_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	e009      	b.n	8006824 <HTS221_H_DeInit+0x3a>
    }
  }

  ((HTS221_H_Data_t *)(((HUMIDITY_Data_t *)(handle->pData))->pComponentData))->comboData->isHumInitialized = 0;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	689b      	ldr	r3, [r3, #8]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	2200      	movs	r2, #0
 800681a:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 0;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2200      	movs	r2, #0
 8006820:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8006822:	2300      	movs	r3, #0
}
 8006824:	4618      	mov	r0, r3
 8006826:	3708      	adds	r7, #8
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}

0800682c <HTS221_H_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Sensor_Enable( DrvContextTypeDef *handle )
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b082      	sub	sp, #8
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	799b      	ldrb	r3, [r3, #6]
 8006838:	2b01      	cmp	r3, #1
 800683a:	d101      	bne.n	8006840 <HTS221_H_Sensor_Enable+0x14>
  {
    return COMPONENT_OK;
 800683c:	2300      	movs	r3, #0
 800683e:	e018      	b.n	8006872 <HTS221_H_Sensor_Enable+0x46>
  }

  /* Check if the HTS221 temperature sensor is already enabled. */
  /* If yes, skip the enable function, if not call enable function */
  if((((HTS221_H_Data_t *)(((HUMIDITY_Data_t *)(handle->pData))->pComponentData))->comboData->isTempEnabled == 0))
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	78db      	ldrb	r3, [r3, #3]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d107      	bne.n	800685e <HTS221_H_Sensor_Enable+0x32>
  {
    if(HTS221_Sensor_Enable(handle) == COMPONENT_ERROR)
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f000 fa4b 	bl	8006cea <HTS221_Sensor_Enable>
 8006854:	4603      	mov	r3, r0
 8006856:	2b01      	cmp	r3, #1
 8006858:	d101      	bne.n	800685e <HTS221_H_Sensor_Enable+0x32>
    {
      return COMPONENT_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	e009      	b.n	8006872 <HTS221_H_Sensor_Enable+0x46>
    }
  }

  ((HTS221_H_Data_t *)(((HUMIDITY_Data_t *)(handle->pData))->pComponentData))->comboData->isHumEnabled = 1;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	689b      	ldr	r3, [r3, #8]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	2201      	movs	r2, #1
 8006868:	709a      	strb	r2, [r3, #2]

  handle->isEnabled = 1;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2201      	movs	r2, #1
 800686e:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8006870:	2300      	movs	r3, #0
}
 8006872:	4618      	mov	r0, r3
 8006874:	3708      	adds	r7, #8
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}

0800687a <HTS221_H_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Sensor_Disable( DrvContextTypeDef *handle )
{
 800687a:	b580      	push	{r7, lr}
 800687c:	b082      	sub	sp, #8
 800687e:	af00      	add	r7, sp, #0
 8006880:	6078      	str	r0, [r7, #4]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	799b      	ldrb	r3, [r3, #6]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d101      	bne.n	800688e <HTS221_H_Sensor_Disable+0x14>
  {
    return COMPONENT_OK;
 800688a:	2300      	movs	r3, #0
 800688c:	e018      	b.n	80068c0 <HTS221_H_Sensor_Disable+0x46>
  }

  /* Check if the HTS221 temperature sensor is still enabled. */
  /* If yes, skip the disable function, if not call disable function */
  if((((HTS221_H_Data_t *)(((HUMIDITY_Data_t *)(handle->pData))->pComponentData))->comboData->isTempEnabled == 0))
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	689b      	ldr	r3, [r3, #8]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	78db      	ldrb	r3, [r3, #3]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d107      	bne.n	80068ac <HTS221_H_Sensor_Disable+0x32>
  {
    if(HTS221_Sensor_Disable(handle) == COMPONENT_ERROR)
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f000 fa35 	bl	8006d0c <HTS221_Sensor_Disable>
 80068a2:	4603      	mov	r3, r0
 80068a4:	2b01      	cmp	r3, #1
 80068a6:	d101      	bne.n	80068ac <HTS221_H_Sensor_Disable+0x32>
    {
      return COMPONENT_ERROR;
 80068a8:	2301      	movs	r3, #1
 80068aa:	e009      	b.n	80068c0 <HTS221_H_Sensor_Disable+0x46>
    }
  }

  ((HTS221_H_Data_t *)(((HUMIDITY_Data_t *)(handle->pData))->pComponentData))->comboData->isHumEnabled = 0;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	689b      	ldr	r3, [r3, #8]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	2200      	movs	r2, #0
 80068b6:	709a      	strb	r2, [r3, #2]

  handle->isEnabled = 0;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2200      	movs	r2, #0
 80068bc:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80068be:	2300      	movs	r3, #0
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	3708      	adds	r7, #8
 80068c4:	46bd      	mov	sp, r7
 80068c6:	bd80      	pop	{r7, pc}

080068c8 <HTS221_H_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b082      	sub	sp, #8
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
 80068d0:	6039      	str	r1, [r7, #0]

  return HTS221_Get_WhoAmI( handle, who_am_i );
 80068d2:	6839      	ldr	r1, [r7, #0]
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f000 fa2a 	bl	8006d2e <HTS221_Get_WhoAmI>
 80068da:	4603      	mov	r3, r0
}
 80068dc:	4618      	mov	r0, r3
 80068de:	3708      	adds	r7, #8
 80068e0:	46bd      	mov	sp, r7
 80068e2:	bd80      	pop	{r7, pc}

080068e4 <HTS221_H_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Check_WhoAmI( DrvContextTypeDef *handle )
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b082      	sub	sp, #8
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]

  return HTS221_Check_WhoAmI( handle );
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f000 fa31 	bl	8006d54 <HTS221_Check_WhoAmI>
 80068f2:	4603      	mov	r3, r0
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	3708      	adds	r7, #8
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bd80      	pop	{r7, pc}

080068fc <HTS221_H_Get_Hum>:
 * @param humidity pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Get_Hum( DrvContextTypeDef *handle, float *humidity )
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b082      	sub	sp, #8
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	6039      	str	r1, [r7, #0]

  return HTS221_Get_Hum( handle, humidity );
 8006906:	6839      	ldr	r1, [r7, #0]
 8006908:	6878      	ldr	r0, [r7, #4]
 800690a:	f000 fa40 	bl	8006d8e <HTS221_Get_Hum>
 800690e:	4603      	mov	r3, r0
}
 8006910:	4618      	mov	r0, r3
 8006912:	3708      	adds	r7, #8
 8006914:	46bd      	mov	sp, r7
 8006916:	bd80      	pop	{r7, pc}

08006918 <HTS221_H_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b082      	sub	sp, #8
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
 8006920:	6039      	str	r1, [r7, #0]

  return HTS221_Get_ODR( handle, odr );
 8006922:	6839      	ldr	r1, [r7, #0]
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f000 fa79 	bl	8006e1c <HTS221_Get_ODR>
 800692a:	4603      	mov	r3, r0
}
 800692c:	4618      	mov	r0, r3
 800692e:	3708      	adds	r7, #8
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}

08006934 <HTS221_H_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b082      	sub	sp, #8
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
 800693c:	460b      	mov	r3, r1
 800693e:	70fb      	strb	r3, [r7, #3]

  return HTS221_Set_ODR( handle, odr );
 8006940:	78fb      	ldrb	r3, [r7, #3]
 8006942:	4619      	mov	r1, r3
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f000 faa9 	bl	8006e9c <HTS221_Set_ODR>
 800694a:	4603      	mov	r3, r0
}
 800694c:	4618      	mov	r0, r3
 800694e:	3708      	adds	r7, #8
 8006950:	46bd      	mov	sp, r7
 8006952:	bd80      	pop	{r7, pc}

08006954 <HTS221_H_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b082      	sub	sp, #8
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
 800695c:	ed87 0a00 	vstr	s0, [r7]

  return HTS221_Set_ODR_Value( handle, odr );
 8006960:	ed97 0a00 	vldr	s0, [r7]
 8006964:	6878      	ldr	r0, [r7, #4]
 8006966:	f000 facf 	bl	8006f08 <HTS221_Set_ODR_Value>
 800696a:	4603      	mov	r3, r0
}
 800696c:	4618      	mov	r0, r3
 800696e:	3708      	adds	r7, #8
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}

08006974 <HTS221_H_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b084      	sub	sp, #16
 8006978:	af00      	add	r7, sp, #0
 800697a:	60f8      	str	r0, [r7, #12]
 800697c:	460b      	mov	r3, r1
 800697e:	607a      	str	r2, [r7, #4]
 8006980:	72fb      	strb	r3, [r7, #11]

  if ( HTS221_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8006982:	7afb      	ldrb	r3, [r7, #11]
 8006984:	687a      	ldr	r2, [r7, #4]
 8006986:	4619      	mov	r1, r3
 8006988:	68f8      	ldr	r0, [r7, #12]
 800698a:	f000 faea 	bl	8006f62 <HTS221_Read_Reg>
 800698e:	4603      	mov	r3, r0
 8006990:	2b01      	cmp	r3, #1
 8006992:	d101      	bne.n	8006998 <HTS221_H_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	e000      	b.n	800699a <HTS221_H_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8006998:	2300      	movs	r3, #0
}
 800699a:	4618      	mov	r0, r3
 800699c:	3710      	adds	r7, #16
 800699e:	46bd      	mov	sp, r7
 80069a0:	bd80      	pop	{r7, pc}

080069a2 <HTS221_H_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 80069a2:	b580      	push	{r7, lr}
 80069a4:	b082      	sub	sp, #8
 80069a6:	af00      	add	r7, sp, #0
 80069a8:	6078      	str	r0, [r7, #4]
 80069aa:	460b      	mov	r3, r1
 80069ac:	70fb      	strb	r3, [r7, #3]
 80069ae:	4613      	mov	r3, r2
 80069b0:	70bb      	strb	r3, [r7, #2]

  if ( HTS221_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 80069b2:	78ba      	ldrb	r2, [r7, #2]
 80069b4:	78fb      	ldrb	r3, [r7, #3]
 80069b6:	4619      	mov	r1, r3
 80069b8:	6878      	ldr	r0, [r7, #4]
 80069ba:	f000 fae9 	bl	8006f90 <HTS221_Write_Reg>
 80069be:	4603      	mov	r3, r0
 80069c0:	2b01      	cmp	r3, #1
 80069c2:	d101      	bne.n	80069c8 <HTS221_H_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 80069c4:	2301      	movs	r3, #1
 80069c6:	e000      	b.n	80069ca <HTS221_H_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 80069c8:	2300      	movs	r3, #0
}
 80069ca:	4618      	mov	r0, r3
 80069cc:	3708      	adds	r7, #8
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}

080069d2 <HTS221_H_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_H_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 80069d2:	b580      	push	{r7, lr}
 80069d4:	b084      	sub	sp, #16
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	6078      	str	r0, [r7, #4]
 80069da:	6039      	str	r1, [r7, #0]

  HTS221_BitStatus_et hum_status_raw;
  HTS221_BitStatus_et temp_status_raw;

  if ( HTS221_Get_DataStatus( (void *)handle, &hum_status_raw, &temp_status_raw ) == HTS221_ERROR )
 80069dc:	f107 020e 	add.w	r2, r7, #14
 80069e0:	f107 030f 	add.w	r3, r7, #15
 80069e4:	4619      	mov	r1, r3
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	f7ff fdc0 	bl	800656c <HTS221_Get_DataStatus>
 80069ec:	4603      	mov	r3, r0
 80069ee:	2b01      	cmp	r3, #1
 80069f0:	d101      	bne.n	80069f6 <HTS221_H_Get_DRDY_Status+0x24>
  {
    return COMPONENT_ERROR;
 80069f2:	2301      	movs	r3, #1
 80069f4:	e00f      	b.n	8006a16 <HTS221_H_Get_DRDY_Status+0x44>
  }

  switch( hum_status_raw )
 80069f6:	7bfb      	ldrb	r3, [r7, #15]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d005      	beq.n	8006a08 <HTS221_H_Get_DRDY_Status+0x36>
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d107      	bne.n	8006a10 <HTS221_H_Get_DRDY_Status+0x3e>
  {
    case HTS221_SET:
      *status = 1;
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	2201      	movs	r2, #1
 8006a04:	701a      	strb	r2, [r3, #0]
      break;
 8006a06:	e005      	b.n	8006a14 <HTS221_H_Get_DRDY_Status+0x42>
    case HTS221_RESET:
      *status = 0;
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	701a      	strb	r2, [r3, #0]
      break;
 8006a0e:	e001      	b.n	8006a14 <HTS221_H_Get_DRDY_Status+0x42>
    default:
      return COMPONENT_ERROR;
 8006a10:	2301      	movs	r3, #1
 8006a12:	e000      	b.n	8006a16 <HTS221_H_Get_DRDY_Status+0x44>
  }

  return COMPONENT_OK;
 8006a14:	2300      	movs	r3, #0
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3710      	adds	r7, #16
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}

08006a1e <HTS221_T_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Init( DrvContextTypeDef *handle )
{
 8006a1e:	b580      	push	{r7, lr}
 8006a20:	b082      	sub	sp, #8
 8006a22:	af00      	add	r7, sp, #0
 8006a24:	6078      	str	r0, [r7, #4]

  /* Check if the HTS221 humidity sensor is already initialized. */
  /* If yes, skip the initialize function, if not call initialize function */
  if((((HTS221_T_Data_t *)(((TEMPERATURE_Data_t *)(handle->pData))->pComponentData))->comboData->isHumInitialized == 0))
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	689b      	ldr	r3, [r3, #8]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	781b      	ldrb	r3, [r3, #0]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d107      	bne.n	8006a44 <HTS221_T_Init+0x26>
  {
    if(HTS221_Init(handle) == COMPONENT_ERROR)
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	f000 f92d 	bl	8006c94 <HTS221_Init>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d101      	bne.n	8006a44 <HTS221_T_Init+0x26>
    {
      return COMPONENT_ERROR;
 8006a40:	2301      	movs	r3, #1
 8006a42:	e009      	b.n	8006a58 <HTS221_T_Init+0x3a>
    }
  }

  ((HTS221_T_Data_t *)(((TEMPERATURE_Data_t *)(handle->pData))->pComponentData))->comboData->isTempInitialized = 1;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	689b      	ldr	r3, [r3, #8]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	2201      	movs	r2, #1
 8006a4e:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 1;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2201      	movs	r2, #1
 8006a54:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8006a56:	2300      	movs	r3, #0
}
 8006a58:	4618      	mov	r0, r3
 8006a5a:	3708      	adds	r7, #8
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bd80      	pop	{r7, pc}

08006a60 <HTS221_T_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_DeInit( DrvContextTypeDef *handle )
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b082      	sub	sp, #8
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]

  /* Check if the HTS221 humidity sensor is already initialized. */
  /* If yes, skip the deinitialize function, if not call deinitialize function */
  if((((HTS221_T_Data_t *)(((TEMPERATURE_Data_t *)(handle->pData))->pComponentData))->comboData->isHumInitialized == 0))
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	689b      	ldr	r3, [r3, #8]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	781b      	ldrb	r3, [r3, #0]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d107      	bne.n	8006a86 <HTS221_T_DeInit+0x26>
  {
    if(HTS221_T_Sensor_Disable(handle) == COMPONENT_ERROR)
 8006a76:	6878      	ldr	r0, [r7, #4]
 8006a78:	f000 f83a 	bl	8006af0 <HTS221_T_Sensor_Disable>
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	2b01      	cmp	r3, #1
 8006a80:	d101      	bne.n	8006a86 <HTS221_T_DeInit+0x26>
    {
      return COMPONENT_ERROR;
 8006a82:	2301      	movs	r3, #1
 8006a84:	e009      	b.n	8006a9a <HTS221_T_DeInit+0x3a>
    }
  }

  ((HTS221_T_Data_t *)(((TEMPERATURE_Data_t *)(handle->pData))->pComponentData))->comboData->isTempInitialized = 0;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 0;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2200      	movs	r2, #0
 8006a96:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8006a98:	2300      	movs	r3, #0
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	3708      	adds	r7, #8
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}

08006aa2 <HTS221_T_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Sensor_Enable( DrvContextTypeDef *handle )
{
 8006aa2:	b580      	push	{r7, lr}
 8006aa4:	b082      	sub	sp, #8
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	6078      	str	r0, [r7, #4]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	799b      	ldrb	r3, [r3, #6]
 8006aae:	2b01      	cmp	r3, #1
 8006ab0:	d101      	bne.n	8006ab6 <HTS221_T_Sensor_Enable+0x14>
  {
    return COMPONENT_OK;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	e018      	b.n	8006ae8 <HTS221_T_Sensor_Enable+0x46>
  }

  /* Check if the HTS221 humidity sensor is already enabled. */
  /* If yes, skip the enable function, if not call enable function */
  if((((HTS221_T_Data_t *)(((TEMPERATURE_Data_t *)(handle->pData))->pComponentData))->comboData->isHumEnabled == 0))
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	789b      	ldrb	r3, [r3, #2]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d107      	bne.n	8006ad4 <HTS221_T_Sensor_Enable+0x32>
  {
    if(HTS221_Sensor_Enable(handle) == COMPONENT_ERROR)
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	f000 f910 	bl	8006cea <HTS221_Sensor_Enable>
 8006aca:	4603      	mov	r3, r0
 8006acc:	2b01      	cmp	r3, #1
 8006ace:	d101      	bne.n	8006ad4 <HTS221_T_Sensor_Enable+0x32>
    {
      return COMPONENT_ERROR;
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	e009      	b.n	8006ae8 <HTS221_T_Sensor_Enable+0x46>
    }
  }

  ((HTS221_T_Data_t *)(((TEMPERATURE_Data_t *)(handle->pData))->pComponentData))->comboData->isTempEnabled = 1;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	689b      	ldr	r3, [r3, #8]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	2201      	movs	r2, #1
 8006ade:	70da      	strb	r2, [r3, #3]

  handle->isEnabled = 1;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8006ae6:	2300      	movs	r3, #0
}
 8006ae8:	4618      	mov	r0, r3
 8006aea:	3708      	adds	r7, #8
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}

08006af0 <HTS221_T_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Sensor_Disable( DrvContextTypeDef *handle )
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b082      	sub	sp, #8
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	799b      	ldrb	r3, [r3, #6]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d101      	bne.n	8006b04 <HTS221_T_Sensor_Disable+0x14>
  {
    return COMPONENT_OK;
 8006b00:	2300      	movs	r3, #0
 8006b02:	e018      	b.n	8006b36 <HTS221_T_Sensor_Disable+0x46>
  }

  /* Check if the HTS221 humidity sensor is still enabled. */
  /* If yes, skip the disable function, if not call disable function */
  if((((HTS221_T_Data_t *)(((TEMPERATURE_Data_t *)(handle->pData))->pComponentData))->comboData->isHumEnabled == 0))
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	689b      	ldr	r3, [r3, #8]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	789b      	ldrb	r3, [r3, #2]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d107      	bne.n	8006b22 <HTS221_T_Sensor_Disable+0x32>
  {
    if(HTS221_Sensor_Disable(handle) == COMPONENT_ERROR)
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f000 f8fa 	bl	8006d0c <HTS221_Sensor_Disable>
 8006b18:	4603      	mov	r3, r0
 8006b1a:	2b01      	cmp	r3, #1
 8006b1c:	d101      	bne.n	8006b22 <HTS221_T_Sensor_Disable+0x32>
    {
      return COMPONENT_ERROR;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	e009      	b.n	8006b36 <HTS221_T_Sensor_Disable+0x46>
    }
  }

  ((HTS221_T_Data_t *)(((TEMPERATURE_Data_t *)(handle->pData))->pComponentData))->comboData->isTempEnabled = 0;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	689b      	ldr	r3, [r3, #8]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	70da      	strb	r2, [r3, #3]

  handle->isEnabled = 0;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2200      	movs	r2, #0
 8006b32:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8006b34:	2300      	movs	r3, #0
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3708      	adds	r7, #8
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}

08006b3e <HTS221_T_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8006b3e:	b580      	push	{r7, lr}
 8006b40:	b082      	sub	sp, #8
 8006b42:	af00      	add	r7, sp, #0
 8006b44:	6078      	str	r0, [r7, #4]
 8006b46:	6039      	str	r1, [r7, #0]

  return HTS221_Get_WhoAmI( handle, who_am_i );
 8006b48:	6839      	ldr	r1, [r7, #0]
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f000 f8ef 	bl	8006d2e <HTS221_Get_WhoAmI>
 8006b50:	4603      	mov	r3, r0
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3708      	adds	r7, #8
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}

08006b5a <HTS221_T_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8006b5a:	b580      	push	{r7, lr}
 8006b5c:	b082      	sub	sp, #8
 8006b5e:	af00      	add	r7, sp, #0
 8006b60:	6078      	str	r0, [r7, #4]

  return HTS221_Check_WhoAmI( handle );
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f000 f8f6 	bl	8006d54 <HTS221_Check_WhoAmI>
 8006b68:	4603      	mov	r3, r0
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3708      	adds	r7, #8
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}

08006b72 <HTS221_T_Get_Temp>:
 * @param temperature pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Get_Temp( DrvContextTypeDef *handle, float *temperature )
{
 8006b72:	b580      	push	{r7, lr}
 8006b74:	b082      	sub	sp, #8
 8006b76:	af00      	add	r7, sp, #0
 8006b78:	6078      	str	r0, [r7, #4]
 8006b7a:	6039      	str	r1, [r7, #0]

  return HTS221_Get_Temp( handle, temperature );
 8006b7c:	6839      	ldr	r1, [r7, #0]
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 f928 	bl	8006dd4 <HTS221_Get_Temp>
 8006b84:	4603      	mov	r3, r0
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3708      	adds	r7, #8
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}

08006b8e <HTS221_T_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8006b8e:	b580      	push	{r7, lr}
 8006b90:	b082      	sub	sp, #8
 8006b92:	af00      	add	r7, sp, #0
 8006b94:	6078      	str	r0, [r7, #4]
 8006b96:	6039      	str	r1, [r7, #0]

  return HTS221_Get_ODR( handle, odr );
 8006b98:	6839      	ldr	r1, [r7, #0]
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f000 f93e 	bl	8006e1c <HTS221_Get_ODR>
 8006ba0:	4603      	mov	r3, r0
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3708      	adds	r7, #8
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}

08006baa <HTS221_T_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8006baa:	b580      	push	{r7, lr}
 8006bac:	b082      	sub	sp, #8
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
 8006bb2:	460b      	mov	r3, r1
 8006bb4:	70fb      	strb	r3, [r7, #3]

  return HTS221_Set_ODR( handle, odr );
 8006bb6:	78fb      	ldrb	r3, [r7, #3]
 8006bb8:	4619      	mov	r1, r3
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f000 f96e 	bl	8006e9c <HTS221_Set_ODR>
 8006bc0:	4603      	mov	r3, r0
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3708      	adds	r7, #8
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}

08006bca <HTS221_T_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8006bca:	b580      	push	{r7, lr}
 8006bcc:	b082      	sub	sp, #8
 8006bce:	af00      	add	r7, sp, #0
 8006bd0:	6078      	str	r0, [r7, #4]
 8006bd2:	ed87 0a00 	vstr	s0, [r7]

  return HTS221_Set_ODR_Value( handle, odr );
 8006bd6:	ed97 0a00 	vldr	s0, [r7]
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f000 f994 	bl	8006f08 <HTS221_Set_ODR_Value>
 8006be0:	4603      	mov	r3, r0
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3708      	adds	r7, #8
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}

08006bea <HTS221_T_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8006bea:	b580      	push	{r7, lr}
 8006bec:	b084      	sub	sp, #16
 8006bee:	af00      	add	r7, sp, #0
 8006bf0:	60f8      	str	r0, [r7, #12]
 8006bf2:	460b      	mov	r3, r1
 8006bf4:	607a      	str	r2, [r7, #4]
 8006bf6:	72fb      	strb	r3, [r7, #11]

  if ( HTS221_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8006bf8:	7afb      	ldrb	r3, [r7, #11]
 8006bfa:	687a      	ldr	r2, [r7, #4]
 8006bfc:	4619      	mov	r1, r3
 8006bfe:	68f8      	ldr	r0, [r7, #12]
 8006c00:	f000 f9af 	bl	8006f62 <HTS221_Read_Reg>
 8006c04:	4603      	mov	r3, r0
 8006c06:	2b01      	cmp	r3, #1
 8006c08:	d101      	bne.n	8006c0e <HTS221_T_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e000      	b.n	8006c10 <HTS221_T_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8006c0e:	2300      	movs	r3, #0
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	3710      	adds	r7, #16
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}

08006c18 <HTS221_T_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b082      	sub	sp, #8
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
 8006c20:	460b      	mov	r3, r1
 8006c22:	70fb      	strb	r3, [r7, #3]
 8006c24:	4613      	mov	r3, r2
 8006c26:	70bb      	strb	r3, [r7, #2]

  if ( HTS221_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8006c28:	78ba      	ldrb	r2, [r7, #2]
 8006c2a:	78fb      	ldrb	r3, [r7, #3]
 8006c2c:	4619      	mov	r1, r3
 8006c2e:	6878      	ldr	r0, [r7, #4]
 8006c30:	f000 f9ae 	bl	8006f90 <HTS221_Write_Reg>
 8006c34:	4603      	mov	r3, r0
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	d101      	bne.n	8006c3e <HTS221_T_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	e000      	b.n	8006c40 <HTS221_T_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8006c3e:	2300      	movs	r3, #0
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3708      	adds	r7, #8
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}

08006c48 <HTS221_T_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_T_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b084      	sub	sp, #16
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
 8006c50:	6039      	str	r1, [r7, #0]

  HTS221_BitStatus_et hum_status_raw;
  HTS221_BitStatus_et temp_status_raw;

  if ( HTS221_Get_DataStatus( (void *)handle, &hum_status_raw, &temp_status_raw ) == HTS221_ERROR )
 8006c52:	f107 020e 	add.w	r2, r7, #14
 8006c56:	f107 030f 	add.w	r3, r7, #15
 8006c5a:	4619      	mov	r1, r3
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f7ff fc85 	bl	800656c <HTS221_Get_DataStatus>
 8006c62:	4603      	mov	r3, r0
 8006c64:	2b01      	cmp	r3, #1
 8006c66:	d101      	bne.n	8006c6c <HTS221_T_Get_DRDY_Status+0x24>
  {
    return COMPONENT_ERROR;
 8006c68:	2301      	movs	r3, #1
 8006c6a:	e00f      	b.n	8006c8c <HTS221_T_Get_DRDY_Status+0x44>
  }

  switch( temp_status_raw )
 8006c6c:	7bbb      	ldrb	r3, [r7, #14]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d005      	beq.n	8006c7e <HTS221_T_Get_DRDY_Status+0x36>
 8006c72:	2b01      	cmp	r3, #1
 8006c74:	d107      	bne.n	8006c86 <HTS221_T_Get_DRDY_Status+0x3e>
  {
    case HTS221_SET:
      *status = 1;
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	2201      	movs	r2, #1
 8006c7a:	701a      	strb	r2, [r3, #0]
      break;
 8006c7c:	e005      	b.n	8006c8a <HTS221_T_Get_DRDY_Status+0x42>
    case HTS221_RESET:
      *status = 0;
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	2200      	movs	r2, #0
 8006c82:	701a      	strb	r2, [r3, #0]
      break;
 8006c84:	e001      	b.n	8006c8a <HTS221_T_Get_DRDY_Status+0x42>
    default:
      return COMPONENT_ERROR;
 8006c86:	2301      	movs	r3, #1
 8006c88:	e000      	b.n	8006c8c <HTS221_T_Get_DRDY_Status+0x44>
  }

  return COMPONENT_OK;
 8006c8a:	2300      	movs	r3, #0
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3710      	adds	r7, #16
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}

08006c94 <HTS221_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Init( DrvContextTypeDef *handle )
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b082      	sub	sp, #8
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]

  if ( HTS221_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8006c9c:	6878      	ldr	r0, [r7, #4]
 8006c9e:	f000 f859 	bl	8006d54 <HTS221_Check_WhoAmI>
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	d101      	bne.n	8006cac <HTS221_Init+0x18>
  {
    return COMPONENT_ERROR;
 8006ca8:	2301      	movs	r3, #1
 8006caa:	e01a      	b.n	8006ce2 <HTS221_Init+0x4e>
  }

  /* Power down the device */
  if ( HTS221_DeActivate( (void *)handle ) == HTS221_ERROR )
 8006cac:	6878      	ldr	r0, [r7, #4]
 8006cae:	f7ff fca7 	bl	8006600 <HTS221_DeActivate>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	2b01      	cmp	r3, #1
 8006cb6:	d101      	bne.n	8006cbc <HTS221_Init+0x28>
  {
    return COMPONENT_ERROR;
 8006cb8:	2301      	movs	r3, #1
 8006cba:	e012      	b.n	8006ce2 <HTS221_Init+0x4e>
  }

  /* Enable BDU */
  if ( HTS221_Set_BduMode( (void *)handle, HTS221_ENABLE ) == HTS221_ERROR )
 8006cbc:	2101      	movs	r1, #1
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f7ff fcc4 	bl	800664c <HTS221_Set_BduMode>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	2b01      	cmp	r3, #1
 8006cc8:	d101      	bne.n	8006cce <HTS221_Init+0x3a>
  {
    return COMPONENT_ERROR;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	e009      	b.n	8006ce2 <HTS221_Init+0x4e>
  }

  /* Set default ODR */
  if ( HTS221_Set_ODR( handle, ODR_LOW ) == COMPONENT_ERROR )
 8006cce:	2100      	movs	r1, #0
 8006cd0:	6878      	ldr	r0, [r7, #4]
 8006cd2:	f000 f8e3 	bl	8006e9c <HTS221_Set_ODR>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d101      	bne.n	8006ce0 <HTS221_Init+0x4c>
  {
    return COMPONENT_ERROR;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	e000      	b.n	8006ce2 <HTS221_Init+0x4e>
  }

  return COMPONENT_OK;
 8006ce0:	2300      	movs	r3, #0
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	3708      	adds	r7, #8
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bd80      	pop	{r7, pc}

08006cea <HTS221_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Sensor_Enable( DrvContextTypeDef *handle )
{
 8006cea:	b580      	push	{r7, lr}
 8006cec:	b082      	sub	sp, #8
 8006cee:	af00      	add	r7, sp, #0
 8006cf0:	6078      	str	r0, [r7, #4]

  /* Power up the device */
  if ( HTS221_Activate( (void *)handle ) == HTS221_ERROR )
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	f7ff fc5e 	bl	80065b4 <HTS221_Activate>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d101      	bne.n	8006d02 <HTS221_Sensor_Enable+0x18>
  {
    return COMPONENT_ERROR;
 8006cfe:	2301      	movs	r3, #1
 8006d00:	e000      	b.n	8006d04 <HTS221_Sensor_Enable+0x1a>
  }

  return COMPONENT_OK;
 8006d02:	2300      	movs	r3, #0
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	3708      	adds	r7, #8
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bd80      	pop	{r7, pc}

08006d0c <HTS221_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Sensor_Disable( DrvContextTypeDef *handle )
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b082      	sub	sp, #8
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]

  /* Power down the device */
  if ( HTS221_DeActivate( (void *)handle ) == HTS221_ERROR )
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	f7ff fc73 	bl	8006600 <HTS221_DeActivate>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d101      	bne.n	8006d24 <HTS221_Sensor_Disable+0x18>
  {
    return COMPONENT_ERROR;
 8006d20:	2301      	movs	r3, #1
 8006d22:	e000      	b.n	8006d26 <HTS221_Sensor_Disable+0x1a>
  }

  return COMPONENT_OK;
 8006d24:	2300      	movs	r3, #0
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3708      	adds	r7, #8
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}

08006d2e <HTS221_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8006d2e:	b580      	push	{r7, lr}
 8006d30:	b082      	sub	sp, #8
 8006d32:	af00      	add	r7, sp, #0
 8006d34:	6078      	str	r0, [r7, #4]
 8006d36:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( HTS221_Get_DeviceID( (void *)handle, who_am_i ) == HTS221_ERROR )
 8006d38:	6839      	ldr	r1, [r7, #0]
 8006d3a:	6878      	ldr	r0, [r7, #4]
 8006d3c:	f7ff faab 	bl	8006296 <HTS221_Get_DeviceID>
 8006d40:	4603      	mov	r3, r0
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	d101      	bne.n	8006d4a <HTS221_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 8006d46:	2301      	movs	r3, #1
 8006d48:	e000      	b.n	8006d4c <HTS221_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 8006d4a:	2300      	movs	r3, #0
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	3708      	adds	r7, #8
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}

08006d54 <HTS221_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b084      	sub	sp, #16
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	73fb      	strb	r3, [r7, #15]

  if ( HTS221_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 8006d60:	f107 030f 	add.w	r3, r7, #15
 8006d64:	4619      	mov	r1, r3
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f7ff ffe1 	bl	8006d2e <HTS221_Get_WhoAmI>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	2b01      	cmp	r3, #1
 8006d70:	d101      	bne.n	8006d76 <HTS221_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	e007      	b.n	8006d86 <HTS221_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	781a      	ldrb	r2, [r3, #0]
 8006d7a:	7bfb      	ldrb	r3, [r7, #15]
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d001      	beq.n	8006d84 <HTS221_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 8006d80:	2301      	movs	r3, #1
 8006d82:	e000      	b.n	8006d86 <HTS221_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 8006d84:	2300      	movs	r3, #0
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3710      	adds	r7, #16
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}

08006d8e <HTS221_Get_Hum>:
 * @param humidity pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Get_Hum( DrvContextTypeDef *handle, float *humidity )
{
 8006d8e:	b580      	push	{r7, lr}
 8006d90:	b084      	sub	sp, #16
 8006d92:	af00      	add	r7, sp, #0
 8006d94:	6078      	str	r0, [r7, #4]
 8006d96:	6039      	str	r1, [r7, #0]

  uint16_t uint16data = 0;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	81fb      	strh	r3, [r7, #14]

  /* Read data from HTS221. */
  if ( HTS221_Get_Humidity( (void *)handle, &uint16data ) == HTS221_ERROR )
 8006d9c:	f107 030e 	add.w	r3, r7, #14
 8006da0:	4619      	mov	r1, r3
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f7ff fa8c 	bl	80062c0 <HTS221_Get_Humidity>
 8006da8:	4603      	mov	r3, r0
 8006daa:	2b01      	cmp	r3, #1
 8006dac:	d101      	bne.n	8006db2 <HTS221_Get_Hum+0x24>
  {
    return COMPONENT_ERROR;
 8006dae:	2301      	movs	r3, #1
 8006db0:	e00c      	b.n	8006dcc <HTS221_Get_Hum+0x3e>
  }

  *humidity = ( float )uint16data / 10.0f;
 8006db2:	89fb      	ldrh	r3, [r7, #14]
 8006db4:	ee07 3a90 	vmov	s15, r3
 8006db8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006dbc:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8006dc0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	edc3 7a00 	vstr	s15, [r3]

  return COMPONENT_OK;
 8006dca:	2300      	movs	r3, #0
}
 8006dcc:	4618      	mov	r0, r3
 8006dce:	3710      	adds	r7, #16
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd80      	pop	{r7, pc}

08006dd4 <HTS221_Get_Temp>:
 * @param temperature pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Get_Temp( DrvContextTypeDef *handle, float *temperature )
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b084      	sub	sp, #16
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
 8006ddc:	6039      	str	r1, [r7, #0]

  int16_t int16data = 0;
 8006dde:	2300      	movs	r3, #0
 8006de0:	81fb      	strh	r3, [r7, #14]

  /* Read data from HTS221. */
  if ( HTS221_Get_Temperature( (void *)handle, &int16data ) == HTS221_ERROR )
 8006de2:	f107 030e 	add.w	r3, r7, #14
 8006de6:	4619      	mov	r1, r3
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f7ff fb15 	bl	8006418 <HTS221_Get_Temperature>
 8006dee:	4603      	mov	r3, r0
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d101      	bne.n	8006df8 <HTS221_Get_Temp+0x24>
  {
    return COMPONENT_ERROR;
 8006df4:	2301      	movs	r3, #1
 8006df6:	e00d      	b.n	8006e14 <HTS221_Get_Temp+0x40>
  }

  *temperature = ( float )int16data / 10.0f;
 8006df8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006dfc:	ee07 3a90 	vmov	s15, r3
 8006e00:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006e04:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8006e08:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	edc3 7a00 	vstr	s15, [r3]

  return COMPONENT_OK;
 8006e12:	2300      	movs	r3, #0
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3710      	adds	r7, #16
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bd80      	pop	{r7, pc}

08006e1c <HTS221_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b084      	sub	sp, #16
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
 8006e24:	6039      	str	r1, [r7, #0]

  HTS221_Odr_et odr_low_level;

  if ( HTS221_Get_Odr( (void *)handle, &odr_low_level ) == HTS221_ERROR )
 8006e26:	f107 030f 	add.w	r3, r7, #15
 8006e2a:	4619      	mov	r1, r3
 8006e2c:	6878      	ldr	r0, [r7, #4]
 8006e2e:	f7ff fc8d 	bl	800674c <HTS221_Get_Odr>
 8006e32:	4603      	mov	r3, r0
 8006e34:	2b01      	cmp	r3, #1
 8006e36:	d101      	bne.n	8006e3c <HTS221_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e025      	b.n	8006e88 <HTS221_Get_ODR+0x6c>
  }

  switch( odr_low_level )
 8006e3c:	7bfb      	ldrb	r3, [r7, #15]
 8006e3e:	2b03      	cmp	r3, #3
 8006e40:	d81c      	bhi.n	8006e7c <HTS221_Get_ODR+0x60>
 8006e42:	a201      	add	r2, pc, #4	@ (adr r2, 8006e48 <HTS221_Get_ODR+0x2c>)
 8006e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e48:	08006e59 	.word	0x08006e59
 8006e4c:	08006e63 	.word	0x08006e63
 8006e50:	08006e6d 	.word	0x08006e6d
 8006e54:	08006e75 	.word	0x08006e75
  {
    case HTS221_ODR_ONE_SHOT:
      *odr =  0.0f;
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	f04f 0200 	mov.w	r2, #0
 8006e5e:	601a      	str	r2, [r3, #0]
      break;
 8006e60:	e011      	b.n	8006e86 <HTS221_Get_ODR+0x6a>
    case HTS221_ODR_1HZ     :
      *odr =  1.0f;
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006e68:	601a      	str	r2, [r3, #0]
      break;
 8006e6a:	e00c      	b.n	8006e86 <HTS221_Get_ODR+0x6a>
    case HTS221_ODR_7HZ     :
      *odr =  7.0f;
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	4a08      	ldr	r2, [pc, #32]	@ (8006e90 <HTS221_Get_ODR+0x74>)
 8006e70:	601a      	str	r2, [r3, #0]
      break;
 8006e72:	e008      	b.n	8006e86 <HTS221_Get_ODR+0x6a>
    case HTS221_ODR_12_5HZ  :
      *odr = 12.5f;
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	4a07      	ldr	r2, [pc, #28]	@ (8006e94 <HTS221_Get_ODR+0x78>)
 8006e78:	601a      	str	r2, [r3, #0]
      break;
 8006e7a:	e004      	b.n	8006e86 <HTS221_Get_ODR+0x6a>
    default                 :
      *odr = -1.0f;
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	4a06      	ldr	r2, [pc, #24]	@ (8006e98 <HTS221_Get_ODR+0x7c>)
 8006e80:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8006e82:	2301      	movs	r3, #1
 8006e84:	e000      	b.n	8006e88 <HTS221_Get_ODR+0x6c>
  }

  return COMPONENT_OK;
 8006e86:	2300      	movs	r3, #0
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	3710      	adds	r7, #16
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bd80      	pop	{r7, pc}
 8006e90:	40e00000 	.word	0x40e00000
 8006e94:	41480000 	.word	0x41480000
 8006e98:	bf800000 	.word	0xbf800000

08006e9c <HTS221_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b084      	sub	sp, #16
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
 8006ea4:	460b      	mov	r3, r1
 8006ea6:	70fb      	strb	r3, [r7, #3]

  HTS221_Odr_et new_odr;

  switch( odr )
 8006ea8:	78fb      	ldrb	r3, [r7, #3]
 8006eaa:	2b04      	cmp	r3, #4
 8006eac:	d81b      	bhi.n	8006ee6 <HTS221_Set_ODR+0x4a>
 8006eae:	a201      	add	r2, pc, #4	@ (adr r2, 8006eb4 <HTS221_Set_ODR+0x18>)
 8006eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eb4:	08006ec9 	.word	0x08006ec9
 8006eb8:	08006ecf 	.word	0x08006ecf
 8006ebc:	08006ed5 	.word	0x08006ed5
 8006ec0:	08006edb 	.word	0x08006edb
 8006ec4:	08006ee1 	.word	0x08006ee1
  {
    case ODR_LOW:
      new_odr = HTS221_ODR_1HZ;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	73fb      	strb	r3, [r7, #15]
      break;
 8006ecc:	e00d      	b.n	8006eea <HTS221_Set_ODR+0x4e>
    case ODR_MID_LOW:
      new_odr = HTS221_ODR_12_5HZ;
 8006ece:	2303      	movs	r3, #3
 8006ed0:	73fb      	strb	r3, [r7, #15]
      break;
 8006ed2:	e00a      	b.n	8006eea <HTS221_Set_ODR+0x4e>
    case ODR_MID:
      new_odr = HTS221_ODR_12_5HZ;
 8006ed4:	2303      	movs	r3, #3
 8006ed6:	73fb      	strb	r3, [r7, #15]
      break;
 8006ed8:	e007      	b.n	8006eea <HTS221_Set_ODR+0x4e>
    case ODR_MID_HIGH:
      new_odr = HTS221_ODR_12_5HZ;
 8006eda:	2303      	movs	r3, #3
 8006edc:	73fb      	strb	r3, [r7, #15]
      break;
 8006ede:	e004      	b.n	8006eea <HTS221_Set_ODR+0x4e>
    case ODR_HIGH:
      new_odr = HTS221_ODR_12_5HZ;
 8006ee0:	2303      	movs	r3, #3
 8006ee2:	73fb      	strb	r3, [r7, #15]
      break;
 8006ee4:	e001      	b.n	8006eea <HTS221_Set_ODR+0x4e>
    default:
      return COMPONENT_ERROR;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e00a      	b.n	8006f00 <HTS221_Set_ODR+0x64>
  }

  if ( HTS221_Set_Odr( (void *)handle, new_odr ) == HTS221_ERROR )
 8006eea:	7bfb      	ldrb	r3, [r7, #15]
 8006eec:	4619      	mov	r1, r3
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f7ff fbec 	bl	80066cc <HTS221_Set_Odr>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	2b01      	cmp	r3, #1
 8006ef8:	d101      	bne.n	8006efe <HTS221_Set_ODR+0x62>
  {
    return COMPONENT_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	e000      	b.n	8006f00 <HTS221_Set_ODR+0x64>
  }

  return COMPONENT_OK;
 8006efe:	2300      	movs	r3, #0
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3710      	adds	r7, #16
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}

08006f08 <HTS221_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b084      	sub	sp, #16
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	ed87 0a00 	vstr	s0, [r7]

  HTS221_Odr_et new_odr;

  new_odr = ( odr <= 1.0f ) ? HTS221_ODR_1HZ
            : ( odr <= 7.0f ) ? HTS221_ODR_7HZ
 8006f14:	edd7 7a00 	vldr	s15, [r7]
 8006f18:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006f1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f24:	d801      	bhi.n	8006f2a <HTS221_Set_ODR_Value+0x22>
 8006f26:	2301      	movs	r3, #1
 8006f28:	e00b      	b.n	8006f42 <HTS221_Set_ODR_Value+0x3a>
 8006f2a:	edd7 7a00 	vldr	s15, [r7]
 8006f2e:	eeb1 7a0c 	vmov.f32	s14, #28	@ 0x40e00000  7.0
 8006f32:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006f36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f3a:	d801      	bhi.n	8006f40 <HTS221_Set_ODR_Value+0x38>
 8006f3c:	2302      	movs	r3, #2
 8006f3e:	e000      	b.n	8006f42 <HTS221_Set_ODR_Value+0x3a>
 8006f40:	2303      	movs	r3, #3
  new_odr = ( odr <= 1.0f ) ? HTS221_ODR_1HZ
 8006f42:	73fb      	strb	r3, [r7, #15]
            :                   HTS221_ODR_12_5HZ;

  if ( HTS221_Set_Odr( (void *)handle, new_odr ) == HTS221_ERROR )
 8006f44:	7bfb      	ldrb	r3, [r7, #15]
 8006f46:	4619      	mov	r1, r3
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	f7ff fbbf 	bl	80066cc <HTS221_Set_Odr>
 8006f4e:	4603      	mov	r3, r0
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	d101      	bne.n	8006f58 <HTS221_Set_ODR_Value+0x50>
  {
    return COMPONENT_ERROR;
 8006f54:	2301      	movs	r3, #1
 8006f56:	e000      	b.n	8006f5a <HTS221_Set_ODR_Value+0x52>
  }

  return COMPONENT_OK;
 8006f58:	2300      	movs	r3, #0
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3710      	adds	r7, #16
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}

08006f62 <HTS221_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8006f62:	b580      	push	{r7, lr}
 8006f64:	b084      	sub	sp, #16
 8006f66:	af00      	add	r7, sp, #0
 8006f68:	60f8      	str	r0, [r7, #12]
 8006f6a:	460b      	mov	r3, r1
 8006f6c:	607a      	str	r2, [r7, #4]
 8006f6e:	72fb      	strb	r3, [r7, #11]

  if ( HTS221_ReadReg( (void *)handle, reg, 1, data ) == HTS221_ERROR )
 8006f70:	7af9      	ldrb	r1, [r7, #11]
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2201      	movs	r2, #1
 8006f76:	68f8      	ldr	r0, [r7, #12]
 8006f78:	f7ff f95b 	bl	8006232 <HTS221_ReadReg>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	2b01      	cmp	r3, #1
 8006f80:	d101      	bne.n	8006f86 <HTS221_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8006f82:	2301      	movs	r3, #1
 8006f84:	e000      	b.n	8006f88 <HTS221_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8006f86:	2300      	movs	r3, #0
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3710      	adds	r7, #16
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}

08006f90 <HTS221_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef HTS221_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b082      	sub	sp, #8
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
 8006f98:	460b      	mov	r3, r1
 8006f9a:	70fb      	strb	r3, [r7, #3]
 8006f9c:	4613      	mov	r3, r2
 8006f9e:	70bb      	strb	r3, [r7, #2]

  if ( HTS221_WriteReg( (void *)handle, reg, 1, &data ) == HTS221_ERROR )
 8006fa0:	1cbb      	adds	r3, r7, #2
 8006fa2:	78f9      	ldrb	r1, [r7, #3]
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f7ff f95c 	bl	8006264 <HTS221_WriteReg>
 8006fac:	4603      	mov	r3, r0
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	d101      	bne.n	8006fb6 <HTS221_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	e000      	b.n	8006fb8 <HTS221_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8006fb6:	2300      	movs	r3, #0
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	3708      	adds	r7, #8
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd80      	pop	{r7, pc}

08006fc0 <LPS22HB_ReadReg>:
* Input       : Register Address
* Output      : Data Read
* Return      : None
*******************************************************************************/
LPS22HB_Error_et LPS22HB_ReadReg( void *handle, uint8_t RegAddr, uint16_t NumByteToRead, uint8_t *Data )
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b084      	sub	sp, #16
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	60f8      	str	r0, [r7, #12]
 8006fc8:	607b      	str	r3, [r7, #4]
 8006fca:	460b      	mov	r3, r1
 8006fcc:	72fb      	strb	r3, [r7, #11]
 8006fce:	4613      	mov	r3, r2
 8006fd0:	813b      	strh	r3, [r7, #8]
  if ( Sensor_IO_Read( handle, RegAddr, Data, NumByteToRead ) )
 8006fd2:	893b      	ldrh	r3, [r7, #8]
 8006fd4:	7af9      	ldrb	r1, [r7, #11]
 8006fd6:	687a      	ldr	r2, [r7, #4]
 8006fd8:	68f8      	ldr	r0, [r7, #12]
 8006fda:	f007 fe94 	bl	800ed06 <Sensor_IO_Read>
 8006fde:	4603      	mov	r3, r0
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d001      	beq.n	8006fe8 <LPS22HB_ReadReg+0x28>
    return LPS22HB_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	e000      	b.n	8006fea <LPS22HB_ReadReg+0x2a>
  else
    return LPS22HB_OK;
 8006fe8:	2300      	movs	r3, #0
}
 8006fea:	4618      	mov	r0, r3
 8006fec:	3710      	adds	r7, #16
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bd80      	pop	{r7, pc}

08006ff2 <LPS22HB_WriteReg>:
* Input       : Register Address, Data to be written
* Output      : None
* Return      : None
*******************************************************************************/
LPS22HB_Error_et LPS22HB_WriteReg( void *handle, uint8_t RegAddr, uint16_t NumByteToWrite, uint8_t *Data )
{
 8006ff2:	b580      	push	{r7, lr}
 8006ff4:	b084      	sub	sp, #16
 8006ff6:	af00      	add	r7, sp, #0
 8006ff8:	60f8      	str	r0, [r7, #12]
 8006ffa:	607b      	str	r3, [r7, #4]
 8006ffc:	460b      	mov	r3, r1
 8006ffe:	72fb      	strb	r3, [r7, #11]
 8007000:	4613      	mov	r3, r2
 8007002:	813b      	strh	r3, [r7, #8]
  if ( Sensor_IO_Write( handle, RegAddr, Data, NumByteToWrite ) )
 8007004:	893b      	ldrh	r3, [r7, #8]
 8007006:	7af9      	ldrb	r1, [r7, #11]
 8007008:	687a      	ldr	r2, [r7, #4]
 800700a:	68f8      	ldr	r0, [r7, #12]
 800700c:	f007 fe20 	bl	800ec50 <Sensor_IO_Write>
 8007010:	4603      	mov	r3, r0
 8007012:	2b00      	cmp	r3, #0
 8007014:	d001      	beq.n	800701a <LPS22HB_WriteReg+0x28>
    return LPS22HB_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	e000      	b.n	800701c <LPS22HB_WriteReg+0x2a>
  else
    return LPS22HB_OK;
 800701a:	2300      	movs	r3, #0
}
 800701c:	4618      	mov	r0, r3
 800701e:	3710      	adds	r7, #16
 8007020:	46bd      	mov	sp, r7
 8007022:	bd80      	pop	{r7, pc}

08007024 <LPS22HB_Get_DeviceID>:
* @param  *handle Device handle.
* @param  Buffer to empty by Device identification Value.
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_DeviceID(void *handle, uint8_t* deviceid)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b082      	sub	sp, #8
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
 800702c:	6039      	str	r1, [r7, #0]
  if(LPS22HB_ReadReg(handle, LPS22HB_WHO_AM_I_REG, 1, deviceid))
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	2201      	movs	r2, #1
 8007032:	210f      	movs	r1, #15
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f7ff ffc3 	bl	8006fc0 <LPS22HB_ReadReg>
 800703a:	4603      	mov	r3, r0
 800703c:	2b00      	cmp	r3, #0
 800703e:	d001      	beq.n	8007044 <LPS22HB_Get_DeviceID+0x20>
    return LPS22HB_ERROR;
 8007040:	2301      	movs	r3, #1
 8007042:	e000      	b.n	8007046 <LPS22HB_Get_DeviceID+0x22>

  return LPS22HB_OK;
 8007044:	2300      	movs	r3, #0
}
 8007046:	4618      	mov	r0, r3
 8007048:	3708      	adds	r7, #8
 800704a:	46bd      	mov	sp, r7
 800704c:	bd80      	pop	{r7, pc}

0800704e <LPS22HB_Set_PowerMode>:
* @param  *handle Device handle.
* @param  LPS22HB_LowNoise or LPS22HB_LowPower mode
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_PowerMode(void *handle, LPS22HB_PowerMode_et mode)
{
 800704e:	b580      	push	{r7, lr}
 8007050:	b084      	sub	sp, #16
 8007052:	af00      	add	r7, sp, #0
 8007054:	6078      	str	r0, [r7, #4]
 8007056:	460b      	mov	r3, r1
 8007058:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_PowerMode(mode));

  if(LPS22HB_ReadReg(handle, LPS22HB_RES_CONF_REG, 1, &tmp))
 800705a:	f107 030f 	add.w	r3, r7, #15
 800705e:	2201      	movs	r2, #1
 8007060:	211a      	movs	r1, #26
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f7ff ffac 	bl	8006fc0 <LPS22HB_ReadReg>
 8007068:	4603      	mov	r3, r0
 800706a:	2b00      	cmp	r3, #0
 800706c:	d001      	beq.n	8007072 <LPS22HB_Set_PowerMode+0x24>
    return LPS22HB_ERROR;
 800706e:	2301      	movs	r3, #1
 8007070:	e016      	b.n	80070a0 <LPS22HB_Set_PowerMode+0x52>

  tmp &= ~LPS22HB_LCEN_MASK;
 8007072:	7bfb      	ldrb	r3, [r7, #15]
 8007074:	f023 0301 	bic.w	r3, r3, #1
 8007078:	b2db      	uxtb	r3, r3
 800707a:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)mode;
 800707c:	7bfa      	ldrb	r2, [r7, #15]
 800707e:	78fb      	ldrb	r3, [r7, #3]
 8007080:	4313      	orrs	r3, r2
 8007082:	b2db      	uxtb	r3, r3
 8007084:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_RES_CONF_REG, 1, &tmp))
 8007086:	f107 030f 	add.w	r3, r7, #15
 800708a:	2201      	movs	r2, #1
 800708c:	211a      	movs	r1, #26
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f7ff ffaf 	bl	8006ff2 <LPS22HB_WriteReg>
 8007094:	4603      	mov	r3, r0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d001      	beq.n	800709e <LPS22HB_Set_PowerMode+0x50>
    return LPS22HB_ERROR;
 800709a:	2301      	movs	r3, #1
 800709c:	e000      	b.n	80070a0 <LPS22HB_Set_PowerMode+0x52>

  return LPS22HB_OK;
 800709e:	2300      	movs	r3, #0
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3710      	adds	r7, #16
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}

080070a8 <LPS22HB_Set_Odr>:
* @param  *handle Device handle.
* @param  Output Data Rate
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_Odr(void *handle, LPS22HB_Odr_et odr)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b084      	sub	sp, #16
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	460b      	mov	r3, r1
 80070b2:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_ODR(odr));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 80070b4:	f107 030f 	add.w	r3, r7, #15
 80070b8:	2201      	movs	r2, #1
 80070ba:	2110      	movs	r1, #16
 80070bc:	6878      	ldr	r0, [r7, #4]
 80070be:	f7ff ff7f 	bl	8006fc0 <LPS22HB_ReadReg>
 80070c2:	4603      	mov	r3, r0
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d001      	beq.n	80070cc <LPS22HB_Set_Odr+0x24>
    return LPS22HB_ERROR;
 80070c8:	2301      	movs	r3, #1
 80070ca:	e016      	b.n	80070fa <LPS22HB_Set_Odr+0x52>

  tmp &= ~LPS22HB_ODR_MASK;
 80070cc:	7bfb      	ldrb	r3, [r7, #15]
 80070ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070d2:	b2db      	uxtb	r3, r3
 80070d4:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)odr;
 80070d6:	7bfa      	ldrb	r2, [r7, #15]
 80070d8:	78fb      	ldrb	r3, [r7, #3]
 80070da:	4313      	orrs	r3, r2
 80070dc:	b2db      	uxtb	r3, r3
 80070de:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 80070e0:	f107 030f 	add.w	r3, r7, #15
 80070e4:	2201      	movs	r2, #1
 80070e6:	2110      	movs	r1, #16
 80070e8:	6878      	ldr	r0, [r7, #4]
 80070ea:	f7ff ff82 	bl	8006ff2 <LPS22HB_WriteReg>
 80070ee:	4603      	mov	r3, r0
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d001      	beq.n	80070f8 <LPS22HB_Set_Odr+0x50>
    return LPS22HB_ERROR;
 80070f4:	2301      	movs	r3, #1
 80070f6:	e000      	b.n	80070fa <LPS22HB_Set_Odr+0x52>

  return LPS22HB_OK;
 80070f8:	2300      	movs	r3, #0
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	3710      	adds	r7, #16
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd80      	pop	{r7, pc}

08007102 <LPS22HB_Get_Odr>:
* @param  *handle Device handle.
* @param  Buffer to empty with Output Data Rate
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Odr(void *handle, LPS22HB_Odr_et* odr)
{
 8007102:	b580      	push	{r7, lr}
 8007104:	b084      	sub	sp, #16
 8007106:	af00      	add	r7, sp, #0
 8007108:	6078      	str	r0, [r7, #4]
 800710a:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 800710c:	f107 030f 	add.w	r3, r7, #15
 8007110:	2201      	movs	r2, #1
 8007112:	2110      	movs	r1, #16
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f7ff ff53 	bl	8006fc0 <LPS22HB_ReadReg>
 800711a:	4603      	mov	r3, r0
 800711c:	2b00      	cmp	r3, #0
 800711e:	d001      	beq.n	8007124 <LPS22HB_Get_Odr+0x22>
    return LPS22HB_ERROR;
 8007120:	2301      	movs	r3, #1
 8007122:	e006      	b.n	8007132 <LPS22HB_Get_Odr+0x30>

  *odr = (LPS22HB_Odr_et)(tmp & LPS22HB_ODR_MASK);
 8007124:	7bfb      	ldrb	r3, [r7, #15]
 8007126:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800712a:	b2da      	uxtb	r2, r3
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	701a      	strb	r2, [r3, #0]

  return LPS22HB_OK;
 8007130:	2300      	movs	r3, #0
}
 8007132:	4618      	mov	r0, r3
 8007134:	3710      	adds	r7, #16
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}

0800713a <LPS22HB_Set_LowPassFilter>:
* @param  *handle Device handle.
* @param  state: enable or disable
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_LowPassFilter(void *handle, LPS22HB_State_et state)
{
 800713a:	b580      	push	{r7, lr}
 800713c:	b084      	sub	sp, #16
 800713e:	af00      	add	r7, sp, #0
 8007140:	6078      	str	r0, [r7, #4]
 8007142:	460b      	mov	r3, r1
 8007144:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(state));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8007146:	f107 030f 	add.w	r3, r7, #15
 800714a:	2201      	movs	r2, #1
 800714c:	2110      	movs	r1, #16
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f7ff ff36 	bl	8006fc0 <LPS22HB_ReadReg>
 8007154:	4603      	mov	r3, r0
 8007156:	2b00      	cmp	r3, #0
 8007158:	d001      	beq.n	800715e <LPS22HB_Set_LowPassFilter+0x24>
    return LPS22HB_ERROR;
 800715a:	2301      	movs	r3, #1
 800715c:	e01b      	b.n	8007196 <LPS22HB_Set_LowPassFilter+0x5c>

  tmp &= ~LPS22HB_LPFP_MASK;
 800715e:	7bfb      	ldrb	r3, [r7, #15]
 8007160:	f023 0308 	bic.w	r3, r3, #8
 8007164:	b2db      	uxtb	r3, r3
 8007166:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)state) << LPS22HB_LPFP_BIT;
 8007168:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800716c:	00db      	lsls	r3, r3, #3
 800716e:	b25a      	sxtb	r2, r3
 8007170:	7bfb      	ldrb	r3, [r7, #15]
 8007172:	b25b      	sxtb	r3, r3
 8007174:	4313      	orrs	r3, r2
 8007176:	b25b      	sxtb	r3, r3
 8007178:	b2db      	uxtb	r3, r3
 800717a:	73fb      	strb	r3, [r7, #15]


  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 800717c:	f107 030f 	add.w	r3, r7, #15
 8007180:	2201      	movs	r2, #1
 8007182:	2110      	movs	r1, #16
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f7ff ff34 	bl	8006ff2 <LPS22HB_WriteReg>
 800718a:	4603      	mov	r3, r0
 800718c:	2b00      	cmp	r3, #0
 800718e:	d001      	beq.n	8007194 <LPS22HB_Set_LowPassFilter+0x5a>
    return LPS22HB_ERROR;
 8007190:	2301      	movs	r3, #1
 8007192:	e000      	b.n	8007196 <LPS22HB_Set_LowPassFilter+0x5c>


  return LPS22HB_OK;
 8007194:	2300      	movs	r3, #0
}
 8007196:	4618      	mov	r0, r3
 8007198:	3710      	adds	r7, #16
 800719a:	46bd      	mov	sp, r7
 800719c:	bd80      	pop	{r7, pc}

0800719e <LPS22HB_Set_LowPassFilterCutoff>:
* @param  *handle Device handle.
* @param  Filter Cutoff ODR/9 or ODR/20
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_LowPassFilterCutoff(void *handle, LPS22HB_LPF_Cutoff_et cutoff)
{
 800719e:	b580      	push	{r7, lr}
 80071a0:	b084      	sub	sp, #16
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	6078      	str	r0, [r7, #4]
 80071a6:	460b      	mov	r3, r1
 80071a8:	70fb      	strb	r3, [r7, #3]

  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_LPF_Cutoff(cutoff));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 80071aa:	f107 030f 	add.w	r3, r7, #15
 80071ae:	2201      	movs	r2, #1
 80071b0:	2110      	movs	r1, #16
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f7ff ff04 	bl	8006fc0 <LPS22HB_ReadReg>
 80071b8:	4603      	mov	r3, r0
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d001      	beq.n	80071c2 <LPS22HB_Set_LowPassFilterCutoff+0x24>
    return LPS22HB_ERROR;
 80071be:	2301      	movs	r3, #1
 80071c0:	e016      	b.n	80071f0 <LPS22HB_Set_LowPassFilterCutoff+0x52>

  tmp &= ~LPS22HB_LPFP_CUTOFF_MASK;
 80071c2:	7bfb      	ldrb	r3, [r7, #15]
 80071c4:	f023 0304 	bic.w	r3, r3, #4
 80071c8:	b2db      	uxtb	r3, r3
 80071ca:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)cutoff;
 80071cc:	7bfa      	ldrb	r2, [r7, #15]
 80071ce:	78fb      	ldrb	r3, [r7, #3]
 80071d0:	4313      	orrs	r3, r2
 80071d2:	b2db      	uxtb	r3, r3
 80071d4:	73fb      	strb	r3, [r7, #15]



  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 80071d6:	f107 030f 	add.w	r3, r7, #15
 80071da:	2201      	movs	r2, #1
 80071dc:	2110      	movs	r1, #16
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f7ff ff07 	bl	8006ff2 <LPS22HB_WriteReg>
 80071e4:	4603      	mov	r3, r0
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d001      	beq.n	80071ee <LPS22HB_Set_LowPassFilterCutoff+0x50>
    return LPS22HB_ERROR;
 80071ea:	2301      	movs	r3, #1
 80071ec:	e000      	b.n	80071f0 <LPS22HB_Set_LowPassFilterCutoff+0x52>


  return LPS22HB_OK;
 80071ee:	2300      	movs	r3, #0

}
 80071f0:	4618      	mov	r0, r3
 80071f2:	3710      	adds	r7, #16
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}

080071f8 <LPS22HB_Set_Bdu>:
* @param  LPS22HB_BDU_CONTINUOUS_UPDATE, LPS22HB_BDU_NO_UPDATE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/

LPS22HB_Error_et LPS22HB_Set_Bdu(void *handle, LPS22HB_Bdu_et bdu)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b084      	sub	sp, #16
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	460b      	mov	r3, r1
 8007202:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_BDUMode(bdu));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8007204:	f107 030f 	add.w	r3, r7, #15
 8007208:	2201      	movs	r2, #1
 800720a:	2110      	movs	r1, #16
 800720c:	6878      	ldr	r0, [r7, #4]
 800720e:	f7ff fed7 	bl	8006fc0 <LPS22HB_ReadReg>
 8007212:	4603      	mov	r3, r0
 8007214:	2b00      	cmp	r3, #0
 8007216:	d001      	beq.n	800721c <LPS22HB_Set_Bdu+0x24>
    return LPS22HB_ERROR;
 8007218:	2301      	movs	r3, #1
 800721a:	e016      	b.n	800724a <LPS22HB_Set_Bdu+0x52>

  tmp &= ~LPS22HB_BDU_MASK;
 800721c:	7bfb      	ldrb	r3, [r7, #15]
 800721e:	f023 0302 	bic.w	r3, r3, #2
 8007222:	b2db      	uxtb	r3, r3
 8007224:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)bdu);
 8007226:	7bfa      	ldrb	r2, [r7, #15]
 8007228:	78fb      	ldrb	r3, [r7, #3]
 800722a:	4313      	orrs	r3, r2
 800722c:	b2db      	uxtb	r3, r3
 800722e:	73fb      	strb	r3, [r7, #15]


  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8007230:	f107 030f 	add.w	r3, r7, #15
 8007234:	2201      	movs	r2, #1
 8007236:	2110      	movs	r1, #16
 8007238:	6878      	ldr	r0, [r7, #4]
 800723a:	f7ff feda 	bl	8006ff2 <LPS22HB_WriteReg>
 800723e:	4603      	mov	r3, r0
 8007240:	2b00      	cmp	r3, #0
 8007242:	d001      	beq.n	8007248 <LPS22HB_Set_Bdu+0x50>
    return LPS22HB_OK;
 8007244:	2300      	movs	r3, #0
 8007246:	e000      	b.n	800724a <LPS22HB_Set_Bdu+0x52>

  return LPS22HB_OK;
 8007248:	2300      	movs	r3, #0
}
 800724a:	4618      	mov	r0, r3
 800724c:	3710      	adds	r7, #16
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}

08007252 <LPS22HB_SwResetAndMemoryBoot>:
 + and BOOT is set to 1; Self-clearing upon completion.
* @param  *handle Device handle.
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_SwResetAndMemoryBoot(void *handle)
{
 8007252:	b580      	push	{r7, lr}
 8007254:	b084      	sub	sp, #16
 8007256:	af00      	add	r7, sp, #0
 8007258:	6078      	str	r0, [r7, #4]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 800725a:	f107 030f 	add.w	r3, r7, #15
 800725e:	2201      	movs	r2, #1
 8007260:	2111      	movs	r1, #17
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f7ff feac 	bl	8006fc0 <LPS22HB_ReadReg>
 8007268:	4603      	mov	r3, r0
 800726a:	2b00      	cmp	r3, #0
 800726c:	d001      	beq.n	8007272 <LPS22HB_SwResetAndMemoryBoot+0x20>
    return LPS22HB_ERROR;
 800726e:	2301      	movs	r3, #1
 8007270:	e011      	b.n	8007296 <LPS22HB_SwResetAndMemoryBoot+0x44>

  tmp |= ((0x01 << LPS22HB_SW_RESET_BIT) | (0x01 << LPS22HB_BOOT_BIT));
 8007272:	7bfb      	ldrb	r3, [r7, #15]
 8007274:	f063 037b 	orn	r3, r3, #123	@ 0x7b
 8007278:	b2db      	uxtb	r3, r3
 800727a:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 800727c:	f107 030f 	add.w	r3, r7, #15
 8007280:	2201      	movs	r2, #1
 8007282:	2111      	movs	r1, #17
 8007284:	6878      	ldr	r0, [r7, #4]
 8007286:	f7ff feb4 	bl	8006ff2 <LPS22HB_WriteReg>
 800728a:	4603      	mov	r3, r0
 800728c:	2b00      	cmp	r3, #0
 800728e:	d001      	beq.n	8007294 <LPS22HB_SwResetAndMemoryBoot+0x42>
    return LPS22HB_ERROR;
 8007290:	2301      	movs	r3, #1
 8007292:	e000      	b.n	8007296 <LPS22HB_SwResetAndMemoryBoot+0x44>

  return LPS22HB_OK;
 8007294:	2300      	movs	r3, #0
}
 8007296:	4618      	mov	r0, r3
 8007298:	3710      	adds	r7, #16
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}

0800729e <LPS22HB_Set_FifoModeUse>:
* @param  *handle Device handle.
* @param LPS22HB_ENABLE/LPS22HB_DISABLE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_FifoModeUse(void *handle, LPS22HB_State_et status)
{
 800729e:	b580      	push	{r7, lr}
 80072a0:	b084      	sub	sp, #16
 80072a2:	af00      	add	r7, sp, #0
 80072a4:	6078      	str	r0, [r7, #4]
 80072a6:	460b      	mov	r3, r1
 80072a8:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 80072aa:	f107 030f 	add.w	r3, r7, #15
 80072ae:	2201      	movs	r2, #1
 80072b0:	2111      	movs	r1, #17
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f7ff fe84 	bl	8006fc0 <LPS22HB_ReadReg>
 80072b8:	4603      	mov	r3, r0
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d001      	beq.n	80072c2 <LPS22HB_Set_FifoModeUse+0x24>
    return LPS22HB_ERROR;
 80072be:	2301      	movs	r3, #1
 80072c0:	e01b      	b.n	80072fa <LPS22HB_Set_FifoModeUse+0x5c>

  tmp &= ~LPS22HB_FIFO_EN_MASK;
 80072c2:	7bfb      	ldrb	r3, [r7, #15]
 80072c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072c8:	b2db      	uxtb	r3, r3
 80072ca:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)status) << LPS22HB_FIFO_EN_BIT;
 80072cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80072d0:	019b      	lsls	r3, r3, #6
 80072d2:	b25a      	sxtb	r2, r3
 80072d4:	7bfb      	ldrb	r3, [r7, #15]
 80072d6:	b25b      	sxtb	r3, r3
 80072d8:	4313      	orrs	r3, r2
 80072da:	b25b      	sxtb	r3, r3
 80072dc:	b2db      	uxtb	r3, r3
 80072de:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 80072e0:	f107 030f 	add.w	r3, r7, #15
 80072e4:	2201      	movs	r2, #1
 80072e6:	2111      	movs	r1, #17
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f7ff fe82 	bl	8006ff2 <LPS22HB_WriteReg>
 80072ee:	4603      	mov	r3, r0
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d001      	beq.n	80072f8 <LPS22HB_Set_FifoModeUse+0x5a>
    return LPS22HB_ERROR;
 80072f4:	2301      	movs	r3, #1
 80072f6:	e000      	b.n	80072fa <LPS22HB_Set_FifoModeUse+0x5c>

  return LPS22HB_OK;
 80072f8:	2300      	movs	r3, #0
}
 80072fa:	4618      	mov	r0, r3
 80072fc:	3710      	adds	r7, #16
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}

08007302 <LPS22HB_Set_FifoWatermarkLevelUse>:
* @param  *handle Device handle.
* @param   LPS22HB_ENABLE/LPS22HB_DISABLE
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_FifoWatermarkLevelUse(void *handle, LPS22HB_State_et status)
{
 8007302:	b580      	push	{r7, lr}
 8007304:	b084      	sub	sp, #16
 8007306:	af00      	add	r7, sp, #0
 8007308:	6078      	str	r0, [r7, #4]
 800730a:	460b      	mov	r3, r1
 800730c:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 800730e:	f107 030f 	add.w	r3, r7, #15
 8007312:	2201      	movs	r2, #1
 8007314:	2111      	movs	r1, #17
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f7ff fe52 	bl	8006fc0 <LPS22HB_ReadReg>
 800731c:	4603      	mov	r3, r0
 800731e:	2b00      	cmp	r3, #0
 8007320:	d001      	beq.n	8007326 <LPS22HB_Set_FifoWatermarkLevelUse+0x24>
    return LPS22HB_ERROR;
 8007322:	2301      	movs	r3, #1
 8007324:	e01b      	b.n	800735e <LPS22HB_Set_FifoWatermarkLevelUse+0x5c>

  tmp &= ~LPS22HB_WTM_EN_MASK;
 8007326:	7bfb      	ldrb	r3, [r7, #15]
 8007328:	f023 0320 	bic.w	r3, r3, #32
 800732c:	b2db      	uxtb	r3, r3
 800732e:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)status) << LPS22HB_WTM_EN_BIT;
 8007330:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007334:	015b      	lsls	r3, r3, #5
 8007336:	b25a      	sxtb	r2, r3
 8007338:	7bfb      	ldrb	r3, [r7, #15]
 800733a:	b25b      	sxtb	r3, r3
 800733c:	4313      	orrs	r3, r2
 800733e:	b25b      	sxtb	r3, r3
 8007340:	b2db      	uxtb	r3, r3
 8007342:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8007344:	f107 030f 	add.w	r3, r7, #15
 8007348:	2201      	movs	r2, #1
 800734a:	2111      	movs	r1, #17
 800734c:	6878      	ldr	r0, [r7, #4]
 800734e:	f7ff fe50 	bl	8006ff2 <LPS22HB_WriteReg>
 8007352:	4603      	mov	r3, r0
 8007354:	2b00      	cmp	r3, #0
 8007356:	d001      	beq.n	800735c <LPS22HB_Set_FifoWatermarkLevelUse+0x5a>
    return LPS22HB_ERROR;
 8007358:	2301      	movs	r3, #1
 800735a:	e000      	b.n	800735e <LPS22HB_Set_FifoWatermarkLevelUse+0x5c>

  return LPS22HB_OK;
 800735c:	2300      	movs	r3, #0
}
 800735e:	4618      	mov	r0, r3
 8007360:	3710      	adds	r7, #16
 8007362:	46bd      	mov	sp, r7
 8007364:	bd80      	pop	{r7, pc}

08007366 <LPS22HB_Set_AutomaticIncrementRegAddress>:
* @param  *handle Device handle.
* @param  LPS22HB_ENABLE/LPS22HB_DISABLE. Default is LPS22HB_ENABLE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_AutomaticIncrementRegAddress(void *handle, LPS22HB_State_et status)
{
 8007366:	b580      	push	{r7, lr}
 8007368:	b084      	sub	sp, #16
 800736a:	af00      	add	r7, sp, #0
 800736c:	6078      	str	r0, [r7, #4]
 800736e:	460b      	mov	r3, r1
 8007370:	70fb      	strb	r3, [r7, #3]

  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8007372:	f107 030f 	add.w	r3, r7, #15
 8007376:	2201      	movs	r2, #1
 8007378:	2111      	movs	r1, #17
 800737a:	6878      	ldr	r0, [r7, #4]
 800737c:	f7ff fe20 	bl	8006fc0 <LPS22HB_ReadReg>
 8007380:	4603      	mov	r3, r0
 8007382:	2b00      	cmp	r3, #0
 8007384:	d001      	beq.n	800738a <LPS22HB_Set_AutomaticIncrementRegAddress+0x24>
    return LPS22HB_ERROR;
 8007386:	2301      	movs	r3, #1
 8007388:	e01b      	b.n	80073c2 <LPS22HB_Set_AutomaticIncrementRegAddress+0x5c>

  tmp &= ~LPS22HB_ADD_INC_MASK;
 800738a:	7bfb      	ldrb	r3, [r7, #15]
 800738c:	f023 0310 	bic.w	r3, r3, #16
 8007390:	b2db      	uxtb	r3, r3
 8007392:	73fb      	strb	r3, [r7, #15]
  tmp |= (((uint8_t)status) << LPS22HB_ADD_INC_BIT);
 8007394:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007398:	011b      	lsls	r3, r3, #4
 800739a:	b25a      	sxtb	r2, r3
 800739c:	7bfb      	ldrb	r3, [r7, #15]
 800739e:	b25b      	sxtb	r3, r3
 80073a0:	4313      	orrs	r3, r2
 80073a2:	b25b      	sxtb	r3, r3
 80073a4:	b2db      	uxtb	r3, r3
 80073a6:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 80073a8:	f107 030f 	add.w	r3, r7, #15
 80073ac:	2201      	movs	r2, #1
 80073ae:	2111      	movs	r1, #17
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f7ff fe1e 	bl	8006ff2 <LPS22HB_WriteReg>
 80073b6:	4603      	mov	r3, r0
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d001      	beq.n	80073c0 <LPS22HB_Set_AutomaticIncrementRegAddress+0x5a>
    return LPS22HB_ERROR;
 80073bc:	2301      	movs	r3, #1
 80073be:	e000      	b.n	80073c2 <LPS22HB_Set_AutomaticIncrementRegAddress+0x5c>

  return LPS22HB_OK;
 80073c0:	2300      	movs	r3, #0

}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3710      	adds	r7, #16
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}

080073ca <LPS22HB_Set_I2C>:
* @param  *handle Device handle.
* @param State: LPS22HB_ENABLE (reset bit)/ LPS22HB_DISABLE (set bit)
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_I2C(void *handle, LPS22HB_State_et statei2c)
{
 80073ca:	b580      	push	{r7, lr}
 80073cc:	b084      	sub	sp, #16
 80073ce:	af00      	add	r7, sp, #0
 80073d0:	6078      	str	r0, [r7, #4]
 80073d2:	460b      	mov	r3, r1
 80073d4:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(statei2c));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 80073d6:	f107 030f 	add.w	r3, r7, #15
 80073da:	2201      	movs	r2, #1
 80073dc:	2111      	movs	r1, #17
 80073de:	6878      	ldr	r0, [r7, #4]
 80073e0:	f7ff fdee 	bl	8006fc0 <LPS22HB_ReadReg>
 80073e4:	4603      	mov	r3, r0
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d001      	beq.n	80073ee <LPS22HB_Set_I2C+0x24>
    return LPS22HB_ERROR;
 80073ea:	2301      	movs	r3, #1
 80073ec:	e01d      	b.n	800742a <LPS22HB_Set_I2C+0x60>

  /*Reset Bit->I2C Enabled*/
  tmp &= ~LPS22HB_I2C_MASK;
 80073ee:	7bfb      	ldrb	r3, [r7, #15]
 80073f0:	f023 0308 	bic.w	r3, r3, #8
 80073f4:	b2db      	uxtb	r3, r3
 80073f6:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)~statei2c) << LPS22HB_I2C_BIT;
 80073f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80073fc:	43db      	mvns	r3, r3
 80073fe:	b25b      	sxtb	r3, r3
 8007400:	00db      	lsls	r3, r3, #3
 8007402:	b25a      	sxtb	r2, r3
 8007404:	7bfb      	ldrb	r3, [r7, #15]
 8007406:	b25b      	sxtb	r3, r3
 8007408:	4313      	orrs	r3, r2
 800740a:	b25b      	sxtb	r3, r3
 800740c:	b2db      	uxtb	r3, r3
 800740e:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8007410:	f107 030f 	add.w	r3, r7, #15
 8007414:	2201      	movs	r2, #1
 8007416:	2111      	movs	r1, #17
 8007418:	6878      	ldr	r0, [r7, #4]
 800741a:	f7ff fdea 	bl	8006ff2 <LPS22HB_WriteReg>
 800741e:	4603      	mov	r3, r0
 8007420:	2b00      	cmp	r3, #0
 8007422:	d001      	beq.n	8007428 <LPS22HB_Set_I2C+0x5e>
    return LPS22HB_ERROR;
 8007424:	2301      	movs	r3, #1
 8007426:	e000      	b.n	800742a <LPS22HB_Set_I2C+0x60>

  return LPS22HB_OK;
 8007428:	2300      	movs	r3, #0
}
 800742a:	4618      	mov	r0, r3
 800742c:	3710      	adds	r7, #16
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}

08007432 <LPS22HB_Set_FIFO_OVR_Interrupt>:
* @param  *handle Device handle.
* @param  LPS22HB_ENABLE/LPS22HB_DISABLE
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_FIFO_OVR_Interrupt(void *handle, LPS22HB_State_et status)
{
 8007432:	b580      	push	{r7, lr}
 8007434:	b084      	sub	sp, #16
 8007436:	af00      	add	r7, sp, #0
 8007438:	6078      	str	r0, [r7, #4]
 800743a:	460b      	mov	r3, r1
 800743c:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG3, 1, &tmp))
 800743e:	f107 030f 	add.w	r3, r7, #15
 8007442:	2201      	movs	r2, #1
 8007444:	2112      	movs	r1, #18
 8007446:	6878      	ldr	r0, [r7, #4]
 8007448:	f7ff fdba 	bl	8006fc0 <LPS22HB_ReadReg>
 800744c:	4603      	mov	r3, r0
 800744e:	2b00      	cmp	r3, #0
 8007450:	d001      	beq.n	8007456 <LPS22HB_Set_FIFO_OVR_Interrupt+0x24>
    return LPS22HB_ERROR;
 8007452:	2301      	movs	r3, #1
 8007454:	e01b      	b.n	800748e <LPS22HB_Set_FIFO_OVR_Interrupt+0x5c>

  tmp &= ~LPS22HB_FIFO_OVR_MASK;
 8007456:	7bfb      	ldrb	r3, [r7, #15]
 8007458:	f023 0308 	bic.w	r3, r3, #8
 800745c:	b2db      	uxtb	r3, r3
 800745e:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)status) << LPS22HB_FIFO_OVR_BIT;
 8007460:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007464:	00db      	lsls	r3, r3, #3
 8007466:	b25a      	sxtb	r2, r3
 8007468:	7bfb      	ldrb	r3, [r7, #15]
 800746a:	b25b      	sxtb	r3, r3
 800746c:	4313      	orrs	r3, r2
 800746e:	b25b      	sxtb	r3, r3
 8007470:	b2db      	uxtb	r3, r3
 8007472:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG3, 1, &tmp))
 8007474:	f107 030f 	add.w	r3, r7, #15
 8007478:	2201      	movs	r2, #1
 800747a:	2112      	movs	r1, #18
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	f7ff fdb8 	bl	8006ff2 <LPS22HB_WriteReg>
 8007482:	4603      	mov	r3, r0
 8007484:	2b00      	cmp	r3, #0
 8007486:	d001      	beq.n	800748c <LPS22HB_Set_FIFO_OVR_Interrupt+0x5a>
    return LPS22HB_ERROR;
 8007488:	2301      	movs	r3, #1
 800748a:	e000      	b.n	800748e <LPS22HB_Set_FIFO_OVR_Interrupt+0x5c>

  return LPS22HB_OK;
 800748c:	2300      	movs	r3, #0
}
 800748e:	4618      	mov	r0, r3
 8007490:	3710      	adds	r7, #16
 8007492:	46bd      	mov	sp, r7
 8007494:	bd80      	pop	{r7, pc}

08007496 <LPS22HB_Set_FIFO_FTH_Interrupt>:
* @param  *handle Device handle.
* @param  LPS22HB_ENABLE/LPS22HB_DISABLE
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_FIFO_FTH_Interrupt(void *handle, LPS22HB_State_et status)
{
 8007496:	b580      	push	{r7, lr}
 8007498:	b084      	sub	sp, #16
 800749a:	af00      	add	r7, sp, #0
 800749c:	6078      	str	r0, [r7, #4]
 800749e:	460b      	mov	r3, r1
 80074a0:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG3, 1, &tmp))
 80074a2:	f107 030f 	add.w	r3, r7, #15
 80074a6:	2201      	movs	r2, #1
 80074a8:	2112      	movs	r1, #18
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	f7ff fd88 	bl	8006fc0 <LPS22HB_ReadReg>
 80074b0:	4603      	mov	r3, r0
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d001      	beq.n	80074ba <LPS22HB_Set_FIFO_FTH_Interrupt+0x24>
    return LPS22HB_ERROR;
 80074b6:	2301      	movs	r3, #1
 80074b8:	e01b      	b.n	80074f2 <LPS22HB_Set_FIFO_FTH_Interrupt+0x5c>

  tmp &= ~LPS22HB_FIFO_FTH_MASK;
 80074ba:	7bfb      	ldrb	r3, [r7, #15]
 80074bc:	f023 0310 	bic.w	r3, r3, #16
 80074c0:	b2db      	uxtb	r3, r3
 80074c2:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)status) << LPS22HB_FIFO_FTH_BIT;
 80074c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80074c8:	011b      	lsls	r3, r3, #4
 80074ca:	b25a      	sxtb	r2, r3
 80074cc:	7bfb      	ldrb	r3, [r7, #15]
 80074ce:	b25b      	sxtb	r3, r3
 80074d0:	4313      	orrs	r3, r2
 80074d2:	b25b      	sxtb	r3, r3
 80074d4:	b2db      	uxtb	r3, r3
 80074d6:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG3, 1, &tmp))
 80074d8:	f107 030f 	add.w	r3, r7, #15
 80074dc:	2201      	movs	r2, #1
 80074de:	2112      	movs	r1, #18
 80074e0:	6878      	ldr	r0, [r7, #4]
 80074e2:	f7ff fd86 	bl	8006ff2 <LPS22HB_WriteReg>
 80074e6:	4603      	mov	r3, r0
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d001      	beq.n	80074f0 <LPS22HB_Set_FIFO_FTH_Interrupt+0x5a>
    return LPS22HB_ERROR;
 80074ec:	2301      	movs	r3, #1
 80074ee:	e000      	b.n	80074f2 <LPS22HB_Set_FIFO_FTH_Interrupt+0x5c>

  return LPS22HB_OK;
 80074f0:	2300      	movs	r3, #0
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3710      	adds	r7, #16
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd80      	pop	{r7, pc}

080074fa <LPS22HB_Set_FIFO_FULL_Interrupt>:
* @param  *handle Device handle.
* @param  LPS22HB_ENABLE/LPS22HB_DISABLE
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_FIFO_FULL_Interrupt(void *handle, LPS22HB_State_et status)
{
 80074fa:	b580      	push	{r7, lr}
 80074fc:	b084      	sub	sp, #16
 80074fe:	af00      	add	r7, sp, #0
 8007500:	6078      	str	r0, [r7, #4]
 8007502:	460b      	mov	r3, r1
 8007504:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG3, 1, &tmp))
 8007506:	f107 030f 	add.w	r3, r7, #15
 800750a:	2201      	movs	r2, #1
 800750c:	2112      	movs	r1, #18
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f7ff fd56 	bl	8006fc0 <LPS22HB_ReadReg>
 8007514:	4603      	mov	r3, r0
 8007516:	2b00      	cmp	r3, #0
 8007518:	d001      	beq.n	800751e <LPS22HB_Set_FIFO_FULL_Interrupt+0x24>
    return LPS22HB_ERROR;
 800751a:	2301      	movs	r3, #1
 800751c:	e01b      	b.n	8007556 <LPS22HB_Set_FIFO_FULL_Interrupt+0x5c>

  tmp &= ~LPS22HB_FIFO_FULL_MASK;
 800751e:	7bfb      	ldrb	r3, [r7, #15]
 8007520:	f023 0320 	bic.w	r3, r3, #32
 8007524:	b2db      	uxtb	r3, r3
 8007526:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)status) << LPS22HB_FIFO_FULL_BIT;
 8007528:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800752c:	015b      	lsls	r3, r3, #5
 800752e:	b25a      	sxtb	r2, r3
 8007530:	7bfb      	ldrb	r3, [r7, #15]
 8007532:	b25b      	sxtb	r3, r3
 8007534:	4313      	orrs	r3, r2
 8007536:	b25b      	sxtb	r3, r3
 8007538:	b2db      	uxtb	r3, r3
 800753a:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG3, 1, &tmp))
 800753c:	f107 030f 	add.w	r3, r7, #15
 8007540:	2201      	movs	r2, #1
 8007542:	2112      	movs	r1, #18
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f7ff fd54 	bl	8006ff2 <LPS22HB_WriteReg>
 800754a:	4603      	mov	r3, r0
 800754c:	2b00      	cmp	r3, #0
 800754e:	d001      	beq.n	8007554 <LPS22HB_Set_FIFO_FULL_Interrupt+0x5a>
    return LPS22HB_ERROR;
 8007550:	2301      	movs	r3, #1
 8007552:	e000      	b.n	8007556 <LPS22HB_Set_FIFO_FULL_Interrupt+0x5c>

  return LPS22HB_OK;
 8007554:	2300      	movs	r3, #0
}
 8007556:	4618      	mov	r0, r3
 8007558:	3710      	adds	r7, #16
 800755a:	46bd      	mov	sp, r7
 800755c:	bd80      	pop	{r7, pc}

0800755e <LPS22HB_Get_DataStatus>:
* @param  *handle Device handle.
* @param  Data Status Flag:  TempDataAvailable, TempDataOverrun, PressDataAvailable, PressDataOverrun
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_DataStatus(void *handle, LPS22HB_DataStatus_st* datastatus)
{
 800755e:	b580      	push	{r7, lr}
 8007560:	b084      	sub	sp, #16
 8007562:	af00      	add	r7, sp, #0
 8007564:	6078      	str	r0, [r7, #4]
 8007566:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_STATUS_REG, 1, &tmp))
 8007568:	f107 030f 	add.w	r3, r7, #15
 800756c:	2201      	movs	r2, #1
 800756e:	2127      	movs	r1, #39	@ 0x27
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f7ff fd25 	bl	8006fc0 <LPS22HB_ReadReg>
 8007576:	4603      	mov	r3, r0
 8007578:	2b00      	cmp	r3, #0
 800757a:	d001      	beq.n	8007580 <LPS22HB_Get_DataStatus+0x22>
    return LPS22HB_ERROR;
 800757c:	2301      	movs	r3, #1
 800757e:	e01c      	b.n	80075ba <LPS22HB_Get_DataStatus+0x5c>

  datastatus->PressDataAvailable = (uint8_t)(tmp & LPS22HB_PDA_MASK);
 8007580:	7bfb      	ldrb	r3, [r7, #15]
 8007582:	f003 0301 	and.w	r3, r3, #1
 8007586:	b2da      	uxtb	r2, r3
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	705a      	strb	r2, [r3, #1]
  datastatus->TempDataAvailable = (uint8_t)((tmp & LPS22HB_TDA_MASK) >> LPS22HB_PDA_BIT);
 800758c:	7bfb      	ldrb	r3, [r7, #15]
 800758e:	f003 0302 	and.w	r3, r3, #2
 8007592:	b2da      	uxtb	r2, r3
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	701a      	strb	r2, [r3, #0]
  datastatus->TempDataOverrun = (uint8_t)((tmp & LPS22HB_TOR_MASK) >> LPS22HB_TOR_BIT);
 8007598:	7bfb      	ldrb	r3, [r7, #15]
 800759a:	115b      	asrs	r3, r3, #5
 800759c:	b2db      	uxtb	r3, r3
 800759e:	f003 0301 	and.w	r3, r3, #1
 80075a2:	b2da      	uxtb	r2, r3
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	709a      	strb	r2, [r3, #2]
  datastatus->PressDataOverrun = (uint8_t)((tmp & LPS22HB_POR_MASK) >> LPS22HB_POR_BIT);
 80075a8:	7bfb      	ldrb	r3, [r7, #15]
 80075aa:	111b      	asrs	r3, r3, #4
 80075ac:	b2db      	uxtb	r3, r3
 80075ae:	f003 0301 	and.w	r3, r3, #1
 80075b2:	b2da      	uxtb	r2, r3
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	70da      	strb	r2, [r3, #3]

  return LPS22HB_OK;
 80075b8:	2300      	movs	r3, #0
}
 80075ba:	4618      	mov	r0, r3
 80075bc:	3710      	adds	r7, #16
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd80      	pop	{r7, pc}

080075c2 <LPS22HB_Get_RawPressure>:
* @param  *handle Device handle.
* @param  The buffer to empty with the pressure raw value
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_RawPressure(void *handle, int32_t *raw_press)
{
 80075c2:	b580      	push	{r7, lr}
 80075c4:	b084      	sub	sp, #16
 80075c6:	af00      	add	r7, sp, #0
 80075c8:	6078      	str	r0, [r7, #4]
 80075ca:	6039      	str	r1, [r7, #0]
  uint8_t buffer[3];
  uint32_t tmp = 0;
 80075cc:	2300      	movs	r3, #0
 80075ce:	60fb      	str	r3, [r7, #12]
  uint8_t i;

  if(LPS22HB_ReadReg(handle, LPS22HB_PRESS_OUT_XL_REG, 3, buffer))
 80075d0:	f107 0308 	add.w	r3, r7, #8
 80075d4:	2203      	movs	r2, #3
 80075d6:	2128      	movs	r1, #40	@ 0x28
 80075d8:	6878      	ldr	r0, [r7, #4]
 80075da:	f7ff fcf1 	bl	8006fc0 <LPS22HB_ReadReg>
 80075de:	4603      	mov	r3, r0
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d001      	beq.n	80075e8 <LPS22HB_Get_RawPressure+0x26>
    return LPS22HB_ERROR;
 80075e4:	2301      	movs	r3, #1
 80075e6:	e022      	b.n	800762e <LPS22HB_Get_RawPressure+0x6c>

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 80075e8:	2300      	movs	r3, #0
 80075ea:	72fb      	strb	r3, [r7, #11]
 80075ec:	e00f      	b.n	800760e <LPS22HB_Get_RawPressure+0x4c>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 80075ee:	7afb      	ldrb	r3, [r7, #11]
 80075f0:	3310      	adds	r3, #16
 80075f2:	443b      	add	r3, r7
 80075f4:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 80075f8:	461a      	mov	r2, r3
 80075fa:	7afb      	ldrb	r3, [r7, #11]
 80075fc:	00db      	lsls	r3, r3, #3
 80075fe:	fa02 f303 	lsl.w	r3, r2, r3
 8007602:	68fa      	ldr	r2, [r7, #12]
 8007604:	4313      	orrs	r3, r2
 8007606:	60fb      	str	r3, [r7, #12]
  for(i = 0; i < 3; i++)
 8007608:	7afb      	ldrb	r3, [r7, #11]
 800760a:	3301      	adds	r3, #1
 800760c:	72fb      	strb	r3, [r7, #11]
 800760e:	7afb      	ldrb	r3, [r7, #11]
 8007610:	2b02      	cmp	r3, #2
 8007612:	d9ec      	bls.n	80075ee <LPS22HB_Get_RawPressure+0x2c>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800761a:	2b00      	cmp	r3, #0
 800761c:	d003      	beq.n	8007626 <LPS22HB_Get_RawPressure+0x64>
    tmp |= 0xFF000000;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007624:	60fb      	str	r3, [r7, #12]

  *raw_press = ((int32_t)tmp);
 8007626:	68fa      	ldr	r2, [r7, #12]
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	601a      	str	r2, [r3, #0]

  return LPS22HB_OK;
 800762c:	2300      	movs	r3, #0
}
 800762e:	4618      	mov	r0, r3
 8007630:	3710      	adds	r7, #16
 8007632:	46bd      	mov	sp, r7
 8007634:	bd80      	pop	{r7, pc}

08007636 <LPS22HB_Get_Pressure>:
* @param  *handle Device handle.
* @param      The buffer to empty with the pressure value that must be divided by 100 to get the value in hPA
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Pressure(void *handle, int32_t* Pout)
{
 8007636:	b580      	push	{r7, lr}
 8007638:	b084      	sub	sp, #16
 800763a:	af00      	add	r7, sp, #0
 800763c:	6078      	str	r0, [r7, #4]
 800763e:	6039      	str	r1, [r7, #0]
  int32_t raw_press;

  if(LPS22HB_Get_RawPressure(handle, &raw_press))
 8007640:	f107 030c 	add.w	r3, r7, #12
 8007644:	4619      	mov	r1, r3
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f7ff ffbb 	bl	80075c2 <LPS22HB_Get_RawPressure>
 800764c:	4603      	mov	r3, r0
 800764e:	2b00      	cmp	r3, #0
 8007650:	d001      	beq.n	8007656 <LPS22HB_Get_Pressure+0x20>
    return LPS22HB_ERROR;
 8007652:	2301      	movs	r3, #1
 8007654:	e00c      	b.n	8007670 <LPS22HB_Get_Pressure+0x3a>

  *Pout = (raw_press * 100) / 4096;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	2264      	movs	r2, #100	@ 0x64
 800765a:	fb02 f303 	mul.w	r3, r2, r3
 800765e:	2b00      	cmp	r3, #0
 8007660:	da01      	bge.n	8007666 <LPS22HB_Get_Pressure+0x30>
 8007662:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8007666:	131b      	asrs	r3, r3, #12
 8007668:	461a      	mov	r2, r3
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	601a      	str	r2, [r3, #0]

  return LPS22HB_OK;
 800766e:	2300      	movs	r3, #0
}
 8007670:	4618      	mov	r0, r3
 8007672:	3710      	adds	r7, #16
 8007674:	46bd      	mov	sp, r7
 8007676:	bd80      	pop	{r7, pc}

08007678 <LPS22HB_Get_RawTemperature>:
* @param  *handle Device handle.
* @param     Buffer to empty with the temperature raw tmp.
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_RawTemperature(void *handle, int16_t* raw_data)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b084      	sub	sp, #16
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
 8007680:	6039      	str	r1, [r7, #0]
  uint8_t buffer[2];
  uint16_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_TEMP_OUT_L_REG, 2, buffer))
 8007682:	f107 030c 	add.w	r3, r7, #12
 8007686:	2202      	movs	r2, #2
 8007688:	212b      	movs	r1, #43	@ 0x2b
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f7ff fc98 	bl	8006fc0 <LPS22HB_ReadReg>
 8007690:	4603      	mov	r3, r0
 8007692:	2b00      	cmp	r3, #0
 8007694:	d001      	beq.n	800769a <LPS22HB_Get_RawTemperature+0x22>
    return LPS22HB_ERROR;
 8007696:	2301      	movs	r3, #1
 8007698:	e00a      	b.n	80076b0 <LPS22HB_Get_RawTemperature+0x38>

  /* Build the raw tmp */
  tmp = (((uint16_t)buffer[1]) << 8) + (uint16_t)buffer[0];
 800769a:	7b7b      	ldrb	r3, [r7, #13]
 800769c:	021b      	lsls	r3, r3, #8
 800769e:	b29b      	uxth	r3, r3
 80076a0:	7b3a      	ldrb	r2, [r7, #12]
 80076a2:	4413      	add	r3, r2
 80076a4:	81fb      	strh	r3, [r7, #14]

  *raw_data = ((int16_t)tmp);
 80076a6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	801a      	strh	r2, [r3, #0]

  return LPS22HB_OK;
 80076ae:	2300      	movs	r3, #0
}
 80076b0:	4618      	mov	r0, r3
 80076b2:	3710      	adds	r7, #16
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd80      	pop	{r7, pc}

080076b8 <LPS22HB_Get_Temperature>:
* @param  *handle Device handle.
* @param Buffer to empty with the temperature value that must be divided by 10 to get the value in C
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Temperature(void *handle, int16_t* Tout)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b084      	sub	sp, #16
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
 80076c0:	6039      	str	r1, [r7, #0]
  int16_t raw_data;

  if(LPS22HB_Get_RawTemperature(handle, &raw_data))
 80076c2:	f107 030e 	add.w	r3, r7, #14
 80076c6:	4619      	mov	r1, r3
 80076c8:	6878      	ldr	r0, [r7, #4]
 80076ca:	f7ff ffd5 	bl	8007678 <LPS22HB_Get_RawTemperature>
 80076ce:	4603      	mov	r3, r0
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d001      	beq.n	80076d8 <LPS22HB_Get_Temperature+0x20>
    return LPS22HB_ERROR;
 80076d4:	2301      	movs	r3, #1
 80076d6:	e00b      	b.n	80076f0 <LPS22HB_Get_Temperature+0x38>

  *Tout = (raw_data * 10) / 100;
 80076d8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80076dc:	4a06      	ldr	r2, [pc, #24]	@ (80076f8 <LPS22HB_Get_Temperature+0x40>)
 80076de:	fb82 1203 	smull	r1, r2, r2, r3
 80076e2:	1092      	asrs	r2, r2, #2
 80076e4:	17db      	asrs	r3, r3, #31
 80076e6:	1ad3      	subs	r3, r2, r3
 80076e8:	b21a      	sxth	r2, r3
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	801a      	strh	r2, [r3, #0]

  return LPS22HB_OK;
 80076ee:	2300      	movs	r3, #0
}
 80076f0:	4618      	mov	r0, r3
 80076f2:	3710      	adds	r7, #16
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bd80      	pop	{r7, pc}
 80076f8:	66666667 	.word	0x66666667

080076fc <LPS22HB_Set_FifoMode>:
* @param  *handle Device handle.
* @param  Fifo Mode struct
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_FifoMode(void *handle, LPS22HB_FifoMode_et fifomode)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b084      	sub	sp, #16
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
 8007704:	460b      	mov	r3, r1
 8007706:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_FifoMode(fifomode));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_FIFO_REG, 1, &tmp))
 8007708:	f107 030f 	add.w	r3, r7, #15
 800770c:	2201      	movs	r2, #1
 800770e:	2114      	movs	r1, #20
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	f7ff fc55 	bl	8006fc0 <LPS22HB_ReadReg>
 8007716:	4603      	mov	r3, r0
 8007718:	2b00      	cmp	r3, #0
 800771a:	d001      	beq.n	8007720 <LPS22HB_Set_FifoMode+0x24>
    return LPS22HB_ERROR;
 800771c:	2301      	movs	r3, #1
 800771e:	e016      	b.n	800774e <LPS22HB_Set_FifoMode+0x52>

  tmp &= ~LPS22HB_FIFO_MODE_MASK;
 8007720:	7bfb      	ldrb	r3, [r7, #15]
 8007722:	f003 031f 	and.w	r3, r3, #31
 8007726:	b2db      	uxtb	r3, r3
 8007728:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)fifomode;
 800772a:	7bfa      	ldrb	r2, [r7, #15]
 800772c:	78fb      	ldrb	r3, [r7, #3]
 800772e:	4313      	orrs	r3, r2
 8007730:	b2db      	uxtb	r3, r3
 8007732:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_FIFO_REG, 1, &tmp))
 8007734:	f107 030f 	add.w	r3, r7, #15
 8007738:	2201      	movs	r2, #1
 800773a:	2114      	movs	r1, #20
 800773c:	6878      	ldr	r0, [r7, #4]
 800773e:	f7ff fc58 	bl	8006ff2 <LPS22HB_WriteReg>
 8007742:	4603      	mov	r3, r0
 8007744:	2b00      	cmp	r3, #0
 8007746:	d001      	beq.n	800774c <LPS22HB_Set_FifoMode+0x50>
    return LPS22HB_ERROR;
 8007748:	2301      	movs	r3, #1
 800774a:	e000      	b.n	800774e <LPS22HB_Set_FifoMode+0x52>

  return LPS22HB_OK;
 800774c:	2300      	movs	r3, #0
}
 800774e:	4618      	mov	r0, r3
 8007750:	3710      	adds	r7, #16
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}

08007756 <LPS22HB_Get_FifoMode>:
* @param  *handle Device handle.
* @param   buffer to empty with fifo mode tmp
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_FifoMode(void *handle, LPS22HB_FifoMode_et* fifomode)
{
 8007756:	b580      	push	{r7, lr}
 8007758:	b084      	sub	sp, #16
 800775a:	af00      	add	r7, sp, #0
 800775c:	6078      	str	r0, [r7, #4]
 800775e:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_FIFO_REG, 1, &tmp))
 8007760:	f107 030f 	add.w	r3, r7, #15
 8007764:	2201      	movs	r2, #1
 8007766:	2114      	movs	r1, #20
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f7ff fc29 	bl	8006fc0 <LPS22HB_ReadReg>
 800776e:	4603      	mov	r3, r0
 8007770:	2b00      	cmp	r3, #0
 8007772:	d001      	beq.n	8007778 <LPS22HB_Get_FifoMode+0x22>
    return LPS22HB_ERROR;
 8007774:	2301      	movs	r3, #1
 8007776:	e008      	b.n	800778a <LPS22HB_Get_FifoMode+0x34>

  tmp &= LPS22HB_FIFO_MODE_MASK;
 8007778:	7bfb      	ldrb	r3, [r7, #15]
 800777a:	f023 031f 	bic.w	r3, r3, #31
 800777e:	b2db      	uxtb	r3, r3
 8007780:	73fb      	strb	r3, [r7, #15]
  *fifomode = (LPS22HB_FifoMode_et)tmp;
 8007782:	7bfa      	ldrb	r2, [r7, #15]
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	701a      	strb	r2, [r3, #0]

  return LPS22HB_OK;
 8007788:	2300      	movs	r3, #0
}
 800778a:	4618      	mov	r0, r3
 800778c:	3710      	adds	r7, #16
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}

08007792 <LPS22HB_Set_FifoWatermarkLevel>:
* @param  *handle Device handle.
* @param    Watermark level value [0 31]
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_FifoWatermarkLevel(void *handle, uint8_t wtmlevel)
{
 8007792:	b580      	push	{r7, lr}
 8007794:	b084      	sub	sp, #16
 8007796:	af00      	add	r7, sp, #0
 8007798:	6078      	str	r0, [r7, #4]
 800779a:	460b      	mov	r3, r1
 800779c:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_WtmLevel(wtmlevel));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_FIFO_REG, 1, &tmp))
 800779e:	f107 030f 	add.w	r3, r7, #15
 80077a2:	2201      	movs	r2, #1
 80077a4:	2114      	movs	r1, #20
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f7ff fc0a 	bl	8006fc0 <LPS22HB_ReadReg>
 80077ac:	4603      	mov	r3, r0
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d001      	beq.n	80077b6 <LPS22HB_Set_FifoWatermarkLevel+0x24>
    return LPS22HB_ERROR;
 80077b2:	2301      	movs	r3, #1
 80077b4:	e016      	b.n	80077e4 <LPS22HB_Set_FifoWatermarkLevel+0x52>

  tmp &= ~LPS22HB_WTM_POINT_MASK;
 80077b6:	7bfb      	ldrb	r3, [r7, #15]
 80077b8:	f023 031f 	bic.w	r3, r3, #31
 80077bc:	b2db      	uxtb	r3, r3
 80077be:	73fb      	strb	r3, [r7, #15]
  tmp |= wtmlevel;
 80077c0:	7bfa      	ldrb	r2, [r7, #15]
 80077c2:	78fb      	ldrb	r3, [r7, #3]
 80077c4:	4313      	orrs	r3, r2
 80077c6:	b2db      	uxtb	r3, r3
 80077c8:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_FIFO_REG, 1, &tmp))
 80077ca:	f107 030f 	add.w	r3, r7, #15
 80077ce:	2201      	movs	r2, #1
 80077d0:	2114      	movs	r1, #20
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f7ff fc0d 	bl	8006ff2 <LPS22HB_WriteReg>
 80077d8:	4603      	mov	r3, r0
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d001      	beq.n	80077e2 <LPS22HB_Set_FifoWatermarkLevel+0x50>
    return LPS22HB_ERROR;
 80077de:	2301      	movs	r3, #1
 80077e0:	e000      	b.n	80077e4 <LPS22HB_Set_FifoWatermarkLevel+0x52>

  return LPS22HB_OK;
 80077e2:	2300      	movs	r3, #0
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	3710      	adds	r7, #16
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bd80      	pop	{r7, pc}

080077ec <LPS22HB_Get_FifoWatermarkLevel>:
* @param  *handle Device handle.
* @param   buffer to empty with watermak level[0,31] value read from sensor
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_FifoWatermarkLevel(void *handle, uint8_t *wtmlevel)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b082      	sub	sp, #8
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
 80077f4:	6039      	str	r1, [r7, #0]
  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_FIFO_REG, 1, wtmlevel))
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	2201      	movs	r2, #1
 80077fa:	2114      	movs	r1, #20
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f7ff fbdf 	bl	8006fc0 <LPS22HB_ReadReg>
 8007802:	4603      	mov	r3, r0
 8007804:	2b00      	cmp	r3, #0
 8007806:	d001      	beq.n	800780c <LPS22HB_Get_FifoWatermarkLevel+0x20>
    return LPS22HB_ERROR;
 8007808:	2301      	movs	r3, #1
 800780a:	e007      	b.n	800781c <LPS22HB_Get_FifoWatermarkLevel+0x30>

  *wtmlevel &= LPS22HB_WTM_POINT_MASK;
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	781b      	ldrb	r3, [r3, #0]
 8007810:	f003 031f 	and.w	r3, r3, #31
 8007814:	b2da      	uxtb	r2, r3
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	701a      	strb	r2, [r3, #0]

  return LPS22HB_OK;
 800781a:	2300      	movs	r3, #0
}
 800781c:	4618      	mov	r0, r3
 800781e:	3708      	adds	r7, #8
 8007820:	46bd      	mov	sp, r7
 8007822:	bd80      	pop	{r7, pc}

08007824 <LPS22HB_Get_FifoStatus>:
* @param  *handle Device handle.
* @param    Status Flag: FIFO_FTH,FIFO_EMPTY,FIFO_FULL,FIFO_OVR and level of the FIFO->FIFO_LEVEL
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_FifoStatus(void *handle, LPS22HB_FifoStatus_st* status)
{
 8007824:	b580      	push	{r7, lr}
 8007826:	b084      	sub	sp, #16
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
 800782c:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_STATUS_FIFO_REG, 1, &tmp))
 800782e:	f107 030f 	add.w	r3, r7, #15
 8007832:	2201      	movs	r2, #1
 8007834:	2126      	movs	r1, #38	@ 0x26
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f7ff fbc2 	bl	8006fc0 <LPS22HB_ReadReg>
 800783c:	4603      	mov	r3, r0
 800783e:	2b00      	cmp	r3, #0
 8007840:	d001      	beq.n	8007846 <LPS22HB_Get_FifoStatus+0x22>
    return LPS22HB_ERROR;
 8007842:	2301      	movs	r3, #1
 8007844:	e029      	b.n	800789a <LPS22HB_Get_FifoStatus+0x76>

  status->FIFO_FTH = (uint8_t)((tmp & LPS22HB_FTH_FIFO_MASK) >> LPS22HB_FTH_FIFO_BIT);
 8007846:	7bfb      	ldrb	r3, [r7, #15]
 8007848:	09db      	lsrs	r3, r3, #7
 800784a:	b2da      	uxtb	r2, r3
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	711a      	strb	r2, [r3, #4]
  status->FIFO_OVR = (uint8_t)((tmp & LPS22HB_OVR_FIFO_MASK) >> LPS22HB_OVR_FIFO_BIT);
 8007850:	7bfb      	ldrb	r3, [r7, #15]
 8007852:	119b      	asrs	r3, r3, #6
 8007854:	b2db      	uxtb	r3, r3
 8007856:	f003 0301 	and.w	r3, r3, #1
 800785a:	b2da      	uxtb	r2, r3
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	70da      	strb	r2, [r3, #3]
  status->FIFO_LEVEL = (uint8_t)(tmp & LPS22HB_LEVEL_FIFO_MASK);
 8007860:	7bfb      	ldrb	r3, [r7, #15]
 8007862:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007866:	b2da      	uxtb	r2, r3
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	701a      	strb	r2, [r3, #0]

  if(status->FIFO_LEVEL == LPS22HB_FIFO_EMPTY)
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	781b      	ldrb	r3, [r3, #0]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d103      	bne.n	800787c <LPS22HB_Get_FifoStatus+0x58>
    status->FIFO_EMPTY = 0x01;
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	2201      	movs	r2, #1
 8007878:	705a      	strb	r2, [r3, #1]
 800787a:	e002      	b.n	8007882 <LPS22HB_Get_FifoStatus+0x5e>
  else
    status->FIFO_EMPTY = 0x00;
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	2200      	movs	r2, #0
 8007880:	705a      	strb	r2, [r3, #1]

  if (status->FIFO_LEVEL == LPS22HB_FIFO_FULL)
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	781b      	ldrb	r3, [r3, #0]
 8007886:	2b20      	cmp	r3, #32
 8007888:	d103      	bne.n	8007892 <LPS22HB_Get_FifoStatus+0x6e>
    status->FIFO_FULL = 0x01;
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	2201      	movs	r2, #1
 800788e:	709a      	strb	r2, [r3, #2]
 8007890:	e002      	b.n	8007898 <LPS22HB_Get_FifoStatus+0x74>
  else
    status->FIFO_FULL = 0x00;
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	2200      	movs	r2, #0
 8007896:	709a      	strb	r2, [r3, #2]


  return LPS22HB_OK;
 8007898:	2300      	movs	r3, #0
}
 800789a:	4618      	mov	r0, r3
 800789c:	3710      	adds	r7, #16
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}

080078a2 <LPS22HB_P_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Init( DrvContextTypeDef *handle )
{
 80078a2:	b580      	push	{r7, lr}
 80078a4:	b084      	sub	sp, #16
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	6078      	str	r0, [r7, #4]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	689b      	ldr	r3, [r3, #8]
 80078ae:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB temperature sensor is already initialized. */
  /* If yes, skip the initialize function, if not call initialize function */
  if(comboData->isTempInitialized == 0)
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	785b      	ldrb	r3, [r3, #1]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d108      	bne.n	80078ce <LPS22HB_P_Init+0x2c>
  {
    if(LPS22HB_Initialize(handle, comboData) == COMPONENT_ERROR)
 80078bc:	68f9      	ldr	r1, [r7, #12]
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f000 fab2 	bl	8007e28 <LPS22HB_Initialize>
 80078c4:	4603      	mov	r3, r0
 80078c6:	2b01      	cmp	r3, #1
 80078c8:	d101      	bne.n	80078ce <LPS22HB_P_Init+0x2c>
    {
      return COMPONENT_ERROR;
 80078ca:	2301      	movs	r3, #1
 80078cc:	e006      	b.n	80078dc <LPS22HB_P_Init+0x3a>
    }
  }

  comboData->isPressInitialized = 1;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	2201      	movs	r2, #1
 80078d2:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 1;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2201      	movs	r2, #1
 80078d8:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 80078da:	2300      	movs	r3, #0
}
 80078dc:	4618      	mov	r0, r3
 80078de:	3710      	adds	r7, #16
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}

080078e4 <LPS22HB_P_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_DeInit( DrvContextTypeDef *handle )
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b084      	sub	sp, #16
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	689b      	ldr	r3, [r3, #8]
 80078f0:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB temperature sensor is already initialized. */
  /* If yes, skip the deinitialize function, if not call deinitialize function */
  if(comboData->isTempInitialized == 0)
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	785b      	ldrb	r3, [r3, #1]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d107      	bne.n	800790e <LPS22HB_P_DeInit+0x2a>
  {
    if(LPS22HB_P_Sensor_Disable(handle) == COMPONENT_ERROR)
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f000 f838 	bl	8007974 <LPS22HB_P_Sensor_Disable>
 8007904:	4603      	mov	r3, r0
 8007906:	2b01      	cmp	r3, #1
 8007908:	d101      	bne.n	800790e <LPS22HB_P_DeInit+0x2a>
    {
      return COMPONENT_ERROR;
 800790a:	2301      	movs	r3, #1
 800790c:	e006      	b.n	800791c <LPS22HB_P_DeInit+0x38>
    }
  }

  comboData->isPressInitialized = 0;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	2200      	movs	r2, #0
 8007912:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 0;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2200      	movs	r2, #0
 8007918:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800791a:	2300      	movs	r3, #0
}
 800791c:	4618      	mov	r0, r3
 800791e:	3710      	adds	r7, #16
 8007920:	46bd      	mov	sp, r7
 8007922:	bd80      	pop	{r7, pc}

08007924 <LPS22HB_P_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Sensor_Enable( DrvContextTypeDef *handle )
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b084      	sub	sp, #16
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	689b      	ldr	r3, [r3, #8]
 8007930:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	799b      	ldrb	r3, [r3, #6]
 800793a:	2b01      	cmp	r3, #1
 800793c:	d101      	bne.n	8007942 <LPS22HB_P_Sensor_Enable+0x1e>
  {
    return COMPONENT_OK;
 800793e:	2300      	movs	r3, #0
 8007940:	e014      	b.n	800796c <LPS22HB_P_Sensor_Enable+0x48>
  }

  if(LPS22HB_Set_ODR_Value_When_Enabled(handle, comboData->Last_ODR, comboData) == COMPONENT_ERROR)
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	edd3 7a01 	vldr	s15, [r3, #4]
 8007948:	68f9      	ldr	r1, [r7, #12]
 800794a:	eeb0 0a67 	vmov.f32	s0, s15
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f000 fc18 	bl	8008184 <LPS22HB_Set_ODR_Value_When_Enabled>
 8007954:	4603      	mov	r3, r0
 8007956:	2b01      	cmp	r3, #1
 8007958:	d101      	bne.n	800795e <LPS22HB_P_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 800795a:	2301      	movs	r3, #1
 800795c:	e006      	b.n	800796c <LPS22HB_P_Sensor_Enable+0x48>
  }

  comboData->isPressEnabled = 1;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2201      	movs	r2, #1
 8007962:	709a      	strb	r2, [r3, #2]

  handle->isEnabled = 1;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2201      	movs	r2, #1
 8007968:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800796a:	2300      	movs	r3, #0
}
 800796c:	4618      	mov	r0, r3
 800796e:	3710      	adds	r7, #16
 8007970:	46bd      	mov	sp, r7
 8007972:	bd80      	pop	{r7, pc}

08007974 <LPS22HB_P_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Sensor_Disable( DrvContextTypeDef *handle )
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b084      	sub	sp, #16
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	689b      	ldr	r3, [r3, #8]
 8007980:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	799b      	ldrb	r3, [r3, #6]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d101      	bne.n	8007992 <LPS22HB_P_Sensor_Disable+0x1e>
  {
    return COMPONENT_OK;
 800798e:	2300      	movs	r3, #0
 8007990:	e013      	b.n	80079ba <LPS22HB_P_Sensor_Disable+0x46>
  }

  /* Check if the LPS22HB temperature sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if(comboData->isTempEnabled == 0)
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	78db      	ldrb	r3, [r3, #3]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d108      	bne.n	80079ac <LPS22HB_P_Sensor_Disable+0x38>
  {
    /* Power down the device */
    if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 800799a:	2100      	movs	r1, #0
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	f7ff fb83 	bl	80070a8 <LPS22HB_Set_Odr>
 80079a2:	4603      	mov	r3, r0
 80079a4:	2b01      	cmp	r3, #1
 80079a6:	d101      	bne.n	80079ac <LPS22HB_P_Sensor_Disable+0x38>
    {
      return COMPONENT_ERROR;
 80079a8:	2301      	movs	r3, #1
 80079aa:	e006      	b.n	80079ba <LPS22HB_P_Sensor_Disable+0x46>
    }
  }

  comboData->isPressEnabled = 0;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2200      	movs	r2, #0
 80079b0:	709a      	strb	r2, [r3, #2]

  handle->isEnabled = 0;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2200      	movs	r2, #0
 80079b6:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80079b8:	2300      	movs	r3, #0
}
 80079ba:	4618      	mov	r0, r3
 80079bc:	3710      	adds	r7, #16
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}

080079c2 <LPS22HB_P_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 80079c2:	b580      	push	{r7, lr}
 80079c4:	b082      	sub	sp, #8
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	6078      	str	r0, [r7, #4]
 80079ca:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_WhoAmI( handle, who_am_i );
 80079cc:	6839      	ldr	r1, [r7, #0]
 80079ce:	6878      	ldr	r0, [r7, #4]
 80079d0:	f000 fa88 	bl	8007ee4 <LPS22HB_Get_WhoAmI>
 80079d4:	4603      	mov	r3, r0
}
 80079d6:	4618      	mov	r0, r3
 80079d8:	3708      	adds	r7, #8
 80079da:	46bd      	mov	sp, r7
 80079dc:	bd80      	pop	{r7, pc}

080079de <LPS22HB_P_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Check_WhoAmI( DrvContextTypeDef *handle )
{
 80079de:	b580      	push	{r7, lr}
 80079e0:	b082      	sub	sp, #8
 80079e2:	af00      	add	r7, sp, #0
 80079e4:	6078      	str	r0, [r7, #4]

  return LPS22HB_Check_WhoAmI( handle );
 80079e6:	6878      	ldr	r0, [r7, #4]
 80079e8:	f000 fa8f 	bl	8007f0a <LPS22HB_Check_WhoAmI>
 80079ec:	4603      	mov	r3, r0
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3708      	adds	r7, #8
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}

080079f6 <LPS22HB_P_Get_Press>:
 * @param pressure pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_Press( DrvContextTypeDef *handle, float *pressure )
{
 80079f6:	b580      	push	{r7, lr}
 80079f8:	b082      	sub	sp, #8
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	6078      	str	r0, [r7, #4]
 80079fe:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_Press( handle, pressure );
 8007a00:	6839      	ldr	r1, [r7, #0]
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f000 fa9e 	bl	8007f44 <LPS22HB_Get_Press>
 8007a08:	4603      	mov	r3, r0
}
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	3708      	adds	r7, #8
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}

08007a12 <LPS22HB_P_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8007a12:	b580      	push	{r7, lr}
 8007a14:	b082      	sub	sp, #8
 8007a16:	af00      	add	r7, sp, #0
 8007a18:	6078      	str	r0, [r7, #4]
 8007a1a:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_ODR( handle, odr );
 8007a1c:	6839      	ldr	r1, [r7, #0]
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	f000 fada 	bl	8007fd8 <LPS22HB_Get_ODR>
 8007a24:	4603      	mov	r3, r0
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3708      	adds	r7, #8
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}

08007a2e <LPS22HB_P_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8007a2e:	b580      	push	{r7, lr}
 8007a30:	b084      	sub	sp, #16
 8007a32:	af00      	add	r7, sp, #0
 8007a34:	6078      	str	r0, [r7, #4]
 8007a36:	460b      	mov	r3, r1
 8007a38:	70fb      	strb	r3, [r7, #3]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	689b      	ldr	r3, [r3, #8]
 8007a3e:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	799b      	ldrb	r3, [r3, #6]
 8007a48:	2b01      	cmp	r3, #1
 8007a4a:	d10a      	bne.n	8007a62 <LPS22HB_P_Set_ODR+0x34>
  {
    if(LPS22HB_Set_ODR_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 8007a4c:	78fb      	ldrb	r3, [r7, #3]
 8007a4e:	68fa      	ldr	r2, [r7, #12]
 8007a50:	4619      	mov	r1, r3
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f000 fb14 	bl	8008080 <LPS22HB_Set_ODR_When_Enabled>
 8007a58:	4603      	mov	r3, r0
 8007a5a:	2b01      	cmp	r3, #1
 8007a5c:	d10c      	bne.n	8007a78 <LPS22HB_P_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 8007a5e:	2301      	movs	r3, #1
 8007a60:	e00b      	b.n	8007a7a <LPS22HB_P_Set_ODR+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8007a62:	78fb      	ldrb	r3, [r7, #3]
 8007a64:	68fa      	ldr	r2, [r7, #12]
 8007a66:	4619      	mov	r1, r3
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f000 fb4d 	bl	8008108 <LPS22HB_Set_ODR_When_Disabled>
 8007a6e:	4603      	mov	r3, r0
 8007a70:	2b01      	cmp	r3, #1
 8007a72:	d101      	bne.n	8007a78 <LPS22HB_P_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 8007a74:	2301      	movs	r3, #1
 8007a76:	e000      	b.n	8007a7a <LPS22HB_P_Set_ODR+0x4c>
    }
  }

  return COMPONENT_OK;
 8007a78:	2300      	movs	r3, #0
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	3710      	adds	r7, #16
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	bd80      	pop	{r7, pc}

08007a82 <LPS22HB_P_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8007a82:	b580      	push	{r7, lr}
 8007a84:	b084      	sub	sp, #16
 8007a86:	af00      	add	r7, sp, #0
 8007a88:	6078      	str	r0, [r7, #4]
 8007a8a:	ed87 0a00 	vstr	s0, [r7]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	689b      	ldr	r3, [r3, #8]
 8007a92:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	799b      	ldrb	r3, [r3, #6]
 8007a9c:	2b01      	cmp	r3, #1
 8007a9e:	d10a      	bne.n	8007ab6 <LPS22HB_P_Set_ODR_Value+0x34>
  {
    if(LPS22HB_Set_ODR_Value_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 8007aa0:	68f9      	ldr	r1, [r7, #12]
 8007aa2:	ed97 0a00 	vldr	s0, [r7]
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	f000 fb6c 	bl	8008184 <LPS22HB_Set_ODR_Value_When_Enabled>
 8007aac:	4603      	mov	r3, r0
 8007aae:	2b01      	cmp	r3, #1
 8007ab0:	d10c      	bne.n	8007acc <LPS22HB_P_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 8007ab2:	2301      	movs	r3, #1
 8007ab4:	e00b      	b.n	8007ace <LPS22HB_P_Set_ODR_Value+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_Value_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8007ab6:	68f9      	ldr	r1, [r7, #12]
 8007ab8:	ed97 0a00 	vldr	s0, [r7]
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 fbb3 	bl	8008228 <LPS22HB_Set_ODR_Value_When_Disabled>
 8007ac2:	4603      	mov	r3, r0
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	d101      	bne.n	8007acc <LPS22HB_P_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 8007ac8:	2301      	movs	r3, #1
 8007aca:	e000      	b.n	8007ace <LPS22HB_P_Set_ODR_Value+0x4c>
    }
  }

  return COMPONENT_OK;
 8007acc:	2300      	movs	r3, #0
}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	3710      	adds	r7, #16
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}

08007ad6 <LPS22HB_P_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8007ad6:	b580      	push	{r7, lr}
 8007ad8:	b084      	sub	sp, #16
 8007ada:	af00      	add	r7, sp, #0
 8007adc:	60f8      	str	r0, [r7, #12]
 8007ade:	460b      	mov	r3, r1
 8007ae0:	607a      	str	r2, [r7, #4]
 8007ae2:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8007ae4:	7afb      	ldrb	r3, [r7, #11]
 8007ae6:	687a      	ldr	r2, [r7, #4]
 8007ae8:	4619      	mov	r1, r3
 8007aea:	68f8      	ldr	r0, [r7, #12]
 8007aec:	f000 fbe4 	bl	80082b8 <LPS22HB_Read_Reg>
 8007af0:	4603      	mov	r3, r0
 8007af2:	2b01      	cmp	r3, #1
 8007af4:	d101      	bne.n	8007afa <LPS22HB_P_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8007af6:	2301      	movs	r3, #1
 8007af8:	e000      	b.n	8007afc <LPS22HB_P_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8007afa:	2300      	movs	r3, #0
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3710      	adds	r7, #16
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}

08007b04 <LPS22HB_P_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b082      	sub	sp, #8
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
 8007b0c:	460b      	mov	r3, r1
 8007b0e:	70fb      	strb	r3, [r7, #3]
 8007b10:	4613      	mov	r3, r2
 8007b12:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8007b14:	78ba      	ldrb	r2, [r7, #2]
 8007b16:	78fb      	ldrb	r3, [r7, #3]
 8007b18:	4619      	mov	r1, r3
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f000 fbe3 	bl	80082e6 <LPS22HB_Write_Reg>
 8007b20:	4603      	mov	r3, r0
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	d101      	bne.n	8007b2a <LPS22HB_P_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8007b26:	2301      	movs	r3, #1
 8007b28:	e000      	b.n	8007b2c <LPS22HB_P_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8007b2a:	2300      	movs	r3, #0
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	3708      	adds	r7, #8
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bd80      	pop	{r7, pc}

08007b34 <LPS22HB_P_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b084      	sub	sp, #16
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
 8007b3c:	6039      	str	r1, [r7, #0]

  LPS22HB_DataStatus_st status_raw;

  if ( LPS22HB_Get_DataStatus( (void *)handle, &status_raw ) == LPS22HB_ERROR )
 8007b3e:	f107 030c 	add.w	r3, r7, #12
 8007b42:	4619      	mov	r1, r3
 8007b44:	6878      	ldr	r0, [r7, #4]
 8007b46:	f7ff fd0a 	bl	800755e <LPS22HB_Get_DataStatus>
 8007b4a:	4603      	mov	r3, r0
 8007b4c:	2b01      	cmp	r3, #1
 8007b4e:	d101      	bne.n	8007b54 <LPS22HB_P_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8007b50:	2301      	movs	r3, #1
 8007b52:	e003      	b.n	8007b5c <LPS22HB_P_Get_DRDY_Status+0x28>
  }

  *status = status_raw.PressDataAvailable;
 8007b54:	7b7a      	ldrb	r2, [r7, #13]
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8007b5a:	2300      	movs	r3, #0
}
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	3710      	adds	r7, #16
 8007b60:	46bd      	mov	sp, r7
 8007b62:	bd80      	pop	{r7, pc}

08007b64 <LPS22HB_T_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Init( DrvContextTypeDef *handle )
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b084      	sub	sp, #16
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	689b      	ldr	r3, [r3, #8]
 8007b70:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB pressure sensor is already initialized. */
  /* If yes, skip the initialize function, if not call initialize function */
  if(comboData->isPressInitialized == 0)
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	781b      	ldrb	r3, [r3, #0]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d108      	bne.n	8007b90 <LPS22HB_T_Init+0x2c>
  {
    if(LPS22HB_Initialize(handle, comboData) == COMPONENT_ERROR)
 8007b7e:	68f9      	ldr	r1, [r7, #12]
 8007b80:	6878      	ldr	r0, [r7, #4]
 8007b82:	f000 f951 	bl	8007e28 <LPS22HB_Initialize>
 8007b86:	4603      	mov	r3, r0
 8007b88:	2b01      	cmp	r3, #1
 8007b8a:	d101      	bne.n	8007b90 <LPS22HB_T_Init+0x2c>
    {
      return COMPONENT_ERROR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	e006      	b.n	8007b9e <LPS22HB_T_Init+0x3a>
    }
  }

  comboData->isTempInitialized = 1;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	2201      	movs	r2, #1
 8007b94:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 1;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2201      	movs	r2, #1
 8007b9a:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8007b9c:	2300      	movs	r3, #0
}
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	3710      	adds	r7, #16
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	bd80      	pop	{r7, pc}

08007ba6 <LPS22HB_T_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_DeInit( DrvContextTypeDef *handle )
{
 8007ba6:	b580      	push	{r7, lr}
 8007ba8:	b084      	sub	sp, #16
 8007baa:	af00      	add	r7, sp, #0
 8007bac:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	689b      	ldr	r3, [r3, #8]
 8007bb2:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB pressure sensor is already initialized. */
  /* If yes, skip the deinitialize function, if not call deinitialize function */
  if(comboData->isPressInitialized == 0)
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	781b      	ldrb	r3, [r3, #0]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d107      	bne.n	8007bd0 <LPS22HB_T_DeInit+0x2a>
  {
    if(LPS22HB_T_Sensor_Disable(handle) == COMPONENT_ERROR)
 8007bc0:	6878      	ldr	r0, [r7, #4]
 8007bc2:	f000 f838 	bl	8007c36 <LPS22HB_T_Sensor_Disable>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	d101      	bne.n	8007bd0 <LPS22HB_T_DeInit+0x2a>
    {
      return COMPONENT_ERROR;
 8007bcc:	2301      	movs	r3, #1
 8007bce:	e006      	b.n	8007bde <LPS22HB_T_DeInit+0x38>
    }
  }

  comboData->isTempInitialized = 0;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 0;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2200      	movs	r2, #0
 8007bda:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8007bdc:	2300      	movs	r3, #0
}
 8007bde:	4618      	mov	r0, r3
 8007be0:	3710      	adds	r7, #16
 8007be2:	46bd      	mov	sp, r7
 8007be4:	bd80      	pop	{r7, pc}

08007be6 <LPS22HB_T_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Sensor_Enable( DrvContextTypeDef *handle )
{
 8007be6:	b580      	push	{r7, lr}
 8007be8:	b084      	sub	sp, #16
 8007bea:	af00      	add	r7, sp, #0
 8007bec:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	689b      	ldr	r3, [r3, #8]
 8007bf2:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	799b      	ldrb	r3, [r3, #6]
 8007bfc:	2b01      	cmp	r3, #1
 8007bfe:	d101      	bne.n	8007c04 <LPS22HB_T_Sensor_Enable+0x1e>
  {
    return COMPONENT_OK;
 8007c00:	2300      	movs	r3, #0
 8007c02:	e014      	b.n	8007c2e <LPS22HB_T_Sensor_Enable+0x48>
  }

  if(LPS22HB_Set_ODR_Value_When_Enabled(handle, comboData->Last_ODR, comboData) == COMPONENT_ERROR)
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	edd3 7a01 	vldr	s15, [r3, #4]
 8007c0a:	68f9      	ldr	r1, [r7, #12]
 8007c0c:	eeb0 0a67 	vmov.f32	s0, s15
 8007c10:	6878      	ldr	r0, [r7, #4]
 8007c12:	f000 fab7 	bl	8008184 <LPS22HB_Set_ODR_Value_When_Enabled>
 8007c16:	4603      	mov	r3, r0
 8007c18:	2b01      	cmp	r3, #1
 8007c1a:	d101      	bne.n	8007c20 <LPS22HB_T_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	e006      	b.n	8007c2e <LPS22HB_T_Sensor_Enable+0x48>
  }

  comboData->isTempEnabled = 1;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2201      	movs	r2, #1
 8007c24:	70da      	strb	r2, [r3, #3]

  handle->isEnabled = 1;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2201      	movs	r2, #1
 8007c2a:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8007c2c:	2300      	movs	r3, #0
}
 8007c2e:	4618      	mov	r0, r3
 8007c30:	3710      	adds	r7, #16
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}

08007c36 <LPS22HB_T_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Sensor_Disable( DrvContextTypeDef *handle )
{
 8007c36:	b580      	push	{r7, lr}
 8007c38:	b084      	sub	sp, #16
 8007c3a:	af00      	add	r7, sp, #0
 8007c3c:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	689b      	ldr	r3, [r3, #8]
 8007c42:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	799b      	ldrb	r3, [r3, #6]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d101      	bne.n	8007c54 <LPS22HB_T_Sensor_Disable+0x1e>
  {
    return COMPONENT_OK;
 8007c50:	2300      	movs	r3, #0
 8007c52:	e013      	b.n	8007c7c <LPS22HB_T_Sensor_Disable+0x46>
  }

  /* Check if the LPS22HB pressure sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if(comboData->isPressEnabled == 0)
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	789b      	ldrb	r3, [r3, #2]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d108      	bne.n	8007c6e <LPS22HB_T_Sensor_Disable+0x38>
  {
    /* Power down the device */
    if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 8007c5c:	2100      	movs	r1, #0
 8007c5e:	6878      	ldr	r0, [r7, #4]
 8007c60:	f7ff fa22 	bl	80070a8 <LPS22HB_Set_Odr>
 8007c64:	4603      	mov	r3, r0
 8007c66:	2b01      	cmp	r3, #1
 8007c68:	d101      	bne.n	8007c6e <LPS22HB_T_Sensor_Disable+0x38>
    {
      return COMPONENT_ERROR;
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	e006      	b.n	8007c7c <LPS22HB_T_Sensor_Disable+0x46>
    }
  }

  comboData->isTempEnabled = 0;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	2200      	movs	r2, #0
 8007c72:	70da      	strb	r2, [r3, #3]

  handle->isEnabled = 0;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2200      	movs	r2, #0
 8007c78:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8007c7a:	2300      	movs	r3, #0
}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	3710      	adds	r7, #16
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bd80      	pop	{r7, pc}

08007c84 <LPS22HB_T_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b082      	sub	sp, #8
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
 8007c8c:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_WhoAmI( handle, who_am_i );
 8007c8e:	6839      	ldr	r1, [r7, #0]
 8007c90:	6878      	ldr	r0, [r7, #4]
 8007c92:	f000 f927 	bl	8007ee4 <LPS22HB_Get_WhoAmI>
 8007c96:	4603      	mov	r3, r0
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	3708      	adds	r7, #8
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bd80      	pop	{r7, pc}

08007ca0 <LPS22HB_T_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b082      	sub	sp, #8
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]

  return LPS22HB_Check_WhoAmI( handle );
 8007ca8:	6878      	ldr	r0, [r7, #4]
 8007caa:	f000 f92e 	bl	8007f0a <LPS22HB_Check_WhoAmI>
 8007cae:	4603      	mov	r3, r0
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	3708      	adds	r7, #8
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	bd80      	pop	{r7, pc}

08007cb8 <LPS22HB_T_Get_Temp>:
 * @param temperature pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_Temp( DrvContextTypeDef *handle, float *temperature )
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b082      	sub	sp, #8
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
 8007cc0:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_Temp( handle, temperature );
 8007cc2:	6839      	ldr	r1, [r7, #0]
 8007cc4:	6878      	ldr	r0, [r7, #4]
 8007cc6:	f000 f963 	bl	8007f90 <LPS22HB_Get_Temp>
 8007cca:	4603      	mov	r3, r0
}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	3708      	adds	r7, #8
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}

08007cd4 <LPS22HB_T_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b082      	sub	sp, #8
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
 8007cdc:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_ODR( handle, odr );
 8007cde:	6839      	ldr	r1, [r7, #0]
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	f000 f979 	bl	8007fd8 <LPS22HB_Get_ODR>
 8007ce6:	4603      	mov	r3, r0
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	3708      	adds	r7, #8
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}

08007cf0 <LPS22HB_T_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b084      	sub	sp, #16
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	460b      	mov	r3, r1
 8007cfa:	70fb      	strb	r3, [r7, #3]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	689b      	ldr	r3, [r3, #8]
 8007d00:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	799b      	ldrb	r3, [r3, #6]
 8007d0a:	2b01      	cmp	r3, #1
 8007d0c:	d10a      	bne.n	8007d24 <LPS22HB_T_Set_ODR+0x34>
  {
    if(LPS22HB_Set_ODR_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 8007d0e:	78fb      	ldrb	r3, [r7, #3]
 8007d10:	68fa      	ldr	r2, [r7, #12]
 8007d12:	4619      	mov	r1, r3
 8007d14:	6878      	ldr	r0, [r7, #4]
 8007d16:	f000 f9b3 	bl	8008080 <LPS22HB_Set_ODR_When_Enabled>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d10c      	bne.n	8007d3a <LPS22HB_T_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 8007d20:	2301      	movs	r3, #1
 8007d22:	e00b      	b.n	8007d3c <LPS22HB_T_Set_ODR+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8007d24:	78fb      	ldrb	r3, [r7, #3]
 8007d26:	68fa      	ldr	r2, [r7, #12]
 8007d28:	4619      	mov	r1, r3
 8007d2a:	6878      	ldr	r0, [r7, #4]
 8007d2c:	f000 f9ec 	bl	8008108 <LPS22HB_Set_ODR_When_Disabled>
 8007d30:	4603      	mov	r3, r0
 8007d32:	2b01      	cmp	r3, #1
 8007d34:	d101      	bne.n	8007d3a <LPS22HB_T_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 8007d36:	2301      	movs	r3, #1
 8007d38:	e000      	b.n	8007d3c <LPS22HB_T_Set_ODR+0x4c>
    }
  }

  return COMPONENT_OK;
 8007d3a:	2300      	movs	r3, #0
}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	3710      	adds	r7, #16
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bd80      	pop	{r7, pc}

08007d44 <LPS22HB_T_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b084      	sub	sp, #16
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
 8007d4c:	ed87 0a00 	vstr	s0, [r7]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	689b      	ldr	r3, [r3, #8]
 8007d54:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	799b      	ldrb	r3, [r3, #6]
 8007d5e:	2b01      	cmp	r3, #1
 8007d60:	d10a      	bne.n	8007d78 <LPS22HB_T_Set_ODR_Value+0x34>
  {
    if(LPS22HB_Set_ODR_Value_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 8007d62:	68f9      	ldr	r1, [r7, #12]
 8007d64:	ed97 0a00 	vldr	s0, [r7]
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f000 fa0b 	bl	8008184 <LPS22HB_Set_ODR_Value_When_Enabled>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	2b01      	cmp	r3, #1
 8007d72:	d10c      	bne.n	8007d8e <LPS22HB_T_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 8007d74:	2301      	movs	r3, #1
 8007d76:	e00b      	b.n	8007d90 <LPS22HB_T_Set_ODR_Value+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_Value_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8007d78:	68f9      	ldr	r1, [r7, #12]
 8007d7a:	ed97 0a00 	vldr	s0, [r7]
 8007d7e:	6878      	ldr	r0, [r7, #4]
 8007d80:	f000 fa52 	bl	8008228 <LPS22HB_Set_ODR_Value_When_Disabled>
 8007d84:	4603      	mov	r3, r0
 8007d86:	2b01      	cmp	r3, #1
 8007d88:	d101      	bne.n	8007d8e <LPS22HB_T_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	e000      	b.n	8007d90 <LPS22HB_T_Set_ODR_Value+0x4c>
    }
  }

  return COMPONENT_OK;
 8007d8e:	2300      	movs	r3, #0
}
 8007d90:	4618      	mov	r0, r3
 8007d92:	3710      	adds	r7, #16
 8007d94:	46bd      	mov	sp, r7
 8007d96:	bd80      	pop	{r7, pc}

08007d98 <LPS22HB_T_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b084      	sub	sp, #16
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	60f8      	str	r0, [r7, #12]
 8007da0:	460b      	mov	r3, r1
 8007da2:	607a      	str	r2, [r7, #4]
 8007da4:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8007da6:	7afb      	ldrb	r3, [r7, #11]
 8007da8:	687a      	ldr	r2, [r7, #4]
 8007daa:	4619      	mov	r1, r3
 8007dac:	68f8      	ldr	r0, [r7, #12]
 8007dae:	f000 fa83 	bl	80082b8 <LPS22HB_Read_Reg>
 8007db2:	4603      	mov	r3, r0
 8007db4:	2b01      	cmp	r3, #1
 8007db6:	d101      	bne.n	8007dbc <LPS22HB_T_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8007db8:	2301      	movs	r3, #1
 8007dba:	e000      	b.n	8007dbe <LPS22HB_T_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8007dbc:	2300      	movs	r3, #0
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	3710      	adds	r7, #16
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}

08007dc6 <LPS22HB_T_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8007dc6:	b580      	push	{r7, lr}
 8007dc8:	b082      	sub	sp, #8
 8007dca:	af00      	add	r7, sp, #0
 8007dcc:	6078      	str	r0, [r7, #4]
 8007dce:	460b      	mov	r3, r1
 8007dd0:	70fb      	strb	r3, [r7, #3]
 8007dd2:	4613      	mov	r3, r2
 8007dd4:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8007dd6:	78ba      	ldrb	r2, [r7, #2]
 8007dd8:	78fb      	ldrb	r3, [r7, #3]
 8007dda:	4619      	mov	r1, r3
 8007ddc:	6878      	ldr	r0, [r7, #4]
 8007dde:	f000 fa82 	bl	80082e6 <LPS22HB_Write_Reg>
 8007de2:	4603      	mov	r3, r0
 8007de4:	2b01      	cmp	r3, #1
 8007de6:	d101      	bne.n	8007dec <LPS22HB_T_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8007de8:	2301      	movs	r3, #1
 8007dea:	e000      	b.n	8007dee <LPS22HB_T_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8007dec:	2300      	movs	r3, #0
}
 8007dee:	4618      	mov	r0, r3
 8007df0:	3708      	adds	r7, #8
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bd80      	pop	{r7, pc}

08007df6 <LPS22HB_T_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8007df6:	b580      	push	{r7, lr}
 8007df8:	b084      	sub	sp, #16
 8007dfa:	af00      	add	r7, sp, #0
 8007dfc:	6078      	str	r0, [r7, #4]
 8007dfe:	6039      	str	r1, [r7, #0]

  LPS22HB_DataStatus_st status_raw;

  if ( LPS22HB_Get_DataStatus( (void *)handle, &status_raw ) == LPS22HB_ERROR )
 8007e00:	f107 030c 	add.w	r3, r7, #12
 8007e04:	4619      	mov	r1, r3
 8007e06:	6878      	ldr	r0, [r7, #4]
 8007e08:	f7ff fba9 	bl	800755e <LPS22HB_Get_DataStatus>
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	2b01      	cmp	r3, #1
 8007e10:	d101      	bne.n	8007e16 <LPS22HB_T_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8007e12:	2301      	movs	r3, #1
 8007e14:	e003      	b.n	8007e1e <LPS22HB_T_Get_DRDY_Status+0x28>
  }

  *status = status_raw.TempDataAvailable;
 8007e16:	7b3a      	ldrb	r2, [r7, #12]
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8007e1c:	2300      	movs	r3, #0
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3710      	adds	r7, #16
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}
	...

08007e28 <LPS22HB_Initialize>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Initialize( DrvContextTypeDef *handle, LPS22HB_Combo_Data_t *combo )
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b082      	sub	sp, #8
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
 8007e30:	6039      	str	r1, [r7, #0]

  if ( LPS22HB_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8007e32:	6878      	ldr	r0, [r7, #4]
 8007e34:	f000 f869 	bl	8007f0a <LPS22HB_Check_WhoAmI>
 8007e38:	4603      	mov	r3, r0
 8007e3a:	2b01      	cmp	r3, #1
 8007e3c:	d101      	bne.n	8007e42 <LPS22HB_Initialize+0x1a>
  {
    return COMPONENT_ERROR;
 8007e3e:	2301      	movs	r3, #1
 8007e40:	e04a      	b.n	8007ed8 <LPS22HB_Initialize+0xb0>
  }

  combo->Last_ODR = 25.0f;
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	4a26      	ldr	r2, [pc, #152]	@ (8007ee0 <LPS22HB_Initialize+0xb8>)
 8007e46:	605a      	str	r2, [r3, #4]

  /* Set Power mode */
  if ( LPS22HB_Set_PowerMode( (void *)handle, LPS22HB_LowPower) == LPS22HB_ERROR )
 8007e48:	2101      	movs	r1, #1
 8007e4a:	6878      	ldr	r0, [r7, #4]
 8007e4c:	f7ff f8ff 	bl	800704e <LPS22HB_Set_PowerMode>
 8007e50:	4603      	mov	r3, r0
 8007e52:	2b01      	cmp	r3, #1
 8007e54:	d101      	bne.n	8007e5a <LPS22HB_Initialize+0x32>
  {
    return COMPONENT_ERROR;
 8007e56:	2301      	movs	r3, #1
 8007e58:	e03e      	b.n	8007ed8 <LPS22HB_Initialize+0xb0>
  }

  /* Power down the device */
  if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 8007e5a:	2100      	movs	r1, #0
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	f7ff f923 	bl	80070a8 <LPS22HB_Set_Odr>
 8007e62:	4603      	mov	r3, r0
 8007e64:	2b01      	cmp	r3, #1
 8007e66:	d101      	bne.n	8007e6c <LPS22HB_Initialize+0x44>
  {
    return COMPONENT_ERROR;
 8007e68:	2301      	movs	r3, #1
 8007e6a:	e035      	b.n	8007ed8 <LPS22HB_Initialize+0xb0>
  }

  /* Disable low-pass filter on LPS22HB pressure data */
  if( LPS22HB_Set_LowPassFilter( (void *)handle, LPS22HB_DISABLE) == LPS22HB_ERROR )
 8007e6c:	2100      	movs	r1, #0
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f7ff f963 	bl	800713a <LPS22HB_Set_LowPassFilter>
 8007e74:	4603      	mov	r3, r0
 8007e76:	2b01      	cmp	r3, #1
 8007e78:	d101      	bne.n	8007e7e <LPS22HB_Initialize+0x56>
  {
    return COMPONENT_ERROR;
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	e02c      	b.n	8007ed8 <LPS22HB_Initialize+0xb0>
  }

  /* Set low-pass filter cutoff configuration*/
  if( LPS22HB_Set_LowPassFilterCutoff( (void *)handle, LPS22HB_ODR_9) == LPS22HB_ERROR )
 8007e7e:	2100      	movs	r1, #0
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	f7ff f98c 	bl	800719e <LPS22HB_Set_LowPassFilterCutoff>
 8007e86:	4603      	mov	r3, r0
 8007e88:	2b01      	cmp	r3, #1
 8007e8a:	d101      	bne.n	8007e90 <LPS22HB_Initialize+0x68>
  {
    return COMPONENT_ERROR;
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	e023      	b.n	8007ed8 <LPS22HB_Initialize+0xb0>
  }

  /* Set block data update mode */
  if ( LPS22HB_Set_Bdu( (void *)handle, LPS22HB_BDU_NO_UPDATE ) == LPS22HB_ERROR )
 8007e90:	2102      	movs	r1, #2
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f7ff f9b0 	bl	80071f8 <LPS22HB_Set_Bdu>
 8007e98:	4603      	mov	r3, r0
 8007e9a:	2b01      	cmp	r3, #1
 8007e9c:	d101      	bne.n	8007ea2 <LPS22HB_Initialize+0x7a>
  {
    return COMPONENT_ERROR;
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	e01a      	b.n	8007ed8 <LPS22HB_Initialize+0xb0>
  }

  if(handle->ifType == 0) // I2C mode
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	785b      	ldrb	r3, [r3, #1]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d108      	bne.n	8007ebc <LPS22HB_Initialize+0x94>
  {
    /* Disable automatic increment for multi-byte read/write */
    if( LPS22HB_Set_AutomaticIncrementRegAddress( (void *)handle, LPS22HB_DISABLE) == LPS22HB_ERROR )
 8007eaa:	2100      	movs	r1, #0
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	f7ff fa5a 	bl	8007366 <LPS22HB_Set_AutomaticIncrementRegAddress>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	2b01      	cmp	r3, #1
 8007eb6:	d10e      	bne.n	8007ed6 <LPS22HB_Initialize+0xae>
    {
      return COMPONENT_ERROR;
 8007eb8:	2301      	movs	r3, #1
 8007eba:	e00d      	b.n	8007ed8 <LPS22HB_Initialize+0xb0>
    }
  }else
  {
    if(handle->ifType == 1) // SPI mode
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	785b      	ldrb	r3, [r3, #1]
 8007ec0:	2b01      	cmp	r3, #1
 8007ec2:	d108      	bne.n	8007ed6 <LPS22HB_Initialize+0xae>
    {
      /* Set automatic increment for multi-byte read/write */
      if( LPS22HB_Set_AutomaticIncrementRegAddress( (void *)handle, LPS22HB_ENABLE) == LPS22HB_ERROR )
 8007ec4:	2101      	movs	r1, #1
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	f7ff fa4d 	bl	8007366 <LPS22HB_Set_AutomaticIncrementRegAddress>
 8007ecc:	4603      	mov	r3, r0
 8007ece:	2b01      	cmp	r3, #1
 8007ed0:	d101      	bne.n	8007ed6 <LPS22HB_Initialize+0xae>
      {
        return COMPONENT_ERROR;
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	e000      	b.n	8007ed8 <LPS22HB_Initialize+0xb0>
      }
    }	
  }

  return COMPONENT_OK;
 8007ed6:	2300      	movs	r3, #0
}
 8007ed8:	4618      	mov	r0, r3
 8007eda:	3708      	adds	r7, #8
 8007edc:	46bd      	mov	sp, r7
 8007ede:	bd80      	pop	{r7, pc}
 8007ee0:	41c80000 	.word	0x41c80000

08007ee4 <LPS22HB_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b082      	sub	sp, #8
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
 8007eec:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LPS22HB_Get_DeviceID( (void *)handle, who_am_i ) == LPS22HB_ERROR )
 8007eee:	6839      	ldr	r1, [r7, #0]
 8007ef0:	6878      	ldr	r0, [r7, #4]
 8007ef2:	f7ff f897 	bl	8007024 <LPS22HB_Get_DeviceID>
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	d101      	bne.n	8007f00 <LPS22HB_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 8007efc:	2301      	movs	r3, #1
 8007efe:	e000      	b.n	8007f02 <LPS22HB_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 8007f00:	2300      	movs	r3, #0
}
 8007f02:	4618      	mov	r0, r3
 8007f04:	3708      	adds	r7, #8
 8007f06:	46bd      	mov	sp, r7
 8007f08:	bd80      	pop	{r7, pc}

08007f0a <LPS22HB_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8007f0a:	b580      	push	{r7, lr}
 8007f0c:	b084      	sub	sp, #16
 8007f0e:	af00      	add	r7, sp, #0
 8007f10:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 8007f12:	2300      	movs	r3, #0
 8007f14:	73fb      	strb	r3, [r7, #15]

  if ( LPS22HB_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 8007f16:	f107 030f 	add.w	r3, r7, #15
 8007f1a:	4619      	mov	r1, r3
 8007f1c:	6878      	ldr	r0, [r7, #4]
 8007f1e:	f7ff ffe1 	bl	8007ee4 <LPS22HB_Get_WhoAmI>
 8007f22:	4603      	mov	r3, r0
 8007f24:	2b01      	cmp	r3, #1
 8007f26:	d101      	bne.n	8007f2c <LPS22HB_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 8007f28:	2301      	movs	r3, #1
 8007f2a:	e007      	b.n	8007f3c <LPS22HB_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	781a      	ldrb	r2, [r3, #0]
 8007f30:	7bfb      	ldrb	r3, [r7, #15]
 8007f32:	429a      	cmp	r2, r3
 8007f34:	d001      	beq.n	8007f3a <LPS22HB_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 8007f36:	2301      	movs	r3, #1
 8007f38:	e000      	b.n	8007f3c <LPS22HB_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 8007f3a:	2300      	movs	r3, #0
}
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	3710      	adds	r7, #16
 8007f40:	46bd      	mov	sp, r7
 8007f42:	bd80      	pop	{r7, pc}

08007f44 <LPS22HB_Get_Press>:
 * @param pressure pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_Press( DrvContextTypeDef *handle, float *pressure )
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b084      	sub	sp, #16
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
 8007f4c:	6039      	str	r1, [r7, #0]

  int32_t int32data = 0;
 8007f4e:	2300      	movs	r3, #0
 8007f50:	60fb      	str	r3, [r7, #12]

  /* Read data from LPS22HB. */
  if ( LPS22HB_Get_Pressure( (void *)handle, &int32data ) == LPS22HB_ERROR )
 8007f52:	f107 030c 	add.w	r3, r7, #12
 8007f56:	4619      	mov	r1, r3
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	f7ff fb6c 	bl	8007636 <LPS22HB_Get_Pressure>
 8007f5e:	4603      	mov	r3, r0
 8007f60:	2b01      	cmp	r3, #1
 8007f62:	d101      	bne.n	8007f68 <LPS22HB_Get_Press+0x24>
  {
    return COMPONENT_ERROR;
 8007f64:	2301      	movs	r3, #1
 8007f66:	e00c      	b.n	8007f82 <LPS22HB_Get_Press+0x3e>
  }

  *pressure = ( float )int32data / 100.0f;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	ee07 3a90 	vmov	s15, r3
 8007f6e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007f72:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8007f8c <LPS22HB_Get_Press+0x48>
 8007f76:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	edc3 7a00 	vstr	s15, [r3]

  return COMPONENT_OK;
 8007f80:	2300      	movs	r3, #0
}
 8007f82:	4618      	mov	r0, r3
 8007f84:	3710      	adds	r7, #16
 8007f86:	46bd      	mov	sp, r7
 8007f88:	bd80      	pop	{r7, pc}
 8007f8a:	bf00      	nop
 8007f8c:	42c80000 	.word	0x42c80000

08007f90 <LPS22HB_Get_Temp>:
 * @param temperature pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_Temp( DrvContextTypeDef *handle, float *temperature )
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b084      	sub	sp, #16
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
 8007f98:	6039      	str	r1, [r7, #0]

  int16_t int16data = 0;
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	81fb      	strh	r3, [r7, #14]

  /* Read data from LPS22HB. */
  if ( LPS22HB_Get_Temperature( (void *)handle, &int16data ) == LPS22HB_ERROR )
 8007f9e:	f107 030e 	add.w	r3, r7, #14
 8007fa2:	4619      	mov	r1, r3
 8007fa4:	6878      	ldr	r0, [r7, #4]
 8007fa6:	f7ff fb87 	bl	80076b8 <LPS22HB_Get_Temperature>
 8007faa:	4603      	mov	r3, r0
 8007fac:	2b01      	cmp	r3, #1
 8007fae:	d101      	bne.n	8007fb4 <LPS22HB_Get_Temp+0x24>
  {
    return COMPONENT_ERROR;
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	e00d      	b.n	8007fd0 <LPS22HB_Get_Temp+0x40>
  }

  *temperature = ( float )int16data / 10.0f;
 8007fb4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007fb8:	ee07 3a90 	vmov	s15, r3
 8007fbc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007fc0:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8007fc4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	edc3 7a00 	vstr	s15, [r3]

  return COMPONENT_OK;
 8007fce:	2300      	movs	r3, #0
}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	3710      	adds	r7, #16
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	bd80      	pop	{r7, pc}

08007fd8 <LPS22HB_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b084      	sub	sp, #16
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
 8007fe0:	6039      	str	r1, [r7, #0]

  LPS22HB_Odr_et odr_low_level;

  if ( LPS22HB_Get_Odr( (void *)handle, &odr_low_level ) == LPS22HB_ERROR )
 8007fe2:	f107 030f 	add.w	r3, r7, #15
 8007fe6:	4619      	mov	r1, r3
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f7ff f88a 	bl	8007102 <LPS22HB_Get_Odr>
 8007fee:	4603      	mov	r3, r0
 8007ff0:	2b01      	cmp	r3, #1
 8007ff2:	d101      	bne.n	8007ff8 <LPS22HB_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	e035      	b.n	8008064 <LPS22HB_Get_ODR+0x8c>
  }

  switch( odr_low_level )
 8007ff8:	7bfb      	ldrb	r3, [r7, #15]
 8007ffa:	2b50      	cmp	r3, #80	@ 0x50
 8007ffc:	d028      	beq.n	8008050 <LPS22HB_Get_ODR+0x78>
 8007ffe:	2b50      	cmp	r3, #80	@ 0x50
 8008000:	dc2a      	bgt.n	8008058 <LPS22HB_Get_ODR+0x80>
 8008002:	2b40      	cmp	r3, #64	@ 0x40
 8008004:	d020      	beq.n	8008048 <LPS22HB_Get_ODR+0x70>
 8008006:	2b40      	cmp	r3, #64	@ 0x40
 8008008:	dc26      	bgt.n	8008058 <LPS22HB_Get_ODR+0x80>
 800800a:	2b30      	cmp	r3, #48	@ 0x30
 800800c:	d018      	beq.n	8008040 <LPS22HB_Get_ODR+0x68>
 800800e:	2b30      	cmp	r3, #48	@ 0x30
 8008010:	dc22      	bgt.n	8008058 <LPS22HB_Get_ODR+0x80>
 8008012:	2b20      	cmp	r3, #32
 8008014:	d010      	beq.n	8008038 <LPS22HB_Get_ODR+0x60>
 8008016:	2b20      	cmp	r3, #32
 8008018:	dc1e      	bgt.n	8008058 <LPS22HB_Get_ODR+0x80>
 800801a:	2b00      	cmp	r3, #0
 800801c:	d002      	beq.n	8008024 <LPS22HB_Get_ODR+0x4c>
 800801e:	2b10      	cmp	r3, #16
 8008020:	d005      	beq.n	800802e <LPS22HB_Get_ODR+0x56>
 8008022:	e019      	b.n	8008058 <LPS22HB_Get_ODR+0x80>
  {
    case LPS22HB_ODR_ONE_SHOT:
      *odr = 0.0f;
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	f04f 0200 	mov.w	r2, #0
 800802a:	601a      	str	r2, [r3, #0]
      break;
 800802c:	e019      	b.n	8008062 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_1HZ:
      *odr = 1.0f;
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8008034:	601a      	str	r2, [r3, #0]
      break;
 8008036:	e014      	b.n	8008062 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_10HZ:
      *odr = 10.0f;
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	4a0c      	ldr	r2, [pc, #48]	@ (800806c <LPS22HB_Get_ODR+0x94>)
 800803c:	601a      	str	r2, [r3, #0]
      break;
 800803e:	e010      	b.n	8008062 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_25HZ:
      *odr = 25.0f;
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	4a0b      	ldr	r2, [pc, #44]	@ (8008070 <LPS22HB_Get_ODR+0x98>)
 8008044:	601a      	str	r2, [r3, #0]
      break;
 8008046:	e00c      	b.n	8008062 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_50HZ:
      *odr = 50.0f;
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	4a0a      	ldr	r2, [pc, #40]	@ (8008074 <LPS22HB_Get_ODR+0x9c>)
 800804c:	601a      	str	r2, [r3, #0]
      break;
 800804e:	e008      	b.n	8008062 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_75HZ:
      *odr = 75.0f;
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	4a09      	ldr	r2, [pc, #36]	@ (8008078 <LPS22HB_Get_ODR+0xa0>)
 8008054:	601a      	str	r2, [r3, #0]
      break;
 8008056:	e004      	b.n	8008062 <LPS22HB_Get_ODR+0x8a>
    default:
      *odr = -1.0f;
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	4a08      	ldr	r2, [pc, #32]	@ (800807c <LPS22HB_Get_ODR+0xa4>)
 800805c:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800805e:	2301      	movs	r3, #1
 8008060:	e000      	b.n	8008064 <LPS22HB_Get_ODR+0x8c>
  }

  return COMPONENT_OK;
 8008062:	2300      	movs	r3, #0
}
 8008064:	4618      	mov	r0, r3
 8008066:	3710      	adds	r7, #16
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}
 800806c:	41200000 	.word	0x41200000
 8008070:	41c80000 	.word	0x41c80000
 8008074:	42480000 	.word	0x42480000
 8008078:	42960000 	.word	0x42960000
 800807c:	bf800000 	.word	0xbf800000

08008080 <LPS22HB_Set_ODR_When_Enabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr,
    LPS22HB_Combo_Data_t *combo )
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b086      	sub	sp, #24
 8008084:	af00      	add	r7, sp, #0
 8008086:	60f8      	str	r0, [r7, #12]
 8008088:	460b      	mov	r3, r1
 800808a:	607a      	str	r2, [r7, #4]
 800808c:	72fb      	strb	r3, [r7, #11]

  LPS22HB_Odr_et new_odr;

  switch( odr )
 800808e:	7afb      	ldrb	r3, [r7, #11]
 8008090:	2b04      	cmp	r3, #4
 8008092:	d81c      	bhi.n	80080ce <LPS22HB_Set_ODR_When_Enabled+0x4e>
 8008094:	a201      	add	r2, pc, #4	@ (adr r2, 800809c <LPS22HB_Set_ODR_When_Enabled+0x1c>)
 8008096:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800809a:	bf00      	nop
 800809c:	080080b1 	.word	0x080080b1
 80080a0:	080080b7 	.word	0x080080b7
 80080a4:	080080bd 	.word	0x080080bd
 80080a8:	080080c3 	.word	0x080080c3
 80080ac:	080080c9 	.word	0x080080c9
  {
    case ODR_LOW:
      new_odr = LPS22HB_ODR_1HZ;
 80080b0:	2310      	movs	r3, #16
 80080b2:	75fb      	strb	r3, [r7, #23]
      break;
 80080b4:	e00d      	b.n	80080d2 <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID_LOW:
      new_odr = LPS22HB_ODR_10HZ;
 80080b6:	2320      	movs	r3, #32
 80080b8:	75fb      	strb	r3, [r7, #23]
      break;
 80080ba:	e00a      	b.n	80080d2 <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID:
      new_odr = LPS22HB_ODR_25HZ;
 80080bc:	2330      	movs	r3, #48	@ 0x30
 80080be:	75fb      	strb	r3, [r7, #23]
      break;
 80080c0:	e007      	b.n	80080d2 <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID_HIGH:
      new_odr = LPS22HB_ODR_50HZ;
 80080c2:	2340      	movs	r3, #64	@ 0x40
 80080c4:	75fb      	strb	r3, [r7, #23]
      break;
 80080c6:	e004      	b.n	80080d2 <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_HIGH:
      new_odr = LPS22HB_ODR_75HZ;
 80080c8:	2350      	movs	r3, #80	@ 0x50
 80080ca:	75fb      	strb	r3, [r7, #23]
      break;
 80080cc:	e001      	b.n	80080d2 <LPS22HB_Set_ODR_When_Enabled+0x52>
    default:
      return COMPONENT_ERROR;
 80080ce:	2301      	movs	r3, #1
 80080d0:	e015      	b.n	80080fe <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  if ( LPS22HB_Set_Odr( (void *)handle, new_odr ) == LPS22HB_ERROR )
 80080d2:	7dfb      	ldrb	r3, [r7, #23]
 80080d4:	4619      	mov	r1, r3
 80080d6:	68f8      	ldr	r0, [r7, #12]
 80080d8:	f7fe ffe6 	bl	80070a8 <LPS22HB_Set_Odr>
 80080dc:	4603      	mov	r3, r0
 80080de:	2b01      	cmp	r3, #1
 80080e0:	d101      	bne.n	80080e6 <LPS22HB_Set_ODR_When_Enabled+0x66>
  {
    return COMPONENT_ERROR;
 80080e2:	2301      	movs	r3, #1
 80080e4:	e00b      	b.n	80080fe <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  if ( LPS22HB_Get_ODR( handle, &combo->Last_ODR ) == COMPONENT_ERROR )
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	3304      	adds	r3, #4
 80080ea:	4619      	mov	r1, r3
 80080ec:	68f8      	ldr	r0, [r7, #12]
 80080ee:	f7ff ff73 	bl	8007fd8 <LPS22HB_Get_ODR>
 80080f2:	4603      	mov	r3, r0
 80080f4:	2b01      	cmp	r3, #1
 80080f6:	d101      	bne.n	80080fc <LPS22HB_Set_ODR_When_Enabled+0x7c>
  {
    return COMPONENT_ERROR;
 80080f8:	2301      	movs	r3, #1
 80080fa:	e000      	b.n	80080fe <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  return COMPONENT_OK;
 80080fc:	2300      	movs	r3, #0
}
 80080fe:	4618      	mov	r0, r3
 8008100:	3718      	adds	r7, #24
 8008102:	46bd      	mov	sp, r7
 8008104:	bd80      	pop	{r7, pc}
 8008106:	bf00      	nop

08008108 <LPS22HB_Set_ODR_When_Disabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr,
    LPS22HB_Combo_Data_t *combo )
{
 8008108:	b480      	push	{r7}
 800810a:	b085      	sub	sp, #20
 800810c:	af00      	add	r7, sp, #0
 800810e:	60f8      	str	r0, [r7, #12]
 8008110:	460b      	mov	r3, r1
 8008112:	607a      	str	r2, [r7, #4]
 8008114:	72fb      	strb	r3, [r7, #11]

  switch( odr )
 8008116:	7afb      	ldrb	r3, [r7, #11]
 8008118:	2b04      	cmp	r3, #4
 800811a:	d822      	bhi.n	8008162 <LPS22HB_Set_ODR_When_Disabled+0x5a>
 800811c:	a201      	add	r2, pc, #4	@ (adr r2, 8008124 <LPS22HB_Set_ODR_When_Disabled+0x1c>)
 800811e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008122:	bf00      	nop
 8008124:	08008139 	.word	0x08008139
 8008128:	08008143 	.word	0x08008143
 800812c:	0800814b 	.word	0x0800814b
 8008130:	08008153 	.word	0x08008153
 8008134:	0800815b 	.word	0x0800815b
  {
    case ODR_LOW:
      combo->Last_ODR = 1.0f;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800813e:	605a      	str	r2, [r3, #4]
      break;
 8008140:	e011      	b.n	8008166 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID_LOW:
      combo->Last_ODR = 10.0f;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	4a0b      	ldr	r2, [pc, #44]	@ (8008174 <LPS22HB_Set_ODR_When_Disabled+0x6c>)
 8008146:	605a      	str	r2, [r3, #4]
      break;
 8008148:	e00d      	b.n	8008166 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID:
      combo->Last_ODR = 25.0f;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	4a0a      	ldr	r2, [pc, #40]	@ (8008178 <LPS22HB_Set_ODR_When_Disabled+0x70>)
 800814e:	605a      	str	r2, [r3, #4]
      break;
 8008150:	e009      	b.n	8008166 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID_HIGH:
      combo->Last_ODR = 50.0f;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	4a09      	ldr	r2, [pc, #36]	@ (800817c <LPS22HB_Set_ODR_When_Disabled+0x74>)
 8008156:	605a      	str	r2, [r3, #4]
      break;
 8008158:	e005      	b.n	8008166 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_HIGH:
      combo->Last_ODR = 75.0f;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	4a08      	ldr	r2, [pc, #32]	@ (8008180 <LPS22HB_Set_ODR_When_Disabled+0x78>)
 800815e:	605a      	str	r2, [r3, #4]
      break;
 8008160:	e001      	b.n	8008166 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    default:
      return COMPONENT_ERROR;
 8008162:	2301      	movs	r3, #1
 8008164:	e000      	b.n	8008168 <LPS22HB_Set_ODR_When_Disabled+0x60>
  }

  return COMPONENT_OK;
 8008166:	2300      	movs	r3, #0
}
 8008168:	4618      	mov	r0, r3
 800816a:	3714      	adds	r7, #20
 800816c:	46bd      	mov	sp, r7
 800816e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008172:	4770      	bx	lr
 8008174:	41200000 	.word	0x41200000
 8008178:	41c80000 	.word	0x41c80000
 800817c:	42480000 	.word	0x42480000
 8008180:	42960000 	.word	0x42960000

08008184 <LPS22HB_Set_ODR_Value_When_Enabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr,
    LPS22HB_Combo_Data_t *combo )
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b086      	sub	sp, #24
 8008188:	af00      	add	r7, sp, #0
 800818a:	60f8      	str	r0, [r7, #12]
 800818c:	ed87 0a02 	vstr	s0, [r7, #8]
 8008190:	6079      	str	r1, [r7, #4]

  LPS22HB_Odr_et new_odr;

  new_odr = ( odr <=  1.0f ) ? LPS22HB_ODR_1HZ
            : ( odr <= 10.0f ) ? LPS22HB_ODR_10HZ
 8008192:	edd7 7a02 	vldr	s15, [r7, #8]
 8008196:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800819a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800819e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081a2:	d801      	bhi.n	80081a8 <LPS22HB_Set_ODR_Value_When_Enabled+0x24>
 80081a4:	2310      	movs	r3, #16
 80081a6:	e021      	b.n	80081ec <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 80081a8:	edd7 7a02 	vldr	s15, [r7, #8]
 80081ac:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80081b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80081b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081b8:	d801      	bhi.n	80081be <LPS22HB_Set_ODR_Value_When_Enabled+0x3a>
 80081ba:	2320      	movs	r3, #32
 80081bc:	e016      	b.n	80081ec <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 80081be:	edd7 7a02 	vldr	s15, [r7, #8]
 80081c2:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 80081c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80081ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081ce:	d801      	bhi.n	80081d4 <LPS22HB_Set_ODR_Value_When_Enabled+0x50>
 80081d0:	2330      	movs	r3, #48	@ 0x30
 80081d2:	e00b      	b.n	80081ec <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 80081d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80081d8:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8008224 <LPS22HB_Set_ODR_Value_When_Enabled+0xa0>
 80081dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80081e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081e4:	d801      	bhi.n	80081ea <LPS22HB_Set_ODR_Value_When_Enabled+0x66>
 80081e6:	2340      	movs	r3, #64	@ 0x40
 80081e8:	e000      	b.n	80081ec <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 80081ea:	2350      	movs	r3, #80	@ 0x50
  new_odr = ( odr <=  1.0f ) ? LPS22HB_ODR_1HZ
 80081ec:	75fb      	strb	r3, [r7, #23]
            : ( odr <= 25.0f ) ? LPS22HB_ODR_25HZ
            : ( odr <= 50.0f ) ? LPS22HB_ODR_50HZ
            :                    LPS22HB_ODR_75HZ;

  if ( LPS22HB_Set_Odr( (void *)handle, new_odr ) == LPS22HB_ERROR )
 80081ee:	7dfb      	ldrb	r3, [r7, #23]
 80081f0:	4619      	mov	r1, r3
 80081f2:	68f8      	ldr	r0, [r7, #12]
 80081f4:	f7fe ff58 	bl	80070a8 <LPS22HB_Set_Odr>
 80081f8:	4603      	mov	r3, r0
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	d101      	bne.n	8008202 <LPS22HB_Set_ODR_Value_When_Enabled+0x7e>
  {
    return COMPONENT_ERROR;
 80081fe:	2301      	movs	r3, #1
 8008200:	e00b      	b.n	800821a <LPS22HB_Set_ODR_Value_When_Enabled+0x96>
  }

  if ( LPS22HB_Get_ODR( handle, &combo->Last_ODR ) == COMPONENT_ERROR )
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	3304      	adds	r3, #4
 8008206:	4619      	mov	r1, r3
 8008208:	68f8      	ldr	r0, [r7, #12]
 800820a:	f7ff fee5 	bl	8007fd8 <LPS22HB_Get_ODR>
 800820e:	4603      	mov	r3, r0
 8008210:	2b01      	cmp	r3, #1
 8008212:	d101      	bne.n	8008218 <LPS22HB_Set_ODR_Value_When_Enabled+0x94>
  {
    return COMPONENT_ERROR;
 8008214:	2301      	movs	r3, #1
 8008216:	e000      	b.n	800821a <LPS22HB_Set_ODR_Value_When_Enabled+0x96>
  }

  return COMPONENT_OK;
 8008218:	2300      	movs	r3, #0
}
 800821a:	4618      	mov	r0, r3
 800821c:	3718      	adds	r7, #24
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}
 8008222:	bf00      	nop
 8008224:	42480000 	.word	0x42480000

08008228 <LPS22HB_Set_ODR_Value_When_Disabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr,
    LPS22HB_Combo_Data_t *combo )
{
 8008228:	b480      	push	{r7}
 800822a:	b085      	sub	sp, #20
 800822c:	af00      	add	r7, sp, #0
 800822e:	60f8      	str	r0, [r7, #12]
 8008230:	ed87 0a02 	vstr	s0, [r7, #8]
 8008234:	6079      	str	r1, [r7, #4]

  combo->Last_ODR = ( odr <=  1.0f ) ? 1.0f
                    : ( odr <= 10.0f ) ? 10.0f
 8008236:	edd7 7a02 	vldr	s15, [r7, #8]
 800823a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800823e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008246:	d802      	bhi.n	800824e <LPS22HB_Set_ODR_Value_When_Disabled+0x26>
 8008248:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800824c:	e021      	b.n	8008292 <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    : ( odr <= 25.0f ) ? 25.0f
 800824e:	edd7 7a02 	vldr	s15, [r7, #8]
 8008252:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8008256:	eef4 7ac7 	vcmpe.f32	s15, s14
 800825a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800825e:	d801      	bhi.n	8008264 <LPS22HB_Set_ODR_Value_When_Disabled+0x3c>
 8008260:	4b10      	ldr	r3, [pc, #64]	@ (80082a4 <LPS22HB_Set_ODR_Value_When_Disabled+0x7c>)
 8008262:	e016      	b.n	8008292 <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    : ( odr <= 50.0f ) ? 50.0f
 8008264:	edd7 7a02 	vldr	s15, [r7, #8]
 8008268:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800826c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008274:	d801      	bhi.n	800827a <LPS22HB_Set_ODR_Value_When_Disabled+0x52>
 8008276:	4b0c      	ldr	r3, [pc, #48]	@ (80082a8 <LPS22HB_Set_ODR_Value_When_Disabled+0x80>)
 8008278:	e00b      	b.n	8008292 <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    :                    75.0f;
 800827a:	edd7 7a02 	vldr	s15, [r7, #8]
 800827e:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80082ac <LPS22HB_Set_ODR_Value_When_Disabled+0x84>
 8008282:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800828a:	d801      	bhi.n	8008290 <LPS22HB_Set_ODR_Value_When_Disabled+0x68>
 800828c:	4b08      	ldr	r3, [pc, #32]	@ (80082b0 <LPS22HB_Set_ODR_Value_When_Disabled+0x88>)
 800828e:	e000      	b.n	8008292 <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
 8008290:	4b08      	ldr	r3, [pc, #32]	@ (80082b4 <LPS22HB_Set_ODR_Value_When_Disabled+0x8c>)
  combo->Last_ODR = ( odr <=  1.0f ) ? 1.0f
 8008292:	687a      	ldr	r2, [r7, #4]
 8008294:	6053      	str	r3, [r2, #4]

  return COMPONENT_OK;
 8008296:	2300      	movs	r3, #0
}
 8008298:	4618      	mov	r0, r3
 800829a:	3714      	adds	r7, #20
 800829c:	46bd      	mov	sp, r7
 800829e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a2:	4770      	bx	lr
 80082a4:	41200000 	.word	0x41200000
 80082a8:	41c80000 	.word	0x41c80000
 80082ac:	42480000 	.word	0x42480000
 80082b0:	42480000 	.word	0x42480000
 80082b4:	42960000 	.word	0x42960000

080082b8 <LPS22HB_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b084      	sub	sp, #16
 80082bc:	af00      	add	r7, sp, #0
 80082be:	60f8      	str	r0, [r7, #12]
 80082c0:	460b      	mov	r3, r1
 80082c2:	607a      	str	r2, [r7, #4]
 80082c4:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_ReadReg( (void *)handle, reg, 1, data ) == LPS22HB_ERROR )
 80082c6:	7af9      	ldrb	r1, [r7, #11]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2201      	movs	r2, #1
 80082cc:	68f8      	ldr	r0, [r7, #12]
 80082ce:	f7fe fe77 	bl	8006fc0 <LPS22HB_ReadReg>
 80082d2:	4603      	mov	r3, r0
 80082d4:	2b01      	cmp	r3, #1
 80082d6:	d101      	bne.n	80082dc <LPS22HB_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 80082d8:	2301      	movs	r3, #1
 80082da:	e000      	b.n	80082de <LPS22HB_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 80082dc:	2300      	movs	r3, #0
}
 80082de:	4618      	mov	r0, r3
 80082e0:	3710      	adds	r7, #16
 80082e2:	46bd      	mov	sp, r7
 80082e4:	bd80      	pop	{r7, pc}

080082e6 <LPS22HB_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 80082e6:	b580      	push	{r7, lr}
 80082e8:	b082      	sub	sp, #8
 80082ea:	af00      	add	r7, sp, #0
 80082ec:	6078      	str	r0, [r7, #4]
 80082ee:	460b      	mov	r3, r1
 80082f0:	70fb      	strb	r3, [r7, #3]
 80082f2:	4613      	mov	r3, r2
 80082f4:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_WriteReg( (void *)handle, reg, 1, &data ) == LPS22HB_ERROR )
 80082f6:	1cbb      	adds	r3, r7, #2
 80082f8:	78f9      	ldrb	r1, [r7, #3]
 80082fa:	2201      	movs	r2, #1
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f7fe fe78 	bl	8006ff2 <LPS22HB_WriteReg>
 8008302:	4603      	mov	r3, r0
 8008304:	2b01      	cmp	r3, #1
 8008306:	d101      	bne.n	800830c <LPS22HB_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8008308:	2301      	movs	r3, #1
 800830a:	e000      	b.n	800830e <LPS22HB_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800830c:	2300      	movs	r3, #0
}
 800830e:	4618      	mov	r0, r3
 8008310:	3708      	adds	r7, #8
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}

08008316 <LPS22HB_FIFO_Get_Empty_Status>:
 * @param status the pointer where the status is stored. 1 means FIFO_EMPTY
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Empty_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8008316:	b580      	push	{r7, lr}
 8008318:	b084      	sub	sp, #16
 800831a:	af00      	add	r7, sp, #0
 800831c:	6078      	str	r0, [r7, #4]
 800831e:	6039      	str	r1, [r7, #0]

  LPS22HB_FifoStatus_st status_raw;

  if ( LPS22HB_Get_FifoStatus( handle, &status_raw ) == LPS22HB_ERROR )
 8008320:	f107 0308 	add.w	r3, r7, #8
 8008324:	4619      	mov	r1, r3
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f7ff fa7c 	bl	8007824 <LPS22HB_Get_FifoStatus>
 800832c:	4603      	mov	r3, r0
 800832e:	2b01      	cmp	r3, #1
 8008330:	d101      	bne.n	8008336 <LPS22HB_FIFO_Get_Empty_Status+0x20>
  {
    return COMPONENT_ERROR;
 8008332:	2301      	movs	r3, #1
 8008334:	e003      	b.n	800833e <LPS22HB_FIFO_Get_Empty_Status+0x28>
  }

  *status = status_raw.FIFO_EMPTY;
 8008336:	7a7a      	ldrb	r2, [r7, #9]
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 800833c:	2300      	movs	r3, #0
}
 800833e:	4618      	mov	r0, r3
 8008340:	3710      	adds	r7, #16
 8008342:	46bd      	mov	sp, r7
 8008344:	bd80      	pop	{r7, pc}

08008346 <LPS22HB_FIFO_Get_Full_Status>:
 * @param status the pointer where the status is stored. 1 means FIFO_FULL
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Full_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8008346:	b580      	push	{r7, lr}
 8008348:	b084      	sub	sp, #16
 800834a:	af00      	add	r7, sp, #0
 800834c:	6078      	str	r0, [r7, #4]
 800834e:	6039      	str	r1, [r7, #0]

  LPS22HB_FifoStatus_st status_raw;

  if ( LPS22HB_Get_FifoStatus( handle, &status_raw ) == LPS22HB_ERROR )
 8008350:	f107 0308 	add.w	r3, r7, #8
 8008354:	4619      	mov	r1, r3
 8008356:	6878      	ldr	r0, [r7, #4]
 8008358:	f7ff fa64 	bl	8007824 <LPS22HB_Get_FifoStatus>
 800835c:	4603      	mov	r3, r0
 800835e:	2b01      	cmp	r3, #1
 8008360:	d101      	bne.n	8008366 <LPS22HB_FIFO_Get_Full_Status+0x20>
  {
    return COMPONENT_ERROR;
 8008362:	2301      	movs	r3, #1
 8008364:	e003      	b.n	800836e <LPS22HB_FIFO_Get_Full_Status+0x28>
  }

  *status = status_raw.FIFO_FULL;
 8008366:	7aba      	ldrb	r2, [r7, #10]
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 800836c:	2300      	movs	r3, #0
}
 800836e:	4618      	mov	r0, r3
 8008370:	3710      	adds	r7, #16
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}

08008376 <LPS22HB_FIFO_Get_Ovr_Status>:
 * @param status the pointer where the status is stored. 1 means FIFO_OVR
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Ovr_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8008376:	b580      	push	{r7, lr}
 8008378:	b084      	sub	sp, #16
 800837a:	af00      	add	r7, sp, #0
 800837c:	6078      	str	r0, [r7, #4]
 800837e:	6039      	str	r1, [r7, #0]

  LPS22HB_FifoStatus_st status_raw;

  if ( LPS22HB_Get_FifoStatus( handle, &status_raw ) == LPS22HB_ERROR )
 8008380:	f107 0308 	add.w	r3, r7, #8
 8008384:	4619      	mov	r1, r3
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f7ff fa4c 	bl	8007824 <LPS22HB_Get_FifoStatus>
 800838c:	4603      	mov	r3, r0
 800838e:	2b01      	cmp	r3, #1
 8008390:	d101      	bne.n	8008396 <LPS22HB_FIFO_Get_Ovr_Status+0x20>
  {
    return COMPONENT_ERROR;
 8008392:	2301      	movs	r3, #1
 8008394:	e003      	b.n	800839e <LPS22HB_FIFO_Get_Ovr_Status+0x28>
  }

  *status = status_raw.FIFO_OVR;
 8008396:	7afa      	ldrb	r2, [r7, #11]
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 800839c:	2300      	movs	r3, #0
}
 800839e:	4618      	mov	r0, r3
 80083a0:	3710      	adds	r7, #16
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}

080083a6 <LPS22HB_FIFO_Get_Fth_Status>:
 * @param status the pointer where the status is stored. 1 means FIFO_FTH
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Fth_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 80083a6:	b580      	push	{r7, lr}
 80083a8:	b084      	sub	sp, #16
 80083aa:	af00      	add	r7, sp, #0
 80083ac:	6078      	str	r0, [r7, #4]
 80083ae:	6039      	str	r1, [r7, #0]

  LPS22HB_FifoStatus_st status_raw;

  if ( LPS22HB_Get_FifoStatus( handle, &status_raw ) == LPS22HB_ERROR )
 80083b0:	f107 0308 	add.w	r3, r7, #8
 80083b4:	4619      	mov	r1, r3
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f7ff fa34 	bl	8007824 <LPS22HB_Get_FifoStatus>
 80083bc:	4603      	mov	r3, r0
 80083be:	2b01      	cmp	r3, #1
 80083c0:	d101      	bne.n	80083c6 <LPS22HB_FIFO_Get_Fth_Status+0x20>
  {
    return COMPONENT_ERROR;
 80083c2:	2301      	movs	r3, #1
 80083c4:	e003      	b.n	80083ce <LPS22HB_FIFO_Get_Fth_Status+0x28>
  }

  *status = status_raw.FIFO_FTH;
 80083c6:	7b3a      	ldrb	r2, [r7, #12]
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 80083cc:	2300      	movs	r3, #0
}
 80083ce:	4618      	mov	r0, r3
 80083d0:	3710      	adds	r7, #16
 80083d2:	46bd      	mov	sp, r7
 80083d4:	bd80      	pop	{r7, pc}

080083d6 <LPS22HB_FIFO_Stop_On_Fth>:
 * @param status enable or disable stopping on FTH interrupt
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Stop_On_Fth( DrvContextTypeDef *handle, uint8_t status )
{
 80083d6:	b580      	push	{r7, lr}
 80083d8:	b082      	sub	sp, #8
 80083da:	af00      	add	r7, sp, #0
 80083dc:	6078      	str	r0, [r7, #4]
 80083de:	460b      	mov	r3, r1
 80083e0:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values */
  switch ( ( LPS22HB_State_et )status )
 80083e2:	78fb      	ldrb	r3, [r7, #3]
 80083e4:	2b01      	cmp	r3, #1
 80083e6:	d901      	bls.n	80083ec <LPS22HB_FIFO_Stop_On_Fth+0x16>
  {
    case LPS22HB_DISABLE:
    case LPS22HB_ENABLE:
      break;
    default:
      return COMPONENT_ERROR;
 80083e8:	2301      	movs	r3, #1
 80083ea:	e00b      	b.n	8008404 <LPS22HB_FIFO_Stop_On_Fth+0x2e>
      break;
 80083ec:	bf00      	nop
  }

  if ( LPS22HB_Set_FifoWatermarkLevelUse( handle, ( LPS22HB_State_et )status ) == LPS22HB_ERROR )
 80083ee:	78fb      	ldrb	r3, [r7, #3]
 80083f0:	4619      	mov	r1, r3
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	f7fe ff85 	bl	8007302 <LPS22HB_Set_FifoWatermarkLevelUse>
 80083f8:	4603      	mov	r3, r0
 80083fa:	2b01      	cmp	r3, #1
 80083fc:	d101      	bne.n	8008402 <LPS22HB_FIFO_Stop_On_Fth+0x2c>
  {
    return COMPONENT_ERROR;
 80083fe:	2301      	movs	r3, #1
 8008400:	e000      	b.n	8008404 <LPS22HB_FIFO_Stop_On_Fth+0x2e>
  }

  return COMPONENT_OK;
 8008402:	2300      	movs	r3, #0
}
 8008404:	4618      	mov	r0, r3
 8008406:	3708      	adds	r7, #8
 8008408:	46bd      	mov	sp, r7
 800840a:	bd80      	pop	{r7, pc}

0800840c <LPS22HB_FIFO_Usage>:
 * @param status enable or disable FIFO
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Usage( DrvContextTypeDef *handle, uint8_t status )
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b082      	sub	sp, #8
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
 8008414:	460b      	mov	r3, r1
 8008416:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values */
  switch ( ( LPS22HB_State_et )status )
 8008418:	78fb      	ldrb	r3, [r7, #3]
 800841a:	2b01      	cmp	r3, #1
 800841c:	d901      	bls.n	8008422 <LPS22HB_FIFO_Usage+0x16>
  {
    case LPS22HB_DISABLE:
    case LPS22HB_ENABLE:
      break;
    default:
      return COMPONENT_ERROR;
 800841e:	2301      	movs	r3, #1
 8008420:	e00b      	b.n	800843a <LPS22HB_FIFO_Usage+0x2e>
      break;
 8008422:	bf00      	nop
  }

  if ( LPS22HB_Set_FifoModeUse( handle, ( LPS22HB_State_et )status ) == LPS22HB_ERROR )
 8008424:	78fb      	ldrb	r3, [r7, #3]
 8008426:	4619      	mov	r1, r3
 8008428:	6878      	ldr	r0, [r7, #4]
 800842a:	f7fe ff38 	bl	800729e <LPS22HB_Set_FifoModeUse>
 800842e:	4603      	mov	r3, r0
 8008430:	2b01      	cmp	r3, #1
 8008432:	d101      	bne.n	8008438 <LPS22HB_FIFO_Usage+0x2c>
  {
    return COMPONENT_ERROR;
 8008434:	2301      	movs	r3, #1
 8008436:	e000      	b.n	800843a <LPS22HB_FIFO_Usage+0x2e>
  }

  return COMPONENT_OK;
 8008438:	2300      	movs	r3, #0
}
 800843a:	4618      	mov	r0, r3
 800843c:	3708      	adds	r7, #8
 800843e:	46bd      	mov	sp, r7
 8008440:	bd80      	pop	{r7, pc}

08008442 <LPS22HB_FIFO_Get_Num_Of_Samples>:
 * @param nSamples the pointer where the number of FIFO unread samples is stored
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Num_Of_Samples( DrvContextTypeDef *handle, uint8_t *nSamples )
{
 8008442:	b580      	push	{r7, lr}
 8008444:	b084      	sub	sp, #16
 8008446:	af00      	add	r7, sp, #0
 8008448:	6078      	str	r0, [r7, #4]
 800844a:	6039      	str	r1, [r7, #0]

  LPS22HB_FifoStatus_st status_raw;

  if ( LPS22HB_Get_FifoStatus( handle, &status_raw ) == LPS22HB_ERROR )
 800844c:	f107 0308 	add.w	r3, r7, #8
 8008450:	4619      	mov	r1, r3
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f7ff f9e6 	bl	8007824 <LPS22HB_Get_FifoStatus>
 8008458:	4603      	mov	r3, r0
 800845a:	2b01      	cmp	r3, #1
 800845c:	d101      	bne.n	8008462 <LPS22HB_FIFO_Get_Num_Of_Samples+0x20>
  {
    return COMPONENT_ERROR;
 800845e:	2301      	movs	r3, #1
 8008460:	e003      	b.n	800846a <LPS22HB_FIFO_Get_Num_Of_Samples+0x28>
  }

  *nSamples = status_raw.FIFO_LEVEL;
 8008462:	7a3a      	ldrb	r2, [r7, #8]
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8008468:	2300      	movs	r3, #0
}
 800846a:	4618      	mov	r0, r3
 800846c:	3710      	adds	r7, #16
 800846e:	46bd      	mov	sp, r7
 8008470:	bd80      	pop	{r7, pc}

08008472 <LPS22HB_FIFO_Get_Data>:
 * @param temperature the pointer where the temperature part of FIFO sample is stored
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Data( DrvContextTypeDef *handle, float *pressure, float *temperature )
{
 8008472:	b580      	push	{r7, lr}
 8008474:	b084      	sub	sp, #16
 8008476:	af00      	add	r7, sp, #0
 8008478:	60f8      	str	r0, [r7, #12]
 800847a:	60b9      	str	r1, [r7, #8]
 800847c:	607a      	str	r2, [r7, #4]

  if ( LPS22HB_Get_Press( handle, pressure ) == COMPONENT_ERROR )
 800847e:	68b9      	ldr	r1, [r7, #8]
 8008480:	68f8      	ldr	r0, [r7, #12]
 8008482:	f7ff fd5f 	bl	8007f44 <LPS22HB_Get_Press>
 8008486:	4603      	mov	r3, r0
 8008488:	2b01      	cmp	r3, #1
 800848a:	d101      	bne.n	8008490 <LPS22HB_FIFO_Get_Data+0x1e>
  {
    return COMPONENT_ERROR;
 800848c:	2301      	movs	r3, #1
 800848e:	e009      	b.n	80084a4 <LPS22HB_FIFO_Get_Data+0x32>
  }

  if ( LPS22HB_Get_Temp( handle, temperature ) == COMPONENT_ERROR )
 8008490:	6879      	ldr	r1, [r7, #4]
 8008492:	68f8      	ldr	r0, [r7, #12]
 8008494:	f7ff fd7c 	bl	8007f90 <LPS22HB_Get_Temp>
 8008498:	4603      	mov	r3, r0
 800849a:	2b01      	cmp	r3, #1
 800849c:	d101      	bne.n	80084a2 <LPS22HB_FIFO_Get_Data+0x30>
  {
    return COMPONENT_ERROR;
 800849e:	2301      	movs	r3, #1
 80084a0:	e000      	b.n	80084a4 <LPS22HB_FIFO_Get_Data+0x32>
  }

  return COMPONENT_OK;
 80084a2:	2300      	movs	r3, #0
}
 80084a4:	4618      	mov	r0, r3
 80084a6:	3710      	adds	r7, #16
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}

080084ac <LPS22HB_FIFO_Get_Mode>:
 * @param mode the pointer where the FIFO mode is stored
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Mode( DrvContextTypeDef *handle, uint8_t *mode )
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b084      	sub	sp, #16
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
 80084b4:	6039      	str	r1, [r7, #0]

  LPS22HB_FifoMode_et mode_raw;

  if ( LPS22HB_Get_FifoMode( handle, &mode_raw ) == LPS22HB_ERROR )
 80084b6:	f107 030f 	add.w	r3, r7, #15
 80084ba:	4619      	mov	r1, r3
 80084bc:	6878      	ldr	r0, [r7, #4]
 80084be:	f7ff f94a 	bl	8007756 <LPS22HB_Get_FifoMode>
 80084c2:	4603      	mov	r3, r0
 80084c4:	2b01      	cmp	r3, #1
 80084c6:	d101      	bne.n	80084cc <LPS22HB_FIFO_Get_Mode+0x20>
  {
    return COMPONENT_ERROR;
 80084c8:	2301      	movs	r3, #1
 80084ca:	e003      	b.n	80084d4 <LPS22HB_FIFO_Get_Mode+0x28>
  }

  *mode = ( uint8_t )mode_raw;
 80084cc:	7bfa      	ldrb	r2, [r7, #15]
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 80084d2:	2300      	movs	r3, #0
}
 80084d4:	4618      	mov	r0, r3
 80084d6:	3710      	adds	r7, #16
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}

080084dc <LPS22HB_FIFO_Set_Mode>:
 * @param mode The FIFO mode to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Set_Mode( DrvContextTypeDef *handle, uint8_t mode )
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b082      	sub	sp, #8
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
 80084e4:	460b      	mov	r3, r1
 80084e6:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values */
  switch ( ( LPS22HB_FifoMode_et )mode )
 80084e8:	78fb      	ldrb	r3, [r7, #3]
 80084ea:	2be0      	cmp	r3, #224	@ 0xe0
 80084ec:	d013      	beq.n	8008516 <LPS22HB_FIFO_Set_Mode+0x3a>
 80084ee:	2be0      	cmp	r3, #224	@ 0xe0
 80084f0:	dc0f      	bgt.n	8008512 <LPS22HB_FIFO_Set_Mode+0x36>
 80084f2:	2b80      	cmp	r3, #128	@ 0x80
 80084f4:	d00f      	beq.n	8008516 <LPS22HB_FIFO_Set_Mode+0x3a>
 80084f6:	2b80      	cmp	r3, #128	@ 0x80
 80084f8:	dc0b      	bgt.n	8008512 <LPS22HB_FIFO_Set_Mode+0x36>
 80084fa:	2b60      	cmp	r3, #96	@ 0x60
 80084fc:	d00b      	beq.n	8008516 <LPS22HB_FIFO_Set_Mode+0x3a>
 80084fe:	2b60      	cmp	r3, #96	@ 0x60
 8008500:	dc07      	bgt.n	8008512 <LPS22HB_FIFO_Set_Mode+0x36>
 8008502:	2b40      	cmp	r3, #64	@ 0x40
 8008504:	d007      	beq.n	8008516 <LPS22HB_FIFO_Set_Mode+0x3a>
 8008506:	2b40      	cmp	r3, #64	@ 0x40
 8008508:	dc03      	bgt.n	8008512 <LPS22HB_FIFO_Set_Mode+0x36>
 800850a:	2b00      	cmp	r3, #0
 800850c:	d003      	beq.n	8008516 <LPS22HB_FIFO_Set_Mode+0x3a>
 800850e:	2b20      	cmp	r3, #32
 8008510:	d001      	beq.n	8008516 <LPS22HB_FIFO_Set_Mode+0x3a>
    case LPS22HB_FIFO_TRIGGER_STREAMTOFIFO_MODE:
    case LPS22HB_FIFO_TRIGGER_BYPASSTOSTREAM_MODE:
    case LPS22HB_FIFO_TRIGGER_BYPASSTOFIFO_MODE:
      break;
    default:
      return COMPONENT_ERROR;
 8008512:	2301      	movs	r3, #1
 8008514:	e00b      	b.n	800852e <LPS22HB_FIFO_Set_Mode+0x52>
      break;
 8008516:	bf00      	nop
  }

  if ( LPS22HB_Set_FifoMode( handle, ( LPS22HB_FifoMode_et )mode ) == LPS22HB_ERROR )
 8008518:	78fb      	ldrb	r3, [r7, #3]
 800851a:	4619      	mov	r1, r3
 800851c:	6878      	ldr	r0, [r7, #4]
 800851e:	f7ff f8ed 	bl	80076fc <LPS22HB_Set_FifoMode>
 8008522:	4603      	mov	r3, r0
 8008524:	2b01      	cmp	r3, #1
 8008526:	d101      	bne.n	800852c <LPS22HB_FIFO_Set_Mode+0x50>
  {
    return COMPONENT_ERROR;
 8008528:	2301      	movs	r3, #1
 800852a:	e000      	b.n	800852e <LPS22HB_FIFO_Set_Mode+0x52>
  }

  return COMPONENT_OK;
 800852c:	2300      	movs	r3, #0
}
 800852e:	4618      	mov	r0, r3
 8008530:	3708      	adds	r7, #8
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}

08008536 <LPS22HB_FIFO_Get_Watermark_Level>:
 * @param watermark the pointer where the FIFO watermark level is stored; values: from 0 to 31
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Watermark_Level( DrvContextTypeDef *handle, uint8_t *watermark )
{
 8008536:	b580      	push	{r7, lr}
 8008538:	b082      	sub	sp, #8
 800853a:	af00      	add	r7, sp, #0
 800853c:	6078      	str	r0, [r7, #4]
 800853e:	6039      	str	r1, [r7, #0]

  if ( LPS22HB_Get_FifoWatermarkLevel( handle, watermark ) == LPS22HB_ERROR )
 8008540:	6839      	ldr	r1, [r7, #0]
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f7ff f952 	bl	80077ec <LPS22HB_Get_FifoWatermarkLevel>
 8008548:	4603      	mov	r3, r0
 800854a:	2b01      	cmp	r3, #1
 800854c:	d101      	bne.n	8008552 <LPS22HB_FIFO_Get_Watermark_Level+0x1c>
  {
    return COMPONENT_ERROR;
 800854e:	2301      	movs	r3, #1
 8008550:	e000      	b.n	8008554 <LPS22HB_FIFO_Get_Watermark_Level+0x1e>
  }

  return COMPONENT_OK;
 8008552:	2300      	movs	r3, #0
}
 8008554:	4618      	mov	r0, r3
 8008556:	3708      	adds	r7, #8
 8008558:	46bd      	mov	sp, r7
 800855a:	bd80      	pop	{r7, pc}

0800855c <LPS22HB_FIFO_Set_Watermark_Level>:
 * @param watermark The FIFO watermark level to be set; values: from 0 to 31
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Set_Watermark_Level( DrvContextTypeDef *handle, uint8_t watermark )
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b082      	sub	sp, #8
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
 8008564:	460b      	mov	r3, r1
 8008566:	70fb      	strb	r3, [r7, #3]

  if ( LPS22HB_Set_FifoWatermarkLevel( handle, watermark ) == LPS22HB_ERROR )
 8008568:	78fb      	ldrb	r3, [r7, #3]
 800856a:	4619      	mov	r1, r3
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f7ff f910 	bl	8007792 <LPS22HB_Set_FifoWatermarkLevel>
 8008572:	4603      	mov	r3, r0
 8008574:	2b01      	cmp	r3, #1
 8008576:	d101      	bne.n	800857c <LPS22HB_FIFO_Set_Watermark_Level+0x20>
  {
    return COMPONENT_ERROR;
 8008578:	2301      	movs	r3, #1
 800857a:	e000      	b.n	800857e <LPS22HB_FIFO_Set_Watermark_Level+0x22>
  }

  return COMPONENT_OK;
 800857c:	2300      	movs	r3, #0
}
 800857e:	4618      	mov	r0, r3
 8008580:	3708      	adds	r7, #8
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}

08008586 <LPS22HB_FIFO_Watermark_Usage>:
 * @param usage The FIFO watermark enable or disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Watermark_Usage( DrvContextTypeDef *handle, uint8_t usage )
{
 8008586:	b580      	push	{r7, lr}
 8008588:	b082      	sub	sp, #8
 800858a:	af00      	add	r7, sp, #0
 800858c:	6078      	str	r0, [r7, #4]
 800858e:	460b      	mov	r3, r1
 8008590:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values */
  switch ( ( LPS22HB_State_et )usage )
 8008592:	78fb      	ldrb	r3, [r7, #3]
 8008594:	2b01      	cmp	r3, #1
 8008596:	d901      	bls.n	800859c <LPS22HB_FIFO_Watermark_Usage+0x16>
  {
    case LPS22HB_DISABLE:
    case LPS22HB_ENABLE:
      break;
    default:
      return COMPONENT_ERROR;
 8008598:	2301      	movs	r3, #1
 800859a:	e00b      	b.n	80085b4 <LPS22HB_FIFO_Watermark_Usage+0x2e>
      break;
 800859c:	bf00      	nop
  }

  if ( LPS22HB_Set_FifoWatermarkLevelUse( handle, ( LPS22HB_State_et )usage ) == LPS22HB_ERROR )
 800859e:	78fb      	ldrb	r3, [r7, #3]
 80085a0:	4619      	mov	r1, r3
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	f7fe fead 	bl	8007302 <LPS22HB_Set_FifoWatermarkLevelUse>
 80085a8:	4603      	mov	r3, r0
 80085aa:	2b01      	cmp	r3, #1
 80085ac:	d101      	bne.n	80085b2 <LPS22HB_FIFO_Watermark_Usage+0x2c>
  {
    return COMPONENT_ERROR;
 80085ae:	2301      	movs	r3, #1
 80085b0:	e000      	b.n	80085b4 <LPS22HB_FIFO_Watermark_Usage+0x2e>
  }

  return COMPONENT_OK;
 80085b2:	2300      	movs	r3, #0
}
 80085b4:	4618      	mov	r0, r3
 80085b6:	3708      	adds	r7, #8
 80085b8:	46bd      	mov	sp, r7
 80085ba:	bd80      	pop	{r7, pc}

080085bc <LPS22HB_FIFO_Set_Interrupt>:
 * @param interrupt The FIFO interrupt to be set; values: 0 = FTH; 1 = FULL; 2 = OVR
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Set_Interrupt( DrvContextTypeDef *handle, uint8_t interrupt )
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b082      	sub	sp, #8
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
 80085c4:	460b      	mov	r3, r1
 80085c6:	70fb      	strb	r3, [r7, #3]

  switch( interrupt )
 80085c8:	78fb      	ldrb	r3, [r7, #3]
 80085ca:	2b02      	cmp	r3, #2
 80085cc:	d018      	beq.n	8008600 <LPS22HB_FIFO_Set_Interrupt+0x44>
 80085ce:	2b02      	cmp	r3, #2
 80085d0:	dc1f      	bgt.n	8008612 <LPS22HB_FIFO_Set_Interrupt+0x56>
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d002      	beq.n	80085dc <LPS22HB_FIFO_Set_Interrupt+0x20>
 80085d6:	2b01      	cmp	r3, #1
 80085d8:	d009      	beq.n	80085ee <LPS22HB_FIFO_Set_Interrupt+0x32>
 80085da:	e01a      	b.n	8008612 <LPS22HB_FIFO_Set_Interrupt+0x56>
  {
    case 0:
      if ( LPS22HB_Set_FIFO_FTH_Interrupt( handle, LPS22HB_ENABLE ) == LPS22HB_ERROR )
 80085dc:	2101      	movs	r1, #1
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	f7fe ff59 	bl	8007496 <LPS22HB_Set_FIFO_FTH_Interrupt>
 80085e4:	4603      	mov	r3, r0
 80085e6:	2b01      	cmp	r3, #1
 80085e8:	d115      	bne.n	8008616 <LPS22HB_FIFO_Set_Interrupt+0x5a>
      {
        return COMPONENT_ERROR;
 80085ea:	2301      	movs	r3, #1
 80085ec:	e019      	b.n	8008622 <LPS22HB_FIFO_Set_Interrupt+0x66>
      }
      break;
    case 1:
      if ( LPS22HB_Set_FIFO_FULL_Interrupt( handle, LPS22HB_ENABLE ) == LPS22HB_ERROR )
 80085ee:	2101      	movs	r1, #1
 80085f0:	6878      	ldr	r0, [r7, #4]
 80085f2:	f7fe ff82 	bl	80074fa <LPS22HB_Set_FIFO_FULL_Interrupt>
 80085f6:	4603      	mov	r3, r0
 80085f8:	2b01      	cmp	r3, #1
 80085fa:	d10e      	bne.n	800861a <LPS22HB_FIFO_Set_Interrupt+0x5e>
      {
        return COMPONENT_ERROR;
 80085fc:	2301      	movs	r3, #1
 80085fe:	e010      	b.n	8008622 <LPS22HB_FIFO_Set_Interrupt+0x66>
      }
      break;
    case 2:
      if ( LPS22HB_Set_FIFO_OVR_Interrupt( handle, LPS22HB_ENABLE ) == LPS22HB_ERROR )
 8008600:	2101      	movs	r1, #1
 8008602:	6878      	ldr	r0, [r7, #4]
 8008604:	f7fe ff15 	bl	8007432 <LPS22HB_Set_FIFO_OVR_Interrupt>
 8008608:	4603      	mov	r3, r0
 800860a:	2b01      	cmp	r3, #1
 800860c:	d107      	bne.n	800861e <LPS22HB_FIFO_Set_Interrupt+0x62>
      {
        return COMPONENT_ERROR;
 800860e:	2301      	movs	r3, #1
 8008610:	e007      	b.n	8008622 <LPS22HB_FIFO_Set_Interrupt+0x66>
      }
      break;
    default:
      return COMPONENT_ERROR;
 8008612:	2301      	movs	r3, #1
 8008614:	e005      	b.n	8008622 <LPS22HB_FIFO_Set_Interrupt+0x66>
      break;
 8008616:	bf00      	nop
 8008618:	e002      	b.n	8008620 <LPS22HB_FIFO_Set_Interrupt+0x64>
      break;
 800861a:	bf00      	nop
 800861c:	e000      	b.n	8008620 <LPS22HB_FIFO_Set_Interrupt+0x64>
      break;
 800861e:	bf00      	nop
  }

  return COMPONENT_OK;
 8008620:	2300      	movs	r3, #0
}
 8008622:	4618      	mov	r0, r3
 8008624:	3708      	adds	r7, #8
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}

0800862a <LPS22HB_FIFO_Reset_Interrupt>:
 * @param interrupt The FIFO interrupt to be reset; values: 0 = FTH; 1 = FULL; 2 = OVR
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Reset_Interrupt( DrvContextTypeDef *handle, uint8_t interrupt )
{
 800862a:	b580      	push	{r7, lr}
 800862c:	b082      	sub	sp, #8
 800862e:	af00      	add	r7, sp, #0
 8008630:	6078      	str	r0, [r7, #4]
 8008632:	460b      	mov	r3, r1
 8008634:	70fb      	strb	r3, [r7, #3]

  switch( interrupt )
 8008636:	78fb      	ldrb	r3, [r7, #3]
 8008638:	2b02      	cmp	r3, #2
 800863a:	d018      	beq.n	800866e <LPS22HB_FIFO_Reset_Interrupt+0x44>
 800863c:	2b02      	cmp	r3, #2
 800863e:	dc1f      	bgt.n	8008680 <LPS22HB_FIFO_Reset_Interrupt+0x56>
 8008640:	2b00      	cmp	r3, #0
 8008642:	d002      	beq.n	800864a <LPS22HB_FIFO_Reset_Interrupt+0x20>
 8008644:	2b01      	cmp	r3, #1
 8008646:	d009      	beq.n	800865c <LPS22HB_FIFO_Reset_Interrupt+0x32>
 8008648:	e01a      	b.n	8008680 <LPS22HB_FIFO_Reset_Interrupt+0x56>
  {
    case 0:
      if ( LPS22HB_Set_FIFO_FTH_Interrupt( handle, LPS22HB_DISABLE ) == LPS22HB_ERROR )
 800864a:	2100      	movs	r1, #0
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f7fe ff22 	bl	8007496 <LPS22HB_Set_FIFO_FTH_Interrupt>
 8008652:	4603      	mov	r3, r0
 8008654:	2b01      	cmp	r3, #1
 8008656:	d115      	bne.n	8008684 <LPS22HB_FIFO_Reset_Interrupt+0x5a>
      {
        return COMPONENT_ERROR;
 8008658:	2301      	movs	r3, #1
 800865a:	e019      	b.n	8008690 <LPS22HB_FIFO_Reset_Interrupt+0x66>
      }
      break;
    case 1:
      if ( LPS22HB_Set_FIFO_FULL_Interrupt( handle, LPS22HB_DISABLE ) == LPS22HB_ERROR )
 800865c:	2100      	movs	r1, #0
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f7fe ff4b 	bl	80074fa <LPS22HB_Set_FIFO_FULL_Interrupt>
 8008664:	4603      	mov	r3, r0
 8008666:	2b01      	cmp	r3, #1
 8008668:	d10e      	bne.n	8008688 <LPS22HB_FIFO_Reset_Interrupt+0x5e>
      {
        return COMPONENT_ERROR;
 800866a:	2301      	movs	r3, #1
 800866c:	e010      	b.n	8008690 <LPS22HB_FIFO_Reset_Interrupt+0x66>
      }
      break;
    case 2:
      if ( LPS22HB_Set_FIFO_OVR_Interrupt( handle, LPS22HB_DISABLE ) == LPS22HB_ERROR )
 800866e:	2100      	movs	r1, #0
 8008670:	6878      	ldr	r0, [r7, #4]
 8008672:	f7fe fede 	bl	8007432 <LPS22HB_Set_FIFO_OVR_Interrupt>
 8008676:	4603      	mov	r3, r0
 8008678:	2b01      	cmp	r3, #1
 800867a:	d107      	bne.n	800868c <LPS22HB_FIFO_Reset_Interrupt+0x62>
      {
        return COMPONENT_ERROR;
 800867c:	2301      	movs	r3, #1
 800867e:	e007      	b.n	8008690 <LPS22HB_FIFO_Reset_Interrupt+0x66>
      }
      break;
    default:
      return COMPONENT_ERROR;
 8008680:	2301      	movs	r3, #1
 8008682:	e005      	b.n	8008690 <LPS22HB_FIFO_Reset_Interrupt+0x66>
      break;
 8008684:	bf00      	nop
 8008686:	e002      	b.n	800868e <LPS22HB_FIFO_Reset_Interrupt+0x64>
      break;
 8008688:	bf00      	nop
 800868a:	e000      	b.n	800868e <LPS22HB_FIFO_Reset_Interrupt+0x64>
      break;
 800868c:	bf00      	nop
  }

  return COMPONENT_OK;
 800868e:	2300      	movs	r3, #0
}
 8008690:	4618      	mov	r0, r3
 8008692:	3708      	adds	r7, #8
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}

08008698 <LSM303AGR_ACC_WriteReg>:
*                                 length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM303AGR_ACC_WriteReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b084      	sub	sp, #16
 800869c:	af00      	add	r7, sp, #0
 800869e:	60f8      	str	r0, [r7, #12]
 80086a0:	607a      	str	r2, [r7, #4]
 80086a2:	461a      	mov	r2, r3
 80086a4:	460b      	mov	r3, r1
 80086a6:	72fb      	strb	r3, [r7, #11]
 80086a8:	4613      	mov	r3, r2
 80086aa:	813b      	strh	r3, [r7, #8]

  if (Sensor_IO_Write(handle, Reg, Bufp, len))
 80086ac:	893b      	ldrh	r3, [r7, #8]
 80086ae:	7af9      	ldrb	r1, [r7, #11]
 80086b0:	687a      	ldr	r2, [r7, #4]
 80086b2:	68f8      	ldr	r0, [r7, #12]
 80086b4:	f006 facc 	bl	800ec50 <Sensor_IO_Write>
 80086b8:	4603      	mov	r3, r0
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d001      	beq.n	80086c2 <LSM303AGR_ACC_WriteReg+0x2a>
  {
    return MEMS_ERROR;
 80086be:	2300      	movs	r3, #0
 80086c0:	e000      	b.n	80086c4 <LSM303AGR_ACC_WriteReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 80086c2:	2301      	movs	r3, #1
  }
}
 80086c4:	4618      	mov	r0, r3
 80086c6:	3710      	adds	r7, #16
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bd80      	pop	{r7, pc}

080086cc <LSM303AGR_ACC_ReadReg>:
*                                 length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM303AGR_ACC_ReadReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b084      	sub	sp, #16
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	60f8      	str	r0, [r7, #12]
 80086d4:	607a      	str	r2, [r7, #4]
 80086d6:	461a      	mov	r2, r3
 80086d8:	460b      	mov	r3, r1
 80086da:	72fb      	strb	r3, [r7, #11]
 80086dc:	4613      	mov	r3, r2
 80086de:	813b      	strh	r3, [r7, #8]

  if (Sensor_IO_Read(handle, Reg, Bufp, len))
 80086e0:	893b      	ldrh	r3, [r7, #8]
 80086e2:	7af9      	ldrb	r1, [r7, #11]
 80086e4:	687a      	ldr	r2, [r7, #4]
 80086e6:	68f8      	ldr	r0, [r7, #12]
 80086e8:	f006 fb0d 	bl	800ed06 <Sensor_IO_Read>
 80086ec:	4603      	mov	r3, r0
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d001      	beq.n	80086f6 <LSM303AGR_ACC_ReadReg+0x2a>
  {
    return MEMS_ERROR;
 80086f2:	2300      	movs	r3, #0
 80086f4:	e000      	b.n	80086f8 <LSM303AGR_ACC_ReadReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 80086f6:	2301      	movs	r3, #1
  }
}
 80086f8:	4618      	mov	r0, r3
 80086fa:	3710      	adds	r7, #16
 80086fc:	46bd      	mov	sp, r7
 80086fe:	bd80      	pop	{r7, pc}

08008700 <LSM303AGR_ACC_R_WHO_AM_I>:
* Input          : Pointer to u8_t
* Output         : Status of WHO_AM_I
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_WHO_AM_I(void *handle, u8_t *value)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b082      	sub	sp, #8
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
 8008708:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_WHO_AM_I_REG, (u8_t *)value, 1) )
 800870a:	2301      	movs	r3, #1
 800870c:	683a      	ldr	r2, [r7, #0]
 800870e:	210f      	movs	r1, #15
 8008710:	6878      	ldr	r0, [r7, #4]
 8008712:	f7ff ffdb 	bl	80086cc <LSM303AGR_ACC_ReadReg>
 8008716:	4603      	mov	r3, r0
 8008718:	2b00      	cmp	r3, #0
 800871a:	d101      	bne.n	8008720 <LSM303AGR_ACC_R_WHO_AM_I+0x20>
    return MEMS_ERROR;
 800871c:	2300      	movs	r3, #0
 800871e:	e008      	b.n	8008732 <LSM303AGR_ACC_R_WHO_AM_I+0x32>

  *value &= LSM303AGR_ACC_WHO_AM_I_MASK; //coerce
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	781a      	ldrb	r2, [r3, #0]
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	701a      	strb	r2, [r3, #0]
  *value = *value >> LSM303AGR_ACC_WHO_AM_I_POSITION; //mask
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	781a      	ldrb	r2, [r3, #0]
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008730:	2301      	movs	r3, #1
}
 8008732:	4618      	mov	r0, r3
 8008734:	3708      	adds	r7, #8
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}

0800873a <LSM303AGR_ACC_W_BlockDataUpdate>:
* Input          : LSM303AGR_ACC_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_BlockDataUpdate(void *handle, LSM303AGR_ACC_BDU_t newValue)
{
 800873a:	b580      	push	{r7, lr}
 800873c:	b084      	sub	sp, #16
 800873e:	af00      	add	r7, sp, #0
 8008740:	6078      	str	r0, [r7, #4]
 8008742:	460b      	mov	r3, r1
 8008744:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 8008746:	f107 020f 	add.w	r2, r7, #15
 800874a:	2301      	movs	r3, #1
 800874c:	2123      	movs	r1, #35	@ 0x23
 800874e:	6878      	ldr	r0, [r7, #4]
 8008750:	f7ff ffbc 	bl	80086cc <LSM303AGR_ACC_ReadReg>
 8008754:	4603      	mov	r3, r0
 8008756:	2b00      	cmp	r3, #0
 8008758:	d101      	bne.n	800875e <LSM303AGR_ACC_W_BlockDataUpdate+0x24>
    return MEMS_ERROR;
 800875a:	2300      	movs	r3, #0
 800875c:	e016      	b.n	800878c <LSM303AGR_ACC_W_BlockDataUpdate+0x52>

  value &= ~LSM303AGR_ACC_BDU_MASK;
 800875e:	7bfb      	ldrb	r3, [r7, #15]
 8008760:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008764:	b2db      	uxtb	r3, r3
 8008766:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008768:	7bfa      	ldrb	r2, [r7, #15]
 800876a:	78fb      	ldrb	r3, [r7, #3]
 800876c:	4313      	orrs	r3, r2
 800876e:	b2db      	uxtb	r3, r3
 8008770:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 8008772:	f107 020f 	add.w	r2, r7, #15
 8008776:	2301      	movs	r3, #1
 8008778:	2123      	movs	r1, #35	@ 0x23
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f7ff ff8c 	bl	8008698 <LSM303AGR_ACC_WriteReg>
 8008780:	4603      	mov	r3, r0
 8008782:	2b00      	cmp	r3, #0
 8008784:	d101      	bne.n	800878a <LSM303AGR_ACC_W_BlockDataUpdate+0x50>
    return MEMS_ERROR;
 8008786:	2300      	movs	r3, #0
 8008788:	e000      	b.n	800878c <LSM303AGR_ACC_W_BlockDataUpdate+0x52>

  return MEMS_SUCCESS;
 800878a:	2301      	movs	r3, #1
}
 800878c:	4618      	mov	r0, r3
 800878e:	3710      	adds	r7, #16
 8008790:	46bd      	mov	sp, r7
 8008792:	bd80      	pop	{r7, pc}

08008794 <LSM303AGR_ACC_W_FullScale>:
* Input          : LSM303AGR_ACC_FS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_FullScale(void *handle, LSM303AGR_ACC_FS_t newValue)
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b084      	sub	sp, #16
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
 800879c:	460b      	mov	r3, r1
 800879e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 80087a0:	f107 020f 	add.w	r2, r7, #15
 80087a4:	2301      	movs	r3, #1
 80087a6:	2123      	movs	r1, #35	@ 0x23
 80087a8:	6878      	ldr	r0, [r7, #4]
 80087aa:	f7ff ff8f 	bl	80086cc <LSM303AGR_ACC_ReadReg>
 80087ae:	4603      	mov	r3, r0
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d101      	bne.n	80087b8 <LSM303AGR_ACC_W_FullScale+0x24>
    return MEMS_ERROR;
 80087b4:	2300      	movs	r3, #0
 80087b6:	e016      	b.n	80087e6 <LSM303AGR_ACC_W_FullScale+0x52>

  value &= ~LSM303AGR_ACC_FS_MASK;
 80087b8:	7bfb      	ldrb	r3, [r7, #15]
 80087ba:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80087be:	b2db      	uxtb	r3, r3
 80087c0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80087c2:	7bfa      	ldrb	r2, [r7, #15]
 80087c4:	78fb      	ldrb	r3, [r7, #3]
 80087c6:	4313      	orrs	r3, r2
 80087c8:	b2db      	uxtb	r3, r3
 80087ca:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 80087cc:	f107 020f 	add.w	r2, r7, #15
 80087d0:	2301      	movs	r3, #1
 80087d2:	2123      	movs	r1, #35	@ 0x23
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f7ff ff5f 	bl	8008698 <LSM303AGR_ACC_WriteReg>
 80087da:	4603      	mov	r3, r0
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d101      	bne.n	80087e4 <LSM303AGR_ACC_W_FullScale+0x50>
    return MEMS_ERROR;
 80087e0:	2300      	movs	r3, #0
 80087e2:	e000      	b.n	80087e6 <LSM303AGR_ACC_W_FullScale+0x52>

  return MEMS_SUCCESS;
 80087e4:	2301      	movs	r3, #1
}
 80087e6:	4618      	mov	r0, r3
 80087e8:	3710      	adds	r7, #16
 80087ea:	46bd      	mov	sp, r7
 80087ec:	bd80      	pop	{r7, pc}

080087ee <LSM303AGR_ACC_R_FullScale>:
* Input          : Pointer to LSM303AGR_ACC_FS_t
* Output         : Status of FS see LSM303AGR_ACC_FS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_FullScale(void *handle, LSM303AGR_ACC_FS_t *value)
{
 80087ee:	b580      	push	{r7, lr}
 80087f0:	b082      	sub	sp, #8
 80087f2:	af00      	add	r7, sp, #0
 80087f4:	6078      	str	r0, [r7, #4]
 80087f6:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, (u8_t *)value, 1) )
 80087f8:	2301      	movs	r3, #1
 80087fa:	683a      	ldr	r2, [r7, #0]
 80087fc:	2123      	movs	r1, #35	@ 0x23
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f7ff ff64 	bl	80086cc <LSM303AGR_ACC_ReadReg>
 8008804:	4603      	mov	r3, r0
 8008806:	2b00      	cmp	r3, #0
 8008808:	d101      	bne.n	800880e <LSM303AGR_ACC_R_FullScale+0x20>
    return MEMS_ERROR;
 800880a:	2300      	movs	r3, #0
 800880c:	e007      	b.n	800881e <LSM303AGR_ACC_R_FullScale+0x30>

  *value &= LSM303AGR_ACC_FS_MASK; //mask
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	781b      	ldrb	r3, [r3, #0]
 8008812:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008816:	b2da      	uxtb	r2, r3
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800881c:	2301      	movs	r3, #1
}
 800881e:	4618      	mov	r0, r3
 8008820:	3708      	adds	r7, #8
 8008822:	46bd      	mov	sp, r7
 8008824:	bd80      	pop	{r7, pc}

08008826 <LSM303AGR_ACC_Get_Raw_Acceleration>:
* Input          : pointer to [u8_t]
* Output         : Acceleration buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_Get_Raw_Acceleration(void *handle, u8_t *buff)
{
 8008826:	b580      	push	{r7, lr}
 8008828:	b082      	sub	sp, #8
 800882a:	af00      	add	r7, sp, #0
 800882c:	6078      	str	r0, [r7, #4]
 800882e:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_OUT_X_L, buff, 6 ) )
 8008830:	2306      	movs	r3, #6
 8008832:	683a      	ldr	r2, [r7, #0]
 8008834:	2128      	movs	r1, #40	@ 0x28
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f7ff ff48 	bl	80086cc <LSM303AGR_ACC_ReadReg>
 800883c:	4603      	mov	r3, r0
 800883e:	2b00      	cmp	r3, #0
 8008840:	d101      	bne.n	8008846 <LSM303AGR_ACC_Get_Raw_Acceleration+0x20>
    return MEMS_ERROR;
 8008842:	2300      	movs	r3, #0
 8008844:	e000      	b.n	8008848 <LSM303AGR_ACC_Get_Raw_Acceleration+0x22>

  return MEMS_SUCCESS;
 8008846:	2301      	movs	r3, #1
}
 8008848:	4618      	mov	r0, r3
 800884a:	3708      	adds	r7, #8
 800884c:	46bd      	mov	sp, r7
 800884e:	bd80      	pop	{r7, pc}

08008850 <LSM303AGR_ACC_Get_Acceleration>:
    62520,  /* FS @8g */
    187580, /* FS @16g */
  },
};
status_t LSM303AGR_ACC_Get_Acceleration(void *handle, int *buff)
{
 8008850:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008854:	b092      	sub	sp, #72	@ 0x48
 8008856:	af00      	add	r7, sp, #0
 8008858:	6378      	str	r0, [r7, #52]	@ 0x34
 800885a:	6339      	str	r1, [r7, #48]	@ 0x30
  Type3Axis16bit_U raw_data_tmp;
  u8_t op_mode = 0, fs_mode = 0, shift = 0;
 800885c:	2300      	movs	r3, #0
 800885e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8008862:	2300      	movs	r3, #0
 8008864:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8008868:	2300      	movs	r3, #0
 800886a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  LSM303AGR_ACC_LPEN_t lp;
  LSM303AGR_ACC_HR_t hr;
  LSM303AGR_ACC_FS_t fs;

  /* Determine which operational mode the acc is set */
  LSM303AGR_ACC_R_HiRes(handle, &hr);
 800886e:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 8008872:	4619      	mov	r1, r3
 8008874:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8008876:	f000 fa4f 	bl	8008d18 <LSM303AGR_ACC_R_HiRes>
  LSM303AGR_ACC_R_LOWPWR_EN(handle, &lp);
 800887a:	f107 033b 	add.w	r3, r7, #59	@ 0x3b
 800887e:	4619      	mov	r1, r3
 8008880:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8008882:	f000 fa2d 	bl	8008ce0 <LSM303AGR_ACC_R_LOWPWR_EN>

  if (lp == LSM303AGR_ACC_LPEN_ENABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 8008886:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800888a:	2b08      	cmp	r3, #8
 800888c:	d10a      	bne.n	80088a4 <LSM303AGR_ACC_Get_Acceleration+0x54>
 800888e:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8008892:	2b00      	cmp	r3, #0
 8008894:	d106      	bne.n	80088a4 <LSM303AGR_ACC_Get_Acceleration+0x54>
  {
    /* op mode is LP 8-bit */
    op_mode = 2;
 8008896:	2302      	movs	r3, #2
 8008898:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    shift = 8;
 800889c:	2308      	movs	r3, #8
 800889e:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 80088a2:	e01f      	b.n	80088e4 <LSM303AGR_ACC_Get_Acceleration+0x94>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 80088a4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d10a      	bne.n	80088c2 <LSM303AGR_ACC_Get_Acceleration+0x72>
 80088ac:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d106      	bne.n	80088c2 <LSM303AGR_ACC_Get_Acceleration+0x72>
  {
    /* op mode is Normal 10-bit */
    op_mode = 1;
 80088b4:	2301      	movs	r3, #1
 80088b6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    shift = 6;
 80088ba:	2306      	movs	r3, #6
 80088bc:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 80088c0:	e010      	b.n	80088e4 <LSM303AGR_ACC_Get_Acceleration+0x94>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_ENABLED)
 80088c2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d10a      	bne.n	80088e0 <LSM303AGR_ACC_Get_Acceleration+0x90>
 80088ca:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 80088ce:	2b08      	cmp	r3, #8
 80088d0:	d106      	bne.n	80088e0 <LSM303AGR_ACC_Get_Acceleration+0x90>
  {
    /* op mode is HR 12-bit */
    op_mode = 0;
 80088d2:	2300      	movs	r3, #0
 80088d4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    shift = 4;
 80088d8:	2304      	movs	r3, #4
 80088da:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 80088de:	e001      	b.n	80088e4 <LSM303AGR_ACC_Get_Acceleration+0x94>
  }
  else
    return MEMS_ERROR;
 80088e0:	2300      	movs	r3, #0
 80088e2:	e0d2      	b.n	8008a8a <LSM303AGR_ACC_Get_Acceleration+0x23a>

  /* Determine the Full Scale the acc is set */
  LSM303AGR_ACC_R_FullScale(handle, &fs);
 80088e4:	f107 0339 	add.w	r3, r7, #57	@ 0x39
 80088e8:	4619      	mov	r1, r3
 80088ea:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80088ec:	f7ff ff7f 	bl	80087ee <LSM303AGR_ACC_R_FullScale>
  switch (fs)
 80088f0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80088f4:	2b30      	cmp	r3, #48	@ 0x30
 80088f6:	d016      	beq.n	8008926 <LSM303AGR_ACC_Get_Acceleration+0xd6>
 80088f8:	2b30      	cmp	r3, #48	@ 0x30
 80088fa:	dc18      	bgt.n	800892e <LSM303AGR_ACC_Get_Acceleration+0xde>
 80088fc:	2b20      	cmp	r3, #32
 80088fe:	d00e      	beq.n	800891e <LSM303AGR_ACC_Get_Acceleration+0xce>
 8008900:	2b20      	cmp	r3, #32
 8008902:	dc14      	bgt.n	800892e <LSM303AGR_ACC_Get_Acceleration+0xde>
 8008904:	2b00      	cmp	r3, #0
 8008906:	d002      	beq.n	800890e <LSM303AGR_ACC_Get_Acceleration+0xbe>
 8008908:	2b10      	cmp	r3, #16
 800890a:	d004      	beq.n	8008916 <LSM303AGR_ACC_Get_Acceleration+0xc6>
 800890c:	e00f      	b.n	800892e <LSM303AGR_ACC_Get_Acceleration+0xde>
  {
    case LSM303AGR_ACC_FS_2G:
      fs_mode = 0;
 800890e:	2300      	movs	r3, #0
 8008910:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
      break;
 8008914:	e00b      	b.n	800892e <LSM303AGR_ACC_Get_Acceleration+0xde>

    case LSM303AGR_ACC_FS_4G:
      fs_mode = 1;
 8008916:	2301      	movs	r3, #1
 8008918:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
      break;
 800891c:	e007      	b.n	800892e <LSM303AGR_ACC_Get_Acceleration+0xde>

    case LSM303AGR_ACC_FS_8G:
      fs_mode = 2;
 800891e:	2302      	movs	r3, #2
 8008920:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
      break;
 8008924:	e003      	b.n	800892e <LSM303AGR_ACC_Get_Acceleration+0xde>

    case LSM303AGR_ACC_FS_16G:
      fs_mode = 3;
 8008926:	2303      	movs	r3, #3
 8008928:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
      break;
 800892c:	bf00      	nop
  }

  /* Read out raw accelerometer samples */
  LSM303AGR_ACC_Get_Raw_Acceleration(handle, raw_data_tmp.u8bit);
 800892e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8008932:	4619      	mov	r1, r3
 8008934:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8008936:	f7ff ff76 	bl	8008826 <LSM303AGR_ACC_Get_Raw_Acceleration>

  /* Apply proper shift and sensitivity */
  buff[0] = ((raw_data_tmp.i16bit[0] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 800893a:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	@ 0x3c
 800893e:	461a      	mov	r2, r3
 8008940:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8008944:	fa42 f303 	asr.w	r3, r2, r3
 8008948:	17da      	asrs	r2, r3, #31
 800894a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800894c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800894e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008952:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8008956:	494f      	ldr	r1, [pc, #316]	@ (8008a94 <LSM303AGR_ACC_Get_Acceleration+0x244>)
 8008958:	009b      	lsls	r3, r3, #2
 800895a:	4413      	add	r3, r2
 800895c:	00db      	lsls	r3, r3, #3
 800895e:	440b      	add	r3, r1
 8008960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008964:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008966:	fb02 f001 	mul.w	r0, r2, r1
 800896a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800896c:	fb01 f103 	mul.w	r1, r1, r3
 8008970:	4401      	add	r1, r0
 8008972:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008974:	fba0 4502 	umull	r4, r5, r0, r2
 8008978:	194b      	adds	r3, r1, r5
 800897a:	461d      	mov	r5, r3
 800897c:	f514 73fa 	adds.w	r3, r4, #500	@ 0x1f4
 8008980:	623b      	str	r3, [r7, #32]
 8008982:	f145 0300 	adc.w	r3, r5, #0
 8008986:	627b      	str	r3, [r7, #36]	@ 0x24
 8008988:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800898c:	f04f 0300 	mov.w	r3, #0
 8008990:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008994:	f7fc f930 	bl	8004bf8 <__aeabi_ldivmod>
 8008998:	4602      	mov	r2, r0
 800899a:	460b      	mov	r3, r1
 800899c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800899e:	601a      	str	r2, [r3, #0]
  buff[1] = ((raw_data_tmp.i16bit[1] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 80089a0:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 80089a4:	461a      	mov	r2, r3
 80089a6:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80089aa:	fa42 f303 	asr.w	r3, r2, r3
 80089ae:	17da      	asrs	r2, r3, #31
 80089b0:	61bb      	str	r3, [r7, #24]
 80089b2:	61fa      	str	r2, [r7, #28]
 80089b4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80089b8:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80089bc:	4935      	ldr	r1, [pc, #212]	@ (8008a94 <LSM303AGR_ACC_Get_Acceleration+0x244>)
 80089be:	009b      	lsls	r3, r3, #2
 80089c0:	4413      	add	r3, r2
 80089c2:	00db      	lsls	r3, r3, #3
 80089c4:	440b      	add	r3, r1
 80089c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ca:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80089ce:	4629      	mov	r1, r5
 80089d0:	fb02 f001 	mul.w	r0, r2, r1
 80089d4:	4621      	mov	r1, r4
 80089d6:	fb01 f103 	mul.w	r1, r1, r3
 80089da:	4401      	add	r1, r0
 80089dc:	4620      	mov	r0, r4
 80089de:	fba0 ab02 	umull	sl, fp, r0, r2
 80089e2:	eb01 030b 	add.w	r3, r1, fp
 80089e6:	469b      	mov	fp, r3
 80089e8:	f51a 73fa 	adds.w	r3, sl, #500	@ 0x1f4
 80089ec:	613b      	str	r3, [r7, #16]
 80089ee:	f14b 0300 	adc.w	r3, fp, #0
 80089f2:	617b      	str	r3, [r7, #20]
 80089f4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80089f8:	f04f 0300 	mov.w	r3, #0
 80089fc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008a00:	f7fc f8fa 	bl	8004bf8 <__aeabi_ldivmod>
 8008a04:	4602      	mov	r2, r0
 8008a06:	460b      	mov	r3, r1
 8008a08:	4610      	mov	r0, r2
 8008a0a:	4619      	mov	r1, r3
 8008a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a0e:	3304      	adds	r3, #4
 8008a10:	4602      	mov	r2, r0
 8008a12:	601a      	str	r2, [r3, #0]
  buff[2] = ((raw_data_tmp.i16bit[2] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 8008a14:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	@ 0x40
 8008a18:	461a      	mov	r2, r3
 8008a1a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8008a1e:	fa42 f303 	asr.w	r3, r2, r3
 8008a22:	17da      	asrs	r2, r3, #31
 8008a24:	60bb      	str	r3, [r7, #8]
 8008a26:	60fa      	str	r2, [r7, #12]
 8008a28:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8008a2c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008a30:	4918      	ldr	r1, [pc, #96]	@ (8008a94 <LSM303AGR_ACC_Get_Acceleration+0x244>)
 8008a32:	0092      	lsls	r2, r2, #2
 8008a34:	4413      	add	r3, r2
 8008a36:	00db      	lsls	r3, r3, #3
 8008a38:	440b      	add	r3, r1
 8008a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a3e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008a42:	4629      	mov	r1, r5
 8008a44:	fb02 f001 	mul.w	r0, r2, r1
 8008a48:	4621      	mov	r1, r4
 8008a4a:	fb01 f103 	mul.w	r1, r1, r3
 8008a4e:	4401      	add	r1, r0
 8008a50:	4620      	mov	r0, r4
 8008a52:	fba0 8902 	umull	r8, r9, r0, r2
 8008a56:	eb01 0309 	add.w	r3, r1, r9
 8008a5a:	4699      	mov	r9, r3
 8008a5c:	f518 73fa 	adds.w	r3, r8, #500	@ 0x1f4
 8008a60:	603b      	str	r3, [r7, #0]
 8008a62:	f149 0300 	adc.w	r3, r9, #0
 8008a66:	607b      	str	r3, [r7, #4]
 8008a68:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008a6c:	f04f 0300 	mov.w	r3, #0
 8008a70:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008a74:	f7fc f8c0 	bl	8004bf8 <__aeabi_ldivmod>
 8008a78:	4602      	mov	r2, r0
 8008a7a:	460b      	mov	r3, r1
 8008a7c:	4610      	mov	r0, r2
 8008a7e:	4619      	mov	r1, r3
 8008a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a82:	3308      	adds	r3, #8
 8008a84:	4602      	mov	r2, r0
 8008a86:	601a      	str	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008a88:	2301      	movs	r3, #1
}
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	3748      	adds	r7, #72	@ 0x48
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008a94:	0801bcf0 	.word	0x0801bcf0

08008a98 <LSM303AGR_ACC_W_ODR>:
* Input          : LSM303AGR_ACC_ODR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_ODR(void *handle, LSM303AGR_ACC_ODR_t newValue)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b084      	sub	sp, #16
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
 8008aa0:	460b      	mov	r3, r1
 8008aa2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8008aa4:	f107 020f 	add.w	r2, r7, #15
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	2120      	movs	r1, #32
 8008aac:	6878      	ldr	r0, [r7, #4]
 8008aae:	f7ff fe0d 	bl	80086cc <LSM303AGR_ACC_ReadReg>
 8008ab2:	4603      	mov	r3, r0
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d101      	bne.n	8008abc <LSM303AGR_ACC_W_ODR+0x24>
    return MEMS_ERROR;
 8008ab8:	2300      	movs	r3, #0
 8008aba:	e016      	b.n	8008aea <LSM303AGR_ACC_W_ODR+0x52>

  value &= ~LSM303AGR_ACC_ODR_MASK;
 8008abc:	7bfb      	ldrb	r3, [r7, #15]
 8008abe:	f003 030f 	and.w	r3, r3, #15
 8008ac2:	b2db      	uxtb	r3, r3
 8008ac4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008ac6:	7bfa      	ldrb	r2, [r7, #15]
 8008ac8:	78fb      	ldrb	r3, [r7, #3]
 8008aca:	4313      	orrs	r3, r2
 8008acc:	b2db      	uxtb	r3, r3
 8008ace:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8008ad0:	f107 020f 	add.w	r2, r7, #15
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	2120      	movs	r1, #32
 8008ad8:	6878      	ldr	r0, [r7, #4]
 8008ada:	f7ff fddd 	bl	8008698 <LSM303AGR_ACC_WriteReg>
 8008ade:	4603      	mov	r3, r0
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d101      	bne.n	8008ae8 <LSM303AGR_ACC_W_ODR+0x50>
    return MEMS_ERROR;
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	e000      	b.n	8008aea <LSM303AGR_ACC_W_ODR+0x52>

  return MEMS_SUCCESS;
 8008ae8:	2301      	movs	r3, #1
}
 8008aea:	4618      	mov	r0, r3
 8008aec:	3710      	adds	r7, #16
 8008aee:	46bd      	mov	sp, r7
 8008af0:	bd80      	pop	{r7, pc}

08008af2 <LSM303AGR_ACC_R_ODR>:
* Input          : Pointer to LSM303AGR_ACC_ODR_t
* Output         : Status of ODR see LSM303AGR_ACC_ODR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_ODR(void *handle, LSM303AGR_ACC_ODR_t *value)
{
 8008af2:	b580      	push	{r7, lr}
 8008af4:	b082      	sub	sp, #8
 8008af6:	af00      	add	r7, sp, #0
 8008af8:	6078      	str	r0, [r7, #4]
 8008afa:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8008afc:	2301      	movs	r3, #1
 8008afe:	683a      	ldr	r2, [r7, #0]
 8008b00:	2120      	movs	r1, #32
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f7ff fde2 	bl	80086cc <LSM303AGR_ACC_ReadReg>
 8008b08:	4603      	mov	r3, r0
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d101      	bne.n	8008b12 <LSM303AGR_ACC_R_ODR+0x20>
    return MEMS_ERROR;
 8008b0e:	2300      	movs	r3, #0
 8008b10:	e007      	b.n	8008b22 <LSM303AGR_ACC_R_ODR+0x30>

  *value &= LSM303AGR_ACC_ODR_MASK; //mask
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	781b      	ldrb	r3, [r3, #0]
 8008b16:	f023 030f 	bic.w	r3, r3, #15
 8008b1a:	b2da      	uxtb	r2, r3
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008b20:	2301      	movs	r3, #1
}
 8008b22:	4618      	mov	r0, r3
 8008b24:	3708      	adds	r7, #8
 8008b26:	46bd      	mov	sp, r7
 8008b28:	bd80      	pop	{r7, pc}

08008b2a <LSM303AGR_ACC_W_XEN>:
* Input          : LSM303AGR_ACC_XEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_XEN(void *handle, LSM303AGR_ACC_XEN_t newValue)
{
 8008b2a:	b580      	push	{r7, lr}
 8008b2c:	b084      	sub	sp, #16
 8008b2e:	af00      	add	r7, sp, #0
 8008b30:	6078      	str	r0, [r7, #4]
 8008b32:	460b      	mov	r3, r1
 8008b34:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8008b36:	f107 020f 	add.w	r2, r7, #15
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	2120      	movs	r1, #32
 8008b3e:	6878      	ldr	r0, [r7, #4]
 8008b40:	f7ff fdc4 	bl	80086cc <LSM303AGR_ACC_ReadReg>
 8008b44:	4603      	mov	r3, r0
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d101      	bne.n	8008b4e <LSM303AGR_ACC_W_XEN+0x24>
    return MEMS_ERROR;
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	e016      	b.n	8008b7c <LSM303AGR_ACC_W_XEN+0x52>

  value &= ~LSM303AGR_ACC_XEN_MASK;
 8008b4e:	7bfb      	ldrb	r3, [r7, #15]
 8008b50:	f023 0301 	bic.w	r3, r3, #1
 8008b54:	b2db      	uxtb	r3, r3
 8008b56:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008b58:	7bfa      	ldrb	r2, [r7, #15]
 8008b5a:	78fb      	ldrb	r3, [r7, #3]
 8008b5c:	4313      	orrs	r3, r2
 8008b5e:	b2db      	uxtb	r3, r3
 8008b60:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8008b62:	f107 020f 	add.w	r2, r7, #15
 8008b66:	2301      	movs	r3, #1
 8008b68:	2120      	movs	r1, #32
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f7ff fd94 	bl	8008698 <LSM303AGR_ACC_WriteReg>
 8008b70:	4603      	mov	r3, r0
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d101      	bne.n	8008b7a <LSM303AGR_ACC_W_XEN+0x50>
    return MEMS_ERROR;
 8008b76:	2300      	movs	r3, #0
 8008b78:	e000      	b.n	8008b7c <LSM303AGR_ACC_W_XEN+0x52>

  return MEMS_SUCCESS;
 8008b7a:	2301      	movs	r3, #1
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	3710      	adds	r7, #16
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd80      	pop	{r7, pc}

08008b84 <LSM303AGR_ACC_R_XEN>:
* Input          : Pointer to LSM303AGR_ACC_XEN_t
* Output         : Status of XEN see LSM303AGR_ACC_XEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_XEN(void *handle, LSM303AGR_ACC_XEN_t *value)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b082      	sub	sp, #8
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
 8008b8c:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8008b8e:	2301      	movs	r3, #1
 8008b90:	683a      	ldr	r2, [r7, #0]
 8008b92:	2120      	movs	r1, #32
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f7ff fd99 	bl	80086cc <LSM303AGR_ACC_ReadReg>
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d101      	bne.n	8008ba4 <LSM303AGR_ACC_R_XEN+0x20>
    return MEMS_ERROR;
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	e007      	b.n	8008bb4 <LSM303AGR_ACC_R_XEN+0x30>

  *value &= LSM303AGR_ACC_XEN_MASK; //mask
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	781b      	ldrb	r3, [r3, #0]
 8008ba8:	f003 0301 	and.w	r3, r3, #1
 8008bac:	b2da      	uxtb	r2, r3
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008bb2:	2301      	movs	r3, #1
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	3708      	adds	r7, #8
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	bd80      	pop	{r7, pc}

08008bbc <LSM303AGR_ACC_W_YEN>:
* Input          : LSM303AGR_ACC_YEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_YEN(void *handle, LSM303AGR_ACC_YEN_t newValue)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b084      	sub	sp, #16
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
 8008bc4:	460b      	mov	r3, r1
 8008bc6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8008bc8:	f107 020f 	add.w	r2, r7, #15
 8008bcc:	2301      	movs	r3, #1
 8008bce:	2120      	movs	r1, #32
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f7ff fd7b 	bl	80086cc <LSM303AGR_ACC_ReadReg>
 8008bd6:	4603      	mov	r3, r0
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d101      	bne.n	8008be0 <LSM303AGR_ACC_W_YEN+0x24>
    return MEMS_ERROR;
 8008bdc:	2300      	movs	r3, #0
 8008bde:	e016      	b.n	8008c0e <LSM303AGR_ACC_W_YEN+0x52>

  value &= ~LSM303AGR_ACC_YEN_MASK;
 8008be0:	7bfb      	ldrb	r3, [r7, #15]
 8008be2:	f023 0302 	bic.w	r3, r3, #2
 8008be6:	b2db      	uxtb	r3, r3
 8008be8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008bea:	7bfa      	ldrb	r2, [r7, #15]
 8008bec:	78fb      	ldrb	r3, [r7, #3]
 8008bee:	4313      	orrs	r3, r2
 8008bf0:	b2db      	uxtb	r3, r3
 8008bf2:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8008bf4:	f107 020f 	add.w	r2, r7, #15
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	2120      	movs	r1, #32
 8008bfc:	6878      	ldr	r0, [r7, #4]
 8008bfe:	f7ff fd4b 	bl	8008698 <LSM303AGR_ACC_WriteReg>
 8008c02:	4603      	mov	r3, r0
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d101      	bne.n	8008c0c <LSM303AGR_ACC_W_YEN+0x50>
    return MEMS_ERROR;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	e000      	b.n	8008c0e <LSM303AGR_ACC_W_YEN+0x52>

  return MEMS_SUCCESS;
 8008c0c:	2301      	movs	r3, #1
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3710      	adds	r7, #16
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bd80      	pop	{r7, pc}

08008c16 <LSM303AGR_ACC_R_YEN>:
* Input          : Pointer to LSM303AGR_ACC_YEN_t
* Output         : Status of YEN see LSM303AGR_ACC_YEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_YEN(void *handle, LSM303AGR_ACC_YEN_t *value)
{
 8008c16:	b580      	push	{r7, lr}
 8008c18:	b082      	sub	sp, #8
 8008c1a:	af00      	add	r7, sp, #0
 8008c1c:	6078      	str	r0, [r7, #4]
 8008c1e:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8008c20:	2301      	movs	r3, #1
 8008c22:	683a      	ldr	r2, [r7, #0]
 8008c24:	2120      	movs	r1, #32
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f7ff fd50 	bl	80086cc <LSM303AGR_ACC_ReadReg>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d101      	bne.n	8008c36 <LSM303AGR_ACC_R_YEN+0x20>
    return MEMS_ERROR;
 8008c32:	2300      	movs	r3, #0
 8008c34:	e007      	b.n	8008c46 <LSM303AGR_ACC_R_YEN+0x30>

  *value &= LSM303AGR_ACC_YEN_MASK; //mask
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	781b      	ldrb	r3, [r3, #0]
 8008c3a:	f003 0302 	and.w	r3, r3, #2
 8008c3e:	b2da      	uxtb	r2, r3
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008c44:	2301      	movs	r3, #1
}
 8008c46:	4618      	mov	r0, r3
 8008c48:	3708      	adds	r7, #8
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bd80      	pop	{r7, pc}

08008c4e <LSM303AGR_ACC_W_ZEN>:
* Input          : LSM303AGR_ACC_ZEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_ZEN(void *handle, LSM303AGR_ACC_ZEN_t newValue)
{
 8008c4e:	b580      	push	{r7, lr}
 8008c50:	b084      	sub	sp, #16
 8008c52:	af00      	add	r7, sp, #0
 8008c54:	6078      	str	r0, [r7, #4]
 8008c56:	460b      	mov	r3, r1
 8008c58:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8008c5a:	f107 020f 	add.w	r2, r7, #15
 8008c5e:	2301      	movs	r3, #1
 8008c60:	2120      	movs	r1, #32
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	f7ff fd32 	bl	80086cc <LSM303AGR_ACC_ReadReg>
 8008c68:	4603      	mov	r3, r0
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d101      	bne.n	8008c72 <LSM303AGR_ACC_W_ZEN+0x24>
    return MEMS_ERROR;
 8008c6e:	2300      	movs	r3, #0
 8008c70:	e016      	b.n	8008ca0 <LSM303AGR_ACC_W_ZEN+0x52>

  value &= ~LSM303AGR_ACC_ZEN_MASK;
 8008c72:	7bfb      	ldrb	r3, [r7, #15]
 8008c74:	f023 0304 	bic.w	r3, r3, #4
 8008c78:	b2db      	uxtb	r3, r3
 8008c7a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008c7c:	7bfa      	ldrb	r2, [r7, #15]
 8008c7e:	78fb      	ldrb	r3, [r7, #3]
 8008c80:	4313      	orrs	r3, r2
 8008c82:	b2db      	uxtb	r3, r3
 8008c84:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8008c86:	f107 020f 	add.w	r2, r7, #15
 8008c8a:	2301      	movs	r3, #1
 8008c8c:	2120      	movs	r1, #32
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f7ff fd02 	bl	8008698 <LSM303AGR_ACC_WriteReg>
 8008c94:	4603      	mov	r3, r0
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d101      	bne.n	8008c9e <LSM303AGR_ACC_W_ZEN+0x50>
    return MEMS_ERROR;
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	e000      	b.n	8008ca0 <LSM303AGR_ACC_W_ZEN+0x52>

  return MEMS_SUCCESS;
 8008c9e:	2301      	movs	r3, #1
}
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	3710      	adds	r7, #16
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	bd80      	pop	{r7, pc}

08008ca8 <LSM303AGR_ACC_R_ZEN>:
* Input          : Pointer to LSM303AGR_ACC_ZEN_t
* Output         : Status of ZEN see LSM303AGR_ACC_ZEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_ZEN(void *handle, LSM303AGR_ACC_ZEN_t *value)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b082      	sub	sp, #8
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
 8008cb0:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	683a      	ldr	r2, [r7, #0]
 8008cb6:	2120      	movs	r1, #32
 8008cb8:	6878      	ldr	r0, [r7, #4]
 8008cba:	f7ff fd07 	bl	80086cc <LSM303AGR_ACC_ReadReg>
 8008cbe:	4603      	mov	r3, r0
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d101      	bne.n	8008cc8 <LSM303AGR_ACC_R_ZEN+0x20>
    return MEMS_ERROR;
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	e007      	b.n	8008cd8 <LSM303AGR_ACC_R_ZEN+0x30>

  *value &= LSM303AGR_ACC_ZEN_MASK; //mask
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	781b      	ldrb	r3, [r3, #0]
 8008ccc:	f003 0304 	and.w	r3, r3, #4
 8008cd0:	b2da      	uxtb	r2, r3
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008cd6:	2301      	movs	r3, #1
}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	3708      	adds	r7, #8
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}

08008ce0 <LSM303AGR_ACC_R_LOWPWR_EN>:
* Input          : Pointer to LSM303AGR_ACC_LPEN_t
* Output         : Status of LPEN see LSM303AGR_ACC_LPEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_LOWPWR_EN(void *handle, LSM303AGR_ACC_LPEN_t *value)
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b082      	sub	sp, #8
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
 8008ce8:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8008cea:	2301      	movs	r3, #1
 8008cec:	683a      	ldr	r2, [r7, #0]
 8008cee:	2120      	movs	r1, #32
 8008cf0:	6878      	ldr	r0, [r7, #4]
 8008cf2:	f7ff fceb 	bl	80086cc <LSM303AGR_ACC_ReadReg>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d101      	bne.n	8008d00 <LSM303AGR_ACC_R_LOWPWR_EN+0x20>
    return MEMS_ERROR;
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	e007      	b.n	8008d10 <LSM303AGR_ACC_R_LOWPWR_EN+0x30>

  *value &= LSM303AGR_ACC_LPEN_MASK; //mask
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	781b      	ldrb	r3, [r3, #0]
 8008d04:	f003 0308 	and.w	r3, r3, #8
 8008d08:	b2da      	uxtb	r2, r3
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008d0e:	2301      	movs	r3, #1
}
 8008d10:	4618      	mov	r0, r3
 8008d12:	3708      	adds	r7, #8
 8008d14:	46bd      	mov	sp, r7
 8008d16:	bd80      	pop	{r7, pc}

08008d18 <LSM303AGR_ACC_R_HiRes>:
* Input          : Pointer to LSM303AGR_ACC_HR_t
* Output         : Status of HR see LSM303AGR_ACC_HR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_HiRes(void *handle, LSM303AGR_ACC_HR_t *value)
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b082      	sub	sp, #8
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
 8008d20:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, (u8_t *)value, 1) )
 8008d22:	2301      	movs	r3, #1
 8008d24:	683a      	ldr	r2, [r7, #0]
 8008d26:	2123      	movs	r1, #35	@ 0x23
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f7ff fccf 	bl	80086cc <LSM303AGR_ACC_ReadReg>
 8008d2e:	4603      	mov	r3, r0
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d101      	bne.n	8008d38 <LSM303AGR_ACC_R_HiRes+0x20>
    return MEMS_ERROR;
 8008d34:	2300      	movs	r3, #0
 8008d36:	e007      	b.n	8008d48 <LSM303AGR_ACC_R_HiRes+0x30>

  *value &= LSM303AGR_ACC_HR_MASK; //mask
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	781b      	ldrb	r3, [r3, #0]
 8008d3c:	f003 0308 	and.w	r3, r3, #8
 8008d40:	b2da      	uxtb	r2, r3
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008d46:	2301      	movs	r3, #1
}
 8008d48:	4618      	mov	r0, r3
 8008d4a:	3708      	adds	r7, #8
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	bd80      	pop	{r7, pc}

08008d50 <LSM303AGR_ACC_R_XDataAvail>:
* Input          : Pointer to LSM303AGR_ACC_XDA_t
* Output         : Status of XDA see LSM303AGR_ACC_XDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_XDataAvail(void *handle, LSM303AGR_ACC_XDA_t *value)
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b082      	sub	sp, #8
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
 8008d58:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_STATUS_REG2, (u8_t *)value, 1) )
 8008d5a:	2301      	movs	r3, #1
 8008d5c:	683a      	ldr	r2, [r7, #0]
 8008d5e:	2127      	movs	r1, #39	@ 0x27
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	f7ff fcb3 	bl	80086cc <LSM303AGR_ACC_ReadReg>
 8008d66:	4603      	mov	r3, r0
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d101      	bne.n	8008d70 <LSM303AGR_ACC_R_XDataAvail+0x20>
    return MEMS_ERROR;
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	e007      	b.n	8008d80 <LSM303AGR_ACC_R_XDataAvail+0x30>

  *value &= LSM303AGR_ACC_XDA_MASK; //mask
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	781b      	ldrb	r3, [r3, #0]
 8008d74:	f003 0301 	and.w	r3, r3, #1
 8008d78:	b2da      	uxtb	r2, r3
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008d7e:	2301      	movs	r3, #1
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	3708      	adds	r7, #8
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}

08008d88 <LSM303AGR_ACC_W_FifoMode>:
* Input          : LSM303AGR_ACC_FM_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_FifoMode(void *handle, LSM303AGR_ACC_FM_t newValue)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b084      	sub	sp, #16
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
 8008d90:	460b      	mov	r3, r1
 8008d92:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_FIFO_CTRL_REG, &value, 1) )
 8008d94:	f107 020f 	add.w	r2, r7, #15
 8008d98:	2301      	movs	r3, #1
 8008d9a:	212e      	movs	r1, #46	@ 0x2e
 8008d9c:	6878      	ldr	r0, [r7, #4]
 8008d9e:	f7ff fc95 	bl	80086cc <LSM303AGR_ACC_ReadReg>
 8008da2:	4603      	mov	r3, r0
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d101      	bne.n	8008dac <LSM303AGR_ACC_W_FifoMode+0x24>
    return MEMS_ERROR;
 8008da8:	2300      	movs	r3, #0
 8008daa:	e016      	b.n	8008dda <LSM303AGR_ACC_W_FifoMode+0x52>

  value &= ~LSM303AGR_ACC_FM_MASK;
 8008dac:	7bfb      	ldrb	r3, [r7, #15]
 8008dae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008db2:	b2db      	uxtb	r3, r3
 8008db4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008db6:	7bfa      	ldrb	r2, [r7, #15]
 8008db8:	78fb      	ldrb	r3, [r7, #3]
 8008dba:	4313      	orrs	r3, r2
 8008dbc:	b2db      	uxtb	r3, r3
 8008dbe:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_FIFO_CTRL_REG, &value, 1) )
 8008dc0:	f107 020f 	add.w	r2, r7, #15
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	212e      	movs	r1, #46	@ 0x2e
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f7ff fc65 	bl	8008698 <LSM303AGR_ACC_WriteReg>
 8008dce:	4603      	mov	r3, r0
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d101      	bne.n	8008dd8 <LSM303AGR_ACC_W_FifoMode+0x50>
    return MEMS_ERROR;
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	e000      	b.n	8008dda <LSM303AGR_ACC_W_FifoMode+0x52>

  return MEMS_SUCCESS;
 8008dd8:	2301      	movs	r3, #1
}
 8008dda:	4618      	mov	r0, r3
 8008ddc:	3710      	adds	r7, #16
 8008dde:	46bd      	mov	sp, r7
 8008de0:	bd80      	pop	{r7, pc}
	...

08008de4 <LSM303AGR_X_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Init( DrvContextTypeDef *handle )
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b086      	sub	sp, #24
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]

  uint8_t axes_status[] = { 1, 1, 1 };
 8008dec:	4a2b      	ldr	r2, [pc, #172]	@ (8008e9c <LSM303AGR_X_Init+0xb8>)
 8008dee:	f107 0308 	add.w	r3, r7, #8
 8008df2:	6812      	ldr	r2, [r2, #0]
 8008df4:	4611      	mov	r1, r2
 8008df6:	8019      	strh	r1, [r3, #0]
 8008df8:	3302      	adds	r3, #2
 8008dfa:	0c12      	lsrs	r2, r2, #16
 8008dfc:	701a      	strb	r2, [r3, #0]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	689b      	ldr	r3, [r3, #8]
 8008e02:	617b      	str	r3, [r7, #20]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8008e04:	697b      	ldr	r3, [r7, #20]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	613b      	str	r3, [r7, #16]
  LSM303AGR_Combo_Data_t *comboData = pComponentData->comboData;
 8008e0a:	693b      	ldr	r3, [r7, #16]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	60fb      	str	r3, [r7, #12]

  if ( LSM303AGR_X_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8008e10:	6878      	ldr	r0, [r7, #4]
 8008e12:	f000 f8d7 	bl	8008fc4 <LSM303AGR_X_Check_WhoAmI>
 8008e16:	4603      	mov	r3, r0
 8008e18:	2b01      	cmp	r3, #1
 8008e1a:	d101      	bne.n	8008e20 <LSM303AGR_X_Init+0x3c>
  {
    return COMPONENT_ERROR;
 8008e1c:	2301      	movs	r3, #1
 8008e1e:	e038      	b.n	8008e92 <LSM303AGR_X_Init+0xae>
  }

  /* Enable BDU */
  if ( LSM303AGR_ACC_W_BlockDataUpdate( (void *)handle, LSM303AGR_ACC_BDU_ENABLED ) == MEMS_ERROR )
 8008e20:	2180      	movs	r1, #128	@ 0x80
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	f7ff fc89 	bl	800873a <LSM303AGR_ACC_W_BlockDataUpdate>
 8008e28:	4603      	mov	r3, r0
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d101      	bne.n	8008e32 <LSM303AGR_X_Init+0x4e>
  {
    return COMPONENT_ERROR;
 8008e2e:	2301      	movs	r3, #1
 8008e30:	e02f      	b.n	8008e92 <LSM303AGR_X_Init+0xae>
  }

  /* FIFO mode selection */
  if ( LSM303AGR_ACC_W_FifoMode( (void *)handle, LSM303AGR_ACC_FM_BYPASS ) == MEMS_ERROR )
 8008e32:	2100      	movs	r1, #0
 8008e34:	6878      	ldr	r0, [r7, #4]
 8008e36:	f7ff ffa7 	bl	8008d88 <LSM303AGR_ACC_W_FifoMode>
 8008e3a:	4603      	mov	r3, r0
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d101      	bne.n	8008e44 <LSM303AGR_X_Init+0x60>
  {
    return COMPONENT_ERROR;
 8008e40:	2301      	movs	r3, #1
 8008e42:	e026      	b.n	8008e92 <LSM303AGR_X_Init+0xae>
  }

  /* Select default output data rate. */
  pComponentData->Previous_ODR = 100.0f;
 8008e44:	693b      	ldr	r3, [r7, #16]
 8008e46:	4a16      	ldr	r2, [pc, #88]	@ (8008ea0 <LSM303AGR_X_Init+0xbc>)
 8008e48:	605a      	str	r2, [r3, #4]

  /* Output data rate selection - power down. */
  if ( LSM303AGR_ACC_W_ODR( (void *)handle, LSM303AGR_ACC_ODR_DO_PWR_DOWN ) == MEMS_ERROR )
 8008e4a:	2100      	movs	r1, #0
 8008e4c:	6878      	ldr	r0, [r7, #4]
 8008e4e:	f7ff fe23 	bl	8008a98 <LSM303AGR_ACC_W_ODR>
 8008e52:	4603      	mov	r3, r0
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d101      	bne.n	8008e5c <LSM303AGR_X_Init+0x78>
  {
    return COMPONENT_ERROR;
 8008e58:	2301      	movs	r3, #1
 8008e5a:	e01a      	b.n	8008e92 <LSM303AGR_X_Init+0xae>
  }

  /* Full scale selection. */
  if ( LSM303AGR_X_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 8008e5c:	2100      	movs	r1, #0
 8008e5e:	6878      	ldr	r0, [r7, #4]
 8008e60:	f000 fa3c 	bl	80092dc <LSM303AGR_X_Set_FS>
 8008e64:	4603      	mov	r3, r0
 8008e66:	2b01      	cmp	r3, #1
 8008e68:	d101      	bne.n	8008e6e <LSM303AGR_X_Init+0x8a>
  {
    return COMPONENT_ERROR;
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	e011      	b.n	8008e92 <LSM303AGR_X_Init+0xae>
  }

  /* Enable axes. */
  if ( LSM303AGR_X_Set_Axes_Status( handle, axes_status ) == COMPONENT_ERROR )
 8008e6e:	f107 0308 	add.w	r3, r7, #8
 8008e72:	4619      	mov	r1, r3
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f000 fad9 	bl	800942c <LSM303AGR_X_Set_Axes_Status>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	2b01      	cmp	r3, #1
 8008e7e:	d101      	bne.n	8008e84 <LSM303AGR_X_Init+0xa0>
  {
    return COMPONENT_ERROR;
 8008e80:	2301      	movs	r3, #1
 8008e82:	e006      	b.n	8008e92 <LSM303AGR_X_Init+0xae>
  }

  comboData->isAccInitialized = 1;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	2201      	movs	r2, #1
 8008e88:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 1;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2201      	movs	r2, #1
 8008e8e:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8008e90:	2300      	movs	r3, #0
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3718      	adds	r7, #24
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}
 8008e9a:	bf00      	nop
 8008e9c:	0801bd50 	.word	0x0801bd50
 8008ea0:	42c80000 	.word	0x42c80000

08008ea4 <LSM303AGR_X_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_DeInit( DrvContextTypeDef *handle )
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b086      	sub	sp, #24
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	689b      	ldr	r3, [r3, #8]
 8008eb0:	617b      	str	r3, [r7, #20]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8008eb2:	697b      	ldr	r3, [r7, #20]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	613b      	str	r3, [r7, #16]
  LSM303AGR_Combo_Data_t *comboData = pComponentData->comboData;
 8008eb8:	693b      	ldr	r3, [r7, #16]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	60fb      	str	r3, [r7, #12]

  if ( LSM303AGR_X_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8008ebe:	6878      	ldr	r0, [r7, #4]
 8008ec0:	f000 f880 	bl	8008fc4 <LSM303AGR_X_Check_WhoAmI>
 8008ec4:	4603      	mov	r3, r0
 8008ec6:	2b01      	cmp	r3, #1
 8008ec8:	d101      	bne.n	8008ece <LSM303AGR_X_DeInit+0x2a>
  {
    return COMPONENT_ERROR;
 8008eca:	2301      	movs	r3, #1
 8008ecc:	e012      	b.n	8008ef4 <LSM303AGR_X_DeInit+0x50>
  }

  /* Disable the component */
  if( LSM303AGR_X_Sensor_Disable( handle ) == COMPONENT_ERROR )
 8008ece:	6878      	ldr	r0, [r7, #4]
 8008ed0:	f000 f839 	bl	8008f46 <LSM303AGR_X_Sensor_Disable>
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	2b01      	cmp	r3, #1
 8008ed8:	d101      	bne.n	8008ede <LSM303AGR_X_DeInit+0x3a>
  {
    return COMPONENT_ERROR;
 8008eda:	2301      	movs	r3, #1
 8008edc:	e00a      	b.n	8008ef4 <LSM303AGR_X_DeInit+0x50>
  }

  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 8008ede:	693b      	ldr	r3, [r7, #16]
 8008ee0:	f04f 0200 	mov.w	r2, #0
 8008ee4:	605a      	str	r2, [r3, #4]

  comboData->isAccInitialized = 0;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	2200      	movs	r2, #0
 8008eea:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 0;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	2200      	movs	r2, #0
 8008ef0:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8008ef2:	2300      	movs	r3, #0
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	3718      	adds	r7, #24
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	bd80      	pop	{r7, pc}

08008efc <LSM303AGR_X_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Sensor_Enable( DrvContextTypeDef *handle )
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b084      	sub	sp, #16
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	689b      	ldr	r3, [r3, #8]
 8008f08:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	799b      	ldrb	r3, [r3, #6]
 8008f14:	2b01      	cmp	r3, #1
 8008f16:	d101      	bne.n	8008f1c <LSM303AGR_X_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 8008f18:	2300      	movs	r3, #0
 8008f1a:	e010      	b.n	8008f3e <LSM303AGR_X_Sensor_Enable+0x42>
  }

  /* Output data rate selection. */
  if ( LSM303AGR_X_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	edd3 7a01 	vldr	s15, [r3, #4]
 8008f22:	eeb0 0a67 	vmov.f32	s0, s15
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	f000 fbec 	bl	8009704 <LSM303AGR_X_Set_ODR_Value_When_Enabled>
 8008f2c:	4603      	mov	r3, r0
 8008f2e:	2b01      	cmp	r3, #1
 8008f30:	d101      	bne.n	8008f36 <LSM303AGR_X_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 8008f32:	2301      	movs	r3, #1
 8008f34:	e003      	b.n	8008f3e <LSM303AGR_X_Sensor_Enable+0x42>
  }

  handle->isEnabled = 1;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2201      	movs	r2, #1
 8008f3a:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8008f3c:	2300      	movs	r3, #0
}
 8008f3e:	4618      	mov	r0, r3
 8008f40:	3710      	adds	r7, #16
 8008f42:	46bd      	mov	sp, r7
 8008f44:	bd80      	pop	{r7, pc}

08008f46 <LSM303AGR_X_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Sensor_Disable( DrvContextTypeDef *handle )
{
 8008f46:	b580      	push	{r7, lr}
 8008f48:	b084      	sub	sp, #16
 8008f4a:	af00      	add	r7, sp, #0
 8008f4c:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	689b      	ldr	r3, [r3, #8]
 8008f52:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	799b      	ldrb	r3, [r3, #6]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d101      	bne.n	8008f66 <LSM303AGR_X_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 8008f62:	2300      	movs	r3, #0
 8008f64:	e017      	b.n	8008f96 <LSM303AGR_X_Sensor_Disable+0x50>
  }

  /* Store actual output data rate. */
  if ( LSM303AGR_X_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	3304      	adds	r3, #4
 8008f6a:	4619      	mov	r1, r3
 8008f6c:	6878      	ldr	r0, [r7, #4]
 8008f6e:	f000 f8c9 	bl	8009104 <LSM303AGR_X_Get_ODR>
 8008f72:	4603      	mov	r3, r0
 8008f74:	2b01      	cmp	r3, #1
 8008f76:	d101      	bne.n	8008f7c <LSM303AGR_X_Sensor_Disable+0x36>
  {
    return COMPONENT_ERROR;
 8008f78:	2301      	movs	r3, #1
 8008f7a:	e00c      	b.n	8008f96 <LSM303AGR_X_Sensor_Disable+0x50>
  }

  /* Output data rate selection - power down. */
  if ( LSM303AGR_ACC_W_ODR( (void *)handle, LSM303AGR_ACC_ODR_DO_PWR_DOWN ) == MEMS_ERROR )
 8008f7c:	2100      	movs	r1, #0
 8008f7e:	6878      	ldr	r0, [r7, #4]
 8008f80:	f7ff fd8a 	bl	8008a98 <LSM303AGR_ACC_W_ODR>
 8008f84:	4603      	mov	r3, r0
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d101      	bne.n	8008f8e <LSM303AGR_X_Sensor_Disable+0x48>
  {
    return COMPONENT_ERROR;
 8008f8a:	2301      	movs	r3, #1
 8008f8c:	e003      	b.n	8008f96 <LSM303AGR_X_Sensor_Disable+0x50>
  }

  handle->isEnabled = 0;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2200      	movs	r2, #0
 8008f92:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8008f94:	2300      	movs	r3, #0
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	3710      	adds	r7, #16
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	bd80      	pop	{r7, pc}

08008f9e <LSM303AGR_X_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8008f9e:	b580      	push	{r7, lr}
 8008fa0:	b082      	sub	sp, #8
 8008fa2:	af00      	add	r7, sp, #0
 8008fa4:	6078      	str	r0, [r7, #4]
 8008fa6:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LSM303AGR_ACC_R_WHO_AM_I( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 8008fa8:	6839      	ldr	r1, [r7, #0]
 8008faa:	6878      	ldr	r0, [r7, #4]
 8008fac:	f7ff fba8 	bl	8008700 <LSM303AGR_ACC_R_WHO_AM_I>
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d101      	bne.n	8008fba <LSM303AGR_X_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	e000      	b.n	8008fbc <LSM303AGR_X_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 8008fba:	2300      	movs	r3, #0
}
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	3708      	adds	r7, #8
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	bd80      	pop	{r7, pc}

08008fc4 <LSM303AGR_X_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b084      	sub	sp, #16
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 8008fcc:	2300      	movs	r3, #0
 8008fce:	73fb      	strb	r3, [r7, #15]

  if ( LSM303AGR_X_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 8008fd0:	f107 030f 	add.w	r3, r7, #15
 8008fd4:	4619      	mov	r1, r3
 8008fd6:	6878      	ldr	r0, [r7, #4]
 8008fd8:	f7ff ffe1 	bl	8008f9e <LSM303AGR_X_Get_WhoAmI>
 8008fdc:	4603      	mov	r3, r0
 8008fde:	2b01      	cmp	r3, #1
 8008fe0:	d101      	bne.n	8008fe6 <LSM303AGR_X_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	e007      	b.n	8008ff6 <LSM303AGR_X_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	781a      	ldrb	r2, [r3, #0]
 8008fea:	7bfb      	ldrb	r3, [r7, #15]
 8008fec:	429a      	cmp	r2, r3
 8008fee:	d001      	beq.n	8008ff4 <LSM303AGR_X_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 8008ff0:	2301      	movs	r3, #1
 8008ff2:	e000      	b.n	8008ff6 <LSM303AGR_X_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 8008ff4:	2300      	movs	r3, #0
}
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	3710      	adds	r7, #16
 8008ffa:	46bd      	mov	sp, r7
 8008ffc:	bd80      	pop	{r7, pc}

08008ffe <LSM303AGR_X_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *acceleration )
{
 8008ffe:	b580      	push	{r7, lr}
 8009000:	b086      	sub	sp, #24
 8009002:	af00      	add	r7, sp, #0
 8009004:	6078      	str	r0, [r7, #4]
 8009006:	6039      	str	r1, [r7, #0]

  int data[3];

  /* Read data from LSM303AGR. */
  if ( !LSM303AGR_ACC_Get_Acceleration((void *)handle, data) )
 8009008:	f107 030c 	add.w	r3, r7, #12
 800900c:	4619      	mov	r1, r3
 800900e:	6878      	ldr	r0, [r7, #4]
 8009010:	f7ff fc1e 	bl	8008850 <LSM303AGR_ACC_Get_Acceleration>
 8009014:	4603      	mov	r3, r0
 8009016:	2b00      	cmp	r3, #0
 8009018:	d101      	bne.n	800901e <LSM303AGR_X_Get_Axes+0x20>
  {
    return COMPONENT_ERROR;
 800901a:	2301      	movs	r3, #1
 800901c:	e009      	b.n	8009032 <LSM303AGR_X_Get_Axes+0x34>
  }

  /* Calculate the data. */
  acceleration->AXIS_X = data[0];
 800901e:	68fa      	ldr	r2, [r7, #12]
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	601a      	str	r2, [r3, #0]
  acceleration->AXIS_Y = data[1];
 8009024:	693a      	ldr	r2, [r7, #16]
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	605a      	str	r2, [r3, #4]
  acceleration->AXIS_Z = data[2];
 800902a:	697a      	ldr	r2, [r7, #20]
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 8009030:	2300      	movs	r3, #0
}
 8009032:	4618      	mov	r0, r3
 8009034:	3718      	adds	r7, #24
 8009036:	46bd      	mov	sp, r7
 8009038:	bd80      	pop	{r7, pc}

0800903a <LSM303AGR_X_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 800903a:	b580      	push	{r7, lr}
 800903c:	b084      	sub	sp, #16
 800903e:	af00      	add	r7, sp, #0
 8009040:	6078      	str	r0, [r7, #4]
 8009042:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];

  /* Read raw data from LSM303AGR output register. */
  if ( LSM303AGR_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 8009044:	f107 0308 	add.w	r3, r7, #8
 8009048:	4619      	mov	r1, r3
 800904a:	6878      	ldr	r0, [r7, #4]
 800904c:	f000 fa7d 	bl	800954a <LSM303AGR_X_Get_Axes_Raw>
 8009050:	4603      	mov	r3, r0
 8009052:	2b01      	cmp	r3, #1
 8009054:	d101      	bne.n	800905a <LSM303AGR_X_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 8009056:	2301      	movs	r3, #1
 8009058:	e00c      	b.n	8009074 <LSM303AGR_X_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 800905a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 8009062:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8009066:	683b      	ldr	r3, [r7, #0]
 8009068:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 800906a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 8009072:	2300      	movs	r3, #0
}
 8009074:	4618      	mov	r0, r3
 8009076:	3710      	adds	r7, #16
 8009078:	46bd      	mov	sp, r7
 800907a:	bd80      	pop	{r7, pc}

0800907c <LSM303AGR_X_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 800907c:	b580      	push	{r7, lr}
 800907e:	b084      	sub	sp, #16
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
 8009084:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_LPEN_t lp_value;
  LSM303AGR_ACC_HR_t hr_value;

  /* Read low power flag */
  if( LSM303AGR_ACC_R_LOWPWR_EN( (void *)handle, &lp_value ) == MEMS_ERROR )
 8009086:	f107 030f 	add.w	r3, r7, #15
 800908a:	4619      	mov	r1, r3
 800908c:	6878      	ldr	r0, [r7, #4]
 800908e:	f7ff fe27 	bl	8008ce0 <LSM303AGR_ACC_R_LOWPWR_EN>
 8009092:	4603      	mov	r3, r0
 8009094:	2b00      	cmp	r3, #0
 8009096:	d101      	bne.n	800909c <LSM303AGR_X_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 8009098:	2301      	movs	r3, #1
 800909a:	e02f      	b.n	80090fc <LSM303AGR_X_Get_Sensitivity+0x80>
  }

  /* Read high performance flag */
  if( LSM303AGR_ACC_R_HiRes( (void *)handle, &hr_value ) == MEMS_ERROR )
 800909c:	f107 030e 	add.w	r3, r7, #14
 80090a0:	4619      	mov	r1, r3
 80090a2:	6878      	ldr	r0, [r7, #4]
 80090a4:	f7ff fe38 	bl	8008d18 <LSM303AGR_ACC_R_HiRes>
 80090a8:	4603      	mov	r3, r0
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d101      	bne.n	80090b2 <LSM303AGR_X_Get_Sensitivity+0x36>
  {
    return COMPONENT_ERROR;
 80090ae:	2301      	movs	r3, #1
 80090b0:	e024      	b.n	80090fc <LSM303AGR_X_Get_Sensitivity+0x80>
  }

  if( lp_value == LSM303AGR_ACC_LPEN_DISABLED && hr_value == LSM303AGR_ACC_HR_DISABLED )
 80090b2:	7bfb      	ldrb	r3, [r7, #15]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d108      	bne.n	80090ca <LSM303AGR_X_Get_Sensitivity+0x4e>
 80090b8:	7bbb      	ldrb	r3, [r7, #14]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d105      	bne.n	80090ca <LSM303AGR_X_Get_Sensitivity+0x4e>
  {
    /* Normal Mode */
    return LSM303AGR_X_Get_Sensitivity_Normal_Mode( handle, sensitivity );
 80090be:	6839      	ldr	r1, [r7, #0]
 80090c0:	6878      	ldr	r0, [r7, #4]
 80090c2:	f000 fbeb 	bl	800989c <LSM303AGR_X_Get_Sensitivity_Normal_Mode>
 80090c6:	4603      	mov	r3, r0
 80090c8:	e018      	b.n	80090fc <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else if ( lp_value == LSM303AGR_ACC_LPEN_ENABLED && hr_value == LSM303AGR_ACC_HR_DISABLED )
 80090ca:	7bfb      	ldrb	r3, [r7, #15]
 80090cc:	2b08      	cmp	r3, #8
 80090ce:	d108      	bne.n	80090e2 <LSM303AGR_X_Get_Sensitivity+0x66>
 80090d0:	7bbb      	ldrb	r3, [r7, #14]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d105      	bne.n	80090e2 <LSM303AGR_X_Get_Sensitivity+0x66>
  {
    /* Low Power Mode */
    return LSM303AGR_X_Get_Sensitivity_LP_Mode( handle, sensitivity );
 80090d6:	6839      	ldr	r1, [r7, #0]
 80090d8:	6878      	ldr	r0, [r7, #4]
 80090da:	f000 fc21 	bl	8009920 <LSM303AGR_X_Get_Sensitivity_LP_Mode>
 80090de:	4603      	mov	r3, r0
 80090e0:	e00c      	b.n	80090fc <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else if ( lp_value == LSM303AGR_ACC_LPEN_DISABLED && hr_value == LSM303AGR_ACC_HR_ENABLED )
 80090e2:	7bfb      	ldrb	r3, [r7, #15]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d108      	bne.n	80090fa <LSM303AGR_X_Get_Sensitivity+0x7e>
 80090e8:	7bbb      	ldrb	r3, [r7, #14]
 80090ea:	2b08      	cmp	r3, #8
 80090ec:	d105      	bne.n	80090fa <LSM303AGR_X_Get_Sensitivity+0x7e>
  {
    /* High Resolution Mode */
    return LSM303AGR_X_Get_Sensitivity_HR_Mode( handle, sensitivity );
 80090ee:	6839      	ldr	r1, [r7, #0]
 80090f0:	6878      	ldr	r0, [r7, #4]
 80090f2:	f000 fc57 	bl	80099a4 <LSM303AGR_X_Get_Sensitivity_HR_Mode>
 80090f6:	4603      	mov	r3, r0
 80090f8:	e000      	b.n	80090fc <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else
  {
    /* Not allowed */
    return COMPONENT_ERROR;
 80090fa:	2301      	movs	r3, #1
  }
}
 80090fc:	4618      	mov	r0, r3
 80090fe:	3710      	adds	r7, #16
 8009100:	46bd      	mov	sp, r7
 8009102:	bd80      	pop	{r7, pc}

08009104 <LSM303AGR_X_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b084      	sub	sp, #16
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
 800910c:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_ODR_t odr_low_level;

  if ( LSM303AGR_ACC_R_ODR( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 800910e:	f107 030f 	add.w	r3, r7, #15
 8009112:	4619      	mov	r1, r3
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f7ff fcec 	bl	8008af2 <LSM303AGR_ACC_R_ODR>
 800911a:	4603      	mov	r3, r0
 800911c:	2b00      	cmp	r3, #0
 800911e:	d101      	bne.n	8009124 <LSM303AGR_X_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 8009120:	2301      	movs	r3, #1
 8009122:	e045      	b.n	80091b0 <LSM303AGR_X_Get_ODR+0xac>
  }

  switch( odr_low_level )
 8009124:	7bfb      	ldrb	r3, [r7, #15]
 8009126:	2b70      	cmp	r3, #112	@ 0x70
 8009128:	d038      	beq.n	800919c <LSM303AGR_X_Get_ODR+0x98>
 800912a:	2b70      	cmp	r3, #112	@ 0x70
 800912c:	dc3a      	bgt.n	80091a4 <LSM303AGR_X_Get_ODR+0xa0>
 800912e:	2b60      	cmp	r3, #96	@ 0x60
 8009130:	d030      	beq.n	8009194 <LSM303AGR_X_Get_ODR+0x90>
 8009132:	2b60      	cmp	r3, #96	@ 0x60
 8009134:	dc36      	bgt.n	80091a4 <LSM303AGR_X_Get_ODR+0xa0>
 8009136:	2b50      	cmp	r3, #80	@ 0x50
 8009138:	d028      	beq.n	800918c <LSM303AGR_X_Get_ODR+0x88>
 800913a:	2b50      	cmp	r3, #80	@ 0x50
 800913c:	dc32      	bgt.n	80091a4 <LSM303AGR_X_Get_ODR+0xa0>
 800913e:	2b40      	cmp	r3, #64	@ 0x40
 8009140:	d020      	beq.n	8009184 <LSM303AGR_X_Get_ODR+0x80>
 8009142:	2b40      	cmp	r3, #64	@ 0x40
 8009144:	dc2e      	bgt.n	80091a4 <LSM303AGR_X_Get_ODR+0xa0>
 8009146:	2b30      	cmp	r3, #48	@ 0x30
 8009148:	d018      	beq.n	800917c <LSM303AGR_X_Get_ODR+0x78>
 800914a:	2b30      	cmp	r3, #48	@ 0x30
 800914c:	dc2a      	bgt.n	80091a4 <LSM303AGR_X_Get_ODR+0xa0>
 800914e:	2b20      	cmp	r3, #32
 8009150:	d010      	beq.n	8009174 <LSM303AGR_X_Get_ODR+0x70>
 8009152:	2b20      	cmp	r3, #32
 8009154:	dc26      	bgt.n	80091a4 <LSM303AGR_X_Get_ODR+0xa0>
 8009156:	2b00      	cmp	r3, #0
 8009158:	d002      	beq.n	8009160 <LSM303AGR_X_Get_ODR+0x5c>
 800915a:	2b10      	cmp	r3, #16
 800915c:	d005      	beq.n	800916a <LSM303AGR_X_Get_ODR+0x66>
 800915e:	e021      	b.n	80091a4 <LSM303AGR_X_Get_ODR+0xa0>
  {
    case LSM303AGR_ACC_ODR_DO_PWR_DOWN:
      *odr =     0.0f;
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	f04f 0200 	mov.w	r2, #0
 8009166:	601a      	str	r2, [r3, #0]
      break;
 8009168:	e021      	b.n	80091ae <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_1Hz:
      *odr =    1.0f;
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8009170:	601a      	str	r2, [r3, #0]
      break;
 8009172:	e01c      	b.n	80091ae <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_10Hz:
      *odr =    10.0f;
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	4a10      	ldr	r2, [pc, #64]	@ (80091b8 <LSM303AGR_X_Get_ODR+0xb4>)
 8009178:	601a      	str	r2, [r3, #0]
      break;
 800917a:	e018      	b.n	80091ae <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_25Hz:
      *odr =    25.0f;
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	4a0f      	ldr	r2, [pc, #60]	@ (80091bc <LSM303AGR_X_Get_ODR+0xb8>)
 8009180:	601a      	str	r2, [r3, #0]
      break;
 8009182:	e014      	b.n	80091ae <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_50Hz:
      *odr =    50.0f;
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	4a0e      	ldr	r2, [pc, #56]	@ (80091c0 <LSM303AGR_X_Get_ODR+0xbc>)
 8009188:	601a      	str	r2, [r3, #0]
      break;
 800918a:	e010      	b.n	80091ae <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_100Hz:
      *odr =   100.0f;
 800918c:	683b      	ldr	r3, [r7, #0]
 800918e:	4a0d      	ldr	r2, [pc, #52]	@ (80091c4 <LSM303AGR_X_Get_ODR+0xc0>)
 8009190:	601a      	str	r2, [r3, #0]
      break;
 8009192:	e00c      	b.n	80091ae <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_200Hz:
      *odr =   200.0f;
 8009194:	683b      	ldr	r3, [r7, #0]
 8009196:	4a0c      	ldr	r2, [pc, #48]	@ (80091c8 <LSM303AGR_X_Get_ODR+0xc4>)
 8009198:	601a      	str	r2, [r3, #0]
      break;
 800919a:	e008      	b.n	80091ae <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_400Hz:
      *odr =   400.0f;
 800919c:	683b      	ldr	r3, [r7, #0]
 800919e:	4a0b      	ldr	r2, [pc, #44]	@ (80091cc <LSM303AGR_X_Get_ODR+0xc8>)
 80091a0:	601a      	str	r2, [r3, #0]
      break;
 80091a2:	e004      	b.n	80091ae <LSM303AGR_X_Get_ODR+0xaa>
    default:
      *odr =    -1.0f;
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	4a0a      	ldr	r2, [pc, #40]	@ (80091d0 <LSM303AGR_X_Get_ODR+0xcc>)
 80091a8:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 80091aa:	2301      	movs	r3, #1
 80091ac:	e000      	b.n	80091b0 <LSM303AGR_X_Get_ODR+0xac>
  }

  return COMPONENT_OK;
 80091ae:	2300      	movs	r3, #0
}
 80091b0:	4618      	mov	r0, r3
 80091b2:	3710      	adds	r7, #16
 80091b4:	46bd      	mov	sp, r7
 80091b6:	bd80      	pop	{r7, pc}
 80091b8:	41200000 	.word	0x41200000
 80091bc:	41c80000 	.word	0x41c80000
 80091c0:	42480000 	.word	0x42480000
 80091c4:	42c80000 	.word	0x42c80000
 80091c8:	43480000 	.word	0x43480000
 80091cc:	43c80000 	.word	0x43c80000
 80091d0:	bf800000 	.word	0xbf800000

080091d4 <LSM303AGR_X_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 80091d4:	b580      	push	{r7, lr}
 80091d6:	b082      	sub	sp, #8
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
 80091dc:	460b      	mov	r3, r1
 80091de:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	799b      	ldrb	r3, [r3, #6]
 80091e4:	2b01      	cmp	r3, #1
 80091e6:	d109      	bne.n	80091fc <LSM303AGR_X_Set_ODR+0x28>
  {
    if(LSM303AGR_X_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 80091e8:	78fb      	ldrb	r3, [r7, #3]
 80091ea:	4619      	mov	r1, r3
 80091ec:	6878      	ldr	r0, [r7, #4]
 80091ee:	f000 fa11 	bl	8009614 <LSM303AGR_X_Set_ODR_When_Enabled>
 80091f2:	4603      	mov	r3, r0
 80091f4:	2b01      	cmp	r3, #1
 80091f6:	d10b      	bne.n	8009210 <LSM303AGR_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 80091f8:	2301      	movs	r3, #1
 80091fa:	e00a      	b.n	8009212 <LSM303AGR_X_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM303AGR_X_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 80091fc:	78fb      	ldrb	r3, [r7, #3]
 80091fe:	4619      	mov	r1, r3
 8009200:	6878      	ldr	r0, [r7, #4]
 8009202:	f000 fa3d 	bl	8009680 <LSM303AGR_X_Set_ODR_When_Disabled>
 8009206:	4603      	mov	r3, r0
 8009208:	2b01      	cmp	r3, #1
 800920a:	d101      	bne.n	8009210 <LSM303AGR_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800920c:	2301      	movs	r3, #1
 800920e:	e000      	b.n	8009212 <LSM303AGR_X_Set_ODR+0x3e>
    }
  }

  return COMPONENT_OK;
 8009210:	2300      	movs	r3, #0
}
 8009212:	4618      	mov	r0, r3
 8009214:	3708      	adds	r7, #8
 8009216:	46bd      	mov	sp, r7
 8009218:	bd80      	pop	{r7, pc}

0800921a <LSM303AGR_X_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800921a:	b580      	push	{r7, lr}
 800921c:	b082      	sub	sp, #8
 800921e:	af00      	add	r7, sp, #0
 8009220:	6078      	str	r0, [r7, #4]
 8009222:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	799b      	ldrb	r3, [r3, #6]
 800922a:	2b01      	cmp	r3, #1
 800922c:	d109      	bne.n	8009242 <LSM303AGR_X_Set_ODR_Value+0x28>
  {
    if(LSM303AGR_X_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800922e:	ed97 0a00 	vldr	s0, [r7]
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f000 fa66 	bl	8009704 <LSM303AGR_X_Set_ODR_Value_When_Enabled>
 8009238:	4603      	mov	r3, r0
 800923a:	2b01      	cmp	r3, #1
 800923c:	d10b      	bne.n	8009256 <LSM303AGR_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800923e:	2301      	movs	r3, #1
 8009240:	e00a      	b.n	8009258 <LSM303AGR_X_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM303AGR_X_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 8009242:	ed97 0a00 	vldr	s0, [r7]
 8009246:	6878      	ldr	r0, [r7, #4]
 8009248:	f000 fabc 	bl	80097c4 <LSM303AGR_X_Set_ODR_Value_When_Disabled>
 800924c:	4603      	mov	r3, r0
 800924e:	2b01      	cmp	r3, #1
 8009250:	d101      	bne.n	8009256 <LSM303AGR_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 8009252:	2301      	movs	r3, #1
 8009254:	e000      	b.n	8009258 <LSM303AGR_X_Set_ODR_Value+0x3e>
    }
  }

  return COMPONENT_OK;
 8009256:	2300      	movs	r3, #0
}
 8009258:	4618      	mov	r0, r3
 800925a:	3708      	adds	r7, #8
 800925c:	46bd      	mov	sp, r7
 800925e:	bd80      	pop	{r7, pc}

08009260 <LSM303AGR_X_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b084      	sub	sp, #16
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
 8009268:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_FS_t fs_low_level;

  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 800926a:	f107 030f 	add.w	r3, r7, #15
 800926e:	4619      	mov	r1, r3
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f7ff fabc 	bl	80087ee <LSM303AGR_ACC_R_FullScale>
 8009276:	4603      	mov	r3, r0
 8009278:	2b00      	cmp	r3, #0
 800927a:	d101      	bne.n	8009280 <LSM303AGR_X_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 800927c:	2301      	movs	r3, #1
 800927e:	e027      	b.n	80092d0 <LSM303AGR_X_Get_FS+0x70>
  }

  switch( fs_low_level )
 8009280:	7bfb      	ldrb	r3, [r7, #15]
 8009282:	2b30      	cmp	r3, #48	@ 0x30
 8009284:	d019      	beq.n	80092ba <LSM303AGR_X_Get_FS+0x5a>
 8009286:	2b30      	cmp	r3, #48	@ 0x30
 8009288:	dc1c      	bgt.n	80092c4 <LSM303AGR_X_Get_FS+0x64>
 800928a:	2b20      	cmp	r3, #32
 800928c:	d010      	beq.n	80092b0 <LSM303AGR_X_Get_FS+0x50>
 800928e:	2b20      	cmp	r3, #32
 8009290:	dc18      	bgt.n	80092c4 <LSM303AGR_X_Get_FS+0x64>
 8009292:	2b00      	cmp	r3, #0
 8009294:	d002      	beq.n	800929c <LSM303AGR_X_Get_FS+0x3c>
 8009296:	2b10      	cmp	r3, #16
 8009298:	d005      	beq.n	80092a6 <LSM303AGR_X_Get_FS+0x46>
 800929a:	e013      	b.n	80092c4 <LSM303AGR_X_Get_FS+0x64>
  {
    case LSM303AGR_ACC_FS_2G:
      *fullScale =  2.0f;
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80092a2:	601a      	str	r2, [r3, #0]
      break;
 80092a4:	e013      	b.n	80092ce <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_4G:
      *fullScale =  4.0f;
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 80092ac:	601a      	str	r2, [r3, #0]
      break;
 80092ae:	e00e      	b.n	80092ce <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_8G:
      *fullScale =  8.0f;
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	f04f 4282 	mov.w	r2, #1090519040	@ 0x41000000
 80092b6:	601a      	str	r2, [r3, #0]
      break;
 80092b8:	e009      	b.n	80092ce <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_16G:
      *fullScale = 16.0f;
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	f04f 4283 	mov.w	r2, #1098907648	@ 0x41800000
 80092c0:	601a      	str	r2, [r3, #0]
      break;
 80092c2:	e004      	b.n	80092ce <LSM303AGR_X_Get_FS+0x6e>
    default:
      *fullScale = -1.0f;
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	4a04      	ldr	r2, [pc, #16]	@ (80092d8 <LSM303AGR_X_Get_FS+0x78>)
 80092c8:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 80092ca:	2301      	movs	r3, #1
 80092cc:	e000      	b.n	80092d0 <LSM303AGR_X_Get_FS+0x70>
  }

  return COMPONENT_OK;
 80092ce:	2300      	movs	r3, #0
}
 80092d0:	4618      	mov	r0, r3
 80092d2:	3710      	adds	r7, #16
 80092d4:	46bd      	mov	sp, r7
 80092d6:	bd80      	pop	{r7, pc}
 80092d8:	bf800000 	.word	0xbf800000

080092dc <LSM303AGR_X_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b084      	sub	sp, #16
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
 80092e4:	460b      	mov	r3, r1
 80092e6:	70fb      	strb	r3, [r7, #3]

  LSM303AGR_ACC_FS_t new_fs;

  switch( fullScale )
 80092e8:	78fb      	ldrb	r3, [r7, #3]
 80092ea:	2b04      	cmp	r3, #4
 80092ec:	d00c      	beq.n	8009308 <LSM303AGR_X_Set_FS+0x2c>
 80092ee:	2b04      	cmp	r3, #4
 80092f0:	dc0d      	bgt.n	800930e <LSM303AGR_X_Set_FS+0x32>
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d002      	beq.n	80092fc <LSM303AGR_X_Set_FS+0x20>
 80092f6:	2b02      	cmp	r3, #2
 80092f8:	d003      	beq.n	8009302 <LSM303AGR_X_Set_FS+0x26>
 80092fa:	e008      	b.n	800930e <LSM303AGR_X_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM303AGR_ACC_FS_2G;
 80092fc:	2300      	movs	r3, #0
 80092fe:	73fb      	strb	r3, [r7, #15]
      break;
 8009300:	e007      	b.n	8009312 <LSM303AGR_X_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM303AGR_ACC_FS_4G;
 8009302:	2310      	movs	r3, #16
 8009304:	73fb      	strb	r3, [r7, #15]
      break;
 8009306:	e004      	b.n	8009312 <LSM303AGR_X_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM303AGR_ACC_FS_8G;
 8009308:	2320      	movs	r3, #32
 800930a:	73fb      	strb	r3, [r7, #15]
      break;
 800930c:	e001      	b.n	8009312 <LSM303AGR_X_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 800930e:	2301      	movs	r3, #1
 8009310:	e00a      	b.n	8009328 <LSM303AGR_X_Set_FS+0x4c>
  }

  if ( LSM303AGR_ACC_W_FullScale( (void *)handle, new_fs ) == MEMS_ERROR )
 8009312:	7bfb      	ldrb	r3, [r7, #15]
 8009314:	4619      	mov	r1, r3
 8009316:	6878      	ldr	r0, [r7, #4]
 8009318:	f7ff fa3c 	bl	8008794 <LSM303AGR_ACC_W_FullScale>
 800931c:	4603      	mov	r3, r0
 800931e:	2b00      	cmp	r3, #0
 8009320:	d101      	bne.n	8009326 <LSM303AGR_X_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 8009322:	2301      	movs	r3, #1
 8009324:	e000      	b.n	8009328 <LSM303AGR_X_Set_FS+0x4c>
  }

  return COMPONENT_OK;
 8009326:	2300      	movs	r3, #0
}
 8009328:	4618      	mov	r0, r3
 800932a:	3710      	adds	r7, #16
 800932c:	46bd      	mov	sp, r7
 800932e:	bd80      	pop	{r7, pc}

08009330 <LSM303AGR_X_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b084      	sub	sp, #16
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
 8009338:	ed87 0a00 	vstr	s0, [r7]

  LSM303AGR_ACC_FS_t new_fs;

  new_fs = ( fullScale <= 2.0f ) ? LSM303AGR_ACC_FS_2G
           : ( fullScale <= 4.0f ) ? LSM303AGR_ACC_FS_4G
 800933c:	edd7 7a00 	vldr	s15, [r7]
 8009340:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8009344:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800934c:	d801      	bhi.n	8009352 <LSM303AGR_X_Set_FS_Value+0x22>
 800934e:	2300      	movs	r3, #0
 8009350:	e016      	b.n	8009380 <LSM303AGR_X_Set_FS_Value+0x50>
 8009352:	edd7 7a00 	vldr	s15, [r7]
 8009356:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800935a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800935e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009362:	d801      	bhi.n	8009368 <LSM303AGR_X_Set_FS_Value+0x38>
 8009364:	2310      	movs	r3, #16
 8009366:	e00b      	b.n	8009380 <LSM303AGR_X_Set_FS_Value+0x50>
 8009368:	edd7 7a00 	vldr	s15, [r7]
 800936c:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8009370:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009374:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009378:	d801      	bhi.n	800937e <LSM303AGR_X_Set_FS_Value+0x4e>
 800937a:	2320      	movs	r3, #32
 800937c:	e000      	b.n	8009380 <LSM303AGR_X_Set_FS_Value+0x50>
 800937e:	2330      	movs	r3, #48	@ 0x30
  new_fs = ( fullScale <= 2.0f ) ? LSM303AGR_ACC_FS_2G
 8009380:	73fb      	strb	r3, [r7, #15]
           : ( fullScale <= 8.0f ) ? LSM303AGR_ACC_FS_8G
           :                         LSM303AGR_ACC_FS_16G;

  if ( LSM303AGR_ACC_W_FullScale( (void *)handle, new_fs ) == MEMS_ERROR )
 8009382:	7bfb      	ldrb	r3, [r7, #15]
 8009384:	4619      	mov	r1, r3
 8009386:	6878      	ldr	r0, [r7, #4]
 8009388:	f7ff fa04 	bl	8008794 <LSM303AGR_ACC_W_FullScale>
 800938c:	4603      	mov	r3, r0
 800938e:	2b00      	cmp	r3, #0
 8009390:	d101      	bne.n	8009396 <LSM303AGR_X_Set_FS_Value+0x66>
  {
    return COMPONENT_ERROR;
 8009392:	2301      	movs	r3, #1
 8009394:	e000      	b.n	8009398 <LSM303AGR_X_Set_FS_Value+0x68>
  }

  return COMPONENT_OK;
 8009396:	2300      	movs	r3, #0
}
 8009398:	4618      	mov	r0, r3
 800939a:	3710      	adds	r7, #16
 800939c:	46bd      	mov	sp, r7
 800939e:	bd80      	pop	{r7, pc}

080093a0 <LSM303AGR_X_Get_Axes_Status>:
 * @param xyz_enabled the pointer to the axes enabled/disabled status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes_Status( DrvContextTypeDef *handle, uint8_t *xyz_enabled )
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b084      	sub	sp, #16
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
 80093a8:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_XEN_t xStatus;
  LSM303AGR_ACC_YEN_t yStatus;
  LSM303AGR_ACC_ZEN_t zStatus;

  if ( LSM303AGR_ACC_R_XEN( (void *)handle, &xStatus ) == MEMS_ERROR )
 80093aa:	f107 030f 	add.w	r3, r7, #15
 80093ae:	4619      	mov	r1, r3
 80093b0:	6878      	ldr	r0, [r7, #4]
 80093b2:	f7ff fbe7 	bl	8008b84 <LSM303AGR_ACC_R_XEN>
 80093b6:	4603      	mov	r3, r0
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d101      	bne.n	80093c0 <LSM303AGR_X_Get_Axes_Status+0x20>
  {
    return COMPONENT_ERROR;
 80093bc:	2301      	movs	r3, #1
 80093be:	e031      	b.n	8009424 <LSM303AGR_X_Get_Axes_Status+0x84>
  }
  if ( LSM303AGR_ACC_R_YEN( (void *)handle, &yStatus ) == MEMS_ERROR )
 80093c0:	f107 030e 	add.w	r3, r7, #14
 80093c4:	4619      	mov	r1, r3
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	f7ff fc25 	bl	8008c16 <LSM303AGR_ACC_R_YEN>
 80093cc:	4603      	mov	r3, r0
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d101      	bne.n	80093d6 <LSM303AGR_X_Get_Axes_Status+0x36>
  {
    return COMPONENT_ERROR;
 80093d2:	2301      	movs	r3, #1
 80093d4:	e026      	b.n	8009424 <LSM303AGR_X_Get_Axes_Status+0x84>
  }
  if ( LSM303AGR_ACC_R_ZEN( (void *)handle, &zStatus ) == MEMS_ERROR )
 80093d6:	f107 030d 	add.w	r3, r7, #13
 80093da:	4619      	mov	r1, r3
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f7ff fc63 	bl	8008ca8 <LSM303AGR_ACC_R_ZEN>
 80093e2:	4603      	mov	r3, r0
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d101      	bne.n	80093ec <LSM303AGR_X_Get_Axes_Status+0x4c>
  {
    return COMPONENT_ERROR;
 80093e8:	2301      	movs	r3, #1
 80093ea:	e01b      	b.n	8009424 <LSM303AGR_X_Get_Axes_Status+0x84>
  }

  xyz_enabled[0] = ( xStatus == LSM303AGR_ACC_XEN_ENABLED ) ? 1 : 0;
 80093ec:	7bfb      	ldrb	r3, [r7, #15]
 80093ee:	2b01      	cmp	r3, #1
 80093f0:	bf0c      	ite	eq
 80093f2:	2301      	moveq	r3, #1
 80093f4:	2300      	movne	r3, #0
 80093f6:	b2db      	uxtb	r3, r3
 80093f8:	461a      	mov	r2, r3
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	701a      	strb	r2, [r3, #0]
  xyz_enabled[1] = ( yStatus == LSM303AGR_ACC_YEN_ENABLED ) ? 1 : 0;
 80093fe:	7bbb      	ldrb	r3, [r7, #14]
 8009400:	2b02      	cmp	r3, #2
 8009402:	bf0c      	ite	eq
 8009404:	2301      	moveq	r3, #1
 8009406:	2300      	movne	r3, #0
 8009408:	b2da      	uxtb	r2, r3
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	3301      	adds	r3, #1
 800940e:	701a      	strb	r2, [r3, #0]
  xyz_enabled[2] = ( zStatus == LSM303AGR_ACC_ZEN_ENABLED ) ? 1 : 0;
 8009410:	7b7b      	ldrb	r3, [r7, #13]
 8009412:	2b04      	cmp	r3, #4
 8009414:	bf0c      	ite	eq
 8009416:	2301      	moveq	r3, #1
 8009418:	2300      	movne	r3, #0
 800941a:	b2da      	uxtb	r2, r3
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	3302      	adds	r3, #2
 8009420:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8009422:	2300      	movs	r3, #0
}
 8009424:	4618      	mov	r0, r3
 8009426:	3710      	adds	r7, #16
 8009428:	46bd      	mov	sp, r7
 800942a:	bd80      	pop	{r7, pc}

0800942c <LSM303AGR_X_Set_Axes_Status>:
 * @param enable_xyz vector of the axes enabled/disabled status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_Axes_Status( DrvContextTypeDef *handle, uint8_t *enable_xyz )
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b082      	sub	sp, #8
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]
 8009434:	6039      	str	r1, [r7, #0]

  if ( LSM303AGR_ACC_W_XEN( (void *)handle,
                            ( enable_xyz[0] == 1 ) ? LSM303AGR_ACC_XEN_ENABLED : LSM303AGR_ACC_XEN_DISABLED ) == MEMS_ERROR )
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_XEN( (void *)handle,
 800943a:	2b01      	cmp	r3, #1
 800943c:	bf0c      	ite	eq
 800943e:	2301      	moveq	r3, #1
 8009440:	2300      	movne	r3, #0
 8009442:	b2db      	uxtb	r3, r3
 8009444:	4619      	mov	r1, r3
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f7ff fb6f 	bl	8008b2a <LSM303AGR_ACC_W_XEN>
 800944c:	4603      	mov	r3, r0
 800944e:	2b00      	cmp	r3, #0
 8009450:	d101      	bne.n	8009456 <LSM303AGR_X_Set_Axes_Status+0x2a>
  {
    return COMPONENT_ERROR;
 8009452:	2301      	movs	r3, #1
 8009454:	e022      	b.n	800949c <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  if ( LSM303AGR_ACC_W_YEN ( (void *)handle,
                             ( enable_xyz[1] == 1 ) ? LSM303AGR_ACC_YEN_ENABLED : LSM303AGR_ACC_YEN_DISABLED ) == MEMS_ERROR )
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	3301      	adds	r3, #1
 800945a:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_YEN ( (void *)handle,
 800945c:	2b01      	cmp	r3, #1
 800945e:	d101      	bne.n	8009464 <LSM303AGR_X_Set_Axes_Status+0x38>
 8009460:	2302      	movs	r3, #2
 8009462:	e000      	b.n	8009466 <LSM303AGR_X_Set_Axes_Status+0x3a>
 8009464:	2300      	movs	r3, #0
 8009466:	4619      	mov	r1, r3
 8009468:	6878      	ldr	r0, [r7, #4]
 800946a:	f7ff fba7 	bl	8008bbc <LSM303AGR_ACC_W_YEN>
 800946e:	4603      	mov	r3, r0
 8009470:	2b00      	cmp	r3, #0
 8009472:	d101      	bne.n	8009478 <LSM303AGR_X_Set_Axes_Status+0x4c>
  {
    return COMPONENT_ERROR;
 8009474:	2301      	movs	r3, #1
 8009476:	e011      	b.n	800949c <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  if ( LSM303AGR_ACC_W_ZEN ( (void *)handle,
                             ( enable_xyz[2] == 1 ) ? LSM303AGR_ACC_ZEN_ENABLED : LSM303AGR_ACC_ZEN_DISABLED ) == MEMS_ERROR )
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	3302      	adds	r3, #2
 800947c:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_ZEN ( (void *)handle,
 800947e:	2b01      	cmp	r3, #1
 8009480:	d101      	bne.n	8009486 <LSM303AGR_X_Set_Axes_Status+0x5a>
 8009482:	2304      	movs	r3, #4
 8009484:	e000      	b.n	8009488 <LSM303AGR_X_Set_Axes_Status+0x5c>
 8009486:	2300      	movs	r3, #0
 8009488:	4619      	mov	r1, r3
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	f7ff fbdf 	bl	8008c4e <LSM303AGR_ACC_W_ZEN>
 8009490:	4603      	mov	r3, r0
 8009492:	2b00      	cmp	r3, #0
 8009494:	d101      	bne.n	800949a <LSM303AGR_X_Set_Axes_Status+0x6e>
  {
    return COMPONENT_ERROR;
 8009496:	2301      	movs	r3, #1
 8009498:	e000      	b.n	800949c <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  return COMPONENT_OK;
 800949a:	2300      	movs	r3, #0
}
 800949c:	4618      	mov	r0, r3
 800949e:	3708      	adds	r7, #8
 80094a0:	46bd      	mov	sp, r7
 80094a2:	bd80      	pop	{r7, pc}

080094a4 <LSM303AGR_X_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b084      	sub	sp, #16
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	60f8      	str	r0, [r7, #12]
 80094ac:	460b      	mov	r3, r1
 80094ae:	607a      	str	r2, [r7, #4]
 80094b0:	72fb      	strb	r3, [r7, #11]

  if ( LSM303AGR_ACC_ReadReg( (void *)handle, reg, data, 1 ) == MEMS_ERROR )
 80094b2:	7af9      	ldrb	r1, [r7, #11]
 80094b4:	2301      	movs	r3, #1
 80094b6:	687a      	ldr	r2, [r7, #4]
 80094b8:	68f8      	ldr	r0, [r7, #12]
 80094ba:	f7ff f907 	bl	80086cc <LSM303AGR_ACC_ReadReg>
 80094be:	4603      	mov	r3, r0
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d101      	bne.n	80094c8 <LSM303AGR_X_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 80094c4:	2301      	movs	r3, #1
 80094c6:	e000      	b.n	80094ca <LSM303AGR_X_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 80094c8:	2300      	movs	r3, #0
}
 80094ca:	4618      	mov	r0, r3
 80094cc:	3710      	adds	r7, #16
 80094ce:	46bd      	mov	sp, r7
 80094d0:	bd80      	pop	{r7, pc}

080094d2 <LSM303AGR_X_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 80094d2:	b580      	push	{r7, lr}
 80094d4:	b082      	sub	sp, #8
 80094d6:	af00      	add	r7, sp, #0
 80094d8:	6078      	str	r0, [r7, #4]
 80094da:	460b      	mov	r3, r1
 80094dc:	70fb      	strb	r3, [r7, #3]
 80094de:	4613      	mov	r3, r2
 80094e0:	70bb      	strb	r3, [r7, #2]

  if ( LSM303AGR_ACC_WriteReg( (void *)handle, reg, &data, 1 ) == MEMS_ERROR )
 80094e2:	1cba      	adds	r2, r7, #2
 80094e4:	78f9      	ldrb	r1, [r7, #3]
 80094e6:	2301      	movs	r3, #1
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f7ff f8d5 	bl	8008698 <LSM303AGR_ACC_WriteReg>
 80094ee:	4603      	mov	r3, r0
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d101      	bne.n	80094f8 <LSM303AGR_X_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 80094f4:	2301      	movs	r3, #1
 80094f6:	e000      	b.n	80094fa <LSM303AGR_X_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 80094f8:	2300      	movs	r3, #0
}
 80094fa:	4618      	mov	r0, r3
 80094fc:	3708      	adds	r7, #8
 80094fe:	46bd      	mov	sp, r7
 8009500:	bd80      	pop	{r7, pc}

08009502 <LSM303AGR_X_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8009502:	b580      	push	{r7, lr}
 8009504:	b084      	sub	sp, #16
 8009506:	af00      	add	r7, sp, #0
 8009508:	6078      	str	r0, [r7, #4]
 800950a:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_XDA_t status_raw;

  if ( LSM303AGR_ACC_R_XDataAvail( (void *)handle, &status_raw ) == MEMS_ERROR )
 800950c:	f107 030f 	add.w	r3, r7, #15
 8009510:	4619      	mov	r1, r3
 8009512:	6878      	ldr	r0, [r7, #4]
 8009514:	f7ff fc1c 	bl	8008d50 <LSM303AGR_ACC_R_XDataAvail>
 8009518:	4603      	mov	r3, r0
 800951a:	2b00      	cmp	r3, #0
 800951c:	d101      	bne.n	8009522 <LSM303AGR_X_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 800951e:	2301      	movs	r3, #1
 8009520:	e00f      	b.n	8009542 <LSM303AGR_X_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 8009522:	7bfb      	ldrb	r3, [r7, #15]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d005      	beq.n	8009534 <LSM303AGR_X_Get_DRDY_Status+0x32>
 8009528:	2b01      	cmp	r3, #1
 800952a:	d107      	bne.n	800953c <LSM303AGR_X_Get_DRDY_Status+0x3a>
  {
    case LSM303AGR_ACC_XDA_AVAILABLE:
      *status = 1;
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	2201      	movs	r2, #1
 8009530:	701a      	strb	r2, [r3, #0]
      break;
 8009532:	e005      	b.n	8009540 <LSM303AGR_X_Get_DRDY_Status+0x3e>
    case LSM303AGR_ACC_XDA_NOT_AVAILABLE:
      *status = 0;
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	2200      	movs	r2, #0
 8009538:	701a      	strb	r2, [r3, #0]
      break;
 800953a:	e001      	b.n	8009540 <LSM303AGR_X_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800953c:	2301      	movs	r3, #1
 800953e:	e000      	b.n	8009542 <LSM303AGR_X_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 8009540:	2300      	movs	r3, #0
}
 8009542:	4618      	mov	r0, r3
 8009544:	3710      	adds	r7, #16
 8009546:	46bd      	mov	sp, r7
 8009548:	bd80      	pop	{r7, pc}

0800954a <LSM303AGR_X_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 800954a:	b580      	push	{r7, lr}
 800954c:	b086      	sub	sp, #24
 800954e:	af00      	add	r7, sp, #0
 8009550:	6078      	str	r0, [r7, #4]
 8009552:	6039      	str	r1, [r7, #0]

  Type3Axis16bit_U raw_data_tmp;
  u8_t shift = 0;
 8009554:	2300      	movs	r3, #0
 8009556:	75fb      	strb	r3, [r7, #23]
  LSM303AGR_ACC_LPEN_t lp;
  LSM303AGR_ACC_HR_t hr;

  /* Determine which operational mode the acc is set */
  if(!LSM303AGR_ACC_R_HiRes( (void *)handle, &hr ))
 8009558:	f107 030e 	add.w	r3, r7, #14
 800955c:	4619      	mov	r1, r3
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f7ff fbda 	bl	8008d18 <LSM303AGR_ACC_R_HiRes>
 8009564:	4603      	mov	r3, r0
 8009566:	2b00      	cmp	r3, #0
 8009568:	d101      	bne.n	800956e <LSM303AGR_X_Get_Axes_Raw+0x24>
  {
    return COMPONENT_ERROR;
 800956a:	2301      	movs	r3, #1
 800956c:	e04e      	b.n	800960c <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  if(!LSM303AGR_ACC_R_LOWPWR_EN( (void *)handle, &lp ))
 800956e:	f107 030f 	add.w	r3, r7, #15
 8009572:	4619      	mov	r1, r3
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f7ff fbb3 	bl	8008ce0 <LSM303AGR_ACC_R_LOWPWR_EN>
 800957a:	4603      	mov	r3, r0
 800957c:	2b00      	cmp	r3, #0
 800957e:	d101      	bne.n	8009584 <LSM303AGR_X_Get_Axes_Raw+0x3a>
  {
    return COMPONENT_ERROR;
 8009580:	2301      	movs	r3, #1
 8009582:	e043      	b.n	800960c <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  if (lp == LSM303AGR_ACC_LPEN_ENABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 8009584:	7bfb      	ldrb	r3, [r7, #15]
 8009586:	2b08      	cmp	r3, #8
 8009588:	d105      	bne.n	8009596 <LSM303AGR_X_Get_Axes_Raw+0x4c>
 800958a:	7bbb      	ldrb	r3, [r7, #14]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d102      	bne.n	8009596 <LSM303AGR_X_Get_Axes_Raw+0x4c>
  {
    /* op mode is LP 8-bit */
    shift = 8;
 8009590:	2308      	movs	r3, #8
 8009592:	75fb      	strb	r3, [r7, #23]
 8009594:	e013      	b.n	80095be <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 8009596:	7bfb      	ldrb	r3, [r7, #15]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d105      	bne.n	80095a8 <LSM303AGR_X_Get_Axes_Raw+0x5e>
 800959c:	7bbb      	ldrb	r3, [r7, #14]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d102      	bne.n	80095a8 <LSM303AGR_X_Get_Axes_Raw+0x5e>
  {
    /* op mode is Normal 10-bit */
    shift = 6;
 80095a2:	2306      	movs	r3, #6
 80095a4:	75fb      	strb	r3, [r7, #23]
 80095a6:	e00a      	b.n	80095be <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_ENABLED)
 80095a8:	7bfb      	ldrb	r3, [r7, #15]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d105      	bne.n	80095ba <LSM303AGR_X_Get_Axes_Raw+0x70>
 80095ae:	7bbb      	ldrb	r3, [r7, #14]
 80095b0:	2b08      	cmp	r3, #8
 80095b2:	d102      	bne.n	80095ba <LSM303AGR_X_Get_Axes_Raw+0x70>
  {
    /* op mode is HR 12-bit */
    shift = 4;
 80095b4:	2304      	movs	r3, #4
 80095b6:	75fb      	strb	r3, [r7, #23]
 80095b8:	e001      	b.n	80095be <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else
  {
    return COMPONENT_ERROR;
 80095ba:	2301      	movs	r3, #1
 80095bc:	e026      	b.n	800960c <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  /* Read output registers from LSM303AGR_ACC_GYRO_OUTX_L_XL to LSM303AGR_ACC_GYRO_OUTZ_H_XL. */
  if (!LSM303AGR_ACC_Get_Raw_Acceleration( (void *)handle, raw_data_tmp.u8bit ))
 80095be:	f107 0310 	add.w	r3, r7, #16
 80095c2:	4619      	mov	r1, r3
 80095c4:	6878      	ldr	r0, [r7, #4]
 80095c6:	f7ff f92e 	bl	8008826 <LSM303AGR_ACC_Get_Raw_Acceleration>
 80095ca:	4603      	mov	r3, r0
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d101      	bne.n	80095d4 <LSM303AGR_X_Get_Axes_Raw+0x8a>
  {
    return COMPONENT_ERROR;
 80095d0:	2301      	movs	r3, #1
 80095d2:	e01b      	b.n	800960c <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  /* Format the data. */
  pData[0] = ( raw_data_tmp.i16bit[0] >> shift );
 80095d4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80095d8:	461a      	mov	r2, r3
 80095da:	7dfb      	ldrb	r3, [r7, #23]
 80095dc:	fa42 f303 	asr.w	r3, r2, r3
 80095e0:	b21a      	sxth	r2, r3
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	801a      	strh	r2, [r3, #0]
  pData[1] = ( raw_data_tmp.i16bit[1] >> shift );
 80095e6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80095ea:	461a      	mov	r2, r3
 80095ec:	7dfb      	ldrb	r3, [r7, #23]
 80095ee:	411a      	asrs	r2, r3
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	3302      	adds	r3, #2
 80095f4:	b212      	sxth	r2, r2
 80095f6:	801a      	strh	r2, [r3, #0]
  pData[2] = ( raw_data_tmp.i16bit[2] >> shift );
 80095f8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80095fc:	461a      	mov	r2, r3
 80095fe:	7dfb      	ldrb	r3, [r7, #23]
 8009600:	411a      	asrs	r2, r3
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	3304      	adds	r3, #4
 8009606:	b212      	sxth	r2, r2
 8009608:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 800960a:	2300      	movs	r3, #0
}
 800960c:	4618      	mov	r0, r3
 800960e:	3718      	adds	r7, #24
 8009610:	46bd      	mov	sp, r7
 8009612:	bd80      	pop	{r7, pc}

08009614 <LSM303AGR_X_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b084      	sub	sp, #16
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
 800961c:	460b      	mov	r3, r1
 800961e:	70fb      	strb	r3, [r7, #3]
  LSM303AGR_ACC_ODR_t new_odr;

  switch( odr )
 8009620:	78fb      	ldrb	r3, [r7, #3]
 8009622:	2b04      	cmp	r3, #4
 8009624:	d81b      	bhi.n	800965e <LSM303AGR_X_Set_ODR_When_Enabled+0x4a>
 8009626:	a201      	add	r2, pc, #4	@ (adr r2, 800962c <LSM303AGR_X_Set_ODR_When_Enabled+0x18>)
 8009628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800962c:	08009641 	.word	0x08009641
 8009630:	08009647 	.word	0x08009647
 8009634:	0800964d 	.word	0x0800964d
 8009638:	08009653 	.word	0x08009653
 800963c:	08009659 	.word	0x08009659
  {
    case ODR_LOW:
      new_odr = LSM303AGR_ACC_ODR_DO_1Hz;
 8009640:	2310      	movs	r3, #16
 8009642:	73fb      	strb	r3, [r7, #15]
      break;
 8009644:	e00d      	b.n	8009662 <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM303AGR_ACC_ODR_DO_10Hz;
 8009646:	2320      	movs	r3, #32
 8009648:	73fb      	strb	r3, [r7, #15]
      break;
 800964a:	e00a      	b.n	8009662 <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM303AGR_ACC_ODR_DO_25Hz;
 800964c:	2330      	movs	r3, #48	@ 0x30
 800964e:	73fb      	strb	r3, [r7, #15]
      break;
 8009650:	e007      	b.n	8009662 <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM303AGR_ACC_ODR_DO_50Hz;
 8009652:	2340      	movs	r3, #64	@ 0x40
 8009654:	73fb      	strb	r3, [r7, #15]
      break;
 8009656:	e004      	b.n	8009662 <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM303AGR_ACC_ODR_DO_100Hz;
 8009658:	2350      	movs	r3, #80	@ 0x50
 800965a:	73fb      	strb	r3, [r7, #15]
      break;
 800965c:	e001      	b.n	8009662 <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 800965e:	2301      	movs	r3, #1
 8009660:	e00a      	b.n	8009678 <LSM303AGR_X_Set_ODR_When_Enabled+0x64>
  }

  if ( LSM303AGR_ACC_W_ODR( (void *)handle, new_odr ) == MEMS_ERROR )
 8009662:	7bfb      	ldrb	r3, [r7, #15]
 8009664:	4619      	mov	r1, r3
 8009666:	6878      	ldr	r0, [r7, #4]
 8009668:	f7ff fa16 	bl	8008a98 <LSM303AGR_ACC_W_ODR>
 800966c:	4603      	mov	r3, r0
 800966e:	2b00      	cmp	r3, #0
 8009670:	d101      	bne.n	8009676 <LSM303AGR_X_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 8009672:	2301      	movs	r3, #1
 8009674:	e000      	b.n	8009678 <LSM303AGR_X_Set_ODR_When_Enabled+0x64>
  }

  return COMPONENT_OK;
 8009676:	2300      	movs	r3, #0
}
 8009678:	4618      	mov	r0, r3
 800967a:	3710      	adds	r7, #16
 800967c:	46bd      	mov	sp, r7
 800967e:	bd80      	pop	{r7, pc}

08009680 <LSM303AGR_X_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8009680:	b480      	push	{r7}
 8009682:	b085      	sub	sp, #20
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
 8009688:	460b      	mov	r3, r1
 800968a:	70fb      	strb	r3, [r7, #3]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	689b      	ldr	r3, [r3, #8]
 8009690:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	60bb      	str	r3, [r7, #8]

  switch( odr )
 8009698:	78fb      	ldrb	r3, [r7, #3]
 800969a:	2b04      	cmp	r3, #4
 800969c:	d821      	bhi.n	80096e2 <LSM303AGR_X_Set_ODR_When_Disabled+0x62>
 800969e:	a201      	add	r2, pc, #4	@ (adr r2, 80096a4 <LSM303AGR_X_Set_ODR_When_Disabled+0x24>)
 80096a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096a4:	080096b9 	.word	0x080096b9
 80096a8:	080096c3 	.word	0x080096c3
 80096ac:	080096cb 	.word	0x080096cb
 80096b0:	080096d3 	.word	0x080096d3
 80096b4:	080096db 	.word	0x080096db
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 1.0f;
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80096be:	605a      	str	r2, [r3, #4]
      break;
 80096c0:	e011      	b.n	80096e6 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 10.0f;
 80096c2:	68bb      	ldr	r3, [r7, #8]
 80096c4:	4a0b      	ldr	r2, [pc, #44]	@ (80096f4 <LSM303AGR_X_Set_ODR_When_Disabled+0x74>)
 80096c6:	605a      	str	r2, [r3, #4]
      break;
 80096c8:	e00d      	b.n	80096e6 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID:
      pComponentData->Previous_ODR = 25.0f;
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	4a0a      	ldr	r2, [pc, #40]	@ (80096f8 <LSM303AGR_X_Set_ODR_When_Disabled+0x78>)
 80096ce:	605a      	str	r2, [r3, #4]
      break;
 80096d0:	e009      	b.n	80096e6 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 50.0f;
 80096d2:	68bb      	ldr	r3, [r7, #8]
 80096d4:	4a09      	ldr	r2, [pc, #36]	@ (80096fc <LSM303AGR_X_Set_ODR_When_Disabled+0x7c>)
 80096d6:	605a      	str	r2, [r3, #4]
      break;
 80096d8:	e005      	b.n	80096e6 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 100.0f;
 80096da:	68bb      	ldr	r3, [r7, #8]
 80096dc:	4a08      	ldr	r2, [pc, #32]	@ (8009700 <LSM303AGR_X_Set_ODR_When_Disabled+0x80>)
 80096de:	605a      	str	r2, [r3, #4]
      break;
 80096e0:	e001      	b.n	80096e6 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    default:
      return COMPONENT_ERROR;
 80096e2:	2301      	movs	r3, #1
 80096e4:	e000      	b.n	80096e8 <LSM303AGR_X_Set_ODR_When_Disabled+0x68>
  }

  return COMPONENT_OK;
 80096e6:	2300      	movs	r3, #0
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	3714      	adds	r7, #20
 80096ec:	46bd      	mov	sp, r7
 80096ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f2:	4770      	bx	lr
 80096f4:	41200000 	.word	0x41200000
 80096f8:	41c80000 	.word	0x41c80000
 80096fc:	42480000 	.word	0x42480000
 8009700:	42c80000 	.word	0x42c80000

08009704 <LSM303AGR_X_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b084      	sub	sp, #16
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
 800970c:	ed87 0a00 	vstr	s0, [r7]

  LSM303AGR_ACC_ODR_t new_odr;

  new_odr = ( odr <=    1.0f ) ? LSM303AGR_ACC_ODR_DO_1Hz
            : ( odr <=   10.0f ) ? LSM303AGR_ACC_ODR_DO_10Hz
 8009710:	edd7 7a00 	vldr	s15, [r7]
 8009714:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009718:	eef4 7ac7 	vcmpe.f32	s15, s14
 800971c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009720:	d801      	bhi.n	8009726 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x22>
 8009722:	2310      	movs	r3, #16
 8009724:	e037      	b.n	8009796 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8009726:	edd7 7a00 	vldr	s15, [r7]
 800972a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800972e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009736:	d801      	bhi.n	800973c <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x38>
 8009738:	2320      	movs	r3, #32
 800973a:	e02c      	b.n	8009796 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 800973c:	edd7 7a00 	vldr	s15, [r7]
 8009740:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8009744:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800974c:	d801      	bhi.n	8009752 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x4e>
 800974e:	2330      	movs	r3, #48	@ 0x30
 8009750:	e021      	b.n	8009796 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8009752:	edd7 7a00 	vldr	s15, [r7]
 8009756:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80097b8 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xb4>
 800975a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800975e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009762:	d801      	bhi.n	8009768 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x64>
 8009764:	2340      	movs	r3, #64	@ 0x40
 8009766:	e016      	b.n	8009796 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8009768:	edd7 7a00 	vldr	s15, [r7]
 800976c:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80097bc <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xb8>
 8009770:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009778:	d801      	bhi.n	800977e <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x7a>
 800977a:	2350      	movs	r3, #80	@ 0x50
 800977c:	e00b      	b.n	8009796 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 800977e:	edd7 7a00 	vldr	s15, [r7]
 8009782:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80097c0 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xbc>
 8009786:	eef4 7ac7 	vcmpe.f32	s15, s14
 800978a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800978e:	d801      	bhi.n	8009794 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x90>
 8009790:	2360      	movs	r3, #96	@ 0x60
 8009792:	e000      	b.n	8009796 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8009794:	2370      	movs	r3, #112	@ 0x70
  new_odr = ( odr <=    1.0f ) ? LSM303AGR_ACC_ODR_DO_1Hz
 8009796:	73fb      	strb	r3, [r7, #15]
            : ( odr <=   50.0f ) ? LSM303AGR_ACC_ODR_DO_50Hz
            : ( odr <=  100.0f ) ? LSM303AGR_ACC_ODR_DO_100Hz
            : ( odr <=  200.0f ) ? LSM303AGR_ACC_ODR_DO_200Hz
            :                      LSM303AGR_ACC_ODR_DO_400Hz;

  if ( LSM303AGR_ACC_W_ODR( (void *)handle, new_odr ) == MEMS_ERROR )
 8009798:	7bfb      	ldrb	r3, [r7, #15]
 800979a:	4619      	mov	r1, r3
 800979c:	6878      	ldr	r0, [r7, #4]
 800979e:	f7ff f97b 	bl	8008a98 <LSM303AGR_ACC_W_ODR>
 80097a2:	4603      	mov	r3, r0
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d101      	bne.n	80097ac <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xa8>
  {
    return COMPONENT_ERROR;
 80097a8:	2301      	movs	r3, #1
 80097aa:	e000      	b.n	80097ae <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xaa>
  }

  return COMPONENT_OK;
 80097ac:	2300      	movs	r3, #0
}
 80097ae:	4618      	mov	r0, r3
 80097b0:	3710      	adds	r7, #16
 80097b2:	46bd      	mov	sp, r7
 80097b4:	bd80      	pop	{r7, pc}
 80097b6:	bf00      	nop
 80097b8:	42480000 	.word	0x42480000
 80097bc:	42c80000 	.word	0x42c80000
 80097c0:	43480000 	.word	0x43480000

080097c4 <LSM303AGR_X_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 80097c4:	b480      	push	{r7}
 80097c6:	b085      	sub	sp, #20
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
 80097cc:	ed87 0a00 	vstr	s0, [r7]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	689b      	ldr	r3, [r3, #8]
 80097d4:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	60bb      	str	r3, [r7, #8]

  pComponentData->Previous_ODR = ( odr <=    1.0f ) ?  1.0f
                                 : ( odr <=   10.0f ) ? 10.0f
 80097dc:	edd7 7a00 	vldr	s15, [r7]
 80097e0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80097e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80097e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097ec:	d802      	bhi.n	80097f4 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x30>
 80097ee:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80097f2:	e037      	b.n	8009864 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=   25.0f ) ? 25.0f
 80097f4:	edd7 7a00 	vldr	s15, [r7]
 80097f8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80097fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009804:	d801      	bhi.n	800980a <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x46>
 8009806:	4b1c      	ldr	r3, [pc, #112]	@ (8009878 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xb4>)
 8009808:	e02c      	b.n	8009864 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=   50.0f ) ? 50.0f
 800980a:	edd7 7a00 	vldr	s15, [r7]
 800980e:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8009812:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800981a:	d801      	bhi.n	8009820 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x5c>
 800981c:	4b17      	ldr	r3, [pc, #92]	@ (800987c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xb8>)
 800981e:	e021      	b.n	8009864 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=  100.0f ) ? 100.0f
 8009820:	edd7 7a00 	vldr	s15, [r7]
 8009824:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8009880 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xbc>
 8009828:	eef4 7ac7 	vcmpe.f32	s15, s14
 800982c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009830:	d801      	bhi.n	8009836 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x72>
 8009832:	4b14      	ldr	r3, [pc, #80]	@ (8009884 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc0>)
 8009834:	e016      	b.n	8009864 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=  200.0f ) ? 200.0f
 8009836:	edd7 7a00 	vldr	s15, [r7]
 800983a:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8009888 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc4>
 800983e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009846:	d801      	bhi.n	800984c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x88>
 8009848:	4b10      	ldr	r3, [pc, #64]	@ (800988c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc8>)
 800984a:	e00b      	b.n	8009864 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 :                      400.0f;
 800984c:	edd7 7a00 	vldr	s15, [r7]
 8009850:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8009890 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xcc>
 8009854:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800985c:	d801      	bhi.n	8009862 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x9e>
 800985e:	4b0d      	ldr	r3, [pc, #52]	@ (8009894 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xd0>)
 8009860:	e000      	b.n	8009864 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
 8009862:	4b0d      	ldr	r3, [pc, #52]	@ (8009898 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xd4>)
  pComponentData->Previous_ODR = ( odr <=    1.0f ) ?  1.0f
 8009864:	68ba      	ldr	r2, [r7, #8]
 8009866:	6053      	str	r3, [r2, #4]

  return COMPONENT_OK;
 8009868:	2300      	movs	r3, #0
}
 800986a:	4618      	mov	r0, r3
 800986c:	3714      	adds	r7, #20
 800986e:	46bd      	mov	sp, r7
 8009870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009874:	4770      	bx	lr
 8009876:	bf00      	nop
 8009878:	41200000 	.word	0x41200000
 800987c:	41c80000 	.word	0x41c80000
 8009880:	42480000 	.word	0x42480000
 8009884:	42480000 	.word	0x42480000
 8009888:	42c80000 	.word	0x42c80000
 800988c:	42c80000 	.word	0x42c80000
 8009890:	43480000 	.word	0x43480000
 8009894:	43480000 	.word	0x43480000
 8009898:	43c80000 	.word	0x43c80000

0800989c <LSM303AGR_X_Get_Sensitivity_Normal_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_Normal_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b084      	sub	sp, #16
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
 80098a4:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 80098a6:	f107 030f 	add.w	r3, r7, #15
 80098aa:	4619      	mov	r1, r3
 80098ac:	6878      	ldr	r0, [r7, #4]
 80098ae:	f7fe ff9e 	bl	80087ee <LSM303AGR_ACC_R_FullScale>
 80098b2:	4603      	mov	r3, r0
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d101      	bne.n	80098bc <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x20>
  {
    return COMPONENT_ERROR;
 80098b8:	2301      	movs	r3, #1
 80098ba:	e023      	b.n	8009904 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 80098bc:	7bfb      	ldrb	r3, [r7, #15]
 80098be:	2b30      	cmp	r3, #48	@ 0x30
 80098c0:	d016      	beq.n	80098f0 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x54>
 80098c2:	2b30      	cmp	r3, #48	@ 0x30
 80098c4:	dc18      	bgt.n	80098f8 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
 80098c6:	2b20      	cmp	r3, #32
 80098c8:	d00e      	beq.n	80098e8 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x4c>
 80098ca:	2b20      	cmp	r3, #32
 80098cc:	dc14      	bgt.n	80098f8 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d002      	beq.n	80098d8 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x3c>
 80098d2:	2b10      	cmp	r3, #16
 80098d4:	d004      	beq.n	80098e0 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x44>
 80098d6:	e00f      	b.n	80098f8 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_NORMAL_MODE;
 80098d8:	683b      	ldr	r3, [r7, #0]
 80098da:	4a0c      	ldr	r2, [pc, #48]	@ (800990c <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x70>)
 80098dc:	601a      	str	r2, [r3, #0]
      break;
 80098de:	e010      	b.n	8009902 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_NORMAL_MODE;
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	4a0b      	ldr	r2, [pc, #44]	@ (8009910 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x74>)
 80098e4:	601a      	str	r2, [r3, #0]
      break;
 80098e6:	e00c      	b.n	8009902 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_NORMAL_MODE;
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	4a0a      	ldr	r2, [pc, #40]	@ (8009914 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x78>)
 80098ec:	601a      	str	r2, [r3, #0]
      break;
 80098ee:	e008      	b.n	8009902 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_NORMAL_MODE;
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	4a09      	ldr	r2, [pc, #36]	@ (8009918 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x7c>)
 80098f4:	601a      	str	r2, [r3, #0]
      break;
 80098f6:	e004      	b.n	8009902 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	4a08      	ldr	r2, [pc, #32]	@ (800991c <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x80>)
 80098fc:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 80098fe:	2301      	movs	r3, #1
 8009900:	e000      	b.n	8009904 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x68>
  }

  return COMPONENT_OK;
 8009902:	2300      	movs	r3, #0
}
 8009904:	4618      	mov	r0, r3
 8009906:	3710      	adds	r7, #16
 8009908:	46bd      	mov	sp, r7
 800990a:	bd80      	pop	{r7, pc}
 800990c:	4079999a 	.word	0x4079999a
 8009910:	40fa3d71 	.word	0x40fa3d71
 8009914:	417a147b 	.word	0x417a147b
 8009918:	423b999a 	.word	0x423b999a
 800991c:	bf800000 	.word	0xbf800000

08009920 <LSM303AGR_X_Get_Sensitivity_LP_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_LP_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b084      	sub	sp, #16
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
 8009928:	6039      	str	r1, [r7, #0]
  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 800992a:	f107 030f 	add.w	r3, r7, #15
 800992e:	4619      	mov	r1, r3
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f7fe ff5c 	bl	80087ee <LSM303AGR_ACC_R_FullScale>
 8009936:	4603      	mov	r3, r0
 8009938:	2b00      	cmp	r3, #0
 800993a:	d101      	bne.n	8009940 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x20>
  {
    return COMPONENT_ERROR;
 800993c:	2301      	movs	r3, #1
 800993e:	e023      	b.n	8009988 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 8009940:	7bfb      	ldrb	r3, [r7, #15]
 8009942:	2b30      	cmp	r3, #48	@ 0x30
 8009944:	d016      	beq.n	8009974 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x54>
 8009946:	2b30      	cmp	r3, #48	@ 0x30
 8009948:	dc18      	bgt.n	800997c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
 800994a:	2b20      	cmp	r3, #32
 800994c:	d00e      	beq.n	800996c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x4c>
 800994e:	2b20      	cmp	r3, #32
 8009950:	dc14      	bgt.n	800997c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
 8009952:	2b00      	cmp	r3, #0
 8009954:	d002      	beq.n	800995c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x3c>
 8009956:	2b10      	cmp	r3, #16
 8009958:	d004      	beq.n	8009964 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x44>
 800995a:	e00f      	b.n	800997c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_LOW_POWER_MODE;
 800995c:	683b      	ldr	r3, [r7, #0]
 800995e:	4a0c      	ldr	r2, [pc, #48]	@ (8009990 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x70>)
 8009960:	601a      	str	r2, [r3, #0]
      break;
 8009962:	e010      	b.n	8009986 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_LOW_POWER_MODE;
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	4a0b      	ldr	r2, [pc, #44]	@ (8009994 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x74>)
 8009968:	601a      	str	r2, [r3, #0]
      break;
 800996a:	e00c      	b.n	8009986 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_LOW_POWER_MODE;
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	4a0a      	ldr	r2, [pc, #40]	@ (8009998 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x78>)
 8009970:	601a      	str	r2, [r3, #0]
      break;
 8009972:	e008      	b.n	8009986 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_LOW_POWER_MODE;
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	4a09      	ldr	r2, [pc, #36]	@ (800999c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x7c>)
 8009978:	601a      	str	r2, [r3, #0]
      break;
 800997a:	e004      	b.n	8009986 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	4a08      	ldr	r2, [pc, #32]	@ (80099a0 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x80>)
 8009980:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8009982:	2301      	movs	r3, #1
 8009984:	e000      	b.n	8009988 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x68>
  }

  return COMPONENT_OK;
 8009986:	2300      	movs	r3, #0
}
 8009988:	4618      	mov	r0, r3
 800998a:	3710      	adds	r7, #16
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}
 8009990:	417a147b 	.word	0x417a147b
 8009994:	41fa147b 	.word	0x41fa147b
 8009998:	427a147b 	.word	0x427a147b
 800999c:	433b947b 	.word	0x433b947b
 80099a0:	bf800000 	.word	0xbf800000

080099a4 <LSM303AGR_X_Get_Sensitivity_HR_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_HR_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b084      	sub	sp, #16
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
 80099ac:	6039      	str	r1, [r7, #0]
  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 80099ae:	f107 030f 	add.w	r3, r7, #15
 80099b2:	4619      	mov	r1, r3
 80099b4:	6878      	ldr	r0, [r7, #4]
 80099b6:	f7fe ff1a 	bl	80087ee <LSM303AGR_ACC_R_FullScale>
 80099ba:	4603      	mov	r3, r0
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d101      	bne.n	80099c4 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x20>
  {
    return COMPONENT_ERROR;
 80099c0:	2301      	movs	r3, #1
 80099c2:	e023      	b.n	8009a0c <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 80099c4:	7bfb      	ldrb	r3, [r7, #15]
 80099c6:	2b30      	cmp	r3, #48	@ 0x30
 80099c8:	d016      	beq.n	80099f8 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x54>
 80099ca:	2b30      	cmp	r3, #48	@ 0x30
 80099cc:	dc18      	bgt.n	8009a00 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
 80099ce:	2b20      	cmp	r3, #32
 80099d0:	d00e      	beq.n	80099f0 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x4c>
 80099d2:	2b20      	cmp	r3, #32
 80099d4:	dc14      	bgt.n	8009a00 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d002      	beq.n	80099e0 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x3c>
 80099da:	2b10      	cmp	r3, #16
 80099dc:	d004      	beq.n	80099e8 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x44>
 80099de:	e00f      	b.n	8009a00 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_HIGH_RESOLUTION_MODE;
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	4a0c      	ldr	r2, [pc, #48]	@ (8009a14 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x70>)
 80099e4:	601a      	str	r2, [r3, #0]
      break;
 80099e6:	e010      	b.n	8009a0a <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_HIGH_RESOLUTION_MODE;
 80099e8:	683b      	ldr	r3, [r7, #0]
 80099ea:	4a0b      	ldr	r2, [pc, #44]	@ (8009a18 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x74>)
 80099ec:	601a      	str	r2, [r3, #0]
      break;
 80099ee:	e00c      	b.n	8009a0a <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_HIGH_RESOLUTION_MODE;
 80099f0:	683b      	ldr	r3, [r7, #0]
 80099f2:	4a0a      	ldr	r2, [pc, #40]	@ (8009a1c <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x78>)
 80099f4:	601a      	str	r2, [r3, #0]
      break;
 80099f6:	e008      	b.n	8009a0a <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_HIGH_RESOLUTION_MODE;
 80099f8:	683b      	ldr	r3, [r7, #0]
 80099fa:	4a09      	ldr	r2, [pc, #36]	@ (8009a20 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x7c>)
 80099fc:	601a      	str	r2, [r3, #0]
      break;
 80099fe:	e004      	b.n	8009a0a <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 8009a00:	683b      	ldr	r3, [r7, #0]
 8009a02:	4a08      	ldr	r2, [pc, #32]	@ (8009a24 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x80>)
 8009a04:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8009a06:	2301      	movs	r3, #1
 8009a08:	e000      	b.n	8009a0c <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x68>
  }

  return COMPONENT_OK;
 8009a0a:	2300      	movs	r3, #0
}
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	3710      	adds	r7, #16
 8009a10:	46bd      	mov	sp, r7
 8009a12:	bd80      	pop	{r7, pc}
 8009a14:	3f7ae148 	.word	0x3f7ae148
 8009a18:	3ff9999a 	.word	0x3ff9999a
 8009a1c:	4079999a 	.word	0x4079999a
 8009a20:	413b851f 	.word	0x413b851f
 8009a24:	bf800000 	.word	0xbf800000

08009a28 <LSM303AGR_MAG_WriteReg>:
*                                 length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM303AGR_MAG_WriteReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b084      	sub	sp, #16
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	60f8      	str	r0, [r7, #12]
 8009a30:	607a      	str	r2, [r7, #4]
 8009a32:	461a      	mov	r2, r3
 8009a34:	460b      	mov	r3, r1
 8009a36:	72fb      	strb	r3, [r7, #11]
 8009a38:	4613      	mov	r3, r2
 8009a3a:	813b      	strh	r3, [r7, #8]

  if (Sensor_IO_Write(handle, Reg, Bufp, len))
 8009a3c:	893b      	ldrh	r3, [r7, #8]
 8009a3e:	7af9      	ldrb	r1, [r7, #11]
 8009a40:	687a      	ldr	r2, [r7, #4]
 8009a42:	68f8      	ldr	r0, [r7, #12]
 8009a44:	f005 f904 	bl	800ec50 <Sensor_IO_Write>
 8009a48:	4603      	mov	r3, r0
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d001      	beq.n	8009a52 <LSM303AGR_MAG_WriteReg+0x2a>
  {
    return MEMS_ERROR;
 8009a4e:	2300      	movs	r3, #0
 8009a50:	e000      	b.n	8009a54 <LSM303AGR_MAG_WriteReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 8009a52:	2301      	movs	r3, #1
  }
}
 8009a54:	4618      	mov	r0, r3
 8009a56:	3710      	adds	r7, #16
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	bd80      	pop	{r7, pc}

08009a5c <LSM303AGR_MAG_ReadReg>:
*                                 length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM303AGR_MAG_ReadReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b084      	sub	sp, #16
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	60f8      	str	r0, [r7, #12]
 8009a64:	607a      	str	r2, [r7, #4]
 8009a66:	461a      	mov	r2, r3
 8009a68:	460b      	mov	r3, r1
 8009a6a:	72fb      	strb	r3, [r7, #11]
 8009a6c:	4613      	mov	r3, r2
 8009a6e:	813b      	strh	r3, [r7, #8]

  if (Sensor_IO_Read(handle, Reg, Bufp, len))
 8009a70:	893b      	ldrh	r3, [r7, #8]
 8009a72:	7af9      	ldrb	r1, [r7, #11]
 8009a74:	687a      	ldr	r2, [r7, #4]
 8009a76:	68f8      	ldr	r0, [r7, #12]
 8009a78:	f005 f945 	bl	800ed06 <Sensor_IO_Read>
 8009a7c:	4603      	mov	r3, r0
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d001      	beq.n	8009a86 <LSM303AGR_MAG_ReadReg+0x2a>
  {
    return MEMS_ERROR;
 8009a82:	2300      	movs	r3, #0
 8009a84:	e000      	b.n	8009a88 <LSM303AGR_MAG_ReadReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 8009a86:	2301      	movs	r3, #1
  }
}
 8009a88:	4618      	mov	r0, r3
 8009a8a:	3710      	adds	r7, #16
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	bd80      	pop	{r7, pc}

08009a90 <LSM303AGR_MAG_R_WHO_AM_I>:
* Input          : Pointer to u8_t
* Output         : Status of WHO_AM_I
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_MAG_R_WHO_AM_I(void *handle, u8_t *value)
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b082      	sub	sp, #8
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
 8009a98:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_MAG_ReadReg(handle, LSM303AGR_MAG_WHO_AM_I_REG, (u8_t *)value, 1) )
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	683a      	ldr	r2, [r7, #0]
 8009a9e:	214f      	movs	r1, #79	@ 0x4f
 8009aa0:	6878      	ldr	r0, [r7, #4]
 8009aa2:	f7ff ffdb 	bl	8009a5c <LSM303AGR_MAG_ReadReg>
 8009aa6:	4603      	mov	r3, r0
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d101      	bne.n	8009ab0 <LSM303AGR_MAG_R_WHO_AM_I+0x20>
    return MEMS_ERROR;
 8009aac:	2300      	movs	r3, #0
 8009aae:	e008      	b.n	8009ac2 <LSM303AGR_MAG_R_WHO_AM_I+0x32>

  *value &= LSM303AGR_MAG_WHO_AM_I_MASK; //coerce
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	781a      	ldrb	r2, [r3, #0]
 8009ab4:	683b      	ldr	r3, [r7, #0]
 8009ab6:	701a      	strb	r2, [r3, #0]
  *value = *value >> LSM303AGR_MAG_WHO_AM_I_POSITION; //mask
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	781a      	ldrb	r2, [r3, #0]
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009ac0:	2301      	movs	r3, #1
}
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	3708      	adds	r7, #8
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	bd80      	pop	{r7, pc}

08009aca <LSM303AGR_MAG_W_BDU>:
* Input          : LSM303AGR_MAG_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_MAG_W_BDU(void *handle, LSM303AGR_MAG_BDU_t newValue)
{
 8009aca:	b580      	push	{r7, lr}
 8009acc:	b084      	sub	sp, #16
 8009ace:	af00      	add	r7, sp, #0
 8009ad0:	6078      	str	r0, [r7, #4]
 8009ad2:	460b      	mov	r3, r1
 8009ad4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_MAG_ReadReg(handle, LSM303AGR_MAG_CFG_REG_C, &value, 1) )
 8009ad6:	f107 020f 	add.w	r2, r7, #15
 8009ada:	2301      	movs	r3, #1
 8009adc:	2162      	movs	r1, #98	@ 0x62
 8009ade:	6878      	ldr	r0, [r7, #4]
 8009ae0:	f7ff ffbc 	bl	8009a5c <LSM303AGR_MAG_ReadReg>
 8009ae4:	4603      	mov	r3, r0
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d101      	bne.n	8009aee <LSM303AGR_MAG_W_BDU+0x24>
    return MEMS_ERROR;
 8009aea:	2300      	movs	r3, #0
 8009aec:	e016      	b.n	8009b1c <LSM303AGR_MAG_W_BDU+0x52>

  value &= ~LSM303AGR_MAG_BDU_MASK;
 8009aee:	7bfb      	ldrb	r3, [r7, #15]
 8009af0:	f023 0310 	bic.w	r3, r3, #16
 8009af4:	b2db      	uxtb	r3, r3
 8009af6:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009af8:	7bfa      	ldrb	r2, [r7, #15]
 8009afa:	78fb      	ldrb	r3, [r7, #3]
 8009afc:	4313      	orrs	r3, r2
 8009afe:	b2db      	uxtb	r3, r3
 8009b00:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_MAG_WriteReg( handle, LSM303AGR_MAG_CFG_REG_C, &value, 1) )
 8009b02:	f107 020f 	add.w	r2, r7, #15
 8009b06:	2301      	movs	r3, #1
 8009b08:	2162      	movs	r1, #98	@ 0x62
 8009b0a:	6878      	ldr	r0, [r7, #4]
 8009b0c:	f7ff ff8c 	bl	8009a28 <LSM303AGR_MAG_WriteReg>
 8009b10:	4603      	mov	r3, r0
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d101      	bne.n	8009b1a <LSM303AGR_MAG_W_BDU+0x50>
    return MEMS_ERROR;
 8009b16:	2300      	movs	r3, #0
 8009b18:	e000      	b.n	8009b1c <LSM303AGR_MAG_W_BDU+0x52>

  return MEMS_SUCCESS;
 8009b1a:	2301      	movs	r3, #1
}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	3710      	adds	r7, #16
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd80      	pop	{r7, pc}

08009b24 <LSM303AGR_MAG_W_MD>:
* Input          : LSM303AGR_MAG_MD_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_MAG_W_MD(void *handle, LSM303AGR_MAG_MD_t newValue)
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b084      	sub	sp, #16
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
 8009b2c:	460b      	mov	r3, r1
 8009b2e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_MAG_ReadReg(handle, LSM303AGR_MAG_CFG_REG_A, &value, 1) )
 8009b30:	f107 020f 	add.w	r2, r7, #15
 8009b34:	2301      	movs	r3, #1
 8009b36:	2160      	movs	r1, #96	@ 0x60
 8009b38:	6878      	ldr	r0, [r7, #4]
 8009b3a:	f7ff ff8f 	bl	8009a5c <LSM303AGR_MAG_ReadReg>
 8009b3e:	4603      	mov	r3, r0
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d101      	bne.n	8009b48 <LSM303AGR_MAG_W_MD+0x24>
    return MEMS_ERROR;
 8009b44:	2300      	movs	r3, #0
 8009b46:	e016      	b.n	8009b76 <LSM303AGR_MAG_W_MD+0x52>

  value &= ~LSM303AGR_MAG_MD_MASK;
 8009b48:	7bfb      	ldrb	r3, [r7, #15]
 8009b4a:	f023 0303 	bic.w	r3, r3, #3
 8009b4e:	b2db      	uxtb	r3, r3
 8009b50:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009b52:	7bfa      	ldrb	r2, [r7, #15]
 8009b54:	78fb      	ldrb	r3, [r7, #3]
 8009b56:	4313      	orrs	r3, r2
 8009b58:	b2db      	uxtb	r3, r3
 8009b5a:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_MAG_WriteReg( handle, LSM303AGR_MAG_CFG_REG_A, &value, 1) )
 8009b5c:	f107 020f 	add.w	r2, r7, #15
 8009b60:	2301      	movs	r3, #1
 8009b62:	2160      	movs	r1, #96	@ 0x60
 8009b64:	6878      	ldr	r0, [r7, #4]
 8009b66:	f7ff ff5f 	bl	8009a28 <LSM303AGR_MAG_WriteReg>
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d101      	bne.n	8009b74 <LSM303AGR_MAG_W_MD+0x50>
    return MEMS_ERROR;
 8009b70:	2300      	movs	r3, #0
 8009b72:	e000      	b.n	8009b76 <LSM303AGR_MAG_W_MD+0x52>

  return MEMS_SUCCESS;
 8009b74:	2301      	movs	r3, #1
}
 8009b76:	4618      	mov	r0, r3
 8009b78:	3710      	adds	r7, #16
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd80      	pop	{r7, pc}

08009b7e <LSM303AGR_MAG_Get_Raw_Magnetic>:
* Input          : pointer to [u8_t]
* Output         : Magnetic buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_MAG_Get_Raw_Magnetic(void *handle, u8_t *buff)
{
 8009b7e:	b580      	push	{r7, lr}
 8009b80:	b082      	sub	sp, #8
 8009b82:	af00      	add	r7, sp, #0
 8009b84:	6078      	str	r0, [r7, #4]
 8009b86:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_MAG_ReadReg( handle, LSM303AGR_MAG_OUTX_L_REG, buff, 6 ) )
 8009b88:	2306      	movs	r3, #6
 8009b8a:	683a      	ldr	r2, [r7, #0]
 8009b8c:	2168      	movs	r1, #104	@ 0x68
 8009b8e:	6878      	ldr	r0, [r7, #4]
 8009b90:	f7ff ff64 	bl	8009a5c <LSM303AGR_MAG_ReadReg>
 8009b94:	4603      	mov	r3, r0
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d101      	bne.n	8009b9e <LSM303AGR_MAG_Get_Raw_Magnetic+0x20>
    return MEMS_ERROR;
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	e000      	b.n	8009ba0 <LSM303AGR_MAG_Get_Raw_Magnetic+0x22>

  return MEMS_SUCCESS;
 8009b9e:	2301      	movs	r3, #1
}
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	3708      	adds	r7, #8
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	bd80      	pop	{r7, pc}

08009ba8 <LSM303AGR_MAG_W_ODR>:
* Input          : LSM303AGR_MAG_ODR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_MAG_W_ODR(void *handle, LSM303AGR_MAG_ODR_t newValue)
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b084      	sub	sp, #16
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
 8009bb0:	460b      	mov	r3, r1
 8009bb2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_MAG_ReadReg(handle, LSM303AGR_MAG_CFG_REG_A, &value, 1) )
 8009bb4:	f107 020f 	add.w	r2, r7, #15
 8009bb8:	2301      	movs	r3, #1
 8009bba:	2160      	movs	r1, #96	@ 0x60
 8009bbc:	6878      	ldr	r0, [r7, #4]
 8009bbe:	f7ff ff4d 	bl	8009a5c <LSM303AGR_MAG_ReadReg>
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d101      	bne.n	8009bcc <LSM303AGR_MAG_W_ODR+0x24>
    return MEMS_ERROR;
 8009bc8:	2300      	movs	r3, #0
 8009bca:	e016      	b.n	8009bfa <LSM303AGR_MAG_W_ODR+0x52>

  value &= ~LSM303AGR_MAG_ODR_MASK;
 8009bcc:	7bfb      	ldrb	r3, [r7, #15]
 8009bce:	f023 030c 	bic.w	r3, r3, #12
 8009bd2:	b2db      	uxtb	r3, r3
 8009bd4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009bd6:	7bfa      	ldrb	r2, [r7, #15]
 8009bd8:	78fb      	ldrb	r3, [r7, #3]
 8009bda:	4313      	orrs	r3, r2
 8009bdc:	b2db      	uxtb	r3, r3
 8009bde:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_MAG_WriteReg( handle, LSM303AGR_MAG_CFG_REG_A, &value, 1) )
 8009be0:	f107 020f 	add.w	r2, r7, #15
 8009be4:	2301      	movs	r3, #1
 8009be6:	2160      	movs	r1, #96	@ 0x60
 8009be8:	6878      	ldr	r0, [r7, #4]
 8009bea:	f7ff ff1d 	bl	8009a28 <LSM303AGR_MAG_WriteReg>
 8009bee:	4603      	mov	r3, r0
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d101      	bne.n	8009bf8 <LSM303AGR_MAG_W_ODR+0x50>
    return MEMS_ERROR;
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	e000      	b.n	8009bfa <LSM303AGR_MAG_W_ODR+0x52>

  return MEMS_SUCCESS;
 8009bf8:	2301      	movs	r3, #1
}
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	3710      	adds	r7, #16
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	bd80      	pop	{r7, pc}

08009c02 <LSM303AGR_MAG_R_ODR>:
* Input          : Pointer to LSM303AGR_MAG_ODR_t
* Output         : Status of ODR see LSM303AGR_MAG_ODR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_MAG_R_ODR(void *handle, LSM303AGR_MAG_ODR_t *value)
{
 8009c02:	b580      	push	{r7, lr}
 8009c04:	b082      	sub	sp, #8
 8009c06:	af00      	add	r7, sp, #0
 8009c08:	6078      	str	r0, [r7, #4]
 8009c0a:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_MAG_ReadReg(handle, LSM303AGR_MAG_CFG_REG_A, (u8_t *)value, 1) )
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	683a      	ldr	r2, [r7, #0]
 8009c10:	2160      	movs	r1, #96	@ 0x60
 8009c12:	6878      	ldr	r0, [r7, #4]
 8009c14:	f7ff ff22 	bl	8009a5c <LSM303AGR_MAG_ReadReg>
 8009c18:	4603      	mov	r3, r0
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d101      	bne.n	8009c22 <LSM303AGR_MAG_R_ODR+0x20>
    return MEMS_ERROR;
 8009c1e:	2300      	movs	r3, #0
 8009c20:	e007      	b.n	8009c32 <LSM303AGR_MAG_R_ODR+0x30>

  *value &= LSM303AGR_MAG_ODR_MASK; //mask
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	781b      	ldrb	r3, [r3, #0]
 8009c26:	f003 030c 	and.w	r3, r3, #12
 8009c2a:	b2da      	uxtb	r2, r3
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009c30:	2301      	movs	r3, #1
}
 8009c32:	4618      	mov	r0, r3
 8009c34:	3708      	adds	r7, #8
 8009c36:	46bd      	mov	sp, r7
 8009c38:	bd80      	pop	{r7, pc}

08009c3a <LSM303AGR_MAG_W_ST>:
* Input          : LSM303AGR_MAG_ST_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_MAG_W_ST(void *handle, LSM303AGR_MAG_ST_t newValue)
{
 8009c3a:	b580      	push	{r7, lr}
 8009c3c:	b084      	sub	sp, #16
 8009c3e:	af00      	add	r7, sp, #0
 8009c40:	6078      	str	r0, [r7, #4]
 8009c42:	460b      	mov	r3, r1
 8009c44:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_MAG_ReadReg(handle, LSM303AGR_MAG_CFG_REG_C, &value, 1) )
 8009c46:	f107 020f 	add.w	r2, r7, #15
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	2162      	movs	r1, #98	@ 0x62
 8009c4e:	6878      	ldr	r0, [r7, #4]
 8009c50:	f7ff ff04 	bl	8009a5c <LSM303AGR_MAG_ReadReg>
 8009c54:	4603      	mov	r3, r0
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d101      	bne.n	8009c5e <LSM303AGR_MAG_W_ST+0x24>
    return MEMS_ERROR;
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	e016      	b.n	8009c8c <LSM303AGR_MAG_W_ST+0x52>

  value &= ~LSM303AGR_MAG_ST_MASK;
 8009c5e:	7bfb      	ldrb	r3, [r7, #15]
 8009c60:	f023 0302 	bic.w	r3, r3, #2
 8009c64:	b2db      	uxtb	r3, r3
 8009c66:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009c68:	7bfa      	ldrb	r2, [r7, #15]
 8009c6a:	78fb      	ldrb	r3, [r7, #3]
 8009c6c:	4313      	orrs	r3, r2
 8009c6e:	b2db      	uxtb	r3, r3
 8009c70:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_MAG_WriteReg( handle, LSM303AGR_MAG_CFG_REG_C, &value, 1) )
 8009c72:	f107 020f 	add.w	r2, r7, #15
 8009c76:	2301      	movs	r3, #1
 8009c78:	2162      	movs	r1, #98	@ 0x62
 8009c7a:	6878      	ldr	r0, [r7, #4]
 8009c7c:	f7ff fed4 	bl	8009a28 <LSM303AGR_MAG_WriteReg>
 8009c80:	4603      	mov	r3, r0
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d101      	bne.n	8009c8a <LSM303AGR_MAG_W_ST+0x50>
    return MEMS_ERROR;
 8009c86:	2300      	movs	r3, #0
 8009c88:	e000      	b.n	8009c8c <LSM303AGR_MAG_W_ST+0x52>

  return MEMS_SUCCESS;
 8009c8a:	2301      	movs	r3, #1
}
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	3710      	adds	r7, #16
 8009c90:	46bd      	mov	sp, r7
 8009c92:	bd80      	pop	{r7, pc}

08009c94 <LSM303AGR_MAG_W_I2C_DIS>:
* Input          : LSM303AGR_MAG_I2C_DIS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_MAG_W_I2C_DIS(void *handle, LSM303AGR_MAG_I2C_DIS_t newValue)
{
 8009c94:	b580      	push	{r7, lr}
 8009c96:	b084      	sub	sp, #16
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
 8009c9c:	460b      	mov	r3, r1
 8009c9e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_MAG_ReadReg(handle, LSM303AGR_MAG_CFG_REG_C, &value, 1) )
 8009ca0:	f107 020f 	add.w	r2, r7, #15
 8009ca4:	2301      	movs	r3, #1
 8009ca6:	2162      	movs	r1, #98	@ 0x62
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	f7ff fed7 	bl	8009a5c <LSM303AGR_MAG_ReadReg>
 8009cae:	4603      	mov	r3, r0
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d101      	bne.n	8009cb8 <LSM303AGR_MAG_W_I2C_DIS+0x24>
    return MEMS_ERROR;
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	e016      	b.n	8009ce6 <LSM303AGR_MAG_W_I2C_DIS+0x52>

  value &= ~LSM303AGR_MAG_I2C_DIS_MASK;
 8009cb8:	7bfb      	ldrb	r3, [r7, #15]
 8009cba:	f023 0320 	bic.w	r3, r3, #32
 8009cbe:	b2db      	uxtb	r3, r3
 8009cc0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009cc2:	7bfa      	ldrb	r2, [r7, #15]
 8009cc4:	78fb      	ldrb	r3, [r7, #3]
 8009cc6:	4313      	orrs	r3, r2
 8009cc8:	b2db      	uxtb	r3, r3
 8009cca:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_MAG_WriteReg( handle, LSM303AGR_MAG_CFG_REG_C, &value, 1) )
 8009ccc:	f107 020f 	add.w	r2, r7, #15
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	2162      	movs	r1, #98	@ 0x62
 8009cd4:	6878      	ldr	r0, [r7, #4]
 8009cd6:	f7ff fea7 	bl	8009a28 <LSM303AGR_MAG_WriteReg>
 8009cda:	4603      	mov	r3, r0
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d101      	bne.n	8009ce4 <LSM303AGR_MAG_W_I2C_DIS+0x50>
    return MEMS_ERROR;
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	e000      	b.n	8009ce6 <LSM303AGR_MAG_W_I2C_DIS+0x52>

  return MEMS_SUCCESS;
 8009ce4:	2301      	movs	r3, #1
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	3710      	adds	r7, #16
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd80      	pop	{r7, pc}

08009cee <LSM303AGR_MAG_R_ZYXDA>:
* Input          : Pointer to LSM303AGR_MAG_ZYXDA_t
* Output         : Status of ZYXDA see LSM303AGR_MAG_ZYXDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_MAG_R_ZYXDA(void *handle, LSM303AGR_MAG_ZYXDA_t *value)
{
 8009cee:	b580      	push	{r7, lr}
 8009cf0:	b082      	sub	sp, #8
 8009cf2:	af00      	add	r7, sp, #0
 8009cf4:	6078      	str	r0, [r7, #4]
 8009cf6:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_MAG_ReadReg(handle, LSM303AGR_MAG_STATUS_REG, (u8_t *)value, 1) )
 8009cf8:	2301      	movs	r3, #1
 8009cfa:	683a      	ldr	r2, [r7, #0]
 8009cfc:	2167      	movs	r1, #103	@ 0x67
 8009cfe:	6878      	ldr	r0, [r7, #4]
 8009d00:	f7ff feac 	bl	8009a5c <LSM303AGR_MAG_ReadReg>
 8009d04:	4603      	mov	r3, r0
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d101      	bne.n	8009d0e <LSM303AGR_MAG_R_ZYXDA+0x20>
    return MEMS_ERROR;
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	e007      	b.n	8009d1e <LSM303AGR_MAG_R_ZYXDA+0x30>

  *value &= LSM303AGR_MAG_ZYXDA_MASK; //mask
 8009d0e:	683b      	ldr	r3, [r7, #0]
 8009d10:	781b      	ldrb	r3, [r3, #0]
 8009d12:	f003 0308 	and.w	r3, r3, #8
 8009d16:	b2da      	uxtb	r2, r3
 8009d18:	683b      	ldr	r3, [r7, #0]
 8009d1a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009d1c:	2301      	movs	r3, #1
}
 8009d1e:	4618      	mov	r0, r3
 8009d20:	3708      	adds	r7, #8
 8009d22:	46bd      	mov	sp, r7
 8009d24:	bd80      	pop	{r7, pc}

08009d26 <LSM303AGR_M_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Init( DrvContextTypeDef *handle )
{
 8009d26:	b580      	push	{r7, lr}
 8009d28:	b086      	sub	sp, #24
 8009d2a:	af00      	add	r7, sp, #0
 8009d2c:	6078      	str	r0, [r7, #4]
  MAGNETO_Data_t *pData = ( MAGNETO_Data_t * )handle->pData;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	689b      	ldr	r3, [r3, #8]
 8009d32:	617b      	str	r3, [r7, #20]
  LSM303AGR_M_Data_t *pComponentData = ( LSM303AGR_M_Data_t * )pData->pComponentData;
 8009d34:	697b      	ldr	r3, [r7, #20]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	613b      	str	r3, [r7, #16]
  LSM303AGR_Combo_Data_t *comboData = pComponentData->comboData;
 8009d3a:	693b      	ldr	r3, [r7, #16]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	60fb      	str	r3, [r7, #12]

  if ( LSM303AGR_M_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8009d40:	6878      	ldr	r0, [r7, #4]
 8009d42:	f000 f8ae 	bl	8009ea2 <LSM303AGR_M_Check_WhoAmI>
 8009d46:	4603      	mov	r3, r0
 8009d48:	2b01      	cmp	r3, #1
 8009d4a:	d101      	bne.n	8009d50 <LSM303AGR_M_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8009d4c:	2301      	movs	r3, #1
 8009d4e:	e033      	b.n	8009db8 <LSM303AGR_M_Init+0x92>
  }

  /* Operating mode selection - power down */
  if ( LSM303AGR_MAG_W_MD( (void *)handle, LSM303AGR_MAG_MD_IDLE1_MODE ) == MEMS_ERROR )
 8009d50:	2102      	movs	r1, #2
 8009d52:	6878      	ldr	r0, [r7, #4]
 8009d54:	f7ff fee6 	bl	8009b24 <LSM303AGR_MAG_W_MD>
 8009d58:	4603      	mov	r3, r0
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d101      	bne.n	8009d62 <LSM303AGR_M_Init+0x3c>
  {
    return COMPONENT_ERROR;
 8009d5e:	2301      	movs	r3, #1
 8009d60:	e02a      	b.n	8009db8 <LSM303AGR_M_Init+0x92>
  }

  /* Enable BDU */
  if ( LSM303AGR_MAG_W_BDU( (void *)handle, LSM303AGR_MAG_BDU_ENABLED ) == MEMS_ERROR )
 8009d62:	2110      	movs	r1, #16
 8009d64:	6878      	ldr	r0, [r7, #4]
 8009d66:	f7ff feb0 	bl	8009aca <LSM303AGR_MAG_W_BDU>
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d101      	bne.n	8009d74 <LSM303AGR_M_Init+0x4e>
  {
    return COMPONENT_ERROR;
 8009d70:	2301      	movs	r3, #1
 8009d72:	e021      	b.n	8009db8 <LSM303AGR_M_Init+0x92>
  }

  if ( LSM303AGR_M_Set_ODR( handle, ODR_HIGH ) == COMPONENT_ERROR )
 8009d74:	2104      	movs	r1, #4
 8009d76:	6878      	ldr	r0, [r7, #4]
 8009d78:	f000 f988 	bl	800a08c <LSM303AGR_M_Set_ODR>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	2b01      	cmp	r3, #1
 8009d80:	d101      	bne.n	8009d86 <LSM303AGR_M_Init+0x60>
  {
    return COMPONENT_ERROR;
 8009d82:	2301      	movs	r3, #1
 8009d84:	e018      	b.n	8009db8 <LSM303AGR_M_Init+0x92>
  }

  if ( LSM303AGR_M_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 8009d86:	2100      	movs	r1, #0
 8009d88:	6878      	ldr	r0, [r7, #4]
 8009d8a:	f000 fa01 	bl	800a190 <LSM303AGR_M_Set_FS>
 8009d8e:	4603      	mov	r3, r0
 8009d90:	2b01      	cmp	r3, #1
 8009d92:	d101      	bne.n	8009d98 <LSM303AGR_M_Init+0x72>
  {
    return COMPONENT_ERROR;
 8009d94:	2301      	movs	r3, #1
 8009d96:	e00f      	b.n	8009db8 <LSM303AGR_M_Init+0x92>
  }

  if ( LSM303AGR_MAG_W_ST( (void *)handle, LSM303AGR_MAG_ST_DISABLED ) == MEMS_ERROR )
 8009d98:	2100      	movs	r1, #0
 8009d9a:	6878      	ldr	r0, [r7, #4]
 8009d9c:	f7ff ff4d 	bl	8009c3a <LSM303AGR_MAG_W_ST>
 8009da0:	4603      	mov	r3, r0
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d101      	bne.n	8009daa <LSM303AGR_M_Init+0x84>
  {
    return COMPONENT_ERROR;
 8009da6:	2301      	movs	r3, #1
 8009da8:	e006      	b.n	8009db8 <LSM303AGR_M_Init+0x92>
  }

  comboData->isMagInitialized = 1;
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	2201      	movs	r2, #1
 8009dae:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 1;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2201      	movs	r2, #1
 8009db4:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8009db6:	2300      	movs	r3, #0
}
 8009db8:	4618      	mov	r0, r3
 8009dba:	3718      	adds	r7, #24
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	bd80      	pop	{r7, pc}

08009dc0 <LSM303AGR_M_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_DeInit( DrvContextTypeDef *handle )
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b086      	sub	sp, #24
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
  MAGNETO_Data_t *pData = ( MAGNETO_Data_t * )handle->pData;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	689b      	ldr	r3, [r3, #8]
 8009dcc:	617b      	str	r3, [r7, #20]
  LSM303AGR_M_Data_t *pComponentData = ( LSM303AGR_M_Data_t * )pData->pComponentData;
 8009dce:	697b      	ldr	r3, [r7, #20]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	613b      	str	r3, [r7, #16]
  LSM303AGR_Combo_Data_t *comboData = pComponentData->comboData;
 8009dd4:	693b      	ldr	r3, [r7, #16]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	60fb      	str	r3, [r7, #12]

  if ( LSM303AGR_M_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8009dda:	6878      	ldr	r0, [r7, #4]
 8009ddc:	f000 f861 	bl	8009ea2 <LSM303AGR_M_Check_WhoAmI>
 8009de0:	4603      	mov	r3, r0
 8009de2:	2b01      	cmp	r3, #1
 8009de4:	d101      	bne.n	8009dea <LSM303AGR_M_DeInit+0x2a>
  {
    return COMPONENT_ERROR;
 8009de6:	2301      	movs	r3, #1
 8009de8:	e00e      	b.n	8009e08 <LSM303AGR_M_DeInit+0x48>
  }

  /* Disable the component */
  if ( LSM303AGR_M_Sensor_Disable( handle ) == COMPONENT_ERROR )
 8009dea:	6878      	ldr	r0, [r7, #4]
 8009dec:	f000 f82b 	bl	8009e46 <LSM303AGR_M_Sensor_Disable>
 8009df0:	4603      	mov	r3, r0
 8009df2:	2b01      	cmp	r3, #1
 8009df4:	d101      	bne.n	8009dfa <LSM303AGR_M_DeInit+0x3a>
  {
    return COMPONENT_ERROR;
 8009df6:	2301      	movs	r3, #1
 8009df8:	e006      	b.n	8009e08 <LSM303AGR_M_DeInit+0x48>
  }

  comboData->isMagInitialized = 0;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 0;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	2200      	movs	r2, #0
 8009e04:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8009e06:	2300      	movs	r3, #0
}
 8009e08:	4618      	mov	r0, r3
 8009e0a:	3718      	adds	r7, #24
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	bd80      	pop	{r7, pc}

08009e10 <LSM303AGR_M_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Sensor_Enable( DrvContextTypeDef *handle )
{
 8009e10:	b580      	push	{r7, lr}
 8009e12:	b082      	sub	sp, #8
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	6078      	str	r0, [r7, #4]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	799b      	ldrb	r3, [r3, #6]
 8009e1c:	2b01      	cmp	r3, #1
 8009e1e:	d101      	bne.n	8009e24 <LSM303AGR_M_Sensor_Enable+0x14>
  {
    return COMPONENT_OK;
 8009e20:	2300      	movs	r3, #0
 8009e22:	e00c      	b.n	8009e3e <LSM303AGR_M_Sensor_Enable+0x2e>
  }

  /* Operating mode selection */
  if ( LSM303AGR_MAG_W_MD( (void *)handle, LSM303AGR_MAG_MD_CONTINUOS_MODE ) == MEMS_ERROR )
 8009e24:	2100      	movs	r1, #0
 8009e26:	6878      	ldr	r0, [r7, #4]
 8009e28:	f7ff fe7c 	bl	8009b24 <LSM303AGR_MAG_W_MD>
 8009e2c:	4603      	mov	r3, r0
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d101      	bne.n	8009e36 <LSM303AGR_M_Sensor_Enable+0x26>
  {
    return COMPONENT_ERROR;
 8009e32:	2301      	movs	r3, #1
 8009e34:	e003      	b.n	8009e3e <LSM303AGR_M_Sensor_Enable+0x2e>
  }

  handle->isEnabled = 1;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2201      	movs	r2, #1
 8009e3a:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8009e3c:	2300      	movs	r3, #0
}
 8009e3e:	4618      	mov	r0, r3
 8009e40:	3708      	adds	r7, #8
 8009e42:	46bd      	mov	sp, r7
 8009e44:	bd80      	pop	{r7, pc}

08009e46 <LSM303AGR_M_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Sensor_Disable( DrvContextTypeDef *handle )
{
 8009e46:	b580      	push	{r7, lr}
 8009e48:	b082      	sub	sp, #8
 8009e4a:	af00      	add	r7, sp, #0
 8009e4c:	6078      	str	r0, [r7, #4]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	799b      	ldrb	r3, [r3, #6]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d101      	bne.n	8009e5a <LSM303AGR_M_Sensor_Disable+0x14>
  {
    return COMPONENT_OK;
 8009e56:	2300      	movs	r3, #0
 8009e58:	e00c      	b.n	8009e74 <LSM303AGR_M_Sensor_Disable+0x2e>
  }

  /* Operating mode selection - power down */
  if ( LSM303AGR_MAG_W_MD( (void *)handle, LSM303AGR_MAG_MD_IDLE1_MODE ) == MEMS_ERROR )
 8009e5a:	2102      	movs	r1, #2
 8009e5c:	6878      	ldr	r0, [r7, #4]
 8009e5e:	f7ff fe61 	bl	8009b24 <LSM303AGR_MAG_W_MD>
 8009e62:	4603      	mov	r3, r0
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d101      	bne.n	8009e6c <LSM303AGR_M_Sensor_Disable+0x26>
  {
    return COMPONENT_ERROR;
 8009e68:	2301      	movs	r3, #1
 8009e6a:	e003      	b.n	8009e74 <LSM303AGR_M_Sensor_Disable+0x2e>
  }

  handle->isEnabled = 0;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2200      	movs	r2, #0
 8009e70:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8009e72:	2300      	movs	r3, #0
}
 8009e74:	4618      	mov	r0, r3
 8009e76:	3708      	adds	r7, #8
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bd80      	pop	{r7, pc}

08009e7c <LSM303AGR_M_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b082      	sub	sp, #8
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
 8009e84:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LSM303AGR_MAG_R_WHO_AM_I( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 8009e86:	6839      	ldr	r1, [r7, #0]
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f7ff fe01 	bl	8009a90 <LSM303AGR_MAG_R_WHO_AM_I>
 8009e8e:	4603      	mov	r3, r0
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d101      	bne.n	8009e98 <LSM303AGR_M_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 8009e94:	2301      	movs	r3, #1
 8009e96:	e000      	b.n	8009e9a <LSM303AGR_M_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 8009e98:	2300      	movs	r3, #0
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	3708      	adds	r7, #8
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bd80      	pop	{r7, pc}

08009ea2 <LSM303AGR_M_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8009ea2:	b580      	push	{r7, lr}
 8009ea4:	b084      	sub	sp, #16
 8009ea6:	af00      	add	r7, sp, #0
 8009ea8:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 8009eaa:	2300      	movs	r3, #0
 8009eac:	73fb      	strb	r3, [r7, #15]

  if ( LSM303AGR_M_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 8009eae:	f107 030f 	add.w	r3, r7, #15
 8009eb2:	4619      	mov	r1, r3
 8009eb4:	6878      	ldr	r0, [r7, #4]
 8009eb6:	f7ff ffe1 	bl	8009e7c <LSM303AGR_M_Get_WhoAmI>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	2b01      	cmp	r3, #1
 8009ebe:	d101      	bne.n	8009ec4 <LSM303AGR_M_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	e007      	b.n	8009ed4 <LSM303AGR_M_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	781a      	ldrb	r2, [r3, #0]
 8009ec8:	7bfb      	ldrb	r3, [r7, #15]
 8009eca:	429a      	cmp	r2, r3
 8009ecc:	d001      	beq.n	8009ed2 <LSM303AGR_M_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 8009ece:	2301      	movs	r3, #1
 8009ed0:	e000      	b.n	8009ed4 <LSM303AGR_M_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 8009ed2:	2300      	movs	r3, #0
}
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	3710      	adds	r7, #16
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	bd80      	pop	{r7, pc}

08009edc <LSM303AGR_M_Get_Axes>:
 * @param magnetic_field pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *magnetic_field )
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b086      	sub	sp, #24
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
 8009ee4:	6039      	str	r1, [r7, #0]

  int16_t pDataRaw[3];
  float sensitivity = 0;
 8009ee6:	f04f 0300 	mov.w	r3, #0
 8009eea:	60fb      	str	r3, [r7, #12]

  /* Read raw data from LSM303AGR output register. */
  if ( LSM303AGR_M_Get_Axes_Raw( handle, pDataRaw ) == COMPONENT_ERROR )
 8009eec:	f107 0310 	add.w	r3, r7, #16
 8009ef0:	4619      	mov	r1, r3
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	f000 f9b9 	bl	800a26a <LSM303AGR_M_Get_Axes_Raw>
 8009ef8:	4603      	mov	r3, r0
 8009efa:	2b01      	cmp	r3, #1
 8009efc:	d101      	bne.n	8009f02 <LSM303AGR_M_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 8009efe:	2301      	movs	r3, #1
 8009f00:	e03b      	b.n	8009f7a <LSM303AGR_M_Get_Axes+0x9e>
  }

  /* Get LSM303AGR actual sensitivity. */
  if ( LSM303AGR_M_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 8009f02:	f107 030c 	add.w	r3, r7, #12
 8009f06:	4619      	mov	r1, r3
 8009f08:	6878      	ldr	r0, [r7, #4]
 8009f0a:	f000 f85b 	bl	8009fc4 <LSM303AGR_M_Get_Sensitivity>
 8009f0e:	4603      	mov	r3, r0
 8009f10:	2b01      	cmp	r3, #1
 8009f12:	d101      	bne.n	8009f18 <LSM303AGR_M_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 8009f14:	2301      	movs	r3, #1
 8009f16:	e030      	b.n	8009f7a <LSM303AGR_M_Get_Axes+0x9e>
  }

  /* Calculate the data. */
  magnetic_field->AXIS_X = ( int32_t )( pDataRaw[0] * sensitivity );
 8009f18:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8009f1c:	ee07 3a90 	vmov	s15, r3
 8009f20:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009f24:	edd7 7a03 	vldr	s15, [r7, #12]
 8009f28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009f30:	ee17 2a90 	vmov	r2, s15
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	601a      	str	r2, [r3, #0]
  magnetic_field->AXIS_Y = ( int32_t )( pDataRaw[1] * sensitivity );
 8009f38:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009f3c:	ee07 3a90 	vmov	s15, r3
 8009f40:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009f44:	edd7 7a03 	vldr	s15, [r7, #12]
 8009f48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009f50:	ee17 2a90 	vmov	r2, s15
 8009f54:	683b      	ldr	r3, [r7, #0]
 8009f56:	605a      	str	r2, [r3, #4]
  magnetic_field->AXIS_Z = ( int32_t )( pDataRaw[2] * sensitivity );
 8009f58:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8009f5c:	ee07 3a90 	vmov	s15, r3
 8009f60:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009f64:	edd7 7a03 	vldr	s15, [r7, #12]
 8009f68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f6c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009f70:	ee17 2a90 	vmov	r2, s15
 8009f74:	683b      	ldr	r3, [r7, #0]
 8009f76:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 8009f78:	2300      	movs	r3, #0
}
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	3718      	adds	r7, #24
 8009f7e:	46bd      	mov	sp, r7
 8009f80:	bd80      	pop	{r7, pc}

08009f82 <LSM303AGR_M_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 8009f82:	b580      	push	{r7, lr}
 8009f84:	b084      	sub	sp, #16
 8009f86:	af00      	add	r7, sp, #0
 8009f88:	6078      	str	r0, [r7, #4]
 8009f8a:	6039      	str	r1, [r7, #0]

  int16_t pDataRaw[3];

  /* Read raw data from LSM303AGR output register. */
  if ( LSM303AGR_M_Get_Axes_Raw( handle, pDataRaw ) == COMPONENT_ERROR )
 8009f8c:	f107 0308 	add.w	r3, r7, #8
 8009f90:	4619      	mov	r1, r3
 8009f92:	6878      	ldr	r0, [r7, #4]
 8009f94:	f000 f969 	bl	800a26a <LSM303AGR_M_Get_Axes_Raw>
 8009f98:	4603      	mov	r3, r0
 8009f9a:	2b01      	cmp	r3, #1
 8009f9c:	d101      	bne.n	8009fa2 <LSM303AGR_M_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 8009f9e:	2301      	movs	r3, #1
 8009fa0:	e00c      	b.n	8009fbc <LSM303AGR_M_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = pDataRaw[0];
 8009fa2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = pDataRaw[1];
 8009faa:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = pDataRaw[2];
 8009fb2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 8009fba:	2300      	movs	r3, #0
}
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	3710      	adds	r7, #16
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	bd80      	pop	{r7, pc}

08009fc4 <LSM303AGR_M_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written [LSB/gauss]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 8009fc4:	b480      	push	{r7}
 8009fc6:	b083      	sub	sp, #12
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
 8009fcc:	6039      	str	r1, [r7, #0]
  *sensitivity = 1.5f;
 8009fce:	683b      	ldr	r3, [r7, #0]
 8009fd0:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 8009fd4:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 8009fd6:	2300      	movs	r3, #0
}
 8009fd8:	4618      	mov	r0, r3
 8009fda:	370c      	adds	r7, #12
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe2:	4770      	bx	lr

08009fe4 <LSM303AGR_M_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8009fe4:	b580      	push	{r7, lr}
 8009fe6:	b084      	sub	sp, #16
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
 8009fec:	6039      	str	r1, [r7, #0]
  LSM303AGR_MAG_ODR_t odr_low_level;

  if ( LSM303AGR_MAG_R_ODR( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 8009fee:	f107 030f 	add.w	r3, r7, #15
 8009ff2:	4619      	mov	r1, r3
 8009ff4:	6878      	ldr	r0, [r7, #4]
 8009ff6:	f7ff fe04 	bl	8009c02 <LSM303AGR_MAG_R_ODR>
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d101      	bne.n	800a004 <LSM303AGR_M_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 800a000:	2301      	movs	r3, #1
 800a002:	e035      	b.n	800a070 <LSM303AGR_M_Get_ODR+0x8c>
  }

  switch( odr_low_level )
 800a004:	7bfb      	ldrb	r3, [r7, #15]
 800a006:	2b0c      	cmp	r3, #12
 800a008:	d82c      	bhi.n	800a064 <LSM303AGR_M_Get_ODR+0x80>
 800a00a:	a201      	add	r2, pc, #4	@ (adr r2, 800a010 <LSM303AGR_M_Get_ODR+0x2c>)
 800a00c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a010:	0800a045 	.word	0x0800a045
 800a014:	0800a065 	.word	0x0800a065
 800a018:	0800a065 	.word	0x0800a065
 800a01c:	0800a065 	.word	0x0800a065
 800a020:	0800a04d 	.word	0x0800a04d
 800a024:	0800a065 	.word	0x0800a065
 800a028:	0800a065 	.word	0x0800a065
 800a02c:	0800a065 	.word	0x0800a065
 800a030:	0800a055 	.word	0x0800a055
 800a034:	0800a065 	.word	0x0800a065
 800a038:	0800a065 	.word	0x0800a065
 800a03c:	0800a065 	.word	0x0800a065
 800a040:	0800a05d 	.word	0x0800a05d
  {
    case LSM303AGR_MAG_ODR_10Hz:
      *odr = 10.000f;
 800a044:	683b      	ldr	r3, [r7, #0]
 800a046:	4a0c      	ldr	r2, [pc, #48]	@ (800a078 <LSM303AGR_M_Get_ODR+0x94>)
 800a048:	601a      	str	r2, [r3, #0]
      break;
 800a04a:	e010      	b.n	800a06e <LSM303AGR_M_Get_ODR+0x8a>
    case LSM303AGR_MAG_ODR_20Hz:
      *odr = 20.000f;
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	4a0b      	ldr	r2, [pc, #44]	@ (800a07c <LSM303AGR_M_Get_ODR+0x98>)
 800a050:	601a      	str	r2, [r3, #0]
      break;
 800a052:	e00c      	b.n	800a06e <LSM303AGR_M_Get_ODR+0x8a>
    case LSM303AGR_MAG_ODR_50Hz:
      *odr = 50.000f;
 800a054:	683b      	ldr	r3, [r7, #0]
 800a056:	4a0a      	ldr	r2, [pc, #40]	@ (800a080 <LSM303AGR_M_Get_ODR+0x9c>)
 800a058:	601a      	str	r2, [r3, #0]
      break;
 800a05a:	e008      	b.n	800a06e <LSM303AGR_M_Get_ODR+0x8a>
    case LSM303AGR_MAG_ODR_100Hz:
      *odr = 100.000f;
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	4a09      	ldr	r2, [pc, #36]	@ (800a084 <LSM303AGR_M_Get_ODR+0xa0>)
 800a060:	601a      	str	r2, [r3, #0]
      break;
 800a062:	e004      	b.n	800a06e <LSM303AGR_M_Get_ODR+0x8a>
    default:
      *odr = -1.000f;
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	4a08      	ldr	r2, [pc, #32]	@ (800a088 <LSM303AGR_M_Get_ODR+0xa4>)
 800a068:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800a06a:	2301      	movs	r3, #1
 800a06c:	e000      	b.n	800a070 <LSM303AGR_M_Get_ODR+0x8c>
  }
  return COMPONENT_OK;
 800a06e:	2300      	movs	r3, #0
}
 800a070:	4618      	mov	r0, r3
 800a072:	3710      	adds	r7, #16
 800a074:	46bd      	mov	sp, r7
 800a076:	bd80      	pop	{r7, pc}
 800a078:	41200000 	.word	0x41200000
 800a07c:	41a00000 	.word	0x41a00000
 800a080:	42480000 	.word	0x42480000
 800a084:	42c80000 	.word	0x42c80000
 800a088:	bf800000 	.word	0xbf800000

0800a08c <LSM303AGR_M_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800a08c:	b580      	push	{r7, lr}
 800a08e:	b084      	sub	sp, #16
 800a090:	af00      	add	r7, sp, #0
 800a092:	6078      	str	r0, [r7, #4]
 800a094:	460b      	mov	r3, r1
 800a096:	70fb      	strb	r3, [r7, #3]
  LSM303AGR_MAG_ODR_t new_odr;

  switch( odr )
 800a098:	78fb      	ldrb	r3, [r7, #3]
 800a09a:	2b04      	cmp	r3, #4
 800a09c:	d81b      	bhi.n	800a0d6 <LSM303AGR_M_Set_ODR+0x4a>
 800a09e:	a201      	add	r2, pc, #4	@ (adr r2, 800a0a4 <LSM303AGR_M_Set_ODR+0x18>)
 800a0a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0a4:	0800a0b9 	.word	0x0800a0b9
 800a0a8:	0800a0bf 	.word	0x0800a0bf
 800a0ac:	0800a0c5 	.word	0x0800a0c5
 800a0b0:	0800a0cb 	.word	0x0800a0cb
 800a0b4:	0800a0d1 	.word	0x0800a0d1
  {
    case ODR_LOW:
      new_odr = LSM303AGR_MAG_ODR_10Hz;
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	73fb      	strb	r3, [r7, #15]
      break;
 800a0bc:	e00d      	b.n	800a0da <LSM303AGR_M_Set_ODR+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM303AGR_MAG_ODR_20Hz;
 800a0be:	2304      	movs	r3, #4
 800a0c0:	73fb      	strb	r3, [r7, #15]
      break;
 800a0c2:	e00a      	b.n	800a0da <LSM303AGR_M_Set_ODR+0x4e>
    case ODR_MID:
      new_odr = LSM303AGR_MAG_ODR_50Hz;
 800a0c4:	2308      	movs	r3, #8
 800a0c6:	73fb      	strb	r3, [r7, #15]
      break;
 800a0c8:	e007      	b.n	800a0da <LSM303AGR_M_Set_ODR+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM303AGR_MAG_ODR_100Hz;
 800a0ca:	230c      	movs	r3, #12
 800a0cc:	73fb      	strb	r3, [r7, #15]
      break;
 800a0ce:	e004      	b.n	800a0da <LSM303AGR_M_Set_ODR+0x4e>
    case ODR_HIGH:
      new_odr = LSM303AGR_MAG_ODR_100Hz;
 800a0d0:	230c      	movs	r3, #12
 800a0d2:	73fb      	strb	r3, [r7, #15]
      break;
 800a0d4:	e001      	b.n	800a0da <LSM303AGR_M_Set_ODR+0x4e>
    default:
      return COMPONENT_ERROR;
 800a0d6:	2301      	movs	r3, #1
 800a0d8:	e00a      	b.n	800a0f0 <LSM303AGR_M_Set_ODR+0x64>
  }

  if ( LSM303AGR_MAG_W_ODR( (void *)handle, new_odr ) == MEMS_ERROR )
 800a0da:	7bfb      	ldrb	r3, [r7, #15]
 800a0dc:	4619      	mov	r1, r3
 800a0de:	6878      	ldr	r0, [r7, #4]
 800a0e0:	f7ff fd62 	bl	8009ba8 <LSM303AGR_MAG_W_ODR>
 800a0e4:	4603      	mov	r3, r0
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d101      	bne.n	800a0ee <LSM303AGR_M_Set_ODR+0x62>
  {
    return COMPONENT_ERROR;
 800a0ea:	2301      	movs	r3, #1
 800a0ec:	e000      	b.n	800a0f0 <LSM303AGR_M_Set_ODR+0x64>
  }

  return COMPONENT_OK;
 800a0ee:	2300      	movs	r3, #0
}
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	3710      	adds	r7, #16
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	bd80      	pop	{r7, pc}

0800a0f8 <LSM303AGR_M_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b084      	sub	sp, #16
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
 800a100:	ed87 0a00 	vstr	s0, [r7]
  LSM303AGR_MAG_ODR_t new_odr;

  new_odr = ( ( odr <= 10.000f ) ? LSM303AGR_MAG_ODR_10Hz
              : ( odr <= 20.000f ) ? LSM303AGR_MAG_ODR_20Hz
 800a104:	edd7 7a00 	vldr	s15, [r7]
 800a108:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800a10c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a114:	d801      	bhi.n	800a11a <LSM303AGR_M_Set_ODR_Value+0x22>
 800a116:	2300      	movs	r3, #0
 800a118:	e016      	b.n	800a148 <LSM303AGR_M_Set_ODR_Value+0x50>
 800a11a:	edd7 7a00 	vldr	s15, [r7]
 800a11e:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800a122:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a12a:	d801      	bhi.n	800a130 <LSM303AGR_M_Set_ODR_Value+0x38>
 800a12c:	2304      	movs	r3, #4
 800a12e:	e00b      	b.n	800a148 <LSM303AGR_M_Set_ODR_Value+0x50>
 800a130:	edd7 7a00 	vldr	s15, [r7]
 800a134:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 800a168 <LSM303AGR_M_Set_ODR_Value+0x70>
 800a138:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a13c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a140:	d801      	bhi.n	800a146 <LSM303AGR_M_Set_ODR_Value+0x4e>
 800a142:	2308      	movs	r3, #8
 800a144:	e000      	b.n	800a148 <LSM303AGR_M_Set_ODR_Value+0x50>
 800a146:	230c      	movs	r3, #12
  new_odr = ( ( odr <= 10.000f ) ? LSM303AGR_MAG_ODR_10Hz
 800a148:	73fb      	strb	r3, [r7, #15]
              : ( odr <= 50.000f ) ? LSM303AGR_MAG_ODR_50Hz
              :                     LSM303AGR_MAG_ODR_100Hz );

  if ( LSM303AGR_MAG_W_ODR( (void *)handle, new_odr ) == MEMS_ERROR )
 800a14a:	7bfb      	ldrb	r3, [r7, #15]
 800a14c:	4619      	mov	r1, r3
 800a14e:	6878      	ldr	r0, [r7, #4]
 800a150:	f7ff fd2a 	bl	8009ba8 <LSM303AGR_MAG_W_ODR>
 800a154:	4603      	mov	r3, r0
 800a156:	2b00      	cmp	r3, #0
 800a158:	d101      	bne.n	800a15e <LSM303AGR_M_Set_ODR_Value+0x66>
  {
    return COMPONENT_ERROR;
 800a15a:	2301      	movs	r3, #1
 800a15c:	e000      	b.n	800a160 <LSM303AGR_M_Set_ODR_Value+0x68>
  }

  return COMPONENT_OK;
 800a15e:	2300      	movs	r3, #0
}
 800a160:	4618      	mov	r0, r3
 800a162:	3710      	adds	r7, #16
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}
 800a168:	42480000 	.word	0x42480000

0800a16c <LSM303AGR_M_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 800a16c:	b480      	push	{r7}
 800a16e:	b083      	sub	sp, #12
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
 800a174:	6039      	str	r1, [r7, #0]
  *fullScale = 50.0f;
 800a176:	683b      	ldr	r3, [r7, #0]
 800a178:	4a04      	ldr	r2, [pc, #16]	@ (800a18c <LSM303AGR_M_Get_FS+0x20>)
 800a17a:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 800a17c:	2300      	movs	r3, #0
}
 800a17e:	4618      	mov	r0, r3
 800a180:	370c      	adds	r7, #12
 800a182:	46bd      	mov	sp, r7
 800a184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a188:	4770      	bx	lr
 800a18a:	bf00      	nop
 800a18c:	42480000 	.word	0x42480000

0800a190 <LSM303AGR_M_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 800a190:	b480      	push	{r7}
 800a192:	b083      	sub	sp, #12
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
 800a198:	460b      	mov	r3, r1
 800a19a:	70fb      	strb	r3, [r7, #3]
  return COMPONENT_OK;
 800a19c:	2300      	movs	r3, #0
}
 800a19e:	4618      	mov	r0, r3
 800a1a0:	370c      	adds	r7, #12
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a8:	4770      	bx	lr

0800a1aa <LSM303AGR_M_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 800a1aa:	b480      	push	{r7}
 800a1ac:	b083      	sub	sp, #12
 800a1ae:	af00      	add	r7, sp, #0
 800a1b0:	6078      	str	r0, [r7, #4]
 800a1b2:	ed87 0a00 	vstr	s0, [r7]
  return COMPONENT_OK;
 800a1b6:	2300      	movs	r3, #0
}
 800a1b8:	4618      	mov	r0, r3
 800a1ba:	370c      	adds	r7, #12
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c2:	4770      	bx	lr

0800a1c4 <LSM303AGR_M_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b084      	sub	sp, #16
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	60f8      	str	r0, [r7, #12]
 800a1cc:	460b      	mov	r3, r1
 800a1ce:	607a      	str	r2, [r7, #4]
 800a1d0:	72fb      	strb	r3, [r7, #11]

  if ( LSM303AGR_MAG_ReadReg( (void *)handle, reg, data, 1 ) == MEMS_ERROR )
 800a1d2:	7af9      	ldrb	r1, [r7, #11]
 800a1d4:	2301      	movs	r3, #1
 800a1d6:	687a      	ldr	r2, [r7, #4]
 800a1d8:	68f8      	ldr	r0, [r7, #12]
 800a1da:	f7ff fc3f 	bl	8009a5c <LSM303AGR_MAG_ReadReg>
 800a1de:	4603      	mov	r3, r0
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d101      	bne.n	800a1e8 <LSM303AGR_M_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	e000      	b.n	800a1ea <LSM303AGR_M_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800a1e8:	2300      	movs	r3, #0
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	3710      	adds	r7, #16
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bd80      	pop	{r7, pc}

0800a1f2 <LSM303AGR_M_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 800a1f2:	b580      	push	{r7, lr}
 800a1f4:	b082      	sub	sp, #8
 800a1f6:	af00      	add	r7, sp, #0
 800a1f8:	6078      	str	r0, [r7, #4]
 800a1fa:	460b      	mov	r3, r1
 800a1fc:	70fb      	strb	r3, [r7, #3]
 800a1fe:	4613      	mov	r3, r2
 800a200:	70bb      	strb	r3, [r7, #2]

  if ( LSM303AGR_MAG_WriteReg( (void *)handle, reg, &data, 1 ) == MEMS_ERROR )
 800a202:	1cba      	adds	r2, r7, #2
 800a204:	78f9      	ldrb	r1, [r7, #3]
 800a206:	2301      	movs	r3, #1
 800a208:	6878      	ldr	r0, [r7, #4]
 800a20a:	f7ff fc0d 	bl	8009a28 <LSM303AGR_MAG_WriteReg>
 800a20e:	4603      	mov	r3, r0
 800a210:	2b00      	cmp	r3, #0
 800a212:	d101      	bne.n	800a218 <LSM303AGR_M_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 800a214:	2301      	movs	r3, #1
 800a216:	e000      	b.n	800a21a <LSM303AGR_M_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800a218:	2300      	movs	r3, #0
}
 800a21a:	4618      	mov	r0, r3
 800a21c:	3708      	adds	r7, #8
 800a21e:	46bd      	mov	sp, r7
 800a220:	bd80      	pop	{r7, pc}

0800a222 <LSM303AGR_M_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800a222:	b580      	push	{r7, lr}
 800a224:	b084      	sub	sp, #16
 800a226:	af00      	add	r7, sp, #0
 800a228:	6078      	str	r0, [r7, #4]
 800a22a:	6039      	str	r1, [r7, #0]

  LSM303AGR_MAG_ZYXDA_t status_raw;

  if ( LSM303AGR_MAG_R_ZYXDA( (void *)handle, &status_raw ) == MEMS_ERROR )
 800a22c:	f107 030f 	add.w	r3, r7, #15
 800a230:	4619      	mov	r1, r3
 800a232:	6878      	ldr	r0, [r7, #4]
 800a234:	f7ff fd5b 	bl	8009cee <LSM303AGR_MAG_R_ZYXDA>
 800a238:	4603      	mov	r3, r0
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d101      	bne.n	800a242 <LSM303AGR_M_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 800a23e:	2301      	movs	r3, #1
 800a240:	e00f      	b.n	800a262 <LSM303AGR_M_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 800a242:	7bfb      	ldrb	r3, [r7, #15]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d005      	beq.n	800a254 <LSM303AGR_M_Get_DRDY_Status+0x32>
 800a248:	2b08      	cmp	r3, #8
 800a24a:	d107      	bne.n	800a25c <LSM303AGR_M_Get_DRDY_Status+0x3a>
  {
    case LSM303AGR_MAG_ZYXDA_EV_ON:
      *status = 1;
 800a24c:	683b      	ldr	r3, [r7, #0]
 800a24e:	2201      	movs	r2, #1
 800a250:	701a      	strb	r2, [r3, #0]
      break;
 800a252:	e005      	b.n	800a260 <LSM303AGR_M_Get_DRDY_Status+0x3e>
    case LSM303AGR_MAG_ZYXDA_EV_OFF:
      *status = 0;
 800a254:	683b      	ldr	r3, [r7, #0]
 800a256:	2200      	movs	r2, #0
 800a258:	701a      	strb	r2, [r3, #0]
      break;
 800a25a:	e001      	b.n	800a260 <LSM303AGR_M_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800a25c:	2301      	movs	r3, #1
 800a25e:	e000      	b.n	800a262 <LSM303AGR_M_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 800a260:	2300      	movs	r3, #0
}
 800a262:	4618      	mov	r0, r3
 800a264:	3710      	adds	r7, #16
 800a266:	46bd      	mov	sp, r7
 800a268:	bd80      	pop	{r7, pc}

0800a26a <LSM303AGR_M_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_M_Get_Axes_Raw( DrvContextTypeDef *handle, int16_t* pData )
{
 800a26a:	b580      	push	{r7, lr}
 800a26c:	b086      	sub	sp, #24
 800a26e:	af00      	add	r7, sp, #0
 800a270:	6078      	str	r0, [r7, #4]
 800a272:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 800a274:	f107 030c 	add.w	r3, r7, #12
 800a278:	2200      	movs	r2, #0
 800a27a:	601a      	str	r2, [r3, #0]
 800a27c:	809a      	strh	r2, [r3, #4]
  int16_t *regValueInt16;

  /* Read output registers from LSM303AGR_MAG_OUTX_L to LSM303AGR_MAG_OUTZ_H. */
  if ( LSM303AGR_MAG_Get_Raw_Magnetic( (void *)handle, regValue ) == MEMS_ERROR )
 800a27e:	f107 030c 	add.w	r3, r7, #12
 800a282:	4619      	mov	r1, r3
 800a284:	6878      	ldr	r0, [r7, #4]
 800a286:	f7ff fc7a 	bl	8009b7e <LSM303AGR_MAG_Get_Raw_Magnetic>
 800a28a:	4603      	mov	r3, r0
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d101      	bne.n	800a294 <LSM303AGR_M_Get_Axes_Raw+0x2a>
  {
    return COMPONENT_ERROR;
 800a290:	2301      	movs	r3, #1
 800a292:	e014      	b.n	800a2be <LSM303AGR_M_Get_Axes_Raw+0x54>
  }

  regValueInt16 = (int16_t *)regValue;
 800a294:	f107 030c 	add.w	r3, r7, #12
 800a298:	617b      	str	r3, [r7, #20]

  /* Format the data. */
  pData[0] = regValueInt16[0];
 800a29a:	697b      	ldr	r3, [r7, #20]
 800a29c:	f9b3 2000 	ldrsh.w	r2, [r3]
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	801a      	strh	r2, [r3, #0]
  pData[1] = regValueInt16[1];
 800a2a4:	683b      	ldr	r3, [r7, #0]
 800a2a6:	3302      	adds	r3, #2
 800a2a8:	697a      	ldr	r2, [r7, #20]
 800a2aa:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 800a2ae:	801a      	strh	r2, [r3, #0]
  pData[2] = regValueInt16[2];
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	3304      	adds	r3, #4
 800a2b4:	697a      	ldr	r2, [r7, #20]
 800a2b6:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800a2ba:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 800a2bc:	2300      	movs	r3, #0
}
 800a2be:	4618      	mov	r0, r3
 800a2c0:	3718      	adds	r7, #24
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}

0800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>:
* Input				: Register Address
* Output			: Data REad
* Return			: None
*******************************************************************************/
status_t LSM6DSM_ACC_GYRO_ReadReg(void *handle, u8_t Reg, u8_t* Data) 
{
 800a2c6:	b580      	push	{r7, lr}
 800a2c8:	b084      	sub	sp, #16
 800a2ca:	af00      	add	r7, sp, #0
 800a2cc:	60f8      	str	r0, [r7, #12]
 800a2ce:	460b      	mov	r3, r1
 800a2d0:	607a      	str	r2, [r7, #4]
 800a2d2:	72fb      	strb	r3, [r7, #11]
  
  if (Sensor_IO_Read(handle, Reg, Data, 1))
 800a2d4:	7af9      	ldrb	r1, [r7, #11]
 800a2d6:	2301      	movs	r3, #1
 800a2d8:	687a      	ldr	r2, [r7, #4]
 800a2da:	68f8      	ldr	r0, [r7, #12]
 800a2dc:	f004 fd13 	bl	800ed06 <Sensor_IO_Read>
 800a2e0:	4603      	mov	r3, r0
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d001      	beq.n	800a2ea <LSM6DSM_ACC_GYRO_ReadReg+0x24>
  {
    return MEMS_ERROR;
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	e000      	b.n	800a2ec <LSM6DSM_ACC_GYRO_ReadReg+0x26>
  }
  else
  {
    return MEMS_SUCCESS;
 800a2ea:	2301      	movs	r3, #1
  }
}
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	3710      	adds	r7, #16
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	bd80      	pop	{r7, pc}

0800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>:
* Input				: Register Address, Data to be written
* Output			: None
* Return			: None
*******************************************************************************/
status_t LSM6DSM_ACC_GYRO_WriteReg(void *handle, u8_t Reg, u8_t Data)
{
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b082      	sub	sp, #8
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
 800a2fc:	460b      	mov	r3, r1
 800a2fe:	70fb      	strb	r3, [r7, #3]
 800a300:	4613      	mov	r3, r2
 800a302:	70bb      	strb	r3, [r7, #2]
  if (Sensor_IO_Write(handle, Reg, &Data, 1))
 800a304:	1cba      	adds	r2, r7, #2
 800a306:	78f9      	ldrb	r1, [r7, #3]
 800a308:	2301      	movs	r3, #1
 800a30a:	6878      	ldr	r0, [r7, #4]
 800a30c:	f004 fca0 	bl	800ec50 <Sensor_IO_Write>
 800a310:	4603      	mov	r3, r0
 800a312:	2b00      	cmp	r3, #0
 800a314:	d001      	beq.n	800a31a <LSM6DSM_ACC_GYRO_WriteReg+0x26>
  {
    return MEMS_ERROR;
 800a316:	2300      	movs	r3, #0
 800a318:	e000      	b.n	800a31c <LSM6DSM_ACC_GYRO_WriteReg+0x28>
  }
  else
  {
    return MEMS_SUCCESS;
 800a31a:	2301      	movs	r3, #1
  }
}
 800a31c:	4618      	mov	r0, r3
 800a31e:	3708      	adds	r7, #8
 800a320:	46bd      	mov	sp, r7
 800a322:	bd80      	pop	{r7, pc}

0800a324 <LSM6DSM_ACC_GYRO_W_EmbeddedAccess>:
* Input          : LSM6DSM_ACC_GYRO_EMB_ACC_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_EmbeddedAccess(void *handle, LSM6DSM_ACC_GYRO_EMB_ACC_t newValue)
{
 800a324:	b580      	push	{r7, lr}
 800a326:	b084      	sub	sp, #16
 800a328:	af00      	add	r7, sp, #0
 800a32a:	6078      	str	r0, [r7, #4]
 800a32c:	460b      	mov	r3, r1
 800a32e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_FUNC_CFG_ACCESS, &value) )
 800a330:	f107 030f 	add.w	r3, r7, #15
 800a334:	461a      	mov	r2, r3
 800a336:	2101      	movs	r1, #1
 800a338:	6878      	ldr	r0, [r7, #4]
 800a33a:	f7ff ffc4 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a33e:	4603      	mov	r3, r0
 800a340:	2b00      	cmp	r3, #0
 800a342:	d101      	bne.n	800a348 <LSM6DSM_ACC_GYRO_W_EmbeddedAccess+0x24>
    return MEMS_ERROR;
 800a344:	2300      	movs	r3, #0
 800a346:	e015      	b.n	800a374 <LSM6DSM_ACC_GYRO_W_EmbeddedAccess+0x50>

  value &= ~LSM6DSM_ACC_GYRO_EMB_ACC_MASK; 
 800a348:	7bfb      	ldrb	r3, [r7, #15]
 800a34a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a34e:	b2db      	uxtb	r3, r3
 800a350:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a352:	7bfa      	ldrb	r2, [r7, #15]
 800a354:	78fb      	ldrb	r3, [r7, #3]
 800a356:	4313      	orrs	r3, r2
 800a358:	b2db      	uxtb	r3, r3
 800a35a:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_FUNC_CFG_ACCESS, value) )
 800a35c:	7bfb      	ldrb	r3, [r7, #15]
 800a35e:	461a      	mov	r2, r3
 800a360:	2101      	movs	r1, #1
 800a362:	6878      	ldr	r0, [r7, #4]
 800a364:	f7ff ffc6 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800a368:	4603      	mov	r3, r0
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d101      	bne.n	800a372 <LSM6DSM_ACC_GYRO_W_EmbeddedAccess+0x4e>
    return MEMS_ERROR;
 800a36e:	2300      	movs	r3, #0
 800a370:	e000      	b.n	800a374 <LSM6DSM_ACC_GYRO_W_EmbeddedAccess+0x50>

  return MEMS_SUCCESS;
 800a372:	2301      	movs	r3, #1
}
 800a374:	4618      	mov	r0, r3
 800a376:	3710      	adds	r7, #16
 800a378:	46bd      	mov	sp, r7
 800a37a:	bd80      	pop	{r7, pc}

0800a37c <LSM6DSM_ACC_GYRO_W_FIFO_MODE>:
* Input          : LSM6DSM_ACC_GYRO_FIFO_MODE_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_FIFO_MODE(void *handle, LSM6DSM_ACC_GYRO_FIFO_MODE_t newValue)
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b084      	sub	sp, #16
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
 800a384:	460b      	mov	r3, r1
 800a386:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_FIFO_CTRL5, &value) )
 800a388:	f107 030f 	add.w	r3, r7, #15
 800a38c:	461a      	mov	r2, r3
 800a38e:	210a      	movs	r1, #10
 800a390:	6878      	ldr	r0, [r7, #4]
 800a392:	f7ff ff98 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a396:	4603      	mov	r3, r0
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d101      	bne.n	800a3a0 <LSM6DSM_ACC_GYRO_W_FIFO_MODE+0x24>
    return MEMS_ERROR;
 800a39c:	2300      	movs	r3, #0
 800a39e:	e015      	b.n	800a3cc <LSM6DSM_ACC_GYRO_W_FIFO_MODE+0x50>

  value &= ~LSM6DSM_ACC_GYRO_FIFO_MODE_MASK; 
 800a3a0:	7bfb      	ldrb	r3, [r7, #15]
 800a3a2:	f023 0307 	bic.w	r3, r3, #7
 800a3a6:	b2db      	uxtb	r3, r3
 800a3a8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a3aa:	7bfa      	ldrb	r2, [r7, #15]
 800a3ac:	78fb      	ldrb	r3, [r7, #3]
 800a3ae:	4313      	orrs	r3, r2
 800a3b0:	b2db      	uxtb	r3, r3
 800a3b2:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_FIFO_CTRL5, value) )
 800a3b4:	7bfb      	ldrb	r3, [r7, #15]
 800a3b6:	461a      	mov	r2, r3
 800a3b8:	210a      	movs	r1, #10
 800a3ba:	6878      	ldr	r0, [r7, #4]
 800a3bc:	f7ff ff9a 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800a3c0:	4603      	mov	r3, r0
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d101      	bne.n	800a3ca <LSM6DSM_ACC_GYRO_W_FIFO_MODE+0x4e>
    return MEMS_ERROR;
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	e000      	b.n	800a3cc <LSM6DSM_ACC_GYRO_W_FIFO_MODE+0x50>

  return MEMS_SUCCESS;
 800a3ca:	2301      	movs	r3, #1
}
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	3710      	adds	r7, #16
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	bd80      	pop	{r7, pc}

0800a3d4 <LSM6DSM_ACC_GYRO_W_STEP_DELTA_on_INT2>:
* Input          : LSM6DSM_ACC_GYRO_INT2_STEP_DELTA_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_STEP_DELTA_on_INT2(void *handle, LSM6DSM_ACC_GYRO_INT2_STEP_DELTA_t newValue)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b084      	sub	sp, #16
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]
 800a3dc:	460b      	mov	r3, r1
 800a3de:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_INT2_CTRL, &value) )
 800a3e0:	f107 030f 	add.w	r3, r7, #15
 800a3e4:	461a      	mov	r2, r3
 800a3e6:	210e      	movs	r1, #14
 800a3e8:	6878      	ldr	r0, [r7, #4]
 800a3ea:	f7ff ff6c 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d101      	bne.n	800a3f8 <LSM6DSM_ACC_GYRO_W_STEP_DELTA_on_INT2+0x24>
    return MEMS_ERROR;
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	e015      	b.n	800a424 <LSM6DSM_ACC_GYRO_W_STEP_DELTA_on_INT2+0x50>

  value &= ~LSM6DSM_ACC_GYRO_INT2_STEP_DELTA_MASK; 
 800a3f8:	7bfb      	ldrb	r3, [r7, #15]
 800a3fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a3fe:	b2db      	uxtb	r3, r3
 800a400:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a402:	7bfa      	ldrb	r2, [r7, #15]
 800a404:	78fb      	ldrb	r3, [r7, #3]
 800a406:	4313      	orrs	r3, r2
 800a408:	b2db      	uxtb	r3, r3
 800a40a:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_INT2_CTRL, value) )
 800a40c:	7bfb      	ldrb	r3, [r7, #15]
 800a40e:	461a      	mov	r2, r3
 800a410:	210e      	movs	r1, #14
 800a412:	6878      	ldr	r0, [r7, #4]
 800a414:	f7ff ff6e 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800a418:	4603      	mov	r3, r0
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d101      	bne.n	800a422 <LSM6DSM_ACC_GYRO_W_STEP_DELTA_on_INT2+0x4e>
    return MEMS_ERROR;
 800a41e:	2300      	movs	r3, #0
 800a420:	e000      	b.n	800a424 <LSM6DSM_ACC_GYRO_W_STEP_DELTA_on_INT2+0x50>

  return MEMS_SUCCESS;
 800a422:	2301      	movs	r3, #1
}
 800a424:	4618      	mov	r0, r3
 800a426:	3710      	adds	r7, #16
 800a428:	46bd      	mov	sp, r7
 800a42a:	bd80      	pop	{r7, pc}

0800a42c <LSM6DSM_ACC_GYRO_R_WHO_AM_I>:
* Output         : Status of WHO_AM_I_BIT 
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_WHO_AM_I(void *handle, u8_t *value)
{
 800a42c:	b580      	push	{r7, lr}
 800a42e:	b082      	sub	sp, #8
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
 800a434:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_WHO_AM_I_REG, (u8_t *)value) )
 800a436:	683a      	ldr	r2, [r7, #0]
 800a438:	210f      	movs	r1, #15
 800a43a:	6878      	ldr	r0, [r7, #4]
 800a43c:	f7ff ff43 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a440:	4603      	mov	r3, r0
 800a442:	2b00      	cmp	r3, #0
 800a444:	d101      	bne.n	800a44a <LSM6DSM_ACC_GYRO_R_WHO_AM_I+0x1e>
    return MEMS_ERROR;
 800a446:	2300      	movs	r3, #0
 800a448:	e008      	b.n	800a45c <LSM6DSM_ACC_GYRO_R_WHO_AM_I+0x30>

  *value &= LSM6DSM_ACC_GYRO_WHO_AM_I_BIT_MASK; //coerce	
 800a44a:	683b      	ldr	r3, [r7, #0]
 800a44c:	781a      	ldrb	r2, [r3, #0]
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	701a      	strb	r2, [r3, #0]
  *value = *value >> LSM6DSM_ACC_GYRO_WHO_AM_I_BIT_POSITION; //mask	
 800a452:	683b      	ldr	r3, [r7, #0]
 800a454:	781a      	ldrb	r2, [r3, #0]
 800a456:	683b      	ldr	r3, [r7, #0]
 800a458:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a45a:	2301      	movs	r3, #1
}
 800a45c:	4618      	mov	r0, r3
 800a45e:	3708      	adds	r7, #8
 800a460:	46bd      	mov	sp, r7
 800a462:	bd80      	pop	{r7, pc}

0800a464 <LSM6DSM_ACC_GYRO_W_FS_XL>:
* Input          : LSM6DSM_ACC_GYRO_FS_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_FS_XL(void *handle, LSM6DSM_ACC_GYRO_FS_XL_t newValue)
{
 800a464:	b580      	push	{r7, lr}
 800a466:	b084      	sub	sp, #16
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
 800a46c:	460b      	mov	r3, r1
 800a46e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL1_XL, &value) )
 800a470:	f107 030f 	add.w	r3, r7, #15
 800a474:	461a      	mov	r2, r3
 800a476:	2110      	movs	r1, #16
 800a478:	6878      	ldr	r0, [r7, #4]
 800a47a:	f7ff ff24 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a47e:	4603      	mov	r3, r0
 800a480:	2b00      	cmp	r3, #0
 800a482:	d101      	bne.n	800a488 <LSM6DSM_ACC_GYRO_W_FS_XL+0x24>
    return MEMS_ERROR;
 800a484:	2300      	movs	r3, #0
 800a486:	e015      	b.n	800a4b4 <LSM6DSM_ACC_GYRO_W_FS_XL+0x50>

  value &= ~LSM6DSM_ACC_GYRO_FS_XL_MASK; 
 800a488:	7bfb      	ldrb	r3, [r7, #15]
 800a48a:	f023 030c 	bic.w	r3, r3, #12
 800a48e:	b2db      	uxtb	r3, r3
 800a490:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a492:	7bfa      	ldrb	r2, [r7, #15]
 800a494:	78fb      	ldrb	r3, [r7, #3]
 800a496:	4313      	orrs	r3, r2
 800a498:	b2db      	uxtb	r3, r3
 800a49a:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL1_XL, value) )
 800a49c:	7bfb      	ldrb	r3, [r7, #15]
 800a49e:	461a      	mov	r2, r3
 800a4a0:	2110      	movs	r1, #16
 800a4a2:	6878      	ldr	r0, [r7, #4]
 800a4a4:	f7ff ff26 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800a4a8:	4603      	mov	r3, r0
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d101      	bne.n	800a4b2 <LSM6DSM_ACC_GYRO_W_FS_XL+0x4e>
    return MEMS_ERROR;
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	e000      	b.n	800a4b4 <LSM6DSM_ACC_GYRO_W_FS_XL+0x50>

  return MEMS_SUCCESS;
 800a4b2:	2301      	movs	r3, #1
}
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	3710      	adds	r7, #16
 800a4b8:	46bd      	mov	sp, r7
 800a4ba:	bd80      	pop	{r7, pc}

0800a4bc <LSM6DSM_ACC_GYRO_R_FS_XL>:
* Output         : Status of FS_XL see LSM6DSM_ACC_GYRO_FS_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_FS_XL(void *handle, LSM6DSM_ACC_GYRO_FS_XL_t *value)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b082      	sub	sp, #8
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
 800a4c4:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL1_XL, (u8_t *)value) )
 800a4c6:	683a      	ldr	r2, [r7, #0]
 800a4c8:	2110      	movs	r1, #16
 800a4ca:	6878      	ldr	r0, [r7, #4]
 800a4cc:	f7ff fefb 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a4d0:	4603      	mov	r3, r0
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d101      	bne.n	800a4da <LSM6DSM_ACC_GYRO_R_FS_XL+0x1e>
    return MEMS_ERROR;
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	e007      	b.n	800a4ea <LSM6DSM_ACC_GYRO_R_FS_XL+0x2e>

  *value &= LSM6DSM_ACC_GYRO_FS_XL_MASK; //mask
 800a4da:	683b      	ldr	r3, [r7, #0]
 800a4dc:	781b      	ldrb	r3, [r3, #0]
 800a4de:	f003 030c 	and.w	r3, r3, #12
 800a4e2:	b2da      	uxtb	r2, r3
 800a4e4:	683b      	ldr	r3, [r7, #0]
 800a4e6:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a4e8:	2301      	movs	r3, #1
}
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	3708      	adds	r7, #8
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	bd80      	pop	{r7, pc}

0800a4f2 <LSM6DSM_ACC_GYRO_W_ODR_XL>:
* Input          : LSM6DSM_ACC_GYRO_ODR_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_ODR_XL(void *handle, LSM6DSM_ACC_GYRO_ODR_XL_t newValue)
{
 800a4f2:	b580      	push	{r7, lr}
 800a4f4:	b084      	sub	sp, #16
 800a4f6:	af00      	add	r7, sp, #0
 800a4f8:	6078      	str	r0, [r7, #4]
 800a4fa:	460b      	mov	r3, r1
 800a4fc:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL1_XL, &value) )
 800a4fe:	f107 030f 	add.w	r3, r7, #15
 800a502:	461a      	mov	r2, r3
 800a504:	2110      	movs	r1, #16
 800a506:	6878      	ldr	r0, [r7, #4]
 800a508:	f7ff fedd 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a50c:	4603      	mov	r3, r0
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d101      	bne.n	800a516 <LSM6DSM_ACC_GYRO_W_ODR_XL+0x24>
    return MEMS_ERROR;
 800a512:	2300      	movs	r3, #0
 800a514:	e015      	b.n	800a542 <LSM6DSM_ACC_GYRO_W_ODR_XL+0x50>

  value &= ~LSM6DSM_ACC_GYRO_ODR_XL_MASK; 
 800a516:	7bfb      	ldrb	r3, [r7, #15]
 800a518:	f003 030f 	and.w	r3, r3, #15
 800a51c:	b2db      	uxtb	r3, r3
 800a51e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a520:	7bfa      	ldrb	r2, [r7, #15]
 800a522:	78fb      	ldrb	r3, [r7, #3]
 800a524:	4313      	orrs	r3, r2
 800a526:	b2db      	uxtb	r3, r3
 800a528:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL1_XL, value) )
 800a52a:	7bfb      	ldrb	r3, [r7, #15]
 800a52c:	461a      	mov	r2, r3
 800a52e:	2110      	movs	r1, #16
 800a530:	6878      	ldr	r0, [r7, #4]
 800a532:	f7ff fedf 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800a536:	4603      	mov	r3, r0
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d101      	bne.n	800a540 <LSM6DSM_ACC_GYRO_W_ODR_XL+0x4e>
    return MEMS_ERROR;
 800a53c:	2300      	movs	r3, #0
 800a53e:	e000      	b.n	800a542 <LSM6DSM_ACC_GYRO_W_ODR_XL+0x50>

  return MEMS_SUCCESS;
 800a540:	2301      	movs	r3, #1
}
 800a542:	4618      	mov	r0, r3
 800a544:	3710      	adds	r7, #16
 800a546:	46bd      	mov	sp, r7
 800a548:	bd80      	pop	{r7, pc}

0800a54a <LSM6DSM_ACC_GYRO_R_ODR_XL>:
* Output         : Status of ODR_XL see LSM6DSM_ACC_GYRO_ODR_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_ODR_XL(void *handle, LSM6DSM_ACC_GYRO_ODR_XL_t *value)
{
 800a54a:	b580      	push	{r7, lr}
 800a54c:	b082      	sub	sp, #8
 800a54e:	af00      	add	r7, sp, #0
 800a550:	6078      	str	r0, [r7, #4]
 800a552:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL1_XL, (u8_t *)value) )
 800a554:	683a      	ldr	r2, [r7, #0]
 800a556:	2110      	movs	r1, #16
 800a558:	6878      	ldr	r0, [r7, #4]
 800a55a:	f7ff feb4 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a55e:	4603      	mov	r3, r0
 800a560:	2b00      	cmp	r3, #0
 800a562:	d101      	bne.n	800a568 <LSM6DSM_ACC_GYRO_R_ODR_XL+0x1e>
    return MEMS_ERROR;
 800a564:	2300      	movs	r3, #0
 800a566:	e007      	b.n	800a578 <LSM6DSM_ACC_GYRO_R_ODR_XL+0x2e>

  *value &= LSM6DSM_ACC_GYRO_ODR_XL_MASK; //mask
 800a568:	683b      	ldr	r3, [r7, #0]
 800a56a:	781b      	ldrb	r3, [r3, #0]
 800a56c:	f023 030f 	bic.w	r3, r3, #15
 800a570:	b2da      	uxtb	r2, r3
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a576:	2301      	movs	r3, #1
}
 800a578:	4618      	mov	r0, r3
 800a57a:	3708      	adds	r7, #8
 800a57c:	46bd      	mov	sp, r7
 800a57e:	bd80      	pop	{r7, pc}

0800a580 <LSM6DSM_ACC_GYRO_W_FS_125>:
* Input          : LSM6DSM_ACC_GYRO_FS_125_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_FS_125(void *handle, LSM6DSM_ACC_GYRO_FS_125_t newValue)
{
 800a580:	b580      	push	{r7, lr}
 800a582:	b084      	sub	sp, #16
 800a584:	af00      	add	r7, sp, #0
 800a586:	6078      	str	r0, [r7, #4]
 800a588:	460b      	mov	r3, r1
 800a58a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL2_G, &value) )
 800a58c:	f107 030f 	add.w	r3, r7, #15
 800a590:	461a      	mov	r2, r3
 800a592:	2111      	movs	r1, #17
 800a594:	6878      	ldr	r0, [r7, #4]
 800a596:	f7ff fe96 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a59a:	4603      	mov	r3, r0
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d101      	bne.n	800a5a4 <LSM6DSM_ACC_GYRO_W_FS_125+0x24>
    return MEMS_ERROR;
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	e015      	b.n	800a5d0 <LSM6DSM_ACC_GYRO_W_FS_125+0x50>

  value &= ~LSM6DSM_ACC_GYRO_FS_125_MASK; 
 800a5a4:	7bfb      	ldrb	r3, [r7, #15]
 800a5a6:	f023 0302 	bic.w	r3, r3, #2
 800a5aa:	b2db      	uxtb	r3, r3
 800a5ac:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a5ae:	7bfa      	ldrb	r2, [r7, #15]
 800a5b0:	78fb      	ldrb	r3, [r7, #3]
 800a5b2:	4313      	orrs	r3, r2
 800a5b4:	b2db      	uxtb	r3, r3
 800a5b6:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL2_G, value) )
 800a5b8:	7bfb      	ldrb	r3, [r7, #15]
 800a5ba:	461a      	mov	r2, r3
 800a5bc:	2111      	movs	r1, #17
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	f7ff fe98 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800a5c4:	4603      	mov	r3, r0
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d101      	bne.n	800a5ce <LSM6DSM_ACC_GYRO_W_FS_125+0x4e>
    return MEMS_ERROR;
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	e000      	b.n	800a5d0 <LSM6DSM_ACC_GYRO_W_FS_125+0x50>

  return MEMS_SUCCESS;
 800a5ce:	2301      	movs	r3, #1
}
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	3710      	adds	r7, #16
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	bd80      	pop	{r7, pc}

0800a5d8 <LSM6DSM_ACC_GYRO_R_FS_125>:
* Output         : Status of FS_125 see LSM6DSM_ACC_GYRO_FS_125_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_FS_125(void *handle, LSM6DSM_ACC_GYRO_FS_125_t *value)
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b082      	sub	sp, #8
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]
 800a5e0:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL2_G, (u8_t *)value) )
 800a5e2:	683a      	ldr	r2, [r7, #0]
 800a5e4:	2111      	movs	r1, #17
 800a5e6:	6878      	ldr	r0, [r7, #4]
 800a5e8:	f7ff fe6d 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a5ec:	4603      	mov	r3, r0
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d101      	bne.n	800a5f6 <LSM6DSM_ACC_GYRO_R_FS_125+0x1e>
    return MEMS_ERROR;
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	e007      	b.n	800a606 <LSM6DSM_ACC_GYRO_R_FS_125+0x2e>

  *value &= LSM6DSM_ACC_GYRO_FS_125_MASK; //mask
 800a5f6:	683b      	ldr	r3, [r7, #0]
 800a5f8:	781b      	ldrb	r3, [r3, #0]
 800a5fa:	f003 0302 	and.w	r3, r3, #2
 800a5fe:	b2da      	uxtb	r2, r3
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a604:	2301      	movs	r3, #1
}
 800a606:	4618      	mov	r0, r3
 800a608:	3708      	adds	r7, #8
 800a60a:	46bd      	mov	sp, r7
 800a60c:	bd80      	pop	{r7, pc}

0800a60e <LSM6DSM_ACC_GYRO_W_FS_G>:
* Input          : LSM6DSM_ACC_GYRO_FS_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_FS_G(void *handle, LSM6DSM_ACC_GYRO_FS_G_t newValue)
{
 800a60e:	b580      	push	{r7, lr}
 800a610:	b084      	sub	sp, #16
 800a612:	af00      	add	r7, sp, #0
 800a614:	6078      	str	r0, [r7, #4]
 800a616:	460b      	mov	r3, r1
 800a618:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL2_G, &value) )
 800a61a:	f107 030f 	add.w	r3, r7, #15
 800a61e:	461a      	mov	r2, r3
 800a620:	2111      	movs	r1, #17
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	f7ff fe4f 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a628:	4603      	mov	r3, r0
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d101      	bne.n	800a632 <LSM6DSM_ACC_GYRO_W_FS_G+0x24>
    return MEMS_ERROR;
 800a62e:	2300      	movs	r3, #0
 800a630:	e015      	b.n	800a65e <LSM6DSM_ACC_GYRO_W_FS_G+0x50>

  value &= ~LSM6DSM_ACC_GYRO_FS_G_MASK; 
 800a632:	7bfb      	ldrb	r3, [r7, #15]
 800a634:	f023 030c 	bic.w	r3, r3, #12
 800a638:	b2db      	uxtb	r3, r3
 800a63a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a63c:	7bfa      	ldrb	r2, [r7, #15]
 800a63e:	78fb      	ldrb	r3, [r7, #3]
 800a640:	4313      	orrs	r3, r2
 800a642:	b2db      	uxtb	r3, r3
 800a644:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL2_G, value) )
 800a646:	7bfb      	ldrb	r3, [r7, #15]
 800a648:	461a      	mov	r2, r3
 800a64a:	2111      	movs	r1, #17
 800a64c:	6878      	ldr	r0, [r7, #4]
 800a64e:	f7ff fe51 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800a652:	4603      	mov	r3, r0
 800a654:	2b00      	cmp	r3, #0
 800a656:	d101      	bne.n	800a65c <LSM6DSM_ACC_GYRO_W_FS_G+0x4e>
    return MEMS_ERROR;
 800a658:	2300      	movs	r3, #0
 800a65a:	e000      	b.n	800a65e <LSM6DSM_ACC_GYRO_W_FS_G+0x50>

  return MEMS_SUCCESS;
 800a65c:	2301      	movs	r3, #1
}
 800a65e:	4618      	mov	r0, r3
 800a660:	3710      	adds	r7, #16
 800a662:	46bd      	mov	sp, r7
 800a664:	bd80      	pop	{r7, pc}

0800a666 <LSM6DSM_ACC_GYRO_R_FS_G>:
* Output         : Status of FS_G see LSM6DSM_ACC_GYRO_FS_G_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_FS_G(void *handle, LSM6DSM_ACC_GYRO_FS_G_t *value)
{
 800a666:	b580      	push	{r7, lr}
 800a668:	b082      	sub	sp, #8
 800a66a:	af00      	add	r7, sp, #0
 800a66c:	6078      	str	r0, [r7, #4]
 800a66e:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL2_G, (u8_t *)value) )
 800a670:	683a      	ldr	r2, [r7, #0]
 800a672:	2111      	movs	r1, #17
 800a674:	6878      	ldr	r0, [r7, #4]
 800a676:	f7ff fe26 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a67a:	4603      	mov	r3, r0
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d101      	bne.n	800a684 <LSM6DSM_ACC_GYRO_R_FS_G+0x1e>
    return MEMS_ERROR;
 800a680:	2300      	movs	r3, #0
 800a682:	e007      	b.n	800a694 <LSM6DSM_ACC_GYRO_R_FS_G+0x2e>

  *value &= LSM6DSM_ACC_GYRO_FS_G_MASK; //mask
 800a684:	683b      	ldr	r3, [r7, #0]
 800a686:	781b      	ldrb	r3, [r3, #0]
 800a688:	f003 030c 	and.w	r3, r3, #12
 800a68c:	b2da      	uxtb	r2, r3
 800a68e:	683b      	ldr	r3, [r7, #0]
 800a690:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a692:	2301      	movs	r3, #1
}
 800a694:	4618      	mov	r0, r3
 800a696:	3708      	adds	r7, #8
 800a698:	46bd      	mov	sp, r7
 800a69a:	bd80      	pop	{r7, pc}

0800a69c <LSM6DSM_ACC_GYRO_W_ODR_G>:
* Input          : LSM6DSM_ACC_GYRO_ODR_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_ODR_G(void *handle, LSM6DSM_ACC_GYRO_ODR_G_t newValue)
{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b084      	sub	sp, #16
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	6078      	str	r0, [r7, #4]
 800a6a4:	460b      	mov	r3, r1
 800a6a6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL2_G, &value) )
 800a6a8:	f107 030f 	add.w	r3, r7, #15
 800a6ac:	461a      	mov	r2, r3
 800a6ae:	2111      	movs	r1, #17
 800a6b0:	6878      	ldr	r0, [r7, #4]
 800a6b2:	f7ff fe08 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a6b6:	4603      	mov	r3, r0
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d101      	bne.n	800a6c0 <LSM6DSM_ACC_GYRO_W_ODR_G+0x24>
    return MEMS_ERROR;
 800a6bc:	2300      	movs	r3, #0
 800a6be:	e015      	b.n	800a6ec <LSM6DSM_ACC_GYRO_W_ODR_G+0x50>

  value &= ~LSM6DSM_ACC_GYRO_ODR_G_MASK; 
 800a6c0:	7bfb      	ldrb	r3, [r7, #15]
 800a6c2:	f003 030f 	and.w	r3, r3, #15
 800a6c6:	b2db      	uxtb	r3, r3
 800a6c8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a6ca:	7bfa      	ldrb	r2, [r7, #15]
 800a6cc:	78fb      	ldrb	r3, [r7, #3]
 800a6ce:	4313      	orrs	r3, r2
 800a6d0:	b2db      	uxtb	r3, r3
 800a6d2:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL2_G, value) )
 800a6d4:	7bfb      	ldrb	r3, [r7, #15]
 800a6d6:	461a      	mov	r2, r3
 800a6d8:	2111      	movs	r1, #17
 800a6da:	6878      	ldr	r0, [r7, #4]
 800a6dc:	f7ff fe0a 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800a6e0:	4603      	mov	r3, r0
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d101      	bne.n	800a6ea <LSM6DSM_ACC_GYRO_W_ODR_G+0x4e>
    return MEMS_ERROR;
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	e000      	b.n	800a6ec <LSM6DSM_ACC_GYRO_W_ODR_G+0x50>

  return MEMS_SUCCESS;
 800a6ea:	2301      	movs	r3, #1
}
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	3710      	adds	r7, #16
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	bd80      	pop	{r7, pc}

0800a6f4 <LSM6DSM_ACC_GYRO_R_ODR_G>:
* Output         : Status of ODR_G see LSM6DSM_ACC_GYRO_ODR_G_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_ODR_G(void *handle, LSM6DSM_ACC_GYRO_ODR_G_t *value)
{
 800a6f4:	b580      	push	{r7, lr}
 800a6f6:	b082      	sub	sp, #8
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	6078      	str	r0, [r7, #4]
 800a6fc:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL2_G, (u8_t *)value) )
 800a6fe:	683a      	ldr	r2, [r7, #0]
 800a700:	2111      	movs	r1, #17
 800a702:	6878      	ldr	r0, [r7, #4]
 800a704:	f7ff fddf 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a708:	4603      	mov	r3, r0
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d101      	bne.n	800a712 <LSM6DSM_ACC_GYRO_R_ODR_G+0x1e>
    return MEMS_ERROR;
 800a70e:	2300      	movs	r3, #0
 800a710:	e007      	b.n	800a722 <LSM6DSM_ACC_GYRO_R_ODR_G+0x2e>

  *value &= LSM6DSM_ACC_GYRO_ODR_G_MASK; //mask
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	781b      	ldrb	r3, [r3, #0]
 800a716:	f023 030f 	bic.w	r3, r3, #15
 800a71a:	b2da      	uxtb	r2, r3
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a720:	2301      	movs	r3, #1
}
 800a722:	4618      	mov	r0, r3
 800a724:	3708      	adds	r7, #8
 800a726:	46bd      	mov	sp, r7
 800a728:	bd80      	pop	{r7, pc}

0800a72a <LSM6DSM_ACC_GYRO_W_IF_Addr_Incr>:
* Input          : LSM6DSM_ACC_GYRO_IF_INC_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_IF_Addr_Incr(void *handle, LSM6DSM_ACC_GYRO_IF_INC_t newValue)
{
 800a72a:	b580      	push	{r7, lr}
 800a72c:	b084      	sub	sp, #16
 800a72e:	af00      	add	r7, sp, #0
 800a730:	6078      	str	r0, [r7, #4]
 800a732:	460b      	mov	r3, r1
 800a734:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL3_C, &value) )
 800a736:	f107 030f 	add.w	r3, r7, #15
 800a73a:	461a      	mov	r2, r3
 800a73c:	2112      	movs	r1, #18
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	f7ff fdc1 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a744:	4603      	mov	r3, r0
 800a746:	2b00      	cmp	r3, #0
 800a748:	d101      	bne.n	800a74e <LSM6DSM_ACC_GYRO_W_IF_Addr_Incr+0x24>
    return MEMS_ERROR;
 800a74a:	2300      	movs	r3, #0
 800a74c:	e015      	b.n	800a77a <LSM6DSM_ACC_GYRO_W_IF_Addr_Incr+0x50>

  value &= ~LSM6DSM_ACC_GYRO_IF_INC_MASK; 
 800a74e:	7bfb      	ldrb	r3, [r7, #15]
 800a750:	f023 0304 	bic.w	r3, r3, #4
 800a754:	b2db      	uxtb	r3, r3
 800a756:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a758:	7bfa      	ldrb	r2, [r7, #15]
 800a75a:	78fb      	ldrb	r3, [r7, #3]
 800a75c:	4313      	orrs	r3, r2
 800a75e:	b2db      	uxtb	r3, r3
 800a760:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL3_C, value) )
 800a762:	7bfb      	ldrb	r3, [r7, #15]
 800a764:	461a      	mov	r2, r3
 800a766:	2112      	movs	r1, #18
 800a768:	6878      	ldr	r0, [r7, #4]
 800a76a:	f7ff fdc3 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800a76e:	4603      	mov	r3, r0
 800a770:	2b00      	cmp	r3, #0
 800a772:	d101      	bne.n	800a778 <LSM6DSM_ACC_GYRO_W_IF_Addr_Incr+0x4e>
    return MEMS_ERROR;
 800a774:	2300      	movs	r3, #0
 800a776:	e000      	b.n	800a77a <LSM6DSM_ACC_GYRO_W_IF_Addr_Incr+0x50>

  return MEMS_SUCCESS;
 800a778:	2301      	movs	r3, #1
}
 800a77a:	4618      	mov	r0, r3
 800a77c:	3710      	adds	r7, #16
 800a77e:	46bd      	mov	sp, r7
 800a780:	bd80      	pop	{r7, pc}

0800a782 <LSM6DSM_ACC_GYRO_W_BDU>:
* Input          : LSM6DSM_ACC_GYRO_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_BDU(void *handle, LSM6DSM_ACC_GYRO_BDU_t newValue)
{
 800a782:	b580      	push	{r7, lr}
 800a784:	b084      	sub	sp, #16
 800a786:	af00      	add	r7, sp, #0
 800a788:	6078      	str	r0, [r7, #4]
 800a78a:	460b      	mov	r3, r1
 800a78c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL3_C, &value) )
 800a78e:	f107 030f 	add.w	r3, r7, #15
 800a792:	461a      	mov	r2, r3
 800a794:	2112      	movs	r1, #18
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f7ff fd95 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a79c:	4603      	mov	r3, r0
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d101      	bne.n	800a7a6 <LSM6DSM_ACC_GYRO_W_BDU+0x24>
    return MEMS_ERROR;
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	e015      	b.n	800a7d2 <LSM6DSM_ACC_GYRO_W_BDU+0x50>

  value &= ~LSM6DSM_ACC_GYRO_BDU_MASK; 
 800a7a6:	7bfb      	ldrb	r3, [r7, #15]
 800a7a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a7ac:	b2db      	uxtb	r3, r3
 800a7ae:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a7b0:	7bfa      	ldrb	r2, [r7, #15]
 800a7b2:	78fb      	ldrb	r3, [r7, #3]
 800a7b4:	4313      	orrs	r3, r2
 800a7b6:	b2db      	uxtb	r3, r3
 800a7b8:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL3_C, value) )
 800a7ba:	7bfb      	ldrb	r3, [r7, #15]
 800a7bc:	461a      	mov	r2, r3
 800a7be:	2112      	movs	r1, #18
 800a7c0:	6878      	ldr	r0, [r7, #4]
 800a7c2:	f7ff fd97 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d101      	bne.n	800a7d0 <LSM6DSM_ACC_GYRO_W_BDU+0x4e>
    return MEMS_ERROR;
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	e000      	b.n	800a7d2 <LSM6DSM_ACC_GYRO_W_BDU+0x50>

  return MEMS_SUCCESS;
 800a7d0:	2301      	movs	r3, #1
}
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	3710      	adds	r7, #16
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	bd80      	pop	{r7, pc}

0800a7da <LSM6DSM_ACC_GYRO_W_I2C_DISABLE>:
* Input          : LSM6DSM_ACC_GYRO_I2C_DISABLE_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_I2C_DISABLE(void *handle, LSM6DSM_ACC_GYRO_I2C_DISABLE_t newValue)
{
 800a7da:	b580      	push	{r7, lr}
 800a7dc:	b084      	sub	sp, #16
 800a7de:	af00      	add	r7, sp, #0
 800a7e0:	6078      	str	r0, [r7, #4]
 800a7e2:	460b      	mov	r3, r1
 800a7e4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL4_C, &value) )
 800a7e6:	f107 030f 	add.w	r3, r7, #15
 800a7ea:	461a      	mov	r2, r3
 800a7ec:	2113      	movs	r1, #19
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	f7ff fd69 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d101      	bne.n	800a7fe <LSM6DSM_ACC_GYRO_W_I2C_DISABLE+0x24>
    return MEMS_ERROR;
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	e015      	b.n	800a82a <LSM6DSM_ACC_GYRO_W_I2C_DISABLE+0x50>

  value &= ~LSM6DSM_ACC_GYRO_I2C_DISABLE_MASK; 
 800a7fe:	7bfb      	ldrb	r3, [r7, #15]
 800a800:	f023 0304 	bic.w	r3, r3, #4
 800a804:	b2db      	uxtb	r3, r3
 800a806:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a808:	7bfa      	ldrb	r2, [r7, #15]
 800a80a:	78fb      	ldrb	r3, [r7, #3]
 800a80c:	4313      	orrs	r3, r2
 800a80e:	b2db      	uxtb	r3, r3
 800a810:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL4_C, value) )
 800a812:	7bfb      	ldrb	r3, [r7, #15]
 800a814:	461a      	mov	r2, r3
 800a816:	2113      	movs	r1, #19
 800a818:	6878      	ldr	r0, [r7, #4]
 800a81a:	f7ff fd6b 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800a81e:	4603      	mov	r3, r0
 800a820:	2b00      	cmp	r3, #0
 800a822:	d101      	bne.n	800a828 <LSM6DSM_ACC_GYRO_W_I2C_DISABLE+0x4e>
    return MEMS_ERROR;
 800a824:	2300      	movs	r3, #0
 800a826:	e000      	b.n	800a82a <LSM6DSM_ACC_GYRO_W_I2C_DISABLE+0x50>

  return MEMS_SUCCESS;
 800a828:	2301      	movs	r3, #1
}
 800a82a:	4618      	mov	r0, r3
 800a82c:	3710      	adds	r7, #16
 800a82e:	46bd      	mov	sp, r7
 800a830:	bd80      	pop	{r7, pc}

0800a832 <LSM6DSM_ACC_GYRO_W_PedoStepReset>:
* Input          : LSM6DSM_ACC_GYRO_PEDO_RST_STEP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_PedoStepReset(void *handle, LSM6DSM_ACC_GYRO_PEDO_RST_STEP_t newValue)
{
 800a832:	b580      	push	{r7, lr}
 800a834:	b084      	sub	sp, #16
 800a836:	af00      	add	r7, sp, #0
 800a838:	6078      	str	r0, [r7, #4]
 800a83a:	460b      	mov	r3, r1
 800a83c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL10_C, &value) )
 800a83e:	f107 030f 	add.w	r3, r7, #15
 800a842:	461a      	mov	r2, r3
 800a844:	2119      	movs	r1, #25
 800a846:	6878      	ldr	r0, [r7, #4]
 800a848:	f7ff fd3d 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a84c:	4603      	mov	r3, r0
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d101      	bne.n	800a856 <LSM6DSM_ACC_GYRO_W_PedoStepReset+0x24>
    return MEMS_ERROR;
 800a852:	2300      	movs	r3, #0
 800a854:	e015      	b.n	800a882 <LSM6DSM_ACC_GYRO_W_PedoStepReset+0x50>

  value &= ~LSM6DSM_ACC_GYRO_PEDO_RST_STEP_MASK; 
 800a856:	7bfb      	ldrb	r3, [r7, #15]
 800a858:	f023 0302 	bic.w	r3, r3, #2
 800a85c:	b2db      	uxtb	r3, r3
 800a85e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a860:	7bfa      	ldrb	r2, [r7, #15]
 800a862:	78fb      	ldrb	r3, [r7, #3]
 800a864:	4313      	orrs	r3, r2
 800a866:	b2db      	uxtb	r3, r3
 800a868:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL10_C, value) )
 800a86a:	7bfb      	ldrb	r3, [r7, #15]
 800a86c:	461a      	mov	r2, r3
 800a86e:	2119      	movs	r1, #25
 800a870:	6878      	ldr	r0, [r7, #4]
 800a872:	f7ff fd3f 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800a876:	4603      	mov	r3, r0
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d101      	bne.n	800a880 <LSM6DSM_ACC_GYRO_W_PedoStepReset+0x4e>
    return MEMS_ERROR;
 800a87c:	2300      	movs	r3, #0
 800a87e:	e000      	b.n	800a882 <LSM6DSM_ACC_GYRO_W_PedoStepReset+0x50>

  return MEMS_SUCCESS;
 800a880:	2301      	movs	r3, #1
}
 800a882:	4618      	mov	r0, r3
 800a884:	3710      	adds	r7, #16
 800a886:	46bd      	mov	sp, r7
 800a888:	bd80      	pop	{r7, pc}

0800a88a <LSM6DSM_ACC_GYRO_W_TILT>:
* Input          : LSM6DSM_ACC_GYRO_TILT_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_TILT(void *handle, LSM6DSM_ACC_GYRO_TILT_G_t newValue)
{
 800a88a:	b580      	push	{r7, lr}
 800a88c:	b084      	sub	sp, #16
 800a88e:	af00      	add	r7, sp, #0
 800a890:	6078      	str	r0, [r7, #4]
 800a892:	460b      	mov	r3, r1
 800a894:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL10_C, &value) )
 800a896:	f107 030f 	add.w	r3, r7, #15
 800a89a:	461a      	mov	r2, r3
 800a89c:	2119      	movs	r1, #25
 800a89e:	6878      	ldr	r0, [r7, #4]
 800a8a0:	f7ff fd11 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a8a4:	4603      	mov	r3, r0
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d101      	bne.n	800a8ae <LSM6DSM_ACC_GYRO_W_TILT+0x24>
    return MEMS_ERROR;
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	e015      	b.n	800a8da <LSM6DSM_ACC_GYRO_W_TILT+0x50>

  value &= ~LSM6DSM_ACC_GYRO_TILT_MASK; 
 800a8ae:	7bfb      	ldrb	r3, [r7, #15]
 800a8b0:	f023 0308 	bic.w	r3, r3, #8
 800a8b4:	b2db      	uxtb	r3, r3
 800a8b6:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a8b8:	7bfa      	ldrb	r2, [r7, #15]
 800a8ba:	78fb      	ldrb	r3, [r7, #3]
 800a8bc:	4313      	orrs	r3, r2
 800a8be:	b2db      	uxtb	r3, r3
 800a8c0:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL10_C, value) )
 800a8c2:	7bfb      	ldrb	r3, [r7, #15]
 800a8c4:	461a      	mov	r2, r3
 800a8c6:	2119      	movs	r1, #25
 800a8c8:	6878      	ldr	r0, [r7, #4]
 800a8ca:	f7ff fd13 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800a8ce:	4603      	mov	r3, r0
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d101      	bne.n	800a8d8 <LSM6DSM_ACC_GYRO_W_TILT+0x4e>
    return MEMS_ERROR;
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	e000      	b.n	800a8da <LSM6DSM_ACC_GYRO_W_TILT+0x50>

  return MEMS_SUCCESS;
 800a8d8:	2301      	movs	r3, #1
}
 800a8da:	4618      	mov	r0, r3
 800a8dc:	3710      	adds	r7, #16
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	bd80      	pop	{r7, pc}

0800a8e2 <LSM6DSM_ACC_GYRO_W_PEDO>:
* Input          : LSM6DSM_ACC_GYRO_PEDO_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_PEDO(void *handle, LSM6DSM_ACC_GYRO_PEDO_t newValue)
{
 800a8e2:	b580      	push	{r7, lr}
 800a8e4:	b084      	sub	sp, #16
 800a8e6:	af00      	add	r7, sp, #0
 800a8e8:	6078      	str	r0, [r7, #4]
 800a8ea:	460b      	mov	r3, r1
 800a8ec:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL10_C, &value) )
 800a8ee:	f107 030f 	add.w	r3, r7, #15
 800a8f2:	461a      	mov	r2, r3
 800a8f4:	2119      	movs	r1, #25
 800a8f6:	6878      	ldr	r0, [r7, #4]
 800a8f8:	f7ff fce5 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a8fc:	4603      	mov	r3, r0
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d101      	bne.n	800a906 <LSM6DSM_ACC_GYRO_W_PEDO+0x24>
    return MEMS_ERROR;
 800a902:	2300      	movs	r3, #0
 800a904:	e015      	b.n	800a932 <LSM6DSM_ACC_GYRO_W_PEDO+0x50>

  value &= ~LSM6DSM_ACC_GYRO_PEDO_MASK; 
 800a906:	7bfb      	ldrb	r3, [r7, #15]
 800a908:	f023 0310 	bic.w	r3, r3, #16
 800a90c:	b2db      	uxtb	r3, r3
 800a90e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a910:	7bfa      	ldrb	r2, [r7, #15]
 800a912:	78fb      	ldrb	r3, [r7, #3]
 800a914:	4313      	orrs	r3, r2
 800a916:	b2db      	uxtb	r3, r3
 800a918:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL10_C, value) )
 800a91a:	7bfb      	ldrb	r3, [r7, #15]
 800a91c:	461a      	mov	r2, r3
 800a91e:	2119      	movs	r1, #25
 800a920:	6878      	ldr	r0, [r7, #4]
 800a922:	f7ff fce7 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800a926:	4603      	mov	r3, r0
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d101      	bne.n	800a930 <LSM6DSM_ACC_GYRO_W_PEDO+0x4e>
    return MEMS_ERROR;
 800a92c:	2300      	movs	r3, #0
 800a92e:	e000      	b.n	800a932 <LSM6DSM_ACC_GYRO_W_PEDO+0x50>

  return MEMS_SUCCESS;
 800a930:	2301      	movs	r3, #1
}
 800a932:	4618      	mov	r0, r3
 800a934:	3710      	adds	r7, #16
 800a936:	46bd      	mov	sp, r7
 800a938:	bd80      	pop	{r7, pc}

0800a93a <LSM6DSM_ACC_GYRO_W_FUNC_EN>:
* Input          : LSM6DSM_ACC_GYRO_FUNC_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_FUNC_EN(void *handle, LSM6DSM_ACC_GYRO_FUNC_EN_t newValue)
{
 800a93a:	b580      	push	{r7, lr}
 800a93c:	b084      	sub	sp, #16
 800a93e:	af00      	add	r7, sp, #0
 800a940:	6078      	str	r0, [r7, #4]
 800a942:	460b      	mov	r3, r1
 800a944:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CTRL10_C, &value) )
 800a946:	f107 030f 	add.w	r3, r7, #15
 800a94a:	461a      	mov	r2, r3
 800a94c:	2119      	movs	r1, #25
 800a94e:	6878      	ldr	r0, [r7, #4]
 800a950:	f7ff fcb9 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a954:	4603      	mov	r3, r0
 800a956:	2b00      	cmp	r3, #0
 800a958:	d101      	bne.n	800a95e <LSM6DSM_ACC_GYRO_W_FUNC_EN+0x24>
    return MEMS_ERROR;
 800a95a:	2300      	movs	r3, #0
 800a95c:	e015      	b.n	800a98a <LSM6DSM_ACC_GYRO_W_FUNC_EN+0x50>

  value &= ~LSM6DSM_ACC_GYRO_FUNC_EN_MASK; 
 800a95e:	7bfb      	ldrb	r3, [r7, #15]
 800a960:	f023 0304 	bic.w	r3, r3, #4
 800a964:	b2db      	uxtb	r3, r3
 800a966:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a968:	7bfa      	ldrb	r2, [r7, #15]
 800a96a:	78fb      	ldrb	r3, [r7, #3]
 800a96c:	4313      	orrs	r3, r2
 800a96e:	b2db      	uxtb	r3, r3
 800a970:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CTRL10_C, value) )
 800a972:	7bfb      	ldrb	r3, [r7, #15]
 800a974:	461a      	mov	r2, r3
 800a976:	2119      	movs	r1, #25
 800a978:	6878      	ldr	r0, [r7, #4]
 800a97a:	f7ff fcbb 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800a97e:	4603      	mov	r3, r0
 800a980:	2b00      	cmp	r3, #0
 800a982:	d101      	bne.n	800a988 <LSM6DSM_ACC_GYRO_W_FUNC_EN+0x4e>
    return MEMS_ERROR;
 800a984:	2300      	movs	r3, #0
 800a986:	e000      	b.n	800a98a <LSM6DSM_ACC_GYRO_W_FUNC_EN+0x50>

  return MEMS_SUCCESS;
 800a988:	2301      	movs	r3, #1
}
 800a98a:	4618      	mov	r0, r3
 800a98c:	3710      	adds	r7, #16
 800a98e:	46bd      	mov	sp, r7
 800a990:	bd80      	pop	{r7, pc}

0800a992 <LSM6DSM_ACC_GYRO_R_WU_EV_STATUS>:
* Output         : Status of WU_EV_STATUS see LSM6DSM_ACC_GYRO_WU_EV_status_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_WU_EV_STATUS(void *handle, LSM6DSM_ACC_GYRO_WU_EV_STATUS_t *value)
{
 800a992:	b580      	push	{r7, lr}
 800a994:	b082      	sub	sp, #8
 800a996:	af00      	add	r7, sp, #0
 800a998:	6078      	str	r0, [r7, #4]
 800a99a:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_SRC, (u8_t *)value) )
 800a99c:	683a      	ldr	r2, [r7, #0]
 800a99e:	211b      	movs	r1, #27
 800a9a0:	6878      	ldr	r0, [r7, #4]
 800a9a2:	f7ff fc90 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a9a6:	4603      	mov	r3, r0
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d101      	bne.n	800a9b0 <LSM6DSM_ACC_GYRO_R_WU_EV_STATUS+0x1e>
    return MEMS_ERROR;
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	e007      	b.n	800a9c0 <LSM6DSM_ACC_GYRO_R_WU_EV_STATUS+0x2e>

  *value &= LSM6DSM_ACC_GYRO_WU_EV_STATUS_MASK; //mask
 800a9b0:	683b      	ldr	r3, [r7, #0]
 800a9b2:	781b      	ldrb	r3, [r3, #0]
 800a9b4:	f003 0308 	and.w	r3, r3, #8
 800a9b8:	b2da      	uxtb	r2, r3
 800a9ba:	683b      	ldr	r3, [r7, #0]
 800a9bc:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a9be:	2301      	movs	r3, #1
}
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	3708      	adds	r7, #8
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	bd80      	pop	{r7, pc}

0800a9c8 <LSM6DSM_ACC_GYRO_R_FF_EV_STATUS>:
* Output         : Status of FF_EV_STATUS see LSM6DSM_ACC_GYRO_FF_EV_status_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_FF_EV_STATUS(void *handle, LSM6DSM_ACC_GYRO_FF_EV_STATUS_t *value)
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b082      	sub	sp, #8
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
 800a9d0:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_SRC, (u8_t *)value) )
 800a9d2:	683a      	ldr	r2, [r7, #0]
 800a9d4:	211b      	movs	r1, #27
 800a9d6:	6878      	ldr	r0, [r7, #4]
 800a9d8:	f7ff fc75 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800a9dc:	4603      	mov	r3, r0
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d101      	bne.n	800a9e6 <LSM6DSM_ACC_GYRO_R_FF_EV_STATUS+0x1e>
    return MEMS_ERROR;
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	e007      	b.n	800a9f6 <LSM6DSM_ACC_GYRO_R_FF_EV_STATUS+0x2e>

  *value &= LSM6DSM_ACC_GYRO_FF_EV_STATUS_MASK; //mask
 800a9e6:	683b      	ldr	r3, [r7, #0]
 800a9e8:	781b      	ldrb	r3, [r3, #0]
 800a9ea:	f003 0320 	and.w	r3, r3, #32
 800a9ee:	b2da      	uxtb	r2, r3
 800a9f0:	683b      	ldr	r3, [r7, #0]
 800a9f2:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a9f4:	2301      	movs	r3, #1
}
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	3708      	adds	r7, #8
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	bd80      	pop	{r7, pc}

0800a9fe <LSM6DSM_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS>:
* Output         : Status of DOUBLE_TAP_EV_STATUS see LSM6DSM_ACC_GYRO_DOUBLE_TAP_EV_status_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS(void *handle, LSM6DSM_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t *value)
{
 800a9fe:	b580      	push	{r7, lr}
 800aa00:	b082      	sub	sp, #8
 800aa02:	af00      	add	r7, sp, #0
 800aa04:	6078      	str	r0, [r7, #4]
 800aa06:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_TAP_SRC, (u8_t *)value) )
 800aa08:	683a      	ldr	r2, [r7, #0]
 800aa0a:	211c      	movs	r1, #28
 800aa0c:	6878      	ldr	r0, [r7, #4]
 800aa0e:	f7ff fc5a 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800aa12:	4603      	mov	r3, r0
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d101      	bne.n	800aa1c <LSM6DSM_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS+0x1e>
    return MEMS_ERROR;
 800aa18:	2300      	movs	r3, #0
 800aa1a:	e007      	b.n	800aa2c <LSM6DSM_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS+0x2e>

  *value &= LSM6DSM_ACC_GYRO_DOUBLE_TAP_EV_STATUS_MASK; //mask
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	781b      	ldrb	r3, [r3, #0]
 800aa20:	f003 0310 	and.w	r3, r3, #16
 800aa24:	b2da      	uxtb	r2, r3
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800aa2a:	2301      	movs	r3, #1
}
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	3708      	adds	r7, #8
 800aa30:	46bd      	mov	sp, r7
 800aa32:	bd80      	pop	{r7, pc}

0800aa34 <LSM6DSM_ACC_GYRO_R_SINGLE_TAP_EV_STATUS>:
* Output         : Status of SINGLE_TAP_EV_STATUS see LSM6DSM_ACC_GYRO_SINGLE_TAP_EV_status_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_SINGLE_TAP_EV_STATUS(void *handle, LSM6DSM_ACC_GYRO_SINGLE_TAP_EV_STATUS_t *value)
{
 800aa34:	b580      	push	{r7, lr}
 800aa36:	b082      	sub	sp, #8
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
 800aa3c:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_TAP_SRC, (u8_t *)value) )
 800aa3e:	683a      	ldr	r2, [r7, #0]
 800aa40:	211c      	movs	r1, #28
 800aa42:	6878      	ldr	r0, [r7, #4]
 800aa44:	f7ff fc3f 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800aa48:	4603      	mov	r3, r0
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d101      	bne.n	800aa52 <LSM6DSM_ACC_GYRO_R_SINGLE_TAP_EV_STATUS+0x1e>
    return MEMS_ERROR;
 800aa4e:	2300      	movs	r3, #0
 800aa50:	e007      	b.n	800aa62 <LSM6DSM_ACC_GYRO_R_SINGLE_TAP_EV_STATUS+0x2e>

  *value &= LSM6DSM_ACC_GYRO_SINGLE_TAP_EV_STATUS_MASK; //mask
 800aa52:	683b      	ldr	r3, [r7, #0]
 800aa54:	781b      	ldrb	r3, [r3, #0]
 800aa56:	f003 0320 	and.w	r3, r3, #32
 800aa5a:	b2da      	uxtb	r2, r3
 800aa5c:	683b      	ldr	r3, [r7, #0]
 800aa5e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800aa60:	2301      	movs	r3, #1
}
 800aa62:	4618      	mov	r0, r3
 800aa64:	3708      	adds	r7, #8
 800aa66:	46bd      	mov	sp, r7
 800aa68:	bd80      	pop	{r7, pc}

0800aa6a <LSM6DSM_ACC_GYRO_R_DSD_XL>:
* Output         : Status of DSD_XL see LSM6DSM_ACC_GYRO_DSD_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_DSD_XL(void *handle, LSM6DSM_ACC_GYRO_DSD_XL_t *value)
{
 800aa6a:	b580      	push	{r7, lr}
 800aa6c:	b082      	sub	sp, #8
 800aa6e:	af00      	add	r7, sp, #0
 800aa70:	6078      	str	r0, [r7, #4]
 800aa72:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_D6D_SRC, (u8_t *)value) )
 800aa74:	683a      	ldr	r2, [r7, #0]
 800aa76:	211d      	movs	r1, #29
 800aa78:	6878      	ldr	r0, [r7, #4]
 800aa7a:	f7ff fc24 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800aa7e:	4603      	mov	r3, r0
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d101      	bne.n	800aa88 <LSM6DSM_ACC_GYRO_R_DSD_XL+0x1e>
    return MEMS_ERROR;
 800aa84:	2300      	movs	r3, #0
 800aa86:	e007      	b.n	800aa98 <LSM6DSM_ACC_GYRO_R_DSD_XL+0x2e>

  *value &= LSM6DSM_ACC_GYRO_DSD_XL_MASK; //mask
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	781b      	ldrb	r3, [r3, #0]
 800aa8c:	f003 0301 	and.w	r3, r3, #1
 800aa90:	b2da      	uxtb	r2, r3
 800aa92:	683b      	ldr	r3, [r7, #0]
 800aa94:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800aa96:	2301      	movs	r3, #1
}
 800aa98:	4618      	mov	r0, r3
 800aa9a:	3708      	adds	r7, #8
 800aa9c:	46bd      	mov	sp, r7
 800aa9e:	bd80      	pop	{r7, pc}

0800aaa0 <LSM6DSM_ACC_GYRO_R_DSD_XH>:
* Output         : Status of DSD_XH see LSM6DSM_ACC_GYRO_DSD_XH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_DSD_XH(void *handle, LSM6DSM_ACC_GYRO_DSD_XH_t *value)
{
 800aaa0:	b580      	push	{r7, lr}
 800aaa2:	b082      	sub	sp, #8
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	6078      	str	r0, [r7, #4]
 800aaa8:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_D6D_SRC, (u8_t *)value) )
 800aaaa:	683a      	ldr	r2, [r7, #0]
 800aaac:	211d      	movs	r1, #29
 800aaae:	6878      	ldr	r0, [r7, #4]
 800aab0:	f7ff fc09 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800aab4:	4603      	mov	r3, r0
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d101      	bne.n	800aabe <LSM6DSM_ACC_GYRO_R_DSD_XH+0x1e>
    return MEMS_ERROR;
 800aaba:	2300      	movs	r3, #0
 800aabc:	e007      	b.n	800aace <LSM6DSM_ACC_GYRO_R_DSD_XH+0x2e>

  *value &= LSM6DSM_ACC_GYRO_DSD_XH_MASK; //mask
 800aabe:	683b      	ldr	r3, [r7, #0]
 800aac0:	781b      	ldrb	r3, [r3, #0]
 800aac2:	f003 0302 	and.w	r3, r3, #2
 800aac6:	b2da      	uxtb	r2, r3
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800aacc:	2301      	movs	r3, #1
}
 800aace:	4618      	mov	r0, r3
 800aad0:	3708      	adds	r7, #8
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bd80      	pop	{r7, pc}

0800aad6 <LSM6DSM_ACC_GYRO_R_DSD_YL>:
* Output         : Status of DSD_YL see LSM6DSM_ACC_GYRO_DSD_YL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_DSD_YL(void *handle, LSM6DSM_ACC_GYRO_DSD_YL_t *value)
{
 800aad6:	b580      	push	{r7, lr}
 800aad8:	b082      	sub	sp, #8
 800aada:	af00      	add	r7, sp, #0
 800aadc:	6078      	str	r0, [r7, #4]
 800aade:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_D6D_SRC, (u8_t *)value) )
 800aae0:	683a      	ldr	r2, [r7, #0]
 800aae2:	211d      	movs	r1, #29
 800aae4:	6878      	ldr	r0, [r7, #4]
 800aae6:	f7ff fbee 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800aaea:	4603      	mov	r3, r0
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d101      	bne.n	800aaf4 <LSM6DSM_ACC_GYRO_R_DSD_YL+0x1e>
    return MEMS_ERROR;
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	e007      	b.n	800ab04 <LSM6DSM_ACC_GYRO_R_DSD_YL+0x2e>

  *value &= LSM6DSM_ACC_GYRO_DSD_YL_MASK; //mask
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	781b      	ldrb	r3, [r3, #0]
 800aaf8:	f003 0304 	and.w	r3, r3, #4
 800aafc:	b2da      	uxtb	r2, r3
 800aafe:	683b      	ldr	r3, [r7, #0]
 800ab00:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800ab02:	2301      	movs	r3, #1
}
 800ab04:	4618      	mov	r0, r3
 800ab06:	3708      	adds	r7, #8
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	bd80      	pop	{r7, pc}

0800ab0c <LSM6DSM_ACC_GYRO_R_DSD_YH>:
* Output         : Status of DSD_YH see LSM6DSM_ACC_GYRO_DSD_YH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_DSD_YH(void *handle, LSM6DSM_ACC_GYRO_DSD_YH_t *value)
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b082      	sub	sp, #8
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
 800ab14:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_D6D_SRC, (u8_t *)value) )
 800ab16:	683a      	ldr	r2, [r7, #0]
 800ab18:	211d      	movs	r1, #29
 800ab1a:	6878      	ldr	r0, [r7, #4]
 800ab1c:	f7ff fbd3 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800ab20:	4603      	mov	r3, r0
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d101      	bne.n	800ab2a <LSM6DSM_ACC_GYRO_R_DSD_YH+0x1e>
    return MEMS_ERROR;
 800ab26:	2300      	movs	r3, #0
 800ab28:	e007      	b.n	800ab3a <LSM6DSM_ACC_GYRO_R_DSD_YH+0x2e>

  *value &= LSM6DSM_ACC_GYRO_DSD_YH_MASK; //mask
 800ab2a:	683b      	ldr	r3, [r7, #0]
 800ab2c:	781b      	ldrb	r3, [r3, #0]
 800ab2e:	f003 0308 	and.w	r3, r3, #8
 800ab32:	b2da      	uxtb	r2, r3
 800ab34:	683b      	ldr	r3, [r7, #0]
 800ab36:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800ab38:	2301      	movs	r3, #1
}
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	3708      	adds	r7, #8
 800ab3e:	46bd      	mov	sp, r7
 800ab40:	bd80      	pop	{r7, pc}

0800ab42 <LSM6DSM_ACC_GYRO_R_DSD_ZL>:
* Output         : Status of DSD_ZL see LSM6DSM_ACC_GYRO_DSD_ZL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_DSD_ZL(void *handle, LSM6DSM_ACC_GYRO_DSD_ZL_t *value)
{
 800ab42:	b580      	push	{r7, lr}
 800ab44:	b082      	sub	sp, #8
 800ab46:	af00      	add	r7, sp, #0
 800ab48:	6078      	str	r0, [r7, #4]
 800ab4a:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_D6D_SRC, (u8_t *)value) )
 800ab4c:	683a      	ldr	r2, [r7, #0]
 800ab4e:	211d      	movs	r1, #29
 800ab50:	6878      	ldr	r0, [r7, #4]
 800ab52:	f7ff fbb8 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800ab56:	4603      	mov	r3, r0
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d101      	bne.n	800ab60 <LSM6DSM_ACC_GYRO_R_DSD_ZL+0x1e>
    return MEMS_ERROR;
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	e007      	b.n	800ab70 <LSM6DSM_ACC_GYRO_R_DSD_ZL+0x2e>

  *value &= LSM6DSM_ACC_GYRO_DSD_ZL_MASK; //mask
 800ab60:	683b      	ldr	r3, [r7, #0]
 800ab62:	781b      	ldrb	r3, [r3, #0]
 800ab64:	f003 0310 	and.w	r3, r3, #16
 800ab68:	b2da      	uxtb	r2, r3
 800ab6a:	683b      	ldr	r3, [r7, #0]
 800ab6c:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800ab6e:	2301      	movs	r3, #1
}
 800ab70:	4618      	mov	r0, r3
 800ab72:	3708      	adds	r7, #8
 800ab74:	46bd      	mov	sp, r7
 800ab76:	bd80      	pop	{r7, pc}

0800ab78 <LSM6DSM_ACC_GYRO_R_DSD_ZH>:
* Output         : Status of DSD_ZH see LSM6DSM_ACC_GYRO_DSD_ZH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_DSD_ZH(void *handle, LSM6DSM_ACC_GYRO_DSD_ZH_t *value)
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	b082      	sub	sp, #8
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
 800ab80:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_D6D_SRC, (u8_t *)value) )
 800ab82:	683a      	ldr	r2, [r7, #0]
 800ab84:	211d      	movs	r1, #29
 800ab86:	6878      	ldr	r0, [r7, #4]
 800ab88:	f7ff fb9d 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800ab8c:	4603      	mov	r3, r0
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d101      	bne.n	800ab96 <LSM6DSM_ACC_GYRO_R_DSD_ZH+0x1e>
    return MEMS_ERROR;
 800ab92:	2300      	movs	r3, #0
 800ab94:	e007      	b.n	800aba6 <LSM6DSM_ACC_GYRO_R_DSD_ZH+0x2e>

  *value &= LSM6DSM_ACC_GYRO_DSD_ZH_MASK; //mask
 800ab96:	683b      	ldr	r3, [r7, #0]
 800ab98:	781b      	ldrb	r3, [r3, #0]
 800ab9a:	f003 0320 	and.w	r3, r3, #32
 800ab9e:	b2da      	uxtb	r2, r3
 800aba0:	683b      	ldr	r3, [r7, #0]
 800aba2:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800aba4:	2301      	movs	r3, #1
}
 800aba6:	4618      	mov	r0, r3
 800aba8:	3708      	adds	r7, #8
 800abaa:	46bd      	mov	sp, r7
 800abac:	bd80      	pop	{r7, pc}

0800abae <LSM6DSM_ACC_GYRO_R_D6D_EV_STATUS>:
* Output         : Status of D6D_EV_STATUS see LSM6DSM_ACC_GYRO_D6D_EV_status_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_D6D_EV_STATUS(void *handle, LSM6DSM_ACC_GYRO_D6D_EV_STATUS_t *value)
{
 800abae:	b580      	push	{r7, lr}
 800abb0:	b082      	sub	sp, #8
 800abb2:	af00      	add	r7, sp, #0
 800abb4:	6078      	str	r0, [r7, #4]
 800abb6:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_D6D_SRC, (u8_t *)value) )
 800abb8:	683a      	ldr	r2, [r7, #0]
 800abba:	211d      	movs	r1, #29
 800abbc:	6878      	ldr	r0, [r7, #4]
 800abbe:	f7ff fb82 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800abc2:	4603      	mov	r3, r0
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d101      	bne.n	800abcc <LSM6DSM_ACC_GYRO_R_D6D_EV_STATUS+0x1e>
    return MEMS_ERROR;
 800abc8:	2300      	movs	r3, #0
 800abca:	e007      	b.n	800abdc <LSM6DSM_ACC_GYRO_R_D6D_EV_STATUS+0x2e>

  *value &= LSM6DSM_ACC_GYRO_D6D_EV_STATUS_MASK; //mask
 800abcc:	683b      	ldr	r3, [r7, #0]
 800abce:	781b      	ldrb	r3, [r3, #0]
 800abd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800abd4:	b2da      	uxtb	r2, r3
 800abd6:	683b      	ldr	r3, [r7, #0]
 800abd8:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800abda:	2301      	movs	r3, #1
}
 800abdc:	4618      	mov	r0, r3
 800abde:	3708      	adds	r7, #8
 800abe0:	46bd      	mov	sp, r7
 800abe2:	bd80      	pop	{r7, pc}

0800abe4 <LSM6DSM_ACC_GYRO_R_XLDA>:
* Output         : Status of XLDA see LSM6DSM_ACC_GYRO_XLDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_XLDA(void *handle, LSM6DSM_ACC_GYRO_XLDA_t *value)
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b082      	sub	sp, #8
 800abe8:	af00      	add	r7, sp, #0
 800abea:	6078      	str	r0, [r7, #4]
 800abec:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_STATUS_REG, (u8_t *)value) )
 800abee:	683a      	ldr	r2, [r7, #0]
 800abf0:	211e      	movs	r1, #30
 800abf2:	6878      	ldr	r0, [r7, #4]
 800abf4:	f7ff fb67 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800abf8:	4603      	mov	r3, r0
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d101      	bne.n	800ac02 <LSM6DSM_ACC_GYRO_R_XLDA+0x1e>
    return MEMS_ERROR;
 800abfe:	2300      	movs	r3, #0
 800ac00:	e007      	b.n	800ac12 <LSM6DSM_ACC_GYRO_R_XLDA+0x2e>

  *value &= LSM6DSM_ACC_GYRO_XLDA_MASK; //mask
 800ac02:	683b      	ldr	r3, [r7, #0]
 800ac04:	781b      	ldrb	r3, [r3, #0]
 800ac06:	f003 0301 	and.w	r3, r3, #1
 800ac0a:	b2da      	uxtb	r2, r3
 800ac0c:	683b      	ldr	r3, [r7, #0]
 800ac0e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800ac10:	2301      	movs	r3, #1
}
 800ac12:	4618      	mov	r0, r3
 800ac14:	3708      	adds	r7, #8
 800ac16:	46bd      	mov	sp, r7
 800ac18:	bd80      	pop	{r7, pc}

0800ac1a <LSM6DSM_ACC_GYRO_R_GDA>:
* Output         : Status of GDA see LSM6DSM_ACC_GYRO_GDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_GDA(void *handle, LSM6DSM_ACC_GYRO_GDA_t *value)
{
 800ac1a:	b580      	push	{r7, lr}
 800ac1c:	b082      	sub	sp, #8
 800ac1e:	af00      	add	r7, sp, #0
 800ac20:	6078      	str	r0, [r7, #4]
 800ac22:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_STATUS_REG, (u8_t *)value) )
 800ac24:	683a      	ldr	r2, [r7, #0]
 800ac26:	211e      	movs	r1, #30
 800ac28:	6878      	ldr	r0, [r7, #4]
 800ac2a:	f7ff fb4c 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800ac2e:	4603      	mov	r3, r0
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d101      	bne.n	800ac38 <LSM6DSM_ACC_GYRO_R_GDA+0x1e>
    return MEMS_ERROR;
 800ac34:	2300      	movs	r3, #0
 800ac36:	e007      	b.n	800ac48 <LSM6DSM_ACC_GYRO_R_GDA+0x2e>

  *value &= LSM6DSM_ACC_GYRO_GDA_MASK; //mask
 800ac38:	683b      	ldr	r3, [r7, #0]
 800ac3a:	781b      	ldrb	r3, [r3, #0]
 800ac3c:	f003 0302 	and.w	r3, r3, #2
 800ac40:	b2da      	uxtb	r2, r3
 800ac42:	683b      	ldr	r3, [r7, #0]
 800ac44:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800ac46:	2301      	movs	r3, #1
}
 800ac48:	4618      	mov	r0, r3
 800ac4a:	3708      	adds	r7, #8
 800ac4c:	46bd      	mov	sp, r7
 800ac4e:	bd80      	pop	{r7, pc}

0800ac50 <LSM6DSM_ACC_GYRO_R_PEDO_EV_STATUS>:
* Output         : Status of PEDO_EV_STATUS see LSM6DSM_ACC_GYRO_PEDO_EV_status_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_PEDO_EV_STATUS(void *handle, LSM6DSM_ACC_GYRO_PEDO_EV_STATUS_t *value)
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b082      	sub	sp, #8
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	6078      	str	r0, [r7, #4]
 800ac58:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_FUNC_SRC, (u8_t *)value) )
 800ac5a:	683a      	ldr	r2, [r7, #0]
 800ac5c:	2153      	movs	r1, #83	@ 0x53
 800ac5e:	6878      	ldr	r0, [r7, #4]
 800ac60:	f7ff fb31 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800ac64:	4603      	mov	r3, r0
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d101      	bne.n	800ac6e <LSM6DSM_ACC_GYRO_R_PEDO_EV_STATUS+0x1e>
    return MEMS_ERROR;
 800ac6a:	2300      	movs	r3, #0
 800ac6c:	e007      	b.n	800ac7e <LSM6DSM_ACC_GYRO_R_PEDO_EV_STATUS+0x2e>

  *value &= LSM6DSM_ACC_GYRO_PEDO_EV_STATUS_MASK; //mask
 800ac6e:	683b      	ldr	r3, [r7, #0]
 800ac70:	781b      	ldrb	r3, [r3, #0]
 800ac72:	f003 0310 	and.w	r3, r3, #16
 800ac76:	b2da      	uxtb	r2, r3
 800ac78:	683b      	ldr	r3, [r7, #0]
 800ac7a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800ac7c:	2301      	movs	r3, #1
}
 800ac7e:	4618      	mov	r0, r3
 800ac80:	3708      	adds	r7, #8
 800ac82:	46bd      	mov	sp, r7
 800ac84:	bd80      	pop	{r7, pc}

0800ac86 <LSM6DSM_ACC_GYRO_R_TILT_EV_STATUS>:
* Output         : Status of TILT_EV_STATUS see LSM6DSM_ACC_GYRO_TILT_EV_status_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/

status_t LSM6DSM_ACC_GYRO_R_TILT_EV_STATUS(void *handle, LSM6DSM_ACC_GYRO_TILT_EV_STATUS_t *value)
{
 800ac86:	b580      	push	{r7, lr}
 800ac88:	b082      	sub	sp, #8
 800ac8a:	af00      	add	r7, sp, #0
 800ac8c:	6078      	str	r0, [r7, #4]
 800ac8e:	6039      	str	r1, [r7, #0]
 if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_FUNC_SRC, (u8_t *)value) )
 800ac90:	683a      	ldr	r2, [r7, #0]
 800ac92:	2153      	movs	r1, #83	@ 0x53
 800ac94:	6878      	ldr	r0, [r7, #4]
 800ac96:	f7ff fb16 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800ac9a:	4603      	mov	r3, r0
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d101      	bne.n	800aca4 <LSM6DSM_ACC_GYRO_R_TILT_EV_STATUS+0x1e>
    return MEMS_ERROR;
 800aca0:	2300      	movs	r3, #0
 800aca2:	e007      	b.n	800acb4 <LSM6DSM_ACC_GYRO_R_TILT_EV_STATUS+0x2e>

  *value &= LSM6DSM_ACC_GYRO_TILT_EV_STATUS_MASK; //mask
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	781b      	ldrb	r3, [r3, #0]
 800aca8:	f003 0320 	and.w	r3, r3, #32
 800acac:	b2da      	uxtb	r2, r3
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800acb2:	2301      	movs	r3, #1
}
 800acb4:	4618      	mov	r0, r3
 800acb6:	3708      	adds	r7, #8
 800acb8:	46bd      	mov	sp, r7
 800acba:	bd80      	pop	{r7, pc}

0800acbc <LSM6DSM_ACC_GYRO_W_TAP_Z_EN>:
* Input          : LSM6DSM_ACC_GYRO_TAP_Z_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_TAP_Z_EN(void *handle, LSM6DSM_ACC_GYRO_TAP_Z_EN_t newValue)
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b084      	sub	sp, #16
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	6078      	str	r0, [r7, #4]
 800acc4:	460b      	mov	r3, r1
 800acc6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_TAP_CFG1, &value) )
 800acc8:	f107 030f 	add.w	r3, r7, #15
 800accc:	461a      	mov	r2, r3
 800acce:	2158      	movs	r1, #88	@ 0x58
 800acd0:	6878      	ldr	r0, [r7, #4]
 800acd2:	f7ff faf8 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800acd6:	4603      	mov	r3, r0
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d101      	bne.n	800ace0 <LSM6DSM_ACC_GYRO_W_TAP_Z_EN+0x24>
    return MEMS_ERROR;
 800acdc:	2300      	movs	r3, #0
 800acde:	e015      	b.n	800ad0c <LSM6DSM_ACC_GYRO_W_TAP_Z_EN+0x50>

  value &= ~LSM6DSM_ACC_GYRO_TAP_Z_EN_MASK; 
 800ace0:	7bfb      	ldrb	r3, [r7, #15]
 800ace2:	f023 0302 	bic.w	r3, r3, #2
 800ace6:	b2db      	uxtb	r3, r3
 800ace8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800acea:	7bfa      	ldrb	r2, [r7, #15]
 800acec:	78fb      	ldrb	r3, [r7, #3]
 800acee:	4313      	orrs	r3, r2
 800acf0:	b2db      	uxtb	r3, r3
 800acf2:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_TAP_CFG1, value) )
 800acf4:	7bfb      	ldrb	r3, [r7, #15]
 800acf6:	461a      	mov	r2, r3
 800acf8:	2158      	movs	r1, #88	@ 0x58
 800acfa:	6878      	ldr	r0, [r7, #4]
 800acfc:	f7ff fafa 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800ad00:	4603      	mov	r3, r0
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d101      	bne.n	800ad0a <LSM6DSM_ACC_GYRO_W_TAP_Z_EN+0x4e>
    return MEMS_ERROR;
 800ad06:	2300      	movs	r3, #0
 800ad08:	e000      	b.n	800ad0c <LSM6DSM_ACC_GYRO_W_TAP_Z_EN+0x50>

  return MEMS_SUCCESS;
 800ad0a:	2301      	movs	r3, #1
}
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	3710      	adds	r7, #16
 800ad10:	46bd      	mov	sp, r7
 800ad12:	bd80      	pop	{r7, pc}

0800ad14 <LSM6DSM_ACC_GYRO_W_TAP_Y_EN>:
* Input          : LSM6DSM_ACC_GYRO_TAP_Y_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_TAP_Y_EN(void *handle, LSM6DSM_ACC_GYRO_TAP_Y_EN_t newValue)
{
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b084      	sub	sp, #16
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
 800ad1c:	460b      	mov	r3, r1
 800ad1e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_TAP_CFG1, &value) )
 800ad20:	f107 030f 	add.w	r3, r7, #15
 800ad24:	461a      	mov	r2, r3
 800ad26:	2158      	movs	r1, #88	@ 0x58
 800ad28:	6878      	ldr	r0, [r7, #4]
 800ad2a:	f7ff facc 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800ad2e:	4603      	mov	r3, r0
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d101      	bne.n	800ad38 <LSM6DSM_ACC_GYRO_W_TAP_Y_EN+0x24>
    return MEMS_ERROR;
 800ad34:	2300      	movs	r3, #0
 800ad36:	e015      	b.n	800ad64 <LSM6DSM_ACC_GYRO_W_TAP_Y_EN+0x50>

  value &= ~LSM6DSM_ACC_GYRO_TAP_Y_EN_MASK; 
 800ad38:	7bfb      	ldrb	r3, [r7, #15]
 800ad3a:	f023 0304 	bic.w	r3, r3, #4
 800ad3e:	b2db      	uxtb	r3, r3
 800ad40:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800ad42:	7bfa      	ldrb	r2, [r7, #15]
 800ad44:	78fb      	ldrb	r3, [r7, #3]
 800ad46:	4313      	orrs	r3, r2
 800ad48:	b2db      	uxtb	r3, r3
 800ad4a:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_TAP_CFG1, value) )
 800ad4c:	7bfb      	ldrb	r3, [r7, #15]
 800ad4e:	461a      	mov	r2, r3
 800ad50:	2158      	movs	r1, #88	@ 0x58
 800ad52:	6878      	ldr	r0, [r7, #4]
 800ad54:	f7ff face 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800ad58:	4603      	mov	r3, r0
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d101      	bne.n	800ad62 <LSM6DSM_ACC_GYRO_W_TAP_Y_EN+0x4e>
    return MEMS_ERROR;
 800ad5e:	2300      	movs	r3, #0
 800ad60:	e000      	b.n	800ad64 <LSM6DSM_ACC_GYRO_W_TAP_Y_EN+0x50>

  return MEMS_SUCCESS;
 800ad62:	2301      	movs	r3, #1
}
 800ad64:	4618      	mov	r0, r3
 800ad66:	3710      	adds	r7, #16
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	bd80      	pop	{r7, pc}

0800ad6c <LSM6DSM_ACC_GYRO_W_TAP_X_EN>:
* Input          : LSM6DSM_ACC_GYRO_TAP_X_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_TAP_X_EN(void *handle, LSM6DSM_ACC_GYRO_TAP_X_EN_t newValue)
{
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b084      	sub	sp, #16
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	6078      	str	r0, [r7, #4]
 800ad74:	460b      	mov	r3, r1
 800ad76:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_TAP_CFG1, &value) )
 800ad78:	f107 030f 	add.w	r3, r7, #15
 800ad7c:	461a      	mov	r2, r3
 800ad7e:	2158      	movs	r1, #88	@ 0x58
 800ad80:	6878      	ldr	r0, [r7, #4]
 800ad82:	f7ff faa0 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800ad86:	4603      	mov	r3, r0
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d101      	bne.n	800ad90 <LSM6DSM_ACC_GYRO_W_TAP_X_EN+0x24>
    return MEMS_ERROR;
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	e015      	b.n	800adbc <LSM6DSM_ACC_GYRO_W_TAP_X_EN+0x50>

  value &= ~LSM6DSM_ACC_GYRO_TAP_X_EN_MASK; 
 800ad90:	7bfb      	ldrb	r3, [r7, #15]
 800ad92:	f023 0308 	bic.w	r3, r3, #8
 800ad96:	b2db      	uxtb	r3, r3
 800ad98:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800ad9a:	7bfa      	ldrb	r2, [r7, #15]
 800ad9c:	78fb      	ldrb	r3, [r7, #3]
 800ad9e:	4313      	orrs	r3, r2
 800ada0:	b2db      	uxtb	r3, r3
 800ada2:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_TAP_CFG1, value) )
 800ada4:	7bfb      	ldrb	r3, [r7, #15]
 800ada6:	461a      	mov	r2, r3
 800ada8:	2158      	movs	r1, #88	@ 0x58
 800adaa:	6878      	ldr	r0, [r7, #4]
 800adac:	f7ff faa2 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800adb0:	4603      	mov	r3, r0
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d101      	bne.n	800adba <LSM6DSM_ACC_GYRO_W_TAP_X_EN+0x4e>
    return MEMS_ERROR;
 800adb6:	2300      	movs	r3, #0
 800adb8:	e000      	b.n	800adbc <LSM6DSM_ACC_GYRO_W_TAP_X_EN+0x50>

  return MEMS_SUCCESS;
 800adba:	2301      	movs	r3, #1
}
 800adbc:	4618      	mov	r0, r3
 800adbe:	3710      	adds	r7, #16
 800adc0:	46bd      	mov	sp, r7
 800adc2:	bd80      	pop	{r7, pc}

0800adc4 <LSM6DSM_ACC_GYRO_W_BASIC_INT>:
* Input          : LSM6DSM_ACC_GYRO_INT_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_BASIC_INT(void *handle, LSM6DSM_ACC_GYRO_INT_EN_t newValue)
{
 800adc4:	b580      	push	{r7, lr}
 800adc6:	b084      	sub	sp, #16
 800adc8:	af00      	add	r7, sp, #0
 800adca:	6078      	str	r0, [r7, #4]
 800adcc:	460b      	mov	r3, r1
 800adce:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_TAP_CFG1, &value) )
 800add0:	f107 030f 	add.w	r3, r7, #15
 800add4:	461a      	mov	r2, r3
 800add6:	2158      	movs	r1, #88	@ 0x58
 800add8:	6878      	ldr	r0, [r7, #4]
 800adda:	f7ff fa74 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800adde:	4603      	mov	r3, r0
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d101      	bne.n	800ade8 <LSM6DSM_ACC_GYRO_W_BASIC_INT+0x24>
    return MEMS_ERROR;
 800ade4:	2300      	movs	r3, #0
 800ade6:	e015      	b.n	800ae14 <LSM6DSM_ACC_GYRO_W_BASIC_INT+0x50>

  value &= ~LSM6DSM_ACC_GYRO_INT_EN_MASK; 
 800ade8:	7bfb      	ldrb	r3, [r7, #15]
 800adea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800adee:	b2db      	uxtb	r3, r3
 800adf0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800adf2:	7bfa      	ldrb	r2, [r7, #15]
 800adf4:	78fb      	ldrb	r3, [r7, #3]
 800adf6:	4313      	orrs	r3, r2
 800adf8:	b2db      	uxtb	r3, r3
 800adfa:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_TAP_CFG1, value) )
 800adfc:	7bfb      	ldrb	r3, [r7, #15]
 800adfe:	461a      	mov	r2, r3
 800ae00:	2158      	movs	r1, #88	@ 0x58
 800ae02:	6878      	ldr	r0, [r7, #4]
 800ae04:	f7ff fa76 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800ae08:	4603      	mov	r3, r0
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d101      	bne.n	800ae12 <LSM6DSM_ACC_GYRO_W_BASIC_INT+0x4e>
    return MEMS_ERROR;
 800ae0e:	2300      	movs	r3, #0
 800ae10:	e000      	b.n	800ae14 <LSM6DSM_ACC_GYRO_W_BASIC_INT+0x50>

  return MEMS_SUCCESS;
 800ae12:	2301      	movs	r3, #1
}
 800ae14:	4618      	mov	r0, r3
 800ae16:	3710      	adds	r7, #16
 800ae18:	46bd      	mov	sp, r7
 800ae1a:	bd80      	pop	{r7, pc}

0800ae1c <LSM6DSM_ACC_GYRO_W_TAP_THS>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_TAP_THS(void *handle, u8_t newValue)
{
 800ae1c:	b580      	push	{r7, lr}
 800ae1e:	b084      	sub	sp, #16
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
 800ae24:	460b      	mov	r3, r1
 800ae26:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSM_ACC_GYRO_TAP_THS_POSITION; //mask	
  newValue &= LSM6DSM_ACC_GYRO_TAP_THS_MASK; //coerce
 800ae28:	78fb      	ldrb	r3, [r7, #3]
 800ae2a:	f003 031f 	and.w	r3, r3, #31
 800ae2e:	70fb      	strb	r3, [r7, #3]
  
  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_TAP_THS_6D, &value) )
 800ae30:	f107 030f 	add.w	r3, r7, #15
 800ae34:	461a      	mov	r2, r3
 800ae36:	2159      	movs	r1, #89	@ 0x59
 800ae38:	6878      	ldr	r0, [r7, #4]
 800ae3a:	f7ff fa44 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800ae3e:	4603      	mov	r3, r0
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d101      	bne.n	800ae48 <LSM6DSM_ACC_GYRO_W_TAP_THS+0x2c>
    return MEMS_ERROR;
 800ae44:	2300      	movs	r3, #0
 800ae46:	e015      	b.n	800ae74 <LSM6DSM_ACC_GYRO_W_TAP_THS+0x58>

  value &= ~LSM6DSM_ACC_GYRO_TAP_THS_MASK; 
 800ae48:	7bfb      	ldrb	r3, [r7, #15]
 800ae4a:	f023 031f 	bic.w	r3, r3, #31
 800ae4e:	b2db      	uxtb	r3, r3
 800ae50:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800ae52:	7bfa      	ldrb	r2, [r7, #15]
 800ae54:	78fb      	ldrb	r3, [r7, #3]
 800ae56:	4313      	orrs	r3, r2
 800ae58:	b2db      	uxtb	r3, r3
 800ae5a:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_TAP_THS_6D, value) )
 800ae5c:	7bfb      	ldrb	r3, [r7, #15]
 800ae5e:	461a      	mov	r2, r3
 800ae60:	2159      	movs	r1, #89	@ 0x59
 800ae62:	6878      	ldr	r0, [r7, #4]
 800ae64:	f7ff fa46 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800ae68:	4603      	mov	r3, r0
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d101      	bne.n	800ae72 <LSM6DSM_ACC_GYRO_W_TAP_THS+0x56>
    return MEMS_ERROR;
 800ae6e:	2300      	movs	r3, #0
 800ae70:	e000      	b.n	800ae74 <LSM6DSM_ACC_GYRO_W_TAP_THS+0x58>

  return MEMS_SUCCESS;
 800ae72:	2301      	movs	r3, #1
}
 800ae74:	4618      	mov	r0, r3
 800ae76:	3710      	adds	r7, #16
 800ae78:	46bd      	mov	sp, r7
 800ae7a:	bd80      	pop	{r7, pc}

0800ae7c <LSM6DSM_ACC_GYRO_W_SIXD_THS>:
* Input          : LSM6DSM_ACC_GYRO_SIXD_THS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_SIXD_THS(void *handle, LSM6DSM_ACC_GYRO_SIXD_THS_t newValue)
{
 800ae7c:	b580      	push	{r7, lr}
 800ae7e:	b084      	sub	sp, #16
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	6078      	str	r0, [r7, #4]
 800ae84:	460b      	mov	r3, r1
 800ae86:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_TAP_THS_6D, &value) )
 800ae88:	f107 030f 	add.w	r3, r7, #15
 800ae8c:	461a      	mov	r2, r3
 800ae8e:	2159      	movs	r1, #89	@ 0x59
 800ae90:	6878      	ldr	r0, [r7, #4]
 800ae92:	f7ff fa18 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800ae96:	4603      	mov	r3, r0
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d101      	bne.n	800aea0 <LSM6DSM_ACC_GYRO_W_SIXD_THS+0x24>
    return MEMS_ERROR;
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	e015      	b.n	800aecc <LSM6DSM_ACC_GYRO_W_SIXD_THS+0x50>

  value &= ~LSM6DSM_ACC_GYRO_SIXD_THS_MASK; 
 800aea0:	7bfb      	ldrb	r3, [r7, #15]
 800aea2:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 800aea6:	b2db      	uxtb	r3, r3
 800aea8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800aeaa:	7bfa      	ldrb	r2, [r7, #15]
 800aeac:	78fb      	ldrb	r3, [r7, #3]
 800aeae:	4313      	orrs	r3, r2
 800aeb0:	b2db      	uxtb	r3, r3
 800aeb2:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_TAP_THS_6D, value) )
 800aeb4:	7bfb      	ldrb	r3, [r7, #15]
 800aeb6:	461a      	mov	r2, r3
 800aeb8:	2159      	movs	r1, #89	@ 0x59
 800aeba:	6878      	ldr	r0, [r7, #4]
 800aebc:	f7ff fa1a 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800aec0:	4603      	mov	r3, r0
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d101      	bne.n	800aeca <LSM6DSM_ACC_GYRO_W_SIXD_THS+0x4e>
    return MEMS_ERROR;
 800aec6:	2300      	movs	r3, #0
 800aec8:	e000      	b.n	800aecc <LSM6DSM_ACC_GYRO_W_SIXD_THS+0x50>

  return MEMS_SUCCESS;
 800aeca:	2301      	movs	r3, #1
}
 800aecc:	4618      	mov	r0, r3
 800aece:	3710      	adds	r7, #16
 800aed0:	46bd      	mov	sp, r7
 800aed2:	bd80      	pop	{r7, pc}

0800aed4 <LSM6DSM_ACC_GYRO_W_SHOCK_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_SHOCK_Duration(void *handle, u8_t newValue)
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b084      	sub	sp, #16
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
 800aedc:	460b      	mov	r3, r1
 800aede:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSM_ACC_GYRO_SHOCK_POSITION; //mask	
  newValue &= LSM6DSM_ACC_GYRO_SHOCK_MASK; //coerce
 800aee0:	78fb      	ldrb	r3, [r7, #3]
 800aee2:	f003 0303 	and.w	r3, r3, #3
 800aee6:	70fb      	strb	r3, [r7, #3]
  
  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_INT_DUR2, &value) )
 800aee8:	f107 030f 	add.w	r3, r7, #15
 800aeec:	461a      	mov	r2, r3
 800aeee:	215a      	movs	r1, #90	@ 0x5a
 800aef0:	6878      	ldr	r0, [r7, #4]
 800aef2:	f7ff f9e8 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800aef6:	4603      	mov	r3, r0
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d101      	bne.n	800af00 <LSM6DSM_ACC_GYRO_W_SHOCK_Duration+0x2c>
    return MEMS_ERROR;
 800aefc:	2300      	movs	r3, #0
 800aefe:	e015      	b.n	800af2c <LSM6DSM_ACC_GYRO_W_SHOCK_Duration+0x58>

  value &= ~LSM6DSM_ACC_GYRO_SHOCK_MASK; 
 800af00:	7bfb      	ldrb	r3, [r7, #15]
 800af02:	f023 0303 	bic.w	r3, r3, #3
 800af06:	b2db      	uxtb	r3, r3
 800af08:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800af0a:	7bfa      	ldrb	r2, [r7, #15]
 800af0c:	78fb      	ldrb	r3, [r7, #3]
 800af0e:	4313      	orrs	r3, r2
 800af10:	b2db      	uxtb	r3, r3
 800af12:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_INT_DUR2, value) )
 800af14:	7bfb      	ldrb	r3, [r7, #15]
 800af16:	461a      	mov	r2, r3
 800af18:	215a      	movs	r1, #90	@ 0x5a
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	f7ff f9ea 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800af20:	4603      	mov	r3, r0
 800af22:	2b00      	cmp	r3, #0
 800af24:	d101      	bne.n	800af2a <LSM6DSM_ACC_GYRO_W_SHOCK_Duration+0x56>
    return MEMS_ERROR;
 800af26:	2300      	movs	r3, #0
 800af28:	e000      	b.n	800af2c <LSM6DSM_ACC_GYRO_W_SHOCK_Duration+0x58>

  return MEMS_SUCCESS;
 800af2a:	2301      	movs	r3, #1
}
 800af2c:	4618      	mov	r0, r3
 800af2e:	3710      	adds	r7, #16
 800af30:	46bd      	mov	sp, r7
 800af32:	bd80      	pop	{r7, pc}

0800af34 <LSM6DSM_ACC_GYRO_W_QUIET_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_QUIET_Duration(void *handle, u8_t newValue)
{
 800af34:	b580      	push	{r7, lr}
 800af36:	b084      	sub	sp, #16
 800af38:	af00      	add	r7, sp, #0
 800af3a:	6078      	str	r0, [r7, #4]
 800af3c:	460b      	mov	r3, r1
 800af3e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSM_ACC_GYRO_QUIET_POSITION; //mask	
 800af40:	78fb      	ldrb	r3, [r7, #3]
 800af42:	009b      	lsls	r3, r3, #2
 800af44:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSM_ACC_GYRO_QUIET_MASK; //coerce
 800af46:	78fb      	ldrb	r3, [r7, #3]
 800af48:	f003 030c 	and.w	r3, r3, #12
 800af4c:	70fb      	strb	r3, [r7, #3]
  
  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_INT_DUR2, &value) )
 800af4e:	f107 030f 	add.w	r3, r7, #15
 800af52:	461a      	mov	r2, r3
 800af54:	215a      	movs	r1, #90	@ 0x5a
 800af56:	6878      	ldr	r0, [r7, #4]
 800af58:	f7ff f9b5 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800af5c:	4603      	mov	r3, r0
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d101      	bne.n	800af66 <LSM6DSM_ACC_GYRO_W_QUIET_Duration+0x32>
    return MEMS_ERROR;
 800af62:	2300      	movs	r3, #0
 800af64:	e015      	b.n	800af92 <LSM6DSM_ACC_GYRO_W_QUIET_Duration+0x5e>

  value &= ~LSM6DSM_ACC_GYRO_QUIET_MASK; 
 800af66:	7bfb      	ldrb	r3, [r7, #15]
 800af68:	f023 030c 	bic.w	r3, r3, #12
 800af6c:	b2db      	uxtb	r3, r3
 800af6e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800af70:	7bfa      	ldrb	r2, [r7, #15]
 800af72:	78fb      	ldrb	r3, [r7, #3]
 800af74:	4313      	orrs	r3, r2
 800af76:	b2db      	uxtb	r3, r3
 800af78:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_INT_DUR2, value) )
 800af7a:	7bfb      	ldrb	r3, [r7, #15]
 800af7c:	461a      	mov	r2, r3
 800af7e:	215a      	movs	r1, #90	@ 0x5a
 800af80:	6878      	ldr	r0, [r7, #4]
 800af82:	f7ff f9b7 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800af86:	4603      	mov	r3, r0
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d101      	bne.n	800af90 <LSM6DSM_ACC_GYRO_W_QUIET_Duration+0x5c>
    return MEMS_ERROR;
 800af8c:	2300      	movs	r3, #0
 800af8e:	e000      	b.n	800af92 <LSM6DSM_ACC_GYRO_W_QUIET_Duration+0x5e>

  return MEMS_SUCCESS;
 800af90:	2301      	movs	r3, #1
}
 800af92:	4618      	mov	r0, r3
 800af94:	3710      	adds	r7, #16
 800af96:	46bd      	mov	sp, r7
 800af98:	bd80      	pop	{r7, pc}

0800af9a <LSM6DSM_ACC_GYRO_W_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_DUR(void *handle, u8_t newValue)
{
 800af9a:	b580      	push	{r7, lr}
 800af9c:	b084      	sub	sp, #16
 800af9e:	af00      	add	r7, sp, #0
 800afa0:	6078      	str	r0, [r7, #4]
 800afa2:	460b      	mov	r3, r1
 800afa4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSM_ACC_GYRO_DUR_POSITION; //mask	
 800afa6:	78fb      	ldrb	r3, [r7, #3]
 800afa8:	011b      	lsls	r3, r3, #4
 800afaa:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSM_ACC_GYRO_DUR_MASK; //coerce
 800afac:	78fb      	ldrb	r3, [r7, #3]
 800afae:	f023 030f 	bic.w	r3, r3, #15
 800afb2:	70fb      	strb	r3, [r7, #3]
  
  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_INT_DUR2, &value) )
 800afb4:	f107 030f 	add.w	r3, r7, #15
 800afb8:	461a      	mov	r2, r3
 800afba:	215a      	movs	r1, #90	@ 0x5a
 800afbc:	6878      	ldr	r0, [r7, #4]
 800afbe:	f7ff f982 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800afc2:	4603      	mov	r3, r0
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d101      	bne.n	800afcc <LSM6DSM_ACC_GYRO_W_DUR+0x32>
    return MEMS_ERROR;
 800afc8:	2300      	movs	r3, #0
 800afca:	e015      	b.n	800aff8 <LSM6DSM_ACC_GYRO_W_DUR+0x5e>

  value &= ~LSM6DSM_ACC_GYRO_DUR_MASK; 
 800afcc:	7bfb      	ldrb	r3, [r7, #15]
 800afce:	f003 030f 	and.w	r3, r3, #15
 800afd2:	b2db      	uxtb	r3, r3
 800afd4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800afd6:	7bfa      	ldrb	r2, [r7, #15]
 800afd8:	78fb      	ldrb	r3, [r7, #3]
 800afda:	4313      	orrs	r3, r2
 800afdc:	b2db      	uxtb	r3, r3
 800afde:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_INT_DUR2, value) )
 800afe0:	7bfb      	ldrb	r3, [r7, #15]
 800afe2:	461a      	mov	r2, r3
 800afe4:	215a      	movs	r1, #90	@ 0x5a
 800afe6:	6878      	ldr	r0, [r7, #4]
 800afe8:	f7ff f984 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800afec:	4603      	mov	r3, r0
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d101      	bne.n	800aff6 <LSM6DSM_ACC_GYRO_W_DUR+0x5c>
    return MEMS_ERROR;
 800aff2:	2300      	movs	r3, #0
 800aff4:	e000      	b.n	800aff8 <LSM6DSM_ACC_GYRO_W_DUR+0x5e>

  return MEMS_SUCCESS;
 800aff6:	2301      	movs	r3, #1
}
 800aff8:	4618      	mov	r0, r3
 800affa:	3710      	adds	r7, #16
 800affc:	46bd      	mov	sp, r7
 800affe:	bd80      	pop	{r7, pc}

0800b000 <LSM6DSM_ACC_GYRO_W_WK_THS>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_WK_THS(void *handle, u8_t newValue)
{
 800b000:	b580      	push	{r7, lr}
 800b002:	b084      	sub	sp, #16
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
 800b008:	460b      	mov	r3, r1
 800b00a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSM_ACC_GYRO_WK_THS_POSITION; //mask	
  newValue &= LSM6DSM_ACC_GYRO_WK_THS_MASK; //coerce
 800b00c:	78fb      	ldrb	r3, [r7, #3]
 800b00e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b012:	70fb      	strb	r3, [r7, #3]
  
  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_THS, &value) )
 800b014:	f107 030f 	add.w	r3, r7, #15
 800b018:	461a      	mov	r2, r3
 800b01a:	215b      	movs	r1, #91	@ 0x5b
 800b01c:	6878      	ldr	r0, [r7, #4]
 800b01e:	f7ff f952 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b022:	4603      	mov	r3, r0
 800b024:	2b00      	cmp	r3, #0
 800b026:	d101      	bne.n	800b02c <LSM6DSM_ACC_GYRO_W_WK_THS+0x2c>
    return MEMS_ERROR;
 800b028:	2300      	movs	r3, #0
 800b02a:	e015      	b.n	800b058 <LSM6DSM_ACC_GYRO_W_WK_THS+0x58>

  value &= ~LSM6DSM_ACC_GYRO_WK_THS_MASK; 
 800b02c:	7bfb      	ldrb	r3, [r7, #15]
 800b02e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b032:	b2db      	uxtb	r3, r3
 800b034:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b036:	7bfa      	ldrb	r2, [r7, #15]
 800b038:	78fb      	ldrb	r3, [r7, #3]
 800b03a:	4313      	orrs	r3, r2
 800b03c:	b2db      	uxtb	r3, r3
 800b03e:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_THS, value) )
 800b040:	7bfb      	ldrb	r3, [r7, #15]
 800b042:	461a      	mov	r2, r3
 800b044:	215b      	movs	r1, #91	@ 0x5b
 800b046:	6878      	ldr	r0, [r7, #4]
 800b048:	f7ff f954 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800b04c:	4603      	mov	r3, r0
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d101      	bne.n	800b056 <LSM6DSM_ACC_GYRO_W_WK_THS+0x56>
    return MEMS_ERROR;
 800b052:	2300      	movs	r3, #0
 800b054:	e000      	b.n	800b058 <LSM6DSM_ACC_GYRO_W_WK_THS+0x58>

  return MEMS_SUCCESS;
 800b056:	2301      	movs	r3, #1
}
 800b058:	4618      	mov	r0, r3
 800b05a:	3710      	adds	r7, #16
 800b05c:	46bd      	mov	sp, r7
 800b05e:	bd80      	pop	{r7, pc}

0800b060 <LSM6DSM_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>:
* Input          : LSM6DSM_ACC_GYRO_SINGLE_DOUBLE_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV(void *handle, LSM6DSM_ACC_GYRO_SINGLE_DOUBLE_TAP_t newValue)
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b084      	sub	sp, #16
 800b064:	af00      	add	r7, sp, #0
 800b066:	6078      	str	r0, [r7, #4]
 800b068:	460b      	mov	r3, r1
 800b06a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_THS, &value) )
 800b06c:	f107 030f 	add.w	r3, r7, #15
 800b070:	461a      	mov	r2, r3
 800b072:	215b      	movs	r1, #91	@ 0x5b
 800b074:	6878      	ldr	r0, [r7, #4]
 800b076:	f7ff f926 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b07a:	4603      	mov	r3, r0
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d101      	bne.n	800b084 <LSM6DSM_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x24>
    return MEMS_ERROR;
 800b080:	2300      	movs	r3, #0
 800b082:	e015      	b.n	800b0b0 <LSM6DSM_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x50>

  value &= ~LSM6DSM_ACC_GYRO_SINGLE_DOUBLE_TAP_MASK; 
 800b084:	7bfb      	ldrb	r3, [r7, #15]
 800b086:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b08a:	b2db      	uxtb	r3, r3
 800b08c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b08e:	7bfa      	ldrb	r2, [r7, #15]
 800b090:	78fb      	ldrb	r3, [r7, #3]
 800b092:	4313      	orrs	r3, r2
 800b094:	b2db      	uxtb	r3, r3
 800b096:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_THS, value) )
 800b098:	7bfb      	ldrb	r3, [r7, #15]
 800b09a:	461a      	mov	r2, r3
 800b09c:	215b      	movs	r1, #91	@ 0x5b
 800b09e:	6878      	ldr	r0, [r7, #4]
 800b0a0:	f7ff f928 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800b0a4:	4603      	mov	r3, r0
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d101      	bne.n	800b0ae <LSM6DSM_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x4e>
    return MEMS_ERROR;
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	e000      	b.n	800b0b0 <LSM6DSM_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x50>

  return MEMS_SUCCESS;
 800b0ae:	2301      	movs	r3, #1
}
 800b0b0:	4618      	mov	r0, r3
 800b0b2:	3710      	adds	r7, #16
 800b0b4:	46bd      	mov	sp, r7
 800b0b6:	bd80      	pop	{r7, pc}

0800b0b8 <LSM6DSM_ACC_GYRO_W_SLEEP_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_SLEEP_DUR(void *handle, u8_t newValue)
{
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b084      	sub	sp, #16
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
 800b0c0:	460b      	mov	r3, r1
 800b0c2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSM_ACC_GYRO_SLEEP_DUR_POSITION; //mask	
  newValue &= LSM6DSM_ACC_GYRO_SLEEP_DUR_MASK; //coerce
 800b0c4:	78fb      	ldrb	r3, [r7, #3]
 800b0c6:	f003 030f 	and.w	r3, r3, #15
 800b0ca:	70fb      	strb	r3, [r7, #3]
  
  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_DUR, &value) )
 800b0cc:	f107 030f 	add.w	r3, r7, #15
 800b0d0:	461a      	mov	r2, r3
 800b0d2:	215c      	movs	r1, #92	@ 0x5c
 800b0d4:	6878      	ldr	r0, [r7, #4]
 800b0d6:	f7ff f8f6 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b0da:	4603      	mov	r3, r0
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d101      	bne.n	800b0e4 <LSM6DSM_ACC_GYRO_W_SLEEP_DUR+0x2c>
    return MEMS_ERROR;
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	e015      	b.n	800b110 <LSM6DSM_ACC_GYRO_W_SLEEP_DUR+0x58>

  value &= ~LSM6DSM_ACC_GYRO_SLEEP_DUR_MASK; 
 800b0e4:	7bfb      	ldrb	r3, [r7, #15]
 800b0e6:	f023 030f 	bic.w	r3, r3, #15
 800b0ea:	b2db      	uxtb	r3, r3
 800b0ec:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b0ee:	7bfa      	ldrb	r2, [r7, #15]
 800b0f0:	78fb      	ldrb	r3, [r7, #3]
 800b0f2:	4313      	orrs	r3, r2
 800b0f4:	b2db      	uxtb	r3, r3
 800b0f6:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_DUR, value) )
 800b0f8:	7bfb      	ldrb	r3, [r7, #15]
 800b0fa:	461a      	mov	r2, r3
 800b0fc:	215c      	movs	r1, #92	@ 0x5c
 800b0fe:	6878      	ldr	r0, [r7, #4]
 800b100:	f7ff f8f8 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800b104:	4603      	mov	r3, r0
 800b106:	2b00      	cmp	r3, #0
 800b108:	d101      	bne.n	800b10e <LSM6DSM_ACC_GYRO_W_SLEEP_DUR+0x56>
    return MEMS_ERROR;
 800b10a:	2300      	movs	r3, #0
 800b10c:	e000      	b.n	800b110 <LSM6DSM_ACC_GYRO_W_SLEEP_DUR+0x58>

  return MEMS_SUCCESS;
 800b10e:	2301      	movs	r3, #1
}
 800b110:	4618      	mov	r0, r3
 800b112:	3710      	adds	r7, #16
 800b114:	46bd      	mov	sp, r7
 800b116:	bd80      	pop	{r7, pc}

0800b118 <LSM6DSM_ACC_GYRO_W_TIMER_HR>:
* Input          : LSM6DSM_ACC_GYRO_TIMER_HR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_TIMER_HR(void *handle, LSM6DSM_ACC_GYRO_TIMER_HR_t newValue)
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b084      	sub	sp, #16
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
 800b120:	460b      	mov	r3, r1
 800b122:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_DUR, &value) )
 800b124:	f107 030f 	add.w	r3, r7, #15
 800b128:	461a      	mov	r2, r3
 800b12a:	215c      	movs	r1, #92	@ 0x5c
 800b12c:	6878      	ldr	r0, [r7, #4]
 800b12e:	f7ff f8ca 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b132:	4603      	mov	r3, r0
 800b134:	2b00      	cmp	r3, #0
 800b136:	d101      	bne.n	800b13c <LSM6DSM_ACC_GYRO_W_TIMER_HR+0x24>
    return MEMS_ERROR;
 800b138:	2300      	movs	r3, #0
 800b13a:	e015      	b.n	800b168 <LSM6DSM_ACC_GYRO_W_TIMER_HR+0x50>

  value &= ~LSM6DSM_ACC_GYRO_TIMER_HR_MASK; 
 800b13c:	7bfb      	ldrb	r3, [r7, #15]
 800b13e:	f023 0310 	bic.w	r3, r3, #16
 800b142:	b2db      	uxtb	r3, r3
 800b144:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b146:	7bfa      	ldrb	r2, [r7, #15]
 800b148:	78fb      	ldrb	r3, [r7, #3]
 800b14a:	4313      	orrs	r3, r2
 800b14c:	b2db      	uxtb	r3, r3
 800b14e:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_DUR, value) )
 800b150:	7bfb      	ldrb	r3, [r7, #15]
 800b152:	461a      	mov	r2, r3
 800b154:	215c      	movs	r1, #92	@ 0x5c
 800b156:	6878      	ldr	r0, [r7, #4]
 800b158:	f7ff f8cc 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800b15c:	4603      	mov	r3, r0
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d101      	bne.n	800b166 <LSM6DSM_ACC_GYRO_W_TIMER_HR+0x4e>
    return MEMS_ERROR;
 800b162:	2300      	movs	r3, #0
 800b164:	e000      	b.n	800b168 <LSM6DSM_ACC_GYRO_W_TIMER_HR+0x50>

  return MEMS_SUCCESS;
 800b166:	2301      	movs	r3, #1
}
 800b168:	4618      	mov	r0, r3
 800b16a:	3710      	adds	r7, #16
 800b16c:	46bd      	mov	sp, r7
 800b16e:	bd80      	pop	{r7, pc}

0800b170 <LSM6DSM_ACC_GYRO_W_WAKE_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_WAKE_DUR(void *handle, u8_t newValue)
{
 800b170:	b580      	push	{r7, lr}
 800b172:	b084      	sub	sp, #16
 800b174:	af00      	add	r7, sp, #0
 800b176:	6078      	str	r0, [r7, #4]
 800b178:	460b      	mov	r3, r1
 800b17a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSM_ACC_GYRO_WAKE_DUR_POSITION; //mask	
 800b17c:	78fb      	ldrb	r3, [r7, #3]
 800b17e:	015b      	lsls	r3, r3, #5
 800b180:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSM_ACC_GYRO_WAKE_DUR_MASK; //coerce
 800b182:	78fb      	ldrb	r3, [r7, #3]
 800b184:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b188:	70fb      	strb	r3, [r7, #3]
  
  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_DUR, &value) )
 800b18a:	f107 030f 	add.w	r3, r7, #15
 800b18e:	461a      	mov	r2, r3
 800b190:	215c      	movs	r1, #92	@ 0x5c
 800b192:	6878      	ldr	r0, [r7, #4]
 800b194:	f7ff f897 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b198:	4603      	mov	r3, r0
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d101      	bne.n	800b1a2 <LSM6DSM_ACC_GYRO_W_WAKE_DUR+0x32>
    return MEMS_ERROR;
 800b19e:	2300      	movs	r3, #0
 800b1a0:	e015      	b.n	800b1ce <LSM6DSM_ACC_GYRO_W_WAKE_DUR+0x5e>

  value &= ~LSM6DSM_ACC_GYRO_WAKE_DUR_MASK; 
 800b1a2:	7bfb      	ldrb	r3, [r7, #15]
 800b1a4:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 800b1a8:	b2db      	uxtb	r3, r3
 800b1aa:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b1ac:	7bfa      	ldrb	r2, [r7, #15]
 800b1ae:	78fb      	ldrb	r3, [r7, #3]
 800b1b0:	4313      	orrs	r3, r2
 800b1b2:	b2db      	uxtb	r3, r3
 800b1b4:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_DUR, value) )
 800b1b6:	7bfb      	ldrb	r3, [r7, #15]
 800b1b8:	461a      	mov	r2, r3
 800b1ba:	215c      	movs	r1, #92	@ 0x5c
 800b1bc:	6878      	ldr	r0, [r7, #4]
 800b1be:	f7ff f899 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800b1c2:	4603      	mov	r3, r0
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d101      	bne.n	800b1cc <LSM6DSM_ACC_GYRO_W_WAKE_DUR+0x5c>
    return MEMS_ERROR;
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	e000      	b.n	800b1ce <LSM6DSM_ACC_GYRO_W_WAKE_DUR+0x5e>

  return MEMS_SUCCESS;
 800b1cc:	2301      	movs	r3, #1
}
 800b1ce:	4618      	mov	r0, r3
 800b1d0:	3710      	adds	r7, #16
 800b1d2:	46bd      	mov	sp, r7
 800b1d4:	bd80      	pop	{r7, pc}

0800b1d6 <LSM6DSM_ACC_GYRO_W_FF_THS>:
* Input          : LSM6DSM_ACC_GYRO_FF_THS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_FF_THS(void *handle, LSM6DSM_ACC_GYRO_FF_THS_t newValue)
{
 800b1d6:	b580      	push	{r7, lr}
 800b1d8:	b084      	sub	sp, #16
 800b1da:	af00      	add	r7, sp, #0
 800b1dc:	6078      	str	r0, [r7, #4]
 800b1de:	460b      	mov	r3, r1
 800b1e0:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_FREE_FALL, &value) )
 800b1e2:	f107 030f 	add.w	r3, r7, #15
 800b1e6:	461a      	mov	r2, r3
 800b1e8:	215d      	movs	r1, #93	@ 0x5d
 800b1ea:	6878      	ldr	r0, [r7, #4]
 800b1ec:	f7ff f86b 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b1f0:	4603      	mov	r3, r0
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d101      	bne.n	800b1fa <LSM6DSM_ACC_GYRO_W_FF_THS+0x24>
    return MEMS_ERROR;
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	e015      	b.n	800b226 <LSM6DSM_ACC_GYRO_W_FF_THS+0x50>

  value &= ~LSM6DSM_ACC_GYRO_FF_THS_MASK; 
 800b1fa:	7bfb      	ldrb	r3, [r7, #15]
 800b1fc:	f023 0307 	bic.w	r3, r3, #7
 800b200:	b2db      	uxtb	r3, r3
 800b202:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b204:	7bfa      	ldrb	r2, [r7, #15]
 800b206:	78fb      	ldrb	r3, [r7, #3]
 800b208:	4313      	orrs	r3, r2
 800b20a:	b2db      	uxtb	r3, r3
 800b20c:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_FREE_FALL, value) )
 800b20e:	7bfb      	ldrb	r3, [r7, #15]
 800b210:	461a      	mov	r2, r3
 800b212:	215d      	movs	r1, #93	@ 0x5d
 800b214:	6878      	ldr	r0, [r7, #4]
 800b216:	f7ff f86d 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800b21a:	4603      	mov	r3, r0
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d101      	bne.n	800b224 <LSM6DSM_ACC_GYRO_W_FF_THS+0x4e>
    return MEMS_ERROR;
 800b220:	2300      	movs	r3, #0
 800b222:	e000      	b.n	800b226 <LSM6DSM_ACC_GYRO_W_FF_THS+0x50>

  return MEMS_SUCCESS;
 800b224:	2301      	movs	r3, #1
}
 800b226:	4618      	mov	r0, r3
 800b228:	3710      	adds	r7, #16
 800b22a:	46bd      	mov	sp, r7
 800b22c:	bd80      	pop	{r7, pc}

0800b22e <LSM6DSM_ACC_GYRO_W_FF_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_FF_Duration(void *handle, u8_t newValue)
{
 800b22e:	b580      	push	{r7, lr}
 800b230:	b084      	sub	sp, #16
 800b232:	af00      	add	r7, sp, #0
 800b234:	6078      	str	r0, [r7, #4]
 800b236:	460b      	mov	r3, r1
 800b238:	70fb      	strb	r3, [r7, #3]
  u8_t valueH, valueL;
  u8_t value;

  valueL = newValue & 0x1F;
 800b23a:	78fb      	ldrb	r3, [r7, #3]
 800b23c:	f003 031f 	and.w	r3, r3, #31
 800b240:	73fb      	strb	r3, [r7, #15]
  valueH = (newValue >> 5) & 0x1;
 800b242:	78fb      	ldrb	r3, [r7, #3]
 800b244:	095b      	lsrs	r3, r3, #5
 800b246:	b2db      	uxtb	r3, r3
 800b248:	f003 0301 	and.w	r3, r3, #1
 800b24c:	73bb      	strb	r3, [r7, #14]

  /* Low part in FREE_FALL reg */
  valueL = valueL << LSM6DSM_ACC_GYRO_FF_FREE_FALL_DUR_POSITION; //mask	
 800b24e:	7bfb      	ldrb	r3, [r7, #15]
 800b250:	00db      	lsls	r3, r3, #3
 800b252:	73fb      	strb	r3, [r7, #15]
  valueL &= LSM6DSM_ACC_GYRO_FF_FREE_FALL_DUR_MASK; //coerce
 800b254:	7bfb      	ldrb	r3, [r7, #15]
 800b256:	f023 0307 	bic.w	r3, r3, #7
 800b25a:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_FREE_FALL, &value) )
 800b25c:	f107 030d 	add.w	r3, r7, #13
 800b260:	461a      	mov	r2, r3
 800b262:	215d      	movs	r1, #93	@ 0x5d
 800b264:	6878      	ldr	r0, [r7, #4]
 800b266:	f7ff f82e 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b26a:	4603      	mov	r3, r0
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d101      	bne.n	800b274 <LSM6DSM_ACC_GYRO_W_FF_Duration+0x46>
    return MEMS_ERROR;
 800b270:	2300      	movs	r3, #0
 800b272:	e03d      	b.n	800b2f0 <LSM6DSM_ACC_GYRO_W_FF_Duration+0xc2>

  value &= ~LSM6DSM_ACC_GYRO_FF_FREE_FALL_DUR_MASK; 
 800b274:	7b7b      	ldrb	r3, [r7, #13]
 800b276:	f003 0307 	and.w	r3, r3, #7
 800b27a:	b2db      	uxtb	r3, r3
 800b27c:	737b      	strb	r3, [r7, #13]
  value |= valueL;
 800b27e:	7b7a      	ldrb	r2, [r7, #13]
 800b280:	7bfb      	ldrb	r3, [r7, #15]
 800b282:	4313      	orrs	r3, r2
 800b284:	b2db      	uxtb	r3, r3
 800b286:	737b      	strb	r3, [r7, #13]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_FREE_FALL, value) )
 800b288:	7b7b      	ldrb	r3, [r7, #13]
 800b28a:	461a      	mov	r2, r3
 800b28c:	215d      	movs	r1, #93	@ 0x5d
 800b28e:	6878      	ldr	r0, [r7, #4]
 800b290:	f7ff f830 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800b294:	4603      	mov	r3, r0
 800b296:	2b00      	cmp	r3, #0
 800b298:	d101      	bne.n	800b29e <LSM6DSM_ACC_GYRO_W_FF_Duration+0x70>
    return MEMS_ERROR;
 800b29a:	2300      	movs	r3, #0
 800b29c:	e028      	b.n	800b2f0 <LSM6DSM_ACC_GYRO_W_FF_Duration+0xc2>

  /* High part in WAKE_UP_DUR reg */
  valueH = valueH << LSM6DSM_ACC_GYRO_FF_WAKE_UP_DUR_POSITION; //mask	
 800b29e:	7bbb      	ldrb	r3, [r7, #14]
 800b2a0:	01db      	lsls	r3, r3, #7
 800b2a2:	73bb      	strb	r3, [r7, #14]
  valueH &= LSM6DSM_ACC_GYRO_FF_WAKE_UP_DUR_MASK; //coerce
 800b2a4:	7bbb      	ldrb	r3, [r7, #14]
 800b2a6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b2aa:	73bb      	strb	r3, [r7, #14]
  
  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_DUR, &value) )
 800b2ac:	f107 030d 	add.w	r3, r7, #13
 800b2b0:	461a      	mov	r2, r3
 800b2b2:	215c      	movs	r1, #92	@ 0x5c
 800b2b4:	6878      	ldr	r0, [r7, #4]
 800b2b6:	f7ff f806 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b2ba:	4603      	mov	r3, r0
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d101      	bne.n	800b2c4 <LSM6DSM_ACC_GYRO_W_FF_Duration+0x96>
    return MEMS_ERROR;
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	e015      	b.n	800b2f0 <LSM6DSM_ACC_GYRO_W_FF_Duration+0xc2>

  value &= ~LSM6DSM_ACC_GYRO_FF_WAKE_UP_DUR_MASK; 
 800b2c4:	7b7b      	ldrb	r3, [r7, #13]
 800b2c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b2ca:	b2db      	uxtb	r3, r3
 800b2cc:	737b      	strb	r3, [r7, #13]
  value |= valueH;
 800b2ce:	7b7a      	ldrb	r2, [r7, #13]
 800b2d0:	7bbb      	ldrb	r3, [r7, #14]
 800b2d2:	4313      	orrs	r3, r2
 800b2d4:	b2db      	uxtb	r3, r3
 800b2d6:	737b      	strb	r3, [r7, #13]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_WAKE_UP_DUR, value) )
 800b2d8:	7b7b      	ldrb	r3, [r7, #13]
 800b2da:	461a      	mov	r2, r3
 800b2dc:	215c      	movs	r1, #92	@ 0x5c
 800b2de:	6878      	ldr	r0, [r7, #4]
 800b2e0:	f7ff f808 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800b2e4:	4603      	mov	r3, r0
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d101      	bne.n	800b2ee <LSM6DSM_ACC_GYRO_W_FF_Duration+0xc0>
    return MEMS_ERROR;
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	e000      	b.n	800b2f0 <LSM6DSM_ACC_GYRO_W_FF_Duration+0xc2>

  return MEMS_SUCCESS;
 800b2ee:	2301      	movs	r3, #1
}
 800b2f0:	4618      	mov	r0, r3
 800b2f2:	3710      	adds	r7, #16
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	bd80      	pop	{r7, pc}

0800b2f8 <LSM6DSM_ACC_GYRO_W_TiltEvOnInt2>:
* Input          : LSM6DSM_ACC_GYRO_INT2_TILT_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_TiltEvOnInt2(void *handle, LSM6DSM_ACC_GYRO_INT2_TILT_t newValue)
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b084      	sub	sp, #16
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
 800b300:	460b      	mov	r3, r1
 800b302:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, &value) )
 800b304:	f107 030f 	add.w	r3, r7, #15
 800b308:	461a      	mov	r2, r3
 800b30a:	215f      	movs	r1, #95	@ 0x5f
 800b30c:	6878      	ldr	r0, [r7, #4]
 800b30e:	f7fe ffda 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b312:	4603      	mov	r3, r0
 800b314:	2b00      	cmp	r3, #0
 800b316:	d101      	bne.n	800b31c <LSM6DSM_ACC_GYRO_W_TiltEvOnInt2+0x24>
    return MEMS_ERROR;
 800b318:	2300      	movs	r3, #0
 800b31a:	e015      	b.n	800b348 <LSM6DSM_ACC_GYRO_W_TiltEvOnInt2+0x50>

  value &= ~LSM6DSM_ACC_GYRO_INT2_TILT_MASK; 
 800b31c:	7bfb      	ldrb	r3, [r7, #15]
 800b31e:	f023 0302 	bic.w	r3, r3, #2
 800b322:	b2db      	uxtb	r3, r3
 800b324:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b326:	7bfa      	ldrb	r2, [r7, #15]
 800b328:	78fb      	ldrb	r3, [r7, #3]
 800b32a:	4313      	orrs	r3, r2
 800b32c:	b2db      	uxtb	r3, r3
 800b32e:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, value) )
 800b330:	7bfb      	ldrb	r3, [r7, #15]
 800b332:	461a      	mov	r2, r3
 800b334:	215f      	movs	r1, #95	@ 0x5f
 800b336:	6878      	ldr	r0, [r7, #4]
 800b338:	f7fe ffdc 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800b33c:	4603      	mov	r3, r0
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d101      	bne.n	800b346 <LSM6DSM_ACC_GYRO_W_TiltEvOnInt2+0x4e>
    return MEMS_ERROR;
 800b342:	2300      	movs	r3, #0
 800b344:	e000      	b.n	800b348 <LSM6DSM_ACC_GYRO_W_TiltEvOnInt2+0x50>

  return MEMS_SUCCESS;
 800b346:	2301      	movs	r3, #1
}
 800b348:	4618      	mov	r0, r3
 800b34a:	3710      	adds	r7, #16
 800b34c:	46bd      	mov	sp, r7
 800b34e:	bd80      	pop	{r7, pc}

0800b350 <LSM6DSM_ACC_GYRO_W_6DEvOnInt2>:
* Input          : LSM6DSM_ACC_GYRO_INT2_6D_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_6DEvOnInt2(void *handle, LSM6DSM_ACC_GYRO_INT2_6D_t newValue)
{
 800b350:	b580      	push	{r7, lr}
 800b352:	b084      	sub	sp, #16
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
 800b358:	460b      	mov	r3, r1
 800b35a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, &value) )
 800b35c:	f107 030f 	add.w	r3, r7, #15
 800b360:	461a      	mov	r2, r3
 800b362:	215f      	movs	r1, #95	@ 0x5f
 800b364:	6878      	ldr	r0, [r7, #4]
 800b366:	f7fe ffae 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b36a:	4603      	mov	r3, r0
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d101      	bne.n	800b374 <LSM6DSM_ACC_GYRO_W_6DEvOnInt2+0x24>
    return MEMS_ERROR;
 800b370:	2300      	movs	r3, #0
 800b372:	e015      	b.n	800b3a0 <LSM6DSM_ACC_GYRO_W_6DEvOnInt2+0x50>

  value &= ~LSM6DSM_ACC_GYRO_INT2_6D_MASK; 
 800b374:	7bfb      	ldrb	r3, [r7, #15]
 800b376:	f023 0304 	bic.w	r3, r3, #4
 800b37a:	b2db      	uxtb	r3, r3
 800b37c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b37e:	7bfa      	ldrb	r2, [r7, #15]
 800b380:	78fb      	ldrb	r3, [r7, #3]
 800b382:	4313      	orrs	r3, r2
 800b384:	b2db      	uxtb	r3, r3
 800b386:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, value) )
 800b388:	7bfb      	ldrb	r3, [r7, #15]
 800b38a:	461a      	mov	r2, r3
 800b38c:	215f      	movs	r1, #95	@ 0x5f
 800b38e:	6878      	ldr	r0, [r7, #4]
 800b390:	f7fe ffb0 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800b394:	4603      	mov	r3, r0
 800b396:	2b00      	cmp	r3, #0
 800b398:	d101      	bne.n	800b39e <LSM6DSM_ACC_GYRO_W_6DEvOnInt2+0x4e>
    return MEMS_ERROR;
 800b39a:	2300      	movs	r3, #0
 800b39c:	e000      	b.n	800b3a0 <LSM6DSM_ACC_GYRO_W_6DEvOnInt2+0x50>

  return MEMS_SUCCESS;
 800b39e:	2301      	movs	r3, #1
}
 800b3a0:	4618      	mov	r0, r3
 800b3a2:	3710      	adds	r7, #16
 800b3a4:	46bd      	mov	sp, r7
 800b3a6:	bd80      	pop	{r7, pc}

0800b3a8 <LSM6DSM_ACC_GYRO_W_TapEvOnInt2>:
* Input          : LSM6DSM_ACC_GYRO_INT2_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_TapEvOnInt2(void *handle, LSM6DSM_ACC_GYRO_INT2_TAP_t newValue)
{
 800b3a8:	b580      	push	{r7, lr}
 800b3aa:	b084      	sub	sp, #16
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	6078      	str	r0, [r7, #4]
 800b3b0:	460b      	mov	r3, r1
 800b3b2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, &value) )
 800b3b4:	f107 030f 	add.w	r3, r7, #15
 800b3b8:	461a      	mov	r2, r3
 800b3ba:	215f      	movs	r1, #95	@ 0x5f
 800b3bc:	6878      	ldr	r0, [r7, #4]
 800b3be:	f7fe ff82 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b3c2:	4603      	mov	r3, r0
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d101      	bne.n	800b3cc <LSM6DSM_ACC_GYRO_W_TapEvOnInt2+0x24>
    return MEMS_ERROR;
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	e015      	b.n	800b3f8 <LSM6DSM_ACC_GYRO_W_TapEvOnInt2+0x50>

  value &= ~LSM6DSM_ACC_GYRO_INT2_TAP_MASK; 
 800b3cc:	7bfb      	ldrb	r3, [r7, #15]
 800b3ce:	f023 0308 	bic.w	r3, r3, #8
 800b3d2:	b2db      	uxtb	r3, r3
 800b3d4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b3d6:	7bfa      	ldrb	r2, [r7, #15]
 800b3d8:	78fb      	ldrb	r3, [r7, #3]
 800b3da:	4313      	orrs	r3, r2
 800b3dc:	b2db      	uxtb	r3, r3
 800b3de:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, value) )
 800b3e0:	7bfb      	ldrb	r3, [r7, #15]
 800b3e2:	461a      	mov	r2, r3
 800b3e4:	215f      	movs	r1, #95	@ 0x5f
 800b3e6:	6878      	ldr	r0, [r7, #4]
 800b3e8:	f7fe ff84 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d101      	bne.n	800b3f6 <LSM6DSM_ACC_GYRO_W_TapEvOnInt2+0x4e>
    return MEMS_ERROR;
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	e000      	b.n	800b3f8 <LSM6DSM_ACC_GYRO_W_TapEvOnInt2+0x50>

  return MEMS_SUCCESS;
 800b3f6:	2301      	movs	r3, #1
}
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	3710      	adds	r7, #16
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	bd80      	pop	{r7, pc}

0800b400 <LSM6DSM_ACC_GYRO_W_FFEvOnInt2>:
* Input          : LSM6DSM_ACC_GYRO_INT2_FF_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_FFEvOnInt2(void *handle, LSM6DSM_ACC_GYRO_INT2_FF_t newValue)
{
 800b400:	b580      	push	{r7, lr}
 800b402:	b084      	sub	sp, #16
 800b404:	af00      	add	r7, sp, #0
 800b406:	6078      	str	r0, [r7, #4]
 800b408:	460b      	mov	r3, r1
 800b40a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, &value) )
 800b40c:	f107 030f 	add.w	r3, r7, #15
 800b410:	461a      	mov	r2, r3
 800b412:	215f      	movs	r1, #95	@ 0x5f
 800b414:	6878      	ldr	r0, [r7, #4]
 800b416:	f7fe ff56 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b41a:	4603      	mov	r3, r0
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d101      	bne.n	800b424 <LSM6DSM_ACC_GYRO_W_FFEvOnInt2+0x24>
    return MEMS_ERROR;
 800b420:	2300      	movs	r3, #0
 800b422:	e015      	b.n	800b450 <LSM6DSM_ACC_GYRO_W_FFEvOnInt2+0x50>

  value &= ~LSM6DSM_ACC_GYRO_INT2_FF_MASK; 
 800b424:	7bfb      	ldrb	r3, [r7, #15]
 800b426:	f023 0310 	bic.w	r3, r3, #16
 800b42a:	b2db      	uxtb	r3, r3
 800b42c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b42e:	7bfa      	ldrb	r2, [r7, #15]
 800b430:	78fb      	ldrb	r3, [r7, #3]
 800b432:	4313      	orrs	r3, r2
 800b434:	b2db      	uxtb	r3, r3
 800b436:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, value) )
 800b438:	7bfb      	ldrb	r3, [r7, #15]
 800b43a:	461a      	mov	r2, r3
 800b43c:	215f      	movs	r1, #95	@ 0x5f
 800b43e:	6878      	ldr	r0, [r7, #4]
 800b440:	f7fe ff58 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800b444:	4603      	mov	r3, r0
 800b446:	2b00      	cmp	r3, #0
 800b448:	d101      	bne.n	800b44e <LSM6DSM_ACC_GYRO_W_FFEvOnInt2+0x4e>
    return MEMS_ERROR;
 800b44a:	2300      	movs	r3, #0
 800b44c:	e000      	b.n	800b450 <LSM6DSM_ACC_GYRO_W_FFEvOnInt2+0x50>

  return MEMS_SUCCESS;
 800b44e:	2301      	movs	r3, #1
}
 800b450:	4618      	mov	r0, r3
 800b452:	3710      	adds	r7, #16
 800b454:	46bd      	mov	sp, r7
 800b456:	bd80      	pop	{r7, pc}

0800b458 <LSM6DSM_ACC_GYRO_W_WUEvOnInt2>:
* Input          : LSM6DSM_ACC_GYRO_INT2_WU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_WUEvOnInt2(void *handle, LSM6DSM_ACC_GYRO_INT2_WU_t newValue)
{
 800b458:	b580      	push	{r7, lr}
 800b45a:	b084      	sub	sp, #16
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
 800b460:	460b      	mov	r3, r1
 800b462:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, &value) )
 800b464:	f107 030f 	add.w	r3, r7, #15
 800b468:	461a      	mov	r2, r3
 800b46a:	215f      	movs	r1, #95	@ 0x5f
 800b46c:	6878      	ldr	r0, [r7, #4]
 800b46e:	f7fe ff2a 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b472:	4603      	mov	r3, r0
 800b474:	2b00      	cmp	r3, #0
 800b476:	d101      	bne.n	800b47c <LSM6DSM_ACC_GYRO_W_WUEvOnInt2+0x24>
    return MEMS_ERROR;
 800b478:	2300      	movs	r3, #0
 800b47a:	e015      	b.n	800b4a8 <LSM6DSM_ACC_GYRO_W_WUEvOnInt2+0x50>

  value &= ~LSM6DSM_ACC_GYRO_INT2_WU_MASK; 
 800b47c:	7bfb      	ldrb	r3, [r7, #15]
 800b47e:	f023 0320 	bic.w	r3, r3, #32
 800b482:	b2db      	uxtb	r3, r3
 800b484:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b486:	7bfa      	ldrb	r2, [r7, #15]
 800b488:	78fb      	ldrb	r3, [r7, #3]
 800b48a:	4313      	orrs	r3, r2
 800b48c:	b2db      	uxtb	r3, r3
 800b48e:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, value) )
 800b490:	7bfb      	ldrb	r3, [r7, #15]
 800b492:	461a      	mov	r2, r3
 800b494:	215f      	movs	r1, #95	@ 0x5f
 800b496:	6878      	ldr	r0, [r7, #4]
 800b498:	f7fe ff2c 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800b49c:	4603      	mov	r3, r0
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d101      	bne.n	800b4a6 <LSM6DSM_ACC_GYRO_W_WUEvOnInt2+0x4e>
    return MEMS_ERROR;
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	e000      	b.n	800b4a8 <LSM6DSM_ACC_GYRO_W_WUEvOnInt2+0x50>

  return MEMS_SUCCESS;
 800b4a6:	2301      	movs	r3, #1
}
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	3710      	adds	r7, #16
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bd80      	pop	{r7, pc}

0800b4b0 <LSM6DSM_ACC_GYRO_W_SingleTapOnInt2>:
* Input          : LSM6DSM_ACC_GYRO_INT2_SINGLE_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSM_ACC_GYRO_W_SingleTapOnInt2(void *handle, LSM6DSM_ACC_GYRO_INT2_SINGLE_TAP_t newValue)
{
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	b084      	sub	sp, #16
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	6078      	str	r0, [r7, #4]
 800b4b8:	460b      	mov	r3, r1
 800b4ba:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, &value) )
 800b4bc:	f107 030f 	add.w	r3, r7, #15
 800b4c0:	461a      	mov	r2, r3
 800b4c2:	215f      	movs	r1, #95	@ 0x5f
 800b4c4:	6878      	ldr	r0, [r7, #4]
 800b4c6:	f7fe fefe 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d101      	bne.n	800b4d4 <LSM6DSM_ACC_GYRO_W_SingleTapOnInt2+0x24>
    return MEMS_ERROR;
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	e015      	b.n	800b500 <LSM6DSM_ACC_GYRO_W_SingleTapOnInt2+0x50>

  value &= ~LSM6DSM_ACC_GYRO_INT2_SINGLE_TAP_MASK; 
 800b4d4:	7bfb      	ldrb	r3, [r7, #15]
 800b4d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b4da:	b2db      	uxtb	r3, r3
 800b4dc:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b4de:	7bfa      	ldrb	r2, [r7, #15]
 800b4e0:	78fb      	ldrb	r3, [r7, #3]
 800b4e2:	4313      	orrs	r3, r2
 800b4e4:	b2db      	uxtb	r3, r3
 800b4e6:	73fb      	strb	r3, [r7, #15]
  
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_MD2_CFG, value) )
 800b4e8:	7bfb      	ldrb	r3, [r7, #15]
 800b4ea:	461a      	mov	r2, r3
 800b4ec:	215f      	movs	r1, #95	@ 0x5f
 800b4ee:	6878      	ldr	r0, [r7, #4]
 800b4f0:	f7fe ff00 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800b4f4:	4603      	mov	r3, r0
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d101      	bne.n	800b4fe <LSM6DSM_ACC_GYRO_W_SingleTapOnInt2+0x4e>
    return MEMS_ERROR;
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	e000      	b.n	800b500 <LSM6DSM_ACC_GYRO_W_SingleTapOnInt2+0x50>

  return MEMS_SUCCESS;
 800b4fe:	2301      	movs	r3, #1
}
 800b500:	4618      	mov	r0, r3
 800b502:	3710      	adds	r7, #16
 800b504:	46bd      	mov	sp, r7
 800b506:	bd80      	pop	{r7, pc}

0800b508 <LSM6DSM_ACC_GYRO_GetRawGyroData>:
* Input          : pointer to [u8_t]
* Output         : GetGyroData buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSM_ACC_GYRO_GetRawGyroData(void *handle, u8_t *buff) 
{
 800b508:	b580      	push	{r7, lr}
 800b50a:	b084      	sub	sp, #16
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	6078      	str	r0, [r7, #4]
 800b510:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;
  
  numberOfByteForDimension=6/3;
 800b512:	2302      	movs	r3, #2
 800b514:	733b      	strb	r3, [r7, #12]

  k=0;
 800b516:	2300      	movs	r3, #0
 800b518:	737b      	strb	r3, [r7, #13]
  for (i=0; i<3;i++ ) 
 800b51a:	2300      	movs	r3, #0
 800b51c:	73fb      	strb	r3, [r7, #15]
 800b51e:	e01e      	b.n	800b55e <LSM6DSM_ACC_GYRO_GetRawGyroData+0x56>
  {
	for (j=0; j<numberOfByteForDimension;j++ )
 800b520:	2300      	movs	r3, #0
 800b522:	73bb      	strb	r3, [r7, #14]
 800b524:	e014      	b.n	800b550 <LSM6DSM_ACC_GYRO_GetRawGyroData+0x48>
	{	
		if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_OUTX_L_G+k, &buff[k]))
 800b526:	7b7b      	ldrb	r3, [r7, #13]
 800b528:	3322      	adds	r3, #34	@ 0x22
 800b52a:	b2d9      	uxtb	r1, r3
 800b52c:	7b7b      	ldrb	r3, [r7, #13]
 800b52e:	683a      	ldr	r2, [r7, #0]
 800b530:	4413      	add	r3, r2
 800b532:	461a      	mov	r2, r3
 800b534:	6878      	ldr	r0, [r7, #4]
 800b536:	f7fe fec6 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b53a:	4603      	mov	r3, r0
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d101      	bne.n	800b544 <LSM6DSM_ACC_GYRO_GetRawGyroData+0x3c>
		  return MEMS_ERROR;
 800b540:	2300      	movs	r3, #0
 800b542:	e010      	b.n	800b566 <LSM6DSM_ACC_GYRO_GetRawGyroData+0x5e>
		k++;	
 800b544:	7b7b      	ldrb	r3, [r7, #13]
 800b546:	3301      	adds	r3, #1
 800b548:	737b      	strb	r3, [r7, #13]
	for (j=0; j<numberOfByteForDimension;j++ )
 800b54a:	7bbb      	ldrb	r3, [r7, #14]
 800b54c:	3301      	adds	r3, #1
 800b54e:	73bb      	strb	r3, [r7, #14]
 800b550:	7bba      	ldrb	r2, [r7, #14]
 800b552:	7b3b      	ldrb	r3, [r7, #12]
 800b554:	429a      	cmp	r2, r3
 800b556:	d3e6      	bcc.n	800b526 <LSM6DSM_ACC_GYRO_GetRawGyroData+0x1e>
  for (i=0; i<3;i++ ) 
 800b558:	7bfb      	ldrb	r3, [r7, #15]
 800b55a:	3301      	adds	r3, #1
 800b55c:	73fb      	strb	r3, [r7, #15]
 800b55e:	7bfb      	ldrb	r3, [r7, #15]
 800b560:	2b02      	cmp	r3, #2
 800b562:	d9dd      	bls.n	800b520 <LSM6DSM_ACC_GYRO_GetRawGyroData+0x18>
	}
  }

  return MEMS_SUCCESS; 
 800b564:	2301      	movs	r3, #1
}
 800b566:	4618      	mov	r0, r3
 800b568:	3710      	adds	r7, #16
 800b56a:	46bd      	mov	sp, r7
 800b56c:	bd80      	pop	{r7, pc}

0800b56e <LSM6DSM_ACC_GYRO_GetRawAccData>:
* Input          : pointer to [u8_t]
* Output         : GetAccData buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSM_ACC_GYRO_GetRawAccData(void *handle, u8_t *buff) 
{
 800b56e:	b580      	push	{r7, lr}
 800b570:	b084      	sub	sp, #16
 800b572:	af00      	add	r7, sp, #0
 800b574:	6078      	str	r0, [r7, #4]
 800b576:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;
  
  numberOfByteForDimension=6/3;
 800b578:	2302      	movs	r3, #2
 800b57a:	733b      	strb	r3, [r7, #12]

  k=0;
 800b57c:	2300      	movs	r3, #0
 800b57e:	737b      	strb	r3, [r7, #13]
  for (i=0; i<3;i++ ) {
 800b580:	2300      	movs	r3, #0
 800b582:	73fb      	strb	r3, [r7, #15]
 800b584:	e01e      	b.n	800b5c4 <LSM6DSM_ACC_GYRO_GetRawAccData+0x56>
	for (j=0; j<numberOfByteForDimension;j++ ) {	
 800b586:	2300      	movs	r3, #0
 800b588:	73bb      	strb	r3, [r7, #14]
 800b58a:	e014      	b.n	800b5b6 <LSM6DSM_ACC_GYRO_GetRawAccData+0x48>
		if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_OUTX_L_XL+k, &buff[k]))
 800b58c:	7b7b      	ldrb	r3, [r7, #13]
 800b58e:	3328      	adds	r3, #40	@ 0x28
 800b590:	b2d9      	uxtb	r1, r3
 800b592:	7b7b      	ldrb	r3, [r7, #13]
 800b594:	683a      	ldr	r2, [r7, #0]
 800b596:	4413      	add	r3, r2
 800b598:	461a      	mov	r2, r3
 800b59a:	6878      	ldr	r0, [r7, #4]
 800b59c:	f7fe fe93 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b5a0:	4603      	mov	r3, r0
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d101      	bne.n	800b5aa <LSM6DSM_ACC_GYRO_GetRawAccData+0x3c>
		  return MEMS_ERROR;
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	e010      	b.n	800b5cc <LSM6DSM_ACC_GYRO_GetRawAccData+0x5e>
		k++;	
 800b5aa:	7b7b      	ldrb	r3, [r7, #13]
 800b5ac:	3301      	adds	r3, #1
 800b5ae:	737b      	strb	r3, [r7, #13]
	for (j=0; j<numberOfByteForDimension;j++ ) {	
 800b5b0:	7bbb      	ldrb	r3, [r7, #14]
 800b5b2:	3301      	adds	r3, #1
 800b5b4:	73bb      	strb	r3, [r7, #14]
 800b5b6:	7bba      	ldrb	r2, [r7, #14]
 800b5b8:	7b3b      	ldrb	r3, [r7, #12]
 800b5ba:	429a      	cmp	r2, r3
 800b5bc:	d3e6      	bcc.n	800b58c <LSM6DSM_ACC_GYRO_GetRawAccData+0x1e>
  for (i=0; i<3;i++ ) {
 800b5be:	7bfb      	ldrb	r3, [r7, #15]
 800b5c0:	3301      	adds	r3, #1
 800b5c2:	73fb      	strb	r3, [r7, #15]
 800b5c4:	7bfb      	ldrb	r3, [r7, #15]
 800b5c6:	2b02      	cmp	r3, #2
 800b5c8:	d9dd      	bls.n	800b586 <LSM6DSM_ACC_GYRO_GetRawAccData+0x18>
	}
  }

  return MEMS_SUCCESS; 
 800b5ca:	2301      	movs	r3, #1
}
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	3710      	adds	r7, #16
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	bd80      	pop	{r7, pc}

0800b5d4 <LSM6DSM_ACC_GYRO_Get_GetStepCounter>:
* Input          : pointer to [u8_t]
* Output         : GetStepCounter buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSM_ACC_GYRO_Get_GetStepCounter(void *handle, u8_t *buff) 
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b084      	sub	sp, #16
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	6078      	str	r0, [r7, #4]
 800b5dc:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;
  
  numberOfByteForDimension=2/1;
 800b5de:	2302      	movs	r3, #2
 800b5e0:	733b      	strb	r3, [r7, #12]

  k=0;
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	737b      	strb	r3, [r7, #13]
  for (i=0; i<1;i++ ) 
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	73fb      	strb	r3, [r7, #15]
 800b5ea:	e01e      	b.n	800b62a <LSM6DSM_ACC_GYRO_Get_GetStepCounter+0x56>
  {
	for (j=0; j<numberOfByteForDimension;j++ )
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	73bb      	strb	r3, [r7, #14]
 800b5f0:	e014      	b.n	800b61c <LSM6DSM_ACC_GYRO_Get_GetStepCounter+0x48>
	{	
		if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_STEP_COUNTER_L+k, &buff[k]))
 800b5f2:	7b7b      	ldrb	r3, [r7, #13]
 800b5f4:	334b      	adds	r3, #75	@ 0x4b
 800b5f6:	b2d9      	uxtb	r1, r3
 800b5f8:	7b7b      	ldrb	r3, [r7, #13]
 800b5fa:	683a      	ldr	r2, [r7, #0]
 800b5fc:	4413      	add	r3, r2
 800b5fe:	461a      	mov	r2, r3
 800b600:	6878      	ldr	r0, [r7, #4]
 800b602:	f7fe fe60 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b606:	4603      	mov	r3, r0
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d101      	bne.n	800b610 <LSM6DSM_ACC_GYRO_Get_GetStepCounter+0x3c>
		  return MEMS_ERROR;
 800b60c:	2300      	movs	r3, #0
 800b60e:	e010      	b.n	800b632 <LSM6DSM_ACC_GYRO_Get_GetStepCounter+0x5e>
		k++;	
 800b610:	7b7b      	ldrb	r3, [r7, #13]
 800b612:	3301      	adds	r3, #1
 800b614:	737b      	strb	r3, [r7, #13]
	for (j=0; j<numberOfByteForDimension;j++ )
 800b616:	7bbb      	ldrb	r3, [r7, #14]
 800b618:	3301      	adds	r3, #1
 800b61a:	73bb      	strb	r3, [r7, #14]
 800b61c:	7bba      	ldrb	r2, [r7, #14]
 800b61e:	7b3b      	ldrb	r3, [r7, #12]
 800b620:	429a      	cmp	r2, r3
 800b622:	d3e6      	bcc.n	800b5f2 <LSM6DSM_ACC_GYRO_Get_GetStepCounter+0x1e>
  for (i=0; i<1;i++ ) 
 800b624:	7bfb      	ldrb	r3, [r7, #15]
 800b626:	3301      	adds	r3, #1
 800b628:	73fb      	strb	r3, [r7, #15]
 800b62a:	7bfb      	ldrb	r3, [r7, #15]
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d0dd      	beq.n	800b5ec <LSM6DSM_ACC_GYRO_Get_GetStepCounter+0x18>
	}
  }

  return MEMS_SUCCESS; 
 800b630:	2301      	movs	r3, #1
}
 800b632:	4618      	mov	r0, r3
 800b634:	3710      	adds	r7, #16
 800b636:	46bd      	mov	sp, r7
 800b638:	bd80      	pop	{r7, pc}

0800b63a <LSM6DSM_ACC_GYRO_W_PedoThreshold>:

/************** Program Pedometer Threshold  *******************/
status_t  LSM6DSM_ACC_GYRO_W_PedoThreshold(void *handle, u8_t newValue)
{
 800b63a:	b580      	push	{r7, lr}
 800b63c:	b084      	sub	sp, #16
 800b63e:	af00      	add	r7, sp, #0
 800b640:	6078      	str	r0, [r7, #4]
 800b642:	460b      	mov	r3, r1
 800b644:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  /* Open Embedded Function Register page*/
  if( !LSM6DSM_ACC_GYRO_W_EmbeddedAccess(handle, LSM6DSM_ACC_GYRO_EMBEDDED_ACCESS_ENABLED))
 800b646:	2180      	movs	r1, #128	@ 0x80
 800b648:	6878      	ldr	r0, [r7, #4]
 800b64a:	f7fe fe6b 	bl	800a324 <LSM6DSM_ACC_GYRO_W_EmbeddedAccess>
 800b64e:	4603      	mov	r3, r0
 800b650:	2b00      	cmp	r3, #0
 800b652:	d101      	bne.n	800b658 <LSM6DSM_ACC_GYRO_W_PedoThreshold+0x1e>
    return MEMS_ERROR;
 800b654:	2300      	movs	r3, #0
 800b656:	e030      	b.n	800b6ba <LSM6DSM_ACC_GYRO_W_PedoThreshold+0x80>

  /* read current value */
  if( !LSM6DSM_ACC_GYRO_ReadReg(handle, LSM6DSM_ACC_GYRO_CONFIG_PEDO_THS_MIN, &value))
 800b658:	f107 030f 	add.w	r3, r7, #15
 800b65c:	461a      	mov	r2, r3
 800b65e:	210f      	movs	r1, #15
 800b660:	6878      	ldr	r0, [r7, #4]
 800b662:	f7fe fe30 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800b666:	4603      	mov	r3, r0
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d101      	bne.n	800b670 <LSM6DSM_ACC_GYRO_W_PedoThreshold+0x36>
    return MEMS_ERROR;
 800b66c:	2300      	movs	r3, #0
 800b66e:	e024      	b.n	800b6ba <LSM6DSM_ACC_GYRO_W_PedoThreshold+0x80>

  value &= ~0x1F; 
 800b670:	7bfb      	ldrb	r3, [r7, #15]
 800b672:	f023 031f 	bic.w	r3, r3, #31
 800b676:	b2db      	uxtb	r3, r3
 800b678:	73fb      	strb	r3, [r7, #15]
  value |= (newValue & 0x1F);
 800b67a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b67e:	f003 031f 	and.w	r3, r3, #31
 800b682:	b25a      	sxtb	r2, r3
 800b684:	7bfb      	ldrb	r3, [r7, #15]
 800b686:	b25b      	sxtb	r3, r3
 800b688:	4313      	orrs	r3, r2
 800b68a:	b25b      	sxtb	r3, r3
 800b68c:	b2db      	uxtb	r3, r3
 800b68e:	73fb      	strb	r3, [r7, #15]
  
  /* write new value */
  if( !LSM6DSM_ACC_GYRO_WriteReg(handle, LSM6DSM_ACC_GYRO_CONFIG_PEDO_THS_MIN, value))
 800b690:	7bfb      	ldrb	r3, [r7, #15]
 800b692:	461a      	mov	r2, r3
 800b694:	210f      	movs	r1, #15
 800b696:	6878      	ldr	r0, [r7, #4]
 800b698:	f7fe fe2c 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800b69c:	4603      	mov	r3, r0
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d101      	bne.n	800b6a6 <LSM6DSM_ACC_GYRO_W_PedoThreshold+0x6c>
    return MEMS_ERROR;
 800b6a2:	2300      	movs	r3, #0
 800b6a4:	e009      	b.n	800b6ba <LSM6DSM_ACC_GYRO_W_PedoThreshold+0x80>

  /* Close Embedded Function Register page*/
  if( !LSM6DSM_ACC_GYRO_W_EmbeddedAccess(handle, LSM6DSM_ACC_GYRO_EMBEDDED_ACCESS_DISABLED))
 800b6a6:	2100      	movs	r1, #0
 800b6a8:	6878      	ldr	r0, [r7, #4]
 800b6aa:	f7fe fe3b 	bl	800a324 <LSM6DSM_ACC_GYRO_W_EmbeddedAccess>
 800b6ae:	4603      	mov	r3, r0
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d101      	bne.n	800b6b8 <LSM6DSM_ACC_GYRO_W_PedoThreshold+0x7e>
    return MEMS_ERROR;
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	e000      	b.n	800b6ba <LSM6DSM_ACC_GYRO_W_PedoThreshold+0x80>

  return MEMS_SUCCESS;
 800b6b8:	2301      	movs	r3, #1
}
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	3710      	adds	r7, #16
 800b6be:	46bd      	mov	sp, r7
 800b6c0:	bd80      	pop	{r7, pc}
	...

0800b6c4 <LSM6DSM_X_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Init( DrvContextTypeDef *handle )
{
 800b6c4:	b580      	push	{r7, lr}
 800b6c6:	b086      	sub	sp, #24
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	689b      	ldr	r3, [r3, #8]
 800b6d0:	617b      	str	r3, [r7, #20]
  LSM6DSM_X_Data_t *pComponentData = ( LSM6DSM_X_Data_t * )pData->pComponentData;
 800b6d2:	697b      	ldr	r3, [r7, #20]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	613b      	str	r3, [r7, #16]
  LSM6DSM_Combo_Data_t *comboData = pComponentData->comboData;
 800b6d8:	693b      	ldr	r3, [r7, #16]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	60fb      	str	r3, [r7, #12]
  
  if ( LSM6DSM_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800b6de:	6878      	ldr	r0, [r7, #4]
 800b6e0:	f000 feef 	bl	800c4c2 <LSM6DSM_Check_WhoAmI>
 800b6e4:	4603      	mov	r3, r0
 800b6e6:	2b01      	cmp	r3, #1
 800b6e8:	d101      	bne.n	800b6ee <LSM6DSM_X_Init+0x2a>
  {
    return COMPONENT_ERROR;
 800b6ea:	2301      	movs	r3, #1
 800b6ec:	e036      	b.n	800b75c <LSM6DSM_X_Init+0x98>
  }
  
  /* Enable register address automatically incremented during a multiple byte
     access with a serial interface. */
  if ( LSM6DSM_ACC_GYRO_W_IF_Addr_Incr( (void *)handle, LSM6DSM_ACC_GYRO_IF_INC_ENABLED ) == MEMS_ERROR )
 800b6ee:	2104      	movs	r1, #4
 800b6f0:	6878      	ldr	r0, [r7, #4]
 800b6f2:	f7ff f81a 	bl	800a72a <LSM6DSM_ACC_GYRO_W_IF_Addr_Incr>
 800b6f6:	4603      	mov	r3, r0
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d101      	bne.n	800b700 <LSM6DSM_X_Init+0x3c>
  {
    return COMPONENT_ERROR;
 800b6fc:	2301      	movs	r3, #1
 800b6fe:	e02d      	b.n	800b75c <LSM6DSM_X_Init+0x98>
  }
  
  /* Enable BDU */
  if ( LSM6DSM_ACC_GYRO_W_BDU( (void *)handle, LSM6DSM_ACC_GYRO_BDU_BLOCK_UPDATE ) == MEMS_ERROR )
 800b700:	2140      	movs	r1, #64	@ 0x40
 800b702:	6878      	ldr	r0, [r7, #4]
 800b704:	f7ff f83d 	bl	800a782 <LSM6DSM_ACC_GYRO_W_BDU>
 800b708:	4603      	mov	r3, r0
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d101      	bne.n	800b712 <LSM6DSM_X_Init+0x4e>
  {
    return COMPONENT_ERROR;
 800b70e:	2301      	movs	r3, #1
 800b710:	e024      	b.n	800b75c <LSM6DSM_X_Init+0x98>
  }
  
  /* FIFO mode selection */
  if ( LSM6DSM_ACC_GYRO_W_FIFO_MODE( (void *)handle, LSM6DSM_ACC_GYRO_FIFO_MODE_BYPASS ) == MEMS_ERROR )
 800b712:	2100      	movs	r1, #0
 800b714:	6878      	ldr	r0, [r7, #4]
 800b716:	f7fe fe31 	bl	800a37c <LSM6DSM_ACC_GYRO_W_FIFO_MODE>
 800b71a:	4603      	mov	r3, r0
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d101      	bne.n	800b724 <LSM6DSM_X_Init+0x60>
  {
    return COMPONENT_ERROR;
 800b720:	2301      	movs	r3, #1
 800b722:	e01b      	b.n	800b75c <LSM6DSM_X_Init+0x98>
  }
  
  /* Select default output data rate. */
  pComponentData->Previous_ODR = 104.0f;
 800b724:	693b      	ldr	r3, [r7, #16]
 800b726:	4a0f      	ldr	r2, [pc, #60]	@ (800b764 <LSM6DSM_X_Init+0xa0>)
 800b728:	605a      	str	r2, [r3, #4]
  
  /* Output data rate selection - power down. */
  if ( LSM6DSM_ACC_GYRO_W_ODR_XL( (void *)handle, LSM6DSM_ACC_GYRO_ODR_XL_POWER_DOWN ) == MEMS_ERROR )
 800b72a:	2100      	movs	r1, #0
 800b72c:	6878      	ldr	r0, [r7, #4]
 800b72e:	f7fe fee0 	bl	800a4f2 <LSM6DSM_ACC_GYRO_W_ODR_XL>
 800b732:	4603      	mov	r3, r0
 800b734:	2b00      	cmp	r3, #0
 800b736:	d101      	bne.n	800b73c <LSM6DSM_X_Init+0x78>
  {
    return COMPONENT_ERROR;
 800b738:	2301      	movs	r3, #1
 800b73a:	e00f      	b.n	800b75c <LSM6DSM_X_Init+0x98>
  }
  
  /* Full scale selection. */
  if ( LSM6DSM_X_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 800b73c:	2100      	movs	r1, #0
 800b73e:	6878      	ldr	r0, [r7, #4]
 800b740:	f000 fac8 	bl	800bcd4 <LSM6DSM_X_Set_FS>
 800b744:	4603      	mov	r3, r0
 800b746:	2b01      	cmp	r3, #1
 800b748:	d101      	bne.n	800b74e <LSM6DSM_X_Init+0x8a>
  {
    return COMPONENT_ERROR;
 800b74a:	2301      	movs	r3, #1
 800b74c:	e006      	b.n	800b75c <LSM6DSM_X_Init+0x98>
  }

  comboData->isAccInitialized = 1;
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	2201      	movs	r2, #1
 800b752:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 1;
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	2201      	movs	r2, #1
 800b758:	715a      	strb	r2, [r3, #5]
  
  return COMPONENT_OK;
 800b75a:	2300      	movs	r3, #0
}
 800b75c:	4618      	mov	r0, r3
 800b75e:	3718      	adds	r7, #24
 800b760:	46bd      	mov	sp, r7
 800b762:	bd80      	pop	{r7, pc}
 800b764:	42d00000 	.word	0x42d00000

0800b768 <LSM6DSM_X_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_DeInit( DrvContextTypeDef *handle )
{
 800b768:	b580      	push	{r7, lr}
 800b76a:	b086      	sub	sp, #24
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	689b      	ldr	r3, [r3, #8]
 800b774:	617b      	str	r3, [r7, #20]
  LSM6DSM_X_Data_t *pComponentData = ( LSM6DSM_X_Data_t * )pData->pComponentData;
 800b776:	697b      	ldr	r3, [r7, #20]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	613b      	str	r3, [r7, #16]
  LSM6DSM_Combo_Data_t *comboData = pComponentData->comboData;
 800b77c:	693b      	ldr	r3, [r7, #16]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	60fb      	str	r3, [r7, #12]
  
  if ( LSM6DSM_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800b782:	6878      	ldr	r0, [r7, #4]
 800b784:	f000 fe9d 	bl	800c4c2 <LSM6DSM_Check_WhoAmI>
 800b788:	4603      	mov	r3, r0
 800b78a:	2b01      	cmp	r3, #1
 800b78c:	d101      	bne.n	800b792 <LSM6DSM_X_DeInit+0x2a>
  {
    return COMPONENT_ERROR;
 800b78e:	2301      	movs	r3, #1
 800b790:	e04a      	b.n	800b828 <LSM6DSM_X_DeInit+0xc0>
  }

  /* Try to disable free fall detection */  
  if( LSM6DSM_X_Disable_Free_Fall_Detection( handle ) == COMPONENT_ERROR )
 800b792:	6878      	ldr	r0, [r7, #4]
 800b794:	f001 fab8 	bl	800cd08 <LSM6DSM_X_Disable_Free_Fall_Detection>
 800b798:	4603      	mov	r3, r0
 800b79a:	2b01      	cmp	r3, #1
 800b79c:	d101      	bne.n	800b7a2 <LSM6DSM_X_DeInit+0x3a>
  {
    return COMPONENT_ERROR;
 800b79e:	2301      	movs	r3, #1
 800b7a0:	e042      	b.n	800b828 <LSM6DSM_X_DeInit+0xc0>
  }
  
  /* Try to disable 6D orientation */  
  if( LSM6DSM_X_Disable_6D_Orientation( handle ) == COMPONENT_ERROR )
 800b7a2:	6878      	ldr	r0, [r7, #4]
 800b7a4:	f001 ff84 	bl	800d6b0 <LSM6DSM_X_Disable_6D_Orientation>
 800b7a8:	4603      	mov	r3, r0
 800b7aa:	2b01      	cmp	r3, #1
 800b7ac:	d101      	bne.n	800b7b2 <LSM6DSM_X_DeInit+0x4a>
  {
    return COMPONENT_ERROR;
 800b7ae:	2301      	movs	r3, #1
 800b7b0:	e03a      	b.n	800b828 <LSM6DSM_X_DeInit+0xc0>
  }
  
  /* Try to disable pedometer */  
  if( LSM6DSM_X_Disable_Pedometer( handle ) == COMPONENT_ERROR )
 800b7b2:	6878      	ldr	r0, [r7, #4]
 800b7b4:	f001 fb4e 	bl	800ce54 <LSM6DSM_X_Disable_Pedometer>
 800b7b8:	4603      	mov	r3, r0
 800b7ba:	2b01      	cmp	r3, #1
 800b7bc:	d101      	bne.n	800b7c2 <LSM6DSM_X_DeInit+0x5a>
  {
    return COMPONENT_ERROR;
 800b7be:	2301      	movs	r3, #1
 800b7c0:	e032      	b.n	800b828 <LSM6DSM_X_DeInit+0xc0>
  }
  
  /* Try to disable single tap detection */  
  if( LSM6DSM_X_Disable_Single_Tap_Detection( handle ) == COMPONENT_ERROR )
 800b7c2:	6878      	ldr	r0, [r7, #4]
 800b7c4:	f001 fd70 	bl	800d2a8 <LSM6DSM_X_Disable_Single_Tap_Detection>
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	2b01      	cmp	r3, #1
 800b7cc:	d101      	bne.n	800b7d2 <LSM6DSM_X_DeInit+0x6a>
  {
    return COMPONENT_ERROR;
 800b7ce:	2301      	movs	r3, #1
 800b7d0:	e02a      	b.n	800b828 <LSM6DSM_X_DeInit+0xc0>
  }
  
  /* Try to disable double tap detection */  
  if( LSM6DSM_X_Disable_Double_Tap_Detection( handle ) == COMPONENT_ERROR )
 800b7d2:	6878      	ldr	r0, [r7, #4]
 800b7d4:	f001 fe56 	bl	800d484 <LSM6DSM_X_Disable_Double_Tap_Detection>
 800b7d8:	4603      	mov	r3, r0
 800b7da:	2b01      	cmp	r3, #1
 800b7dc:	d101      	bne.n	800b7e2 <LSM6DSM_X_DeInit+0x7a>
  {
    return COMPONENT_ERROR;
 800b7de:	2301      	movs	r3, #1
 800b7e0:	e022      	b.n	800b828 <LSM6DSM_X_DeInit+0xc0>
  }
  
  /* Try to disable tilt detection */  
  if( LSM6DSM_X_Disable_Tilt_Detection( handle ) == COMPONENT_ERROR )
 800b7e2:	6878      	ldr	r0, [r7, #4]
 800b7e4:	f001 fc0a 	bl	800cffc <LSM6DSM_X_Disable_Tilt_Detection>
 800b7e8:	4603      	mov	r3, r0
 800b7ea:	2b01      	cmp	r3, #1
 800b7ec:	d101      	bne.n	800b7f2 <LSM6DSM_X_DeInit+0x8a>
  {
    return COMPONENT_ERROR;
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	e01a      	b.n	800b828 <LSM6DSM_X_DeInit+0xc0>
  }
  
  /* Try to disable wake up detection */  
  if( LSM6DSM_X_Disable_Wake_Up_Detection( handle ) == COMPONENT_ERROR )
 800b7f2:	6878      	ldr	r0, [r7, #4]
 800b7f4:	f001 fc8c 	bl	800d110 <LSM6DSM_X_Disable_Wake_Up_Detection>
 800b7f8:	4603      	mov	r3, r0
 800b7fa:	2b01      	cmp	r3, #1
 800b7fc:	d101      	bne.n	800b802 <LSM6DSM_X_DeInit+0x9a>
  {
    return COMPONENT_ERROR;
 800b7fe:	2301      	movs	r3, #1
 800b800:	e012      	b.n	800b828 <LSM6DSM_X_DeInit+0xc0>
  }
  
  /* Disable the component */
  if( LSM6DSM_X_Sensor_Disable( handle ) == COMPONENT_ERROR )
 800b802:	6878      	ldr	r0, [r7, #4]
 800b804:	f000 f839 	bl	800b87a <LSM6DSM_X_Sensor_Disable>
 800b808:	4603      	mov	r3, r0
 800b80a:	2b01      	cmp	r3, #1
 800b80c:	d101      	bne.n	800b812 <LSM6DSM_X_DeInit+0xaa>
  {
    return COMPONENT_ERROR;
 800b80e:	2301      	movs	r3, #1
 800b810:	e00a      	b.n	800b828 <LSM6DSM_X_DeInit+0xc0>
  }
  
  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 800b812:	693b      	ldr	r3, [r7, #16]
 800b814:	f04f 0200 	mov.w	r2, #0
 800b818:	605a      	str	r2, [r3, #4]

  comboData->isAccInitialized = 0;
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	2200      	movs	r2, #0
 800b81e:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 0;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	2200      	movs	r2, #0
 800b824:	715a      	strb	r2, [r3, #5]
  
  return COMPONENT_OK;
 800b826:	2300      	movs	r3, #0
}
 800b828:	4618      	mov	r0, r3
 800b82a:	3718      	adds	r7, #24
 800b82c:	46bd      	mov	sp, r7
 800b82e:	bd80      	pop	{r7, pc}

0800b830 <LSM6DSM_X_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Sensor_Enable( DrvContextTypeDef *handle )
{
 800b830:	b580      	push	{r7, lr}
 800b832:	b084      	sub	sp, #16
 800b834:	af00      	add	r7, sp, #0
 800b836:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	689b      	ldr	r3, [r3, #8]
 800b83c:	60fb      	str	r3, [r7, #12]
  LSM6DSM_X_Data_t *pComponentData = ( LSM6DSM_X_Data_t * )pData->pComponentData;
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	60bb      	str	r3, [r7, #8]
  
  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	799b      	ldrb	r3, [r3, #6]
 800b848:	2b01      	cmp	r3, #1
 800b84a:	d101      	bne.n	800b850 <LSM6DSM_X_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 800b84c:	2300      	movs	r3, #0
 800b84e:	e010      	b.n	800b872 <LSM6DSM_X_Sensor_Enable+0x42>
  }
  
  /* Output data rate selection. */
  if ( LSM6DSM_X_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 800b850:	68bb      	ldr	r3, [r7, #8]
 800b852:	edd3 7a01 	vldr	s15, [r3, #4]
 800b856:	eeb0 0a67 	vmov.f32	s0, s15
 800b85a:	6878      	ldr	r0, [r7, #4]
 800b85c:	f000 fefe 	bl	800c65c <LSM6DSM_X_Set_ODR_Value_When_Enabled>
 800b860:	4603      	mov	r3, r0
 800b862:	2b01      	cmp	r3, #1
 800b864:	d101      	bne.n	800b86a <LSM6DSM_X_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 800b866:	2301      	movs	r3, #1
 800b868:	e003      	b.n	800b872 <LSM6DSM_X_Sensor_Enable+0x42>
  }
  
  handle->isEnabled = 1;
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	2201      	movs	r2, #1
 800b86e:	719a      	strb	r2, [r3, #6]
  
  return COMPONENT_OK;
 800b870:	2300      	movs	r3, #0
}
 800b872:	4618      	mov	r0, r3
 800b874:	3710      	adds	r7, #16
 800b876:	46bd      	mov	sp, r7
 800b878:	bd80      	pop	{r7, pc}

0800b87a <LSM6DSM_X_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Sensor_Disable( DrvContextTypeDef *handle )
{
 800b87a:	b580      	push	{r7, lr}
 800b87c:	b084      	sub	sp, #16
 800b87e:	af00      	add	r7, sp, #0
 800b880:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	689b      	ldr	r3, [r3, #8]
 800b886:	60fb      	str	r3, [r7, #12]
  LSM6DSM_X_Data_t *pComponentData = ( LSM6DSM_X_Data_t * )pData->pComponentData;
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	60bb      	str	r3, [r7, #8]
  
  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	799b      	ldrb	r3, [r3, #6]
 800b892:	2b00      	cmp	r3, #0
 800b894:	d101      	bne.n	800b89a <LSM6DSM_X_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 800b896:	2300      	movs	r3, #0
 800b898:	e017      	b.n	800b8ca <LSM6DSM_X_Sensor_Disable+0x50>
  }
  
  /* Store actual output data rate. */
  if ( LSM6DSM_X_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 800b89a:	68bb      	ldr	r3, [r7, #8]
 800b89c:	3304      	adds	r3, #4
 800b89e:	4619      	mov	r1, r3
 800b8a0:	6878      	ldr	r0, [r7, #4]
 800b8a2:	f000 f8f9 	bl	800ba98 <LSM6DSM_X_Get_ODR>
 800b8a6:	4603      	mov	r3, r0
 800b8a8:	2b01      	cmp	r3, #1
 800b8aa:	d101      	bne.n	800b8b0 <LSM6DSM_X_Sensor_Disable+0x36>
  {
    return COMPONENT_ERROR;
 800b8ac:	2301      	movs	r3, #1
 800b8ae:	e00c      	b.n	800b8ca <LSM6DSM_X_Sensor_Disable+0x50>
  }
  
  /* Output data rate selection - power down. */
  if ( LSM6DSM_ACC_GYRO_W_ODR_XL( (void *)handle, LSM6DSM_ACC_GYRO_ODR_XL_POWER_DOWN ) == MEMS_ERROR )
 800b8b0:	2100      	movs	r1, #0
 800b8b2:	6878      	ldr	r0, [r7, #4]
 800b8b4:	f7fe fe1d 	bl	800a4f2 <LSM6DSM_ACC_GYRO_W_ODR_XL>
 800b8b8:	4603      	mov	r3, r0
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d101      	bne.n	800b8c2 <LSM6DSM_X_Sensor_Disable+0x48>
  {
    return COMPONENT_ERROR;
 800b8be:	2301      	movs	r3, #1
 800b8c0:	e003      	b.n	800b8ca <LSM6DSM_X_Sensor_Disable+0x50>
  }
  
  handle->isEnabled = 0;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	719a      	strb	r2, [r3, #6]
  
  return COMPONENT_OK;
 800b8c8:	2300      	movs	r3, #0
}
 800b8ca:	4618      	mov	r0, r3
 800b8cc:	3710      	adds	r7, #16
 800b8ce:	46bd      	mov	sp, r7
 800b8d0:	bd80      	pop	{r7, pc}

0800b8d2 <LSM6DSM_X_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 800b8d2:	b580      	push	{r7, lr}
 800b8d4:	b082      	sub	sp, #8
 800b8d6:	af00      	add	r7, sp, #0
 800b8d8:	6078      	str	r0, [r7, #4]
 800b8da:	6039      	str	r1, [r7, #0]

  return LSM6DSM_Get_WhoAmI(handle, who_am_i);
 800b8dc:	6839      	ldr	r1, [r7, #0]
 800b8de:	6878      	ldr	r0, [r7, #4]
 800b8e0:	f000 fddc 	bl	800c49c <LSM6DSM_Get_WhoAmI>
 800b8e4:	4603      	mov	r3, r0
}
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	3708      	adds	r7, #8
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	bd80      	pop	{r7, pc}

0800b8ee <LSM6DSM_X_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800b8ee:	b580      	push	{r7, lr}
 800b8f0:	b082      	sub	sp, #8
 800b8f2:	af00      	add	r7, sp, #0
 800b8f4:	6078      	str	r0, [r7, #4]

  return LSM6DSM_Check_WhoAmI(handle);
 800b8f6:	6878      	ldr	r0, [r7, #4]
 800b8f8:	f000 fde3 	bl	800c4c2 <LSM6DSM_Check_WhoAmI>
 800b8fc:	4603      	mov	r3, r0
}
 800b8fe:	4618      	mov	r0, r3
 800b900:	3708      	adds	r7, #8
 800b902:	46bd      	mov	sp, r7
 800b904:	bd80      	pop	{r7, pc}

0800b906 <LSM6DSM_X_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *acceleration )
{
 800b906:	b580      	push	{r7, lr}
 800b908:	b086      	sub	sp, #24
 800b90a:	af00      	add	r7, sp, #0
 800b90c:	6078      	str	r0, [r7, #4]
 800b90e:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];
  float sensitivity = 0;
 800b910:	f04f 0300 	mov.w	r3, #0
 800b914:	60fb      	str	r3, [r7, #12]
  
  /* Read raw data from LSM6DSM output register. */
  if ( LSM6DSM_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800b916:	f107 0310 	add.w	r3, r7, #16
 800b91a:	4619      	mov	r1, r3
 800b91c:	6878      	ldr	r0, [r7, #4]
 800b91e:	f000 fded 	bl	800c4fc <LSM6DSM_X_Get_Axes_Raw>
 800b922:	4603      	mov	r3, r0
 800b924:	2b01      	cmp	r3, #1
 800b926:	d101      	bne.n	800b92c <LSM6DSM_X_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 800b928:	2301      	movs	r3, #1
 800b92a:	e03b      	b.n	800b9a4 <LSM6DSM_X_Get_Axes+0x9e>
  }
  
  /* Get LSM6DSM actual sensitivity. */
  if ( LSM6DSM_X_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 800b92c:	f107 030c 	add.w	r3, r7, #12
 800b930:	4619      	mov	r1, r3
 800b932:	6878      	ldr	r0, [r7, #4]
 800b934:	f000 f85c 	bl	800b9f0 <LSM6DSM_X_Get_Sensitivity>
 800b938:	4603      	mov	r3, r0
 800b93a:	2b01      	cmp	r3, #1
 800b93c:	d101      	bne.n	800b942 <LSM6DSM_X_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 800b93e:	2301      	movs	r3, #1
 800b940:	e030      	b.n	800b9a4 <LSM6DSM_X_Get_Axes+0x9e>
  }
  
  /* Calculate the data. */
  acceleration->AXIS_X = ( int32_t )( dataRaw[0] * sensitivity );
 800b942:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800b946:	ee07 3a90 	vmov	s15, r3
 800b94a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b94e:	edd7 7a03 	vldr	s15, [r7, #12]
 800b952:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b956:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b95a:	ee17 2a90 	vmov	r2, s15
 800b95e:	683b      	ldr	r3, [r7, #0]
 800b960:	601a      	str	r2, [r3, #0]
  acceleration->AXIS_Y = ( int32_t )( dataRaw[1] * sensitivity );
 800b962:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b966:	ee07 3a90 	vmov	s15, r3
 800b96a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b96e:	edd7 7a03 	vldr	s15, [r7, #12]
 800b972:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b976:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b97a:	ee17 2a90 	vmov	r2, s15
 800b97e:	683b      	ldr	r3, [r7, #0]
 800b980:	605a      	str	r2, [r3, #4]
  acceleration->AXIS_Z = ( int32_t )( dataRaw[2] * sensitivity );
 800b982:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800b986:	ee07 3a90 	vmov	s15, r3
 800b98a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b98e:	edd7 7a03 	vldr	s15, [r7, #12]
 800b992:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b996:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b99a:	ee17 2a90 	vmov	r2, s15
 800b99e:	683b      	ldr	r3, [r7, #0]
 800b9a0:	609a      	str	r2, [r3, #8]
  
  return COMPONENT_OK;
 800b9a2:	2300      	movs	r3, #0
}
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	3718      	adds	r7, #24
 800b9a8:	46bd      	mov	sp, r7
 800b9aa:	bd80      	pop	{r7, pc}

0800b9ac <LSM6DSM_X_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 800b9ac:	b580      	push	{r7, lr}
 800b9ae:	b084      	sub	sp, #16
 800b9b0:	af00      	add	r7, sp, #0
 800b9b2:	6078      	str	r0, [r7, #4]
 800b9b4:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];
  
  /* Read raw data from LSM6DSM output register. */
  if ( LSM6DSM_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800b9b6:	f107 0308 	add.w	r3, r7, #8
 800b9ba:	4619      	mov	r1, r3
 800b9bc:	6878      	ldr	r0, [r7, #4]
 800b9be:	f000 fd9d 	bl	800c4fc <LSM6DSM_X_Get_Axes_Raw>
 800b9c2:	4603      	mov	r3, r0
 800b9c4:	2b01      	cmp	r3, #1
 800b9c6:	d101      	bne.n	800b9cc <LSM6DSM_X_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 800b9c8:	2301      	movs	r3, #1
 800b9ca:	e00c      	b.n	800b9e6 <LSM6DSM_X_Get_AxesRaw+0x3a>
  }
  
  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 800b9cc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800b9d0:	683b      	ldr	r3, [r7, #0]
 800b9d2:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 800b9d4:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800b9d8:	683b      	ldr	r3, [r7, #0]
 800b9da:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 800b9dc:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800b9e0:	683b      	ldr	r3, [r7, #0]
 800b9e2:	809a      	strh	r2, [r3, #4]
  
  return COMPONENT_OK;
 800b9e4:	2300      	movs	r3, #0
}
 800b9e6:	4618      	mov	r0, r3
 800b9e8:	3710      	adds	r7, #16
 800b9ea:	46bd      	mov	sp, r7
 800b9ec:	bd80      	pop	{r7, pc}
	...

0800b9f0 <LSM6DSM_X_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 800b9f0:	b580      	push	{r7, lr}
 800b9f2:	b084      	sub	sp, #16
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	6078      	str	r0, [r7, #4]
 800b9f8:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_FS_XL_t fullScale;
  
  /* Read actual full scale selection from sensor. */
  if ( LSM6DSM_ACC_GYRO_R_FS_XL( (void *)handle, &fullScale ) == MEMS_ERROR )
 800b9fa:	f107 030f 	add.w	r3, r7, #15
 800b9fe:	4619      	mov	r1, r3
 800ba00:	6878      	ldr	r0, [r7, #4]
 800ba02:	f7fe fd5b 	bl	800a4bc <LSM6DSM_ACC_GYRO_R_FS_XL>
 800ba06:	4603      	mov	r3, r0
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d101      	bne.n	800ba10 <LSM6DSM_X_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 800ba0c:	2301      	movs	r3, #1
 800ba0e:	e035      	b.n	800ba7c <LSM6DSM_X_Get_Sensitivity+0x8c>
  }
  
  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 800ba10:	7bfb      	ldrb	r3, [r7, #15]
 800ba12:	2b0c      	cmp	r3, #12
 800ba14:	d82c      	bhi.n	800ba70 <LSM6DSM_X_Get_Sensitivity+0x80>
 800ba16:	a201      	add	r2, pc, #4	@ (adr r2, 800ba1c <LSM6DSM_X_Get_Sensitivity+0x2c>)
 800ba18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba1c:	0800ba51 	.word	0x0800ba51
 800ba20:	0800ba71 	.word	0x0800ba71
 800ba24:	0800ba71 	.word	0x0800ba71
 800ba28:	0800ba71 	.word	0x0800ba71
 800ba2c:	0800ba69 	.word	0x0800ba69
 800ba30:	0800ba71 	.word	0x0800ba71
 800ba34:	0800ba71 	.word	0x0800ba71
 800ba38:	0800ba71 	.word	0x0800ba71
 800ba3c:	0800ba59 	.word	0x0800ba59
 800ba40:	0800ba71 	.word	0x0800ba71
 800ba44:	0800ba71 	.word	0x0800ba71
 800ba48:	0800ba71 	.word	0x0800ba71
 800ba4c:	0800ba61 	.word	0x0800ba61
  {
    case LSM6DSM_ACC_GYRO_FS_XL_2g:
      *sensitivity = ( float )LSM6DSM_ACC_SENSITIVITY_FOR_FS_2G;
 800ba50:	683b      	ldr	r3, [r7, #0]
 800ba52:	4a0c      	ldr	r2, [pc, #48]	@ (800ba84 <LSM6DSM_X_Get_Sensitivity+0x94>)
 800ba54:	601a      	str	r2, [r3, #0]
      break;
 800ba56:	e010      	b.n	800ba7a <LSM6DSM_X_Get_Sensitivity+0x8a>
    case LSM6DSM_ACC_GYRO_FS_XL_4g:
      *sensitivity = ( float )LSM6DSM_ACC_SENSITIVITY_FOR_FS_4G;
 800ba58:	683b      	ldr	r3, [r7, #0]
 800ba5a:	4a0b      	ldr	r2, [pc, #44]	@ (800ba88 <LSM6DSM_X_Get_Sensitivity+0x98>)
 800ba5c:	601a      	str	r2, [r3, #0]
      break;
 800ba5e:	e00c      	b.n	800ba7a <LSM6DSM_X_Get_Sensitivity+0x8a>
    case LSM6DSM_ACC_GYRO_FS_XL_8g:
      *sensitivity = ( float )LSM6DSM_ACC_SENSITIVITY_FOR_FS_8G;
 800ba60:	683b      	ldr	r3, [r7, #0]
 800ba62:	4a0a      	ldr	r2, [pc, #40]	@ (800ba8c <LSM6DSM_X_Get_Sensitivity+0x9c>)
 800ba64:	601a      	str	r2, [r3, #0]
      break;
 800ba66:	e008      	b.n	800ba7a <LSM6DSM_X_Get_Sensitivity+0x8a>
    case LSM6DSM_ACC_GYRO_FS_XL_16g:
      *sensitivity = ( float )LSM6DSM_ACC_SENSITIVITY_FOR_FS_16G;
 800ba68:	683b      	ldr	r3, [r7, #0]
 800ba6a:	4a09      	ldr	r2, [pc, #36]	@ (800ba90 <LSM6DSM_X_Get_Sensitivity+0xa0>)
 800ba6c:	601a      	str	r2, [r3, #0]
      break;
 800ba6e:	e004      	b.n	800ba7a <LSM6DSM_X_Get_Sensitivity+0x8a>
    default:
      *sensitivity = -1.0f;
 800ba70:	683b      	ldr	r3, [r7, #0]
 800ba72:	4a08      	ldr	r2, [pc, #32]	@ (800ba94 <LSM6DSM_X_Get_Sensitivity+0xa4>)
 800ba74:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800ba76:	2301      	movs	r3, #1
 800ba78:	e000      	b.n	800ba7c <LSM6DSM_X_Get_Sensitivity+0x8c>
  }
  
  return COMPONENT_OK;
 800ba7a:	2300      	movs	r3, #0
}
 800ba7c:	4618      	mov	r0, r3
 800ba7e:	3710      	adds	r7, #16
 800ba80:	46bd      	mov	sp, r7
 800ba82:	bd80      	pop	{r7, pc}
 800ba84:	3d79db23 	.word	0x3d79db23
 800ba88:	3df9db23 	.word	0x3df9db23
 800ba8c:	3e79db23 	.word	0x3e79db23
 800ba90:	3ef9db23 	.word	0x3ef9db23
 800ba94:	bf800000 	.word	0xbf800000

0800ba98 <LSM6DSM_X_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	b084      	sub	sp, #16
 800ba9c:	af00      	add	r7, sp, #0
 800ba9e:	6078      	str	r0, [r7, #4]
 800baa0:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_ODR_XL_t odr_low_level;
  
  if ( LSM6DSM_ACC_GYRO_R_ODR_XL( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 800baa2:	f107 030f 	add.w	r3, r7, #15
 800baa6:	4619      	mov	r1, r3
 800baa8:	6878      	ldr	r0, [r7, #4]
 800baaa:	f7fe fd4e 	bl	800a54a <LSM6DSM_ACC_GYRO_R_ODR_XL>
 800baae:	4603      	mov	r3, r0
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d101      	bne.n	800bab8 <LSM6DSM_X_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 800bab4:	2301      	movs	r3, #1
 800bab6:	e05c      	b.n	800bb72 <LSM6DSM_X_Get_ODR+0xda>
  }
  
  switch( odr_low_level )
 800bab8:	7bfb      	ldrb	r3, [r7, #15]
 800baba:	2ba0      	cmp	r3, #160	@ 0xa0
 800babc:	d04f      	beq.n	800bb5e <LSM6DSM_X_Get_ODR+0xc6>
 800babe:	2ba0      	cmp	r3, #160	@ 0xa0
 800bac0:	dc51      	bgt.n	800bb66 <LSM6DSM_X_Get_ODR+0xce>
 800bac2:	2b90      	cmp	r3, #144	@ 0x90
 800bac4:	d047      	beq.n	800bb56 <LSM6DSM_X_Get_ODR+0xbe>
 800bac6:	2b90      	cmp	r3, #144	@ 0x90
 800bac8:	dc4d      	bgt.n	800bb66 <LSM6DSM_X_Get_ODR+0xce>
 800baca:	2b80      	cmp	r3, #128	@ 0x80
 800bacc:	d03f      	beq.n	800bb4e <LSM6DSM_X_Get_ODR+0xb6>
 800bace:	2b80      	cmp	r3, #128	@ 0x80
 800bad0:	dc49      	bgt.n	800bb66 <LSM6DSM_X_Get_ODR+0xce>
 800bad2:	2b70      	cmp	r3, #112	@ 0x70
 800bad4:	d037      	beq.n	800bb46 <LSM6DSM_X_Get_ODR+0xae>
 800bad6:	2b70      	cmp	r3, #112	@ 0x70
 800bad8:	dc45      	bgt.n	800bb66 <LSM6DSM_X_Get_ODR+0xce>
 800bada:	2b60      	cmp	r3, #96	@ 0x60
 800badc:	d02f      	beq.n	800bb3e <LSM6DSM_X_Get_ODR+0xa6>
 800bade:	2b60      	cmp	r3, #96	@ 0x60
 800bae0:	dc41      	bgt.n	800bb66 <LSM6DSM_X_Get_ODR+0xce>
 800bae2:	2b50      	cmp	r3, #80	@ 0x50
 800bae4:	d027      	beq.n	800bb36 <LSM6DSM_X_Get_ODR+0x9e>
 800bae6:	2b50      	cmp	r3, #80	@ 0x50
 800bae8:	dc3d      	bgt.n	800bb66 <LSM6DSM_X_Get_ODR+0xce>
 800baea:	2b40      	cmp	r3, #64	@ 0x40
 800baec:	d01f      	beq.n	800bb2e <LSM6DSM_X_Get_ODR+0x96>
 800baee:	2b40      	cmp	r3, #64	@ 0x40
 800baf0:	dc39      	bgt.n	800bb66 <LSM6DSM_X_Get_ODR+0xce>
 800baf2:	2b30      	cmp	r3, #48	@ 0x30
 800baf4:	d017      	beq.n	800bb26 <LSM6DSM_X_Get_ODR+0x8e>
 800baf6:	2b30      	cmp	r3, #48	@ 0x30
 800baf8:	dc35      	bgt.n	800bb66 <LSM6DSM_X_Get_ODR+0xce>
 800bafa:	2b20      	cmp	r3, #32
 800bafc:	d00f      	beq.n	800bb1e <LSM6DSM_X_Get_ODR+0x86>
 800bafe:	2b20      	cmp	r3, #32
 800bb00:	dc31      	bgt.n	800bb66 <LSM6DSM_X_Get_ODR+0xce>
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d002      	beq.n	800bb0c <LSM6DSM_X_Get_ODR+0x74>
 800bb06:	2b10      	cmp	r3, #16
 800bb08:	d005      	beq.n	800bb16 <LSM6DSM_X_Get_ODR+0x7e>
 800bb0a:	e02c      	b.n	800bb66 <LSM6DSM_X_Get_ODR+0xce>
  {
    case LSM6DSM_ACC_GYRO_ODR_XL_POWER_DOWN:
      *odr =     0.0f;
 800bb0c:	683b      	ldr	r3, [r7, #0]
 800bb0e:	f04f 0200 	mov.w	r2, #0
 800bb12:	601a      	str	r2, [r3, #0]
      break;
 800bb14:	e02c      	b.n	800bb70 <LSM6DSM_X_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_XL_13Hz:
      *odr =    13.0f;
 800bb16:	683b      	ldr	r3, [r7, #0]
 800bb18:	4a18      	ldr	r2, [pc, #96]	@ (800bb7c <LSM6DSM_X_Get_ODR+0xe4>)
 800bb1a:	601a      	str	r2, [r3, #0]
      break;
 800bb1c:	e028      	b.n	800bb70 <LSM6DSM_X_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_XL_26Hz:
      *odr =    26.0f;
 800bb1e:	683b      	ldr	r3, [r7, #0]
 800bb20:	4a17      	ldr	r2, [pc, #92]	@ (800bb80 <LSM6DSM_X_Get_ODR+0xe8>)
 800bb22:	601a      	str	r2, [r3, #0]
      break;
 800bb24:	e024      	b.n	800bb70 <LSM6DSM_X_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_XL_52Hz:
      *odr =    52.0f;
 800bb26:	683b      	ldr	r3, [r7, #0]
 800bb28:	4a16      	ldr	r2, [pc, #88]	@ (800bb84 <LSM6DSM_X_Get_ODR+0xec>)
 800bb2a:	601a      	str	r2, [r3, #0]
      break;
 800bb2c:	e020      	b.n	800bb70 <LSM6DSM_X_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_XL_104Hz:
      *odr =   104.0f;
 800bb2e:	683b      	ldr	r3, [r7, #0]
 800bb30:	4a15      	ldr	r2, [pc, #84]	@ (800bb88 <LSM6DSM_X_Get_ODR+0xf0>)
 800bb32:	601a      	str	r2, [r3, #0]
      break;
 800bb34:	e01c      	b.n	800bb70 <LSM6DSM_X_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_XL_208Hz:
      *odr =   208.0f;
 800bb36:	683b      	ldr	r3, [r7, #0]
 800bb38:	4a14      	ldr	r2, [pc, #80]	@ (800bb8c <LSM6DSM_X_Get_ODR+0xf4>)
 800bb3a:	601a      	str	r2, [r3, #0]
      break;
 800bb3c:	e018      	b.n	800bb70 <LSM6DSM_X_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_XL_416Hz:
      *odr =   416.0f;
 800bb3e:	683b      	ldr	r3, [r7, #0]
 800bb40:	4a13      	ldr	r2, [pc, #76]	@ (800bb90 <LSM6DSM_X_Get_ODR+0xf8>)
 800bb42:	601a      	str	r2, [r3, #0]
      break;
 800bb44:	e014      	b.n	800bb70 <LSM6DSM_X_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_XL_833Hz:
      *odr =   833.0f;
 800bb46:	683b      	ldr	r3, [r7, #0]
 800bb48:	4a12      	ldr	r2, [pc, #72]	@ (800bb94 <LSM6DSM_X_Get_ODR+0xfc>)
 800bb4a:	601a      	str	r2, [r3, #0]
      break;
 800bb4c:	e010      	b.n	800bb70 <LSM6DSM_X_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_XL_1660Hz:
      *odr =  1660.0f;
 800bb4e:	683b      	ldr	r3, [r7, #0]
 800bb50:	4a11      	ldr	r2, [pc, #68]	@ (800bb98 <LSM6DSM_X_Get_ODR+0x100>)
 800bb52:	601a      	str	r2, [r3, #0]
      break;
 800bb54:	e00c      	b.n	800bb70 <LSM6DSM_X_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_XL_3330Hz:
      *odr =  3330.0f;
 800bb56:	683b      	ldr	r3, [r7, #0]
 800bb58:	4a10      	ldr	r2, [pc, #64]	@ (800bb9c <LSM6DSM_X_Get_ODR+0x104>)
 800bb5a:	601a      	str	r2, [r3, #0]
      break;
 800bb5c:	e008      	b.n	800bb70 <LSM6DSM_X_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_XL_6660Hz:
      *odr =  6660.0f;
 800bb5e:	683b      	ldr	r3, [r7, #0]
 800bb60:	4a0f      	ldr	r2, [pc, #60]	@ (800bba0 <LSM6DSM_X_Get_ODR+0x108>)
 800bb62:	601a      	str	r2, [r3, #0]
      break;
 800bb64:	e004      	b.n	800bb70 <LSM6DSM_X_Get_ODR+0xd8>
    default:
      *odr =    -1.0f;
 800bb66:	683b      	ldr	r3, [r7, #0]
 800bb68:	4a0e      	ldr	r2, [pc, #56]	@ (800bba4 <LSM6DSM_X_Get_ODR+0x10c>)
 800bb6a:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800bb6c:	2301      	movs	r3, #1
 800bb6e:	e000      	b.n	800bb72 <LSM6DSM_X_Get_ODR+0xda>
  }
  
  return COMPONENT_OK;
 800bb70:	2300      	movs	r3, #0
}
 800bb72:	4618      	mov	r0, r3
 800bb74:	3710      	adds	r7, #16
 800bb76:	46bd      	mov	sp, r7
 800bb78:	bd80      	pop	{r7, pc}
 800bb7a:	bf00      	nop
 800bb7c:	41500000 	.word	0x41500000
 800bb80:	41d00000 	.word	0x41d00000
 800bb84:	42500000 	.word	0x42500000
 800bb88:	42d00000 	.word	0x42d00000
 800bb8c:	43500000 	.word	0x43500000
 800bb90:	43d00000 	.word	0x43d00000
 800bb94:	44504000 	.word	0x44504000
 800bb98:	44cf8000 	.word	0x44cf8000
 800bb9c:	45502000 	.word	0x45502000
 800bba0:	45d02000 	.word	0x45d02000
 800bba4:	bf800000 	.word	0xbf800000

0800bba8 <LSM6DSM_X_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b082      	sub	sp, #8
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
 800bbb0:	460b      	mov	r3, r1
 800bbb2:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	799b      	ldrb	r3, [r3, #6]
 800bbb8:	2b01      	cmp	r3, #1
 800bbba:	d109      	bne.n	800bbd0 <LSM6DSM_X_Set_ODR+0x28>
  {
    if(LSM6DSM_X_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800bbbc:	78fb      	ldrb	r3, [r7, #3]
 800bbbe:	4619      	mov	r1, r3
 800bbc0:	6878      	ldr	r0, [r7, #4]
 800bbc2:	f000 fcd3 	bl	800c56c <LSM6DSM_X_Set_ODR_When_Enabled>
 800bbc6:	4603      	mov	r3, r0
 800bbc8:	2b01      	cmp	r3, #1
 800bbca:	d10b      	bne.n	800bbe4 <LSM6DSM_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800bbcc:	2301      	movs	r3, #1
 800bbce:	e00a      	b.n	800bbe6 <LSM6DSM_X_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM6DSM_X_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800bbd0:	78fb      	ldrb	r3, [r7, #3]
 800bbd2:	4619      	mov	r1, r3
 800bbd4:	6878      	ldr	r0, [r7, #4]
 800bbd6:	f000 fcff 	bl	800c5d8 <LSM6DSM_X_Set_ODR_When_Disabled>
 800bbda:	4603      	mov	r3, r0
 800bbdc:	2b01      	cmp	r3, #1
 800bbde:	d101      	bne.n	800bbe4 <LSM6DSM_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800bbe0:	2301      	movs	r3, #1
 800bbe2:	e000      	b.n	800bbe6 <LSM6DSM_X_Set_ODR+0x3e>
    }
  }
  
  return COMPONENT_OK;
 800bbe4:	2300      	movs	r3, #0
}
 800bbe6:	4618      	mov	r0, r3
 800bbe8:	3708      	adds	r7, #8
 800bbea:	46bd      	mov	sp, r7
 800bbec:	bd80      	pop	{r7, pc}

0800bbee <LSM6DSM_X_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800bbee:	b580      	push	{r7, lr}
 800bbf0:	b082      	sub	sp, #8
 800bbf2:	af00      	add	r7, sp, #0
 800bbf4:	6078      	str	r0, [r7, #4]
 800bbf6:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	799b      	ldrb	r3, [r3, #6]
 800bbfe:	2b01      	cmp	r3, #1
 800bc00:	d109      	bne.n	800bc16 <LSM6DSM_X_Set_ODR_Value+0x28>
  {
    if(LSM6DSM_X_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800bc02:	ed97 0a00 	vldr	s0, [r7]
 800bc06:	6878      	ldr	r0, [r7, #4]
 800bc08:	f000 fd28 	bl	800c65c <LSM6DSM_X_Set_ODR_Value_When_Enabled>
 800bc0c:	4603      	mov	r3, r0
 800bc0e:	2b01      	cmp	r3, #1
 800bc10:	d10b      	bne.n	800bc2a <LSM6DSM_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800bc12:	2301      	movs	r3, #1
 800bc14:	e00a      	b.n	800bc2c <LSM6DSM_X_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM6DSM_X_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800bc16:	ed97 0a00 	vldr	s0, [r7]
 800bc1a:	6878      	ldr	r0, [r7, #4]
 800bc1c:	f000 fda6 	bl	800c76c <LSM6DSM_X_Set_ODR_Value_When_Disabled>
 800bc20:	4603      	mov	r3, r0
 800bc22:	2b01      	cmp	r3, #1
 800bc24:	d101      	bne.n	800bc2a <LSM6DSM_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800bc26:	2301      	movs	r3, #1
 800bc28:	e000      	b.n	800bc2c <LSM6DSM_X_Set_ODR_Value+0x3e>
    }
  }
  
  return COMPONENT_OK;
 800bc2a:	2300      	movs	r3, #0
}
 800bc2c:	4618      	mov	r0, r3
 800bc2e:	3708      	adds	r7, #8
 800bc30:	46bd      	mov	sp, r7
 800bc32:	bd80      	pop	{r7, pc}

0800bc34 <LSM6DSM_X_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 800bc34:	b580      	push	{r7, lr}
 800bc36:	b084      	sub	sp, #16
 800bc38:	af00      	add	r7, sp, #0
 800bc3a:	6078      	str	r0, [r7, #4]
 800bc3c:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_FS_XL_t fs_low_level;
  
  if ( LSM6DSM_ACC_GYRO_R_FS_XL( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 800bc3e:	f107 030f 	add.w	r3, r7, #15
 800bc42:	4619      	mov	r1, r3
 800bc44:	6878      	ldr	r0, [r7, #4]
 800bc46:	f7fe fc39 	bl	800a4bc <LSM6DSM_ACC_GYRO_R_FS_XL>
 800bc4a:	4603      	mov	r3, r0
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d101      	bne.n	800bc54 <LSM6DSM_X_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 800bc50:	2301      	movs	r3, #1
 800bc52:	e039      	b.n	800bcc8 <LSM6DSM_X_Get_FS+0x94>
  }
  
  switch( fs_low_level )
 800bc54:	7bfb      	ldrb	r3, [r7, #15]
 800bc56:	2b0c      	cmp	r3, #12
 800bc58:	d830      	bhi.n	800bcbc <LSM6DSM_X_Get_FS+0x88>
 800bc5a:	a201      	add	r2, pc, #4	@ (adr r2, 800bc60 <LSM6DSM_X_Get_FS+0x2c>)
 800bc5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc60:	0800bc95 	.word	0x0800bc95
 800bc64:	0800bcbd 	.word	0x0800bcbd
 800bc68:	0800bcbd 	.word	0x0800bcbd
 800bc6c:	0800bcbd 	.word	0x0800bcbd
 800bc70:	0800bcb3 	.word	0x0800bcb3
 800bc74:	0800bcbd 	.word	0x0800bcbd
 800bc78:	0800bcbd 	.word	0x0800bcbd
 800bc7c:	0800bcbd 	.word	0x0800bcbd
 800bc80:	0800bc9f 	.word	0x0800bc9f
 800bc84:	0800bcbd 	.word	0x0800bcbd
 800bc88:	0800bcbd 	.word	0x0800bcbd
 800bc8c:	0800bcbd 	.word	0x0800bcbd
 800bc90:	0800bca9 	.word	0x0800bca9
  {
    case LSM6DSM_ACC_GYRO_FS_XL_2g:
      *fullScale =  2.0f;
 800bc94:	683b      	ldr	r3, [r7, #0]
 800bc96:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800bc9a:	601a      	str	r2, [r3, #0]
      break;
 800bc9c:	e013      	b.n	800bcc6 <LSM6DSM_X_Get_FS+0x92>
    case LSM6DSM_ACC_GYRO_FS_XL_4g:
      *fullScale =  4.0f;
 800bc9e:	683b      	ldr	r3, [r7, #0]
 800bca0:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 800bca4:	601a      	str	r2, [r3, #0]
      break;
 800bca6:	e00e      	b.n	800bcc6 <LSM6DSM_X_Get_FS+0x92>
    case LSM6DSM_ACC_GYRO_FS_XL_8g:
      *fullScale =  8.0f;
 800bca8:	683b      	ldr	r3, [r7, #0]
 800bcaa:	f04f 4282 	mov.w	r2, #1090519040	@ 0x41000000
 800bcae:	601a      	str	r2, [r3, #0]
      break;
 800bcb0:	e009      	b.n	800bcc6 <LSM6DSM_X_Get_FS+0x92>
    case LSM6DSM_ACC_GYRO_FS_XL_16g:
      *fullScale = 16.0f;
 800bcb2:	683b      	ldr	r3, [r7, #0]
 800bcb4:	f04f 4283 	mov.w	r2, #1098907648	@ 0x41800000
 800bcb8:	601a      	str	r2, [r3, #0]
      break;
 800bcba:	e004      	b.n	800bcc6 <LSM6DSM_X_Get_FS+0x92>
    default:
      *fullScale = -1.0f;
 800bcbc:	683b      	ldr	r3, [r7, #0]
 800bcbe:	4a04      	ldr	r2, [pc, #16]	@ (800bcd0 <LSM6DSM_X_Get_FS+0x9c>)
 800bcc0:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800bcc2:	2301      	movs	r3, #1
 800bcc4:	e000      	b.n	800bcc8 <LSM6DSM_X_Get_FS+0x94>
  }
  
  return COMPONENT_OK;
 800bcc6:	2300      	movs	r3, #0
}
 800bcc8:	4618      	mov	r0, r3
 800bcca:	3710      	adds	r7, #16
 800bccc:	46bd      	mov	sp, r7
 800bcce:	bd80      	pop	{r7, pc}
 800bcd0:	bf800000 	.word	0xbf800000

0800bcd4 <LSM6DSM_X_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 800bcd4:	b580      	push	{r7, lr}
 800bcd6:	b084      	sub	sp, #16
 800bcd8:	af00      	add	r7, sp, #0
 800bcda:	6078      	str	r0, [r7, #4]
 800bcdc:	460b      	mov	r3, r1
 800bcde:	70fb      	strb	r3, [r7, #3]

  LSM6DSM_ACC_GYRO_FS_XL_t new_fs;
  
  switch( fullScale )
 800bce0:	78fb      	ldrb	r3, [r7, #3]
 800bce2:	2b04      	cmp	r3, #4
 800bce4:	d00c      	beq.n	800bd00 <LSM6DSM_X_Set_FS+0x2c>
 800bce6:	2b04      	cmp	r3, #4
 800bce8:	dc0d      	bgt.n	800bd06 <LSM6DSM_X_Set_FS+0x32>
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d002      	beq.n	800bcf4 <LSM6DSM_X_Set_FS+0x20>
 800bcee:	2b02      	cmp	r3, #2
 800bcf0:	d003      	beq.n	800bcfa <LSM6DSM_X_Set_FS+0x26>
 800bcf2:	e008      	b.n	800bd06 <LSM6DSM_X_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM6DSM_ACC_GYRO_FS_XL_2g;
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	73fb      	strb	r3, [r7, #15]
      break;
 800bcf8:	e007      	b.n	800bd0a <LSM6DSM_X_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM6DSM_ACC_GYRO_FS_XL_4g;
 800bcfa:	2308      	movs	r3, #8
 800bcfc:	73fb      	strb	r3, [r7, #15]
      break;
 800bcfe:	e004      	b.n	800bd0a <LSM6DSM_X_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM6DSM_ACC_GYRO_FS_XL_8g;
 800bd00:	230c      	movs	r3, #12
 800bd02:	73fb      	strb	r3, [r7, #15]
      break;
 800bd04:	e001      	b.n	800bd0a <LSM6DSM_X_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 800bd06:	2301      	movs	r3, #1
 800bd08:	e00a      	b.n	800bd20 <LSM6DSM_X_Set_FS+0x4c>
  }
  
  if ( LSM6DSM_ACC_GYRO_W_FS_XL( (void *)handle, new_fs ) == MEMS_ERROR )
 800bd0a:	7bfb      	ldrb	r3, [r7, #15]
 800bd0c:	4619      	mov	r1, r3
 800bd0e:	6878      	ldr	r0, [r7, #4]
 800bd10:	f7fe fba8 	bl	800a464 <LSM6DSM_ACC_GYRO_W_FS_XL>
 800bd14:	4603      	mov	r3, r0
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d101      	bne.n	800bd1e <LSM6DSM_X_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 800bd1a:	2301      	movs	r3, #1
 800bd1c:	e000      	b.n	800bd20 <LSM6DSM_X_Set_FS+0x4c>
  }
  
  return COMPONENT_OK;
 800bd1e:	2300      	movs	r3, #0
}
 800bd20:	4618      	mov	r0, r3
 800bd22:	3710      	adds	r7, #16
 800bd24:	46bd      	mov	sp, r7
 800bd26:	bd80      	pop	{r7, pc}

0800bd28 <LSM6DSM_X_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	b084      	sub	sp, #16
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	6078      	str	r0, [r7, #4]
 800bd30:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSM_ACC_GYRO_FS_XL_t new_fs;
  
  new_fs = ( fullScale <= 2.0f ) ? LSM6DSM_ACC_GYRO_FS_XL_2g
           : ( fullScale <= 4.0f ) ? LSM6DSM_ACC_GYRO_FS_XL_4g
 800bd34:	edd7 7a00 	vldr	s15, [r7]
 800bd38:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800bd3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bd40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd44:	d801      	bhi.n	800bd4a <LSM6DSM_X_Set_FS_Value+0x22>
 800bd46:	2300      	movs	r3, #0
 800bd48:	e016      	b.n	800bd78 <LSM6DSM_X_Set_FS_Value+0x50>
 800bd4a:	edd7 7a00 	vldr	s15, [r7]
 800bd4e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800bd52:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bd56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd5a:	d801      	bhi.n	800bd60 <LSM6DSM_X_Set_FS_Value+0x38>
 800bd5c:	2308      	movs	r3, #8
 800bd5e:	e00b      	b.n	800bd78 <LSM6DSM_X_Set_FS_Value+0x50>
 800bd60:	edd7 7a00 	vldr	s15, [r7]
 800bd64:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800bd68:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bd6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd70:	d801      	bhi.n	800bd76 <LSM6DSM_X_Set_FS_Value+0x4e>
 800bd72:	230c      	movs	r3, #12
 800bd74:	e000      	b.n	800bd78 <LSM6DSM_X_Set_FS_Value+0x50>
 800bd76:	2304      	movs	r3, #4
  new_fs = ( fullScale <= 2.0f ) ? LSM6DSM_ACC_GYRO_FS_XL_2g
 800bd78:	73fb      	strb	r3, [r7, #15]
           : ( fullScale <= 8.0f ) ? LSM6DSM_ACC_GYRO_FS_XL_8g
           :                         LSM6DSM_ACC_GYRO_FS_XL_16g;
           
  if ( LSM6DSM_ACC_GYRO_W_FS_XL( (void *)handle, new_fs ) == MEMS_ERROR )
 800bd7a:	7bfb      	ldrb	r3, [r7, #15]
 800bd7c:	4619      	mov	r1, r3
 800bd7e:	6878      	ldr	r0, [r7, #4]
 800bd80:	f7fe fb70 	bl	800a464 <LSM6DSM_ACC_GYRO_W_FS_XL>
 800bd84:	4603      	mov	r3, r0
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d101      	bne.n	800bd8e <LSM6DSM_X_Set_FS_Value+0x66>
  {
    return COMPONENT_ERROR;
 800bd8a:	2301      	movs	r3, #1
 800bd8c:	e000      	b.n	800bd90 <LSM6DSM_X_Set_FS_Value+0x68>
  }
  
  return COMPONENT_OK;
 800bd8e:	2300      	movs	r3, #0
}
 800bd90:	4618      	mov	r0, r3
 800bd92:	3710      	adds	r7, #16
 800bd94:	46bd      	mov	sp, r7
 800bd96:	bd80      	pop	{r7, pc}

0800bd98 <LSM6DSM_G_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Init( DrvContextTypeDef *handle )
{
 800bd98:	b580      	push	{r7, lr}
 800bd9a:	b086      	sub	sp, #24
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	6078      	str	r0, [r7, #4]

  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	689b      	ldr	r3, [r3, #8]
 800bda4:	617b      	str	r3, [r7, #20]
  LSM6DSM_G_Data_t *pComponentData = ( LSM6DSM_G_Data_t * )pData->pComponentData;
 800bda6:	697b      	ldr	r3, [r7, #20]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	613b      	str	r3, [r7, #16]
  LSM6DSM_Combo_Data_t *comboData = pComponentData->comboData;
 800bdac:	693b      	ldr	r3, [r7, #16]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	60fb      	str	r3, [r7, #12]
  
  if ( LSM6DSM_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800bdb2:	6878      	ldr	r0, [r7, #4]
 800bdb4:	f000 fb85 	bl	800c4c2 <LSM6DSM_Check_WhoAmI>
 800bdb8:	4603      	mov	r3, r0
 800bdba:	2b01      	cmp	r3, #1
 800bdbc:	d101      	bne.n	800bdc2 <LSM6DSM_G_Init+0x2a>
  {
    return COMPONENT_ERROR;
 800bdbe:	2301      	movs	r3, #1
 800bdc0:	e036      	b.n	800be30 <LSM6DSM_G_Init+0x98>
  }
  
  /* Enable register address automatically incremented during a multiple byte
     access with a serial interface. */
  if ( LSM6DSM_ACC_GYRO_W_IF_Addr_Incr( (void *)handle, LSM6DSM_ACC_GYRO_IF_INC_ENABLED ) == MEMS_ERROR )
 800bdc2:	2104      	movs	r1, #4
 800bdc4:	6878      	ldr	r0, [r7, #4]
 800bdc6:	f7fe fcb0 	bl	800a72a <LSM6DSM_ACC_GYRO_W_IF_Addr_Incr>
 800bdca:	4603      	mov	r3, r0
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d101      	bne.n	800bdd4 <LSM6DSM_G_Init+0x3c>
  {
    return COMPONENT_ERROR;
 800bdd0:	2301      	movs	r3, #1
 800bdd2:	e02d      	b.n	800be30 <LSM6DSM_G_Init+0x98>
  }
  
  /* Enable BDU */
  if ( LSM6DSM_ACC_GYRO_W_BDU( (void *)handle, LSM6DSM_ACC_GYRO_BDU_BLOCK_UPDATE ) == MEMS_ERROR )
 800bdd4:	2140      	movs	r1, #64	@ 0x40
 800bdd6:	6878      	ldr	r0, [r7, #4]
 800bdd8:	f7fe fcd3 	bl	800a782 <LSM6DSM_ACC_GYRO_W_BDU>
 800bddc:	4603      	mov	r3, r0
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d101      	bne.n	800bde6 <LSM6DSM_G_Init+0x4e>
  {
    return COMPONENT_ERROR;
 800bde2:	2301      	movs	r3, #1
 800bde4:	e024      	b.n	800be30 <LSM6DSM_G_Init+0x98>
  }
  
  /* FIFO mode selection */
  if ( LSM6DSM_ACC_GYRO_W_FIFO_MODE( (void *)handle, LSM6DSM_ACC_GYRO_FIFO_MODE_BYPASS ) == MEMS_ERROR )
 800bde6:	2100      	movs	r1, #0
 800bde8:	6878      	ldr	r0, [r7, #4]
 800bdea:	f7fe fac7 	bl	800a37c <LSM6DSM_ACC_GYRO_W_FIFO_MODE>
 800bdee:	4603      	mov	r3, r0
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d101      	bne.n	800bdf8 <LSM6DSM_G_Init+0x60>
  {
    return COMPONENT_ERROR;
 800bdf4:	2301      	movs	r3, #1
 800bdf6:	e01b      	b.n	800be30 <LSM6DSM_G_Init+0x98>
  }
  
  /* Select default output data rate. */
  pComponentData->Previous_ODR = 104.0f;
 800bdf8:	693b      	ldr	r3, [r7, #16]
 800bdfa:	4a0f      	ldr	r2, [pc, #60]	@ (800be38 <LSM6DSM_G_Init+0xa0>)
 800bdfc:	605a      	str	r2, [r3, #4]
  
  /* Output data rate selection - power down */
  if ( LSM6DSM_ACC_GYRO_W_ODR_G( (void *)handle, LSM6DSM_ACC_GYRO_ODR_G_POWER_DOWN ) == MEMS_ERROR )
 800bdfe:	2100      	movs	r1, #0
 800be00:	6878      	ldr	r0, [r7, #4]
 800be02:	f7fe fc4b 	bl	800a69c <LSM6DSM_ACC_GYRO_W_ODR_G>
 800be06:	4603      	mov	r3, r0
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d101      	bne.n	800be10 <LSM6DSM_G_Init+0x78>
  {
    return COMPONENT_ERROR;
 800be0c:	2301      	movs	r3, #1
 800be0e:	e00f      	b.n	800be30 <LSM6DSM_G_Init+0x98>
  }
  
  /* Full scale selection. */
  if ( LSM6DSM_G_Set_FS( handle, FS_HIGH ) == COMPONENT_ERROR )
 800be10:	2104      	movs	r1, #4
 800be12:	6878      	ldr	r0, [r7, #4]
 800be14:	f000 fabc 	bl	800c390 <LSM6DSM_G_Set_FS>
 800be18:	4603      	mov	r3, r0
 800be1a:	2b01      	cmp	r3, #1
 800be1c:	d101      	bne.n	800be22 <LSM6DSM_G_Init+0x8a>
  {
    return COMPONENT_ERROR;
 800be1e:	2301      	movs	r3, #1
 800be20:	e006      	b.n	800be30 <LSM6DSM_G_Init+0x98>
  }

  comboData->isGyroInitialized = 1;
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	2201      	movs	r2, #1
 800be26:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 1;
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	2201      	movs	r2, #1
 800be2c:	715a      	strb	r2, [r3, #5]
  
  return COMPONENT_OK;
 800be2e:	2300      	movs	r3, #0
}
 800be30:	4618      	mov	r0, r3
 800be32:	3718      	adds	r7, #24
 800be34:	46bd      	mov	sp, r7
 800be36:	bd80      	pop	{r7, pc}
 800be38:	42d00000 	.word	0x42d00000

0800be3c <LSM6DSM_G_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_DeInit( DrvContextTypeDef *handle )
{
 800be3c:	b580      	push	{r7, lr}
 800be3e:	b086      	sub	sp, #24
 800be40:	af00      	add	r7, sp, #0
 800be42:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	689b      	ldr	r3, [r3, #8]
 800be48:	617b      	str	r3, [r7, #20]
  LSM6DSM_G_Data_t *pComponentData = ( LSM6DSM_G_Data_t * )pData->pComponentData;
 800be4a:	697b      	ldr	r3, [r7, #20]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	613b      	str	r3, [r7, #16]
  LSM6DSM_Combo_Data_t *comboData = pComponentData->comboData;
 800be50:	693b      	ldr	r3, [r7, #16]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	60fb      	str	r3, [r7, #12]
  
  if ( LSM6DSM_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800be56:	6878      	ldr	r0, [r7, #4]
 800be58:	f000 fb33 	bl	800c4c2 <LSM6DSM_Check_WhoAmI>
 800be5c:	4603      	mov	r3, r0
 800be5e:	2b01      	cmp	r3, #1
 800be60:	d101      	bne.n	800be66 <LSM6DSM_G_DeInit+0x2a>
  {
    return COMPONENT_ERROR;
 800be62:	2301      	movs	r3, #1
 800be64:	e012      	b.n	800be8c <LSM6DSM_G_DeInit+0x50>
  }
  
  /* Disable the component */
  if ( LSM6DSM_G_Sensor_Disable( handle ) == COMPONENT_ERROR )
 800be66:	6878      	ldr	r0, [r7, #4]
 800be68:	f000 f839 	bl	800bede <LSM6DSM_G_Sensor_Disable>
 800be6c:	4603      	mov	r3, r0
 800be6e:	2b01      	cmp	r3, #1
 800be70:	d101      	bne.n	800be76 <LSM6DSM_G_DeInit+0x3a>
  {
    return COMPONENT_ERROR;
 800be72:	2301      	movs	r3, #1
 800be74:	e00a      	b.n	800be8c <LSM6DSM_G_DeInit+0x50>
  }
  
  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 800be76:	693b      	ldr	r3, [r7, #16]
 800be78:	f04f 0200 	mov.w	r2, #0
 800be7c:	605a      	str	r2, [r3, #4]

  comboData->isGyroInitialized = 0;
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	2200      	movs	r2, #0
 800be82:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 0;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	2200      	movs	r2, #0
 800be88:	715a      	strb	r2, [r3, #5]
  
  return COMPONENT_OK;
 800be8a:	2300      	movs	r3, #0
}
 800be8c:	4618      	mov	r0, r3
 800be8e:	3718      	adds	r7, #24
 800be90:	46bd      	mov	sp, r7
 800be92:	bd80      	pop	{r7, pc}

0800be94 <LSM6DSM_G_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Sensor_Enable( DrvContextTypeDef *handle )
{
 800be94:	b580      	push	{r7, lr}
 800be96:	b084      	sub	sp, #16
 800be98:	af00      	add	r7, sp, #0
 800be9a:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	689b      	ldr	r3, [r3, #8]
 800bea0:	60fb      	str	r3, [r7, #12]
  LSM6DSM_G_Data_t *pComponentData = ( LSM6DSM_G_Data_t * )pData->pComponentData;
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	60bb      	str	r3, [r7, #8]
  
  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	799b      	ldrb	r3, [r3, #6]
 800beac:	2b01      	cmp	r3, #1
 800beae:	d101      	bne.n	800beb4 <LSM6DSM_G_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 800beb0:	2300      	movs	r3, #0
 800beb2:	e010      	b.n	800bed6 <LSM6DSM_G_Sensor_Enable+0x42>
  }
  
  /* Output data rate selection. */
  if ( LSM6DSM_G_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 800beb4:	68bb      	ldr	r3, [r7, #8]
 800beb6:	edd3 7a01 	vldr	s15, [r3, #4]
 800beba:	eeb0 0a67 	vmov.f32	s0, s15
 800bebe:	6878      	ldr	r0, [r7, #4]
 800bec0:	f000 fda0 	bl	800ca04 <LSM6DSM_G_Set_ODR_Value_When_Enabled>
 800bec4:	4603      	mov	r3, r0
 800bec6:	2b01      	cmp	r3, #1
 800bec8:	d101      	bne.n	800bece <LSM6DSM_G_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 800beca:	2301      	movs	r3, #1
 800becc:	e003      	b.n	800bed6 <LSM6DSM_G_Sensor_Enable+0x42>
  }
  
  handle->isEnabled = 1;
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	2201      	movs	r2, #1
 800bed2:	719a      	strb	r2, [r3, #6]
  
  return COMPONENT_OK;
 800bed4:	2300      	movs	r3, #0
}
 800bed6:	4618      	mov	r0, r3
 800bed8:	3710      	adds	r7, #16
 800beda:	46bd      	mov	sp, r7
 800bedc:	bd80      	pop	{r7, pc}

0800bede <LSM6DSM_G_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Sensor_Disable( DrvContextTypeDef *handle )
{
 800bede:	b580      	push	{r7, lr}
 800bee0:	b084      	sub	sp, #16
 800bee2:	af00      	add	r7, sp, #0
 800bee4:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	689b      	ldr	r3, [r3, #8]
 800beea:	60fb      	str	r3, [r7, #12]
  LSM6DSM_G_Data_t *pComponentData = ( LSM6DSM_G_Data_t * )pData->pComponentData;
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	60bb      	str	r3, [r7, #8]
  
  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	799b      	ldrb	r3, [r3, #6]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d101      	bne.n	800befe <LSM6DSM_G_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 800befa:	2300      	movs	r3, #0
 800befc:	e017      	b.n	800bf2e <LSM6DSM_G_Sensor_Disable+0x50>
  }
  
  /* Store actual output data rate. */
  if ( LSM6DSM_G_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 800befe:	68bb      	ldr	r3, [r7, #8]
 800bf00:	3304      	adds	r3, #4
 800bf02:	4619      	mov	r1, r3
 800bf04:	6878      	ldr	r0, [r7, #4]
 800bf06:	f000 f90d 	bl	800c124 <LSM6DSM_G_Get_ODR>
 800bf0a:	4603      	mov	r3, r0
 800bf0c:	2b01      	cmp	r3, #1
 800bf0e:	d101      	bne.n	800bf14 <LSM6DSM_G_Sensor_Disable+0x36>
  {
    return COMPONENT_ERROR;
 800bf10:	2301      	movs	r3, #1
 800bf12:	e00c      	b.n	800bf2e <LSM6DSM_G_Sensor_Disable+0x50>
  }
  
  /* Output data rate selection - power down */
  if ( LSM6DSM_ACC_GYRO_W_ODR_G( (void *)handle, LSM6DSM_ACC_GYRO_ODR_G_POWER_DOWN ) == MEMS_ERROR )
 800bf14:	2100      	movs	r1, #0
 800bf16:	6878      	ldr	r0, [r7, #4]
 800bf18:	f7fe fbc0 	bl	800a69c <LSM6DSM_ACC_GYRO_W_ODR_G>
 800bf1c:	4603      	mov	r3, r0
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d101      	bne.n	800bf26 <LSM6DSM_G_Sensor_Disable+0x48>
  {
    return COMPONENT_ERROR;
 800bf22:	2301      	movs	r3, #1
 800bf24:	e003      	b.n	800bf2e <LSM6DSM_G_Sensor_Disable+0x50>
  }
  
  handle->isEnabled = 0;
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	2200      	movs	r2, #0
 800bf2a:	719a      	strb	r2, [r3, #6]
  
  return COMPONENT_OK;
 800bf2c:	2300      	movs	r3, #0
}
 800bf2e:	4618      	mov	r0, r3
 800bf30:	3710      	adds	r7, #16
 800bf32:	46bd      	mov	sp, r7
 800bf34:	bd80      	pop	{r7, pc}

0800bf36 <LSM6DSM_G_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 800bf36:	b580      	push	{r7, lr}
 800bf38:	b082      	sub	sp, #8
 800bf3a:	af00      	add	r7, sp, #0
 800bf3c:	6078      	str	r0, [r7, #4]
 800bf3e:	6039      	str	r1, [r7, #0]

  return LSM6DSM_Get_WhoAmI(handle, who_am_i);
 800bf40:	6839      	ldr	r1, [r7, #0]
 800bf42:	6878      	ldr	r0, [r7, #4]
 800bf44:	f000 faaa 	bl	800c49c <LSM6DSM_Get_WhoAmI>
 800bf48:	4603      	mov	r3, r0
}
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	3708      	adds	r7, #8
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	bd80      	pop	{r7, pc}

0800bf52 <LSM6DSM_G_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800bf52:	b580      	push	{r7, lr}
 800bf54:	b082      	sub	sp, #8
 800bf56:	af00      	add	r7, sp, #0
 800bf58:	6078      	str	r0, [r7, #4]

  return LSM6DSM_Check_WhoAmI(handle);
 800bf5a:	6878      	ldr	r0, [r7, #4]
 800bf5c:	f000 fab1 	bl	800c4c2 <LSM6DSM_Check_WhoAmI>
 800bf60:	4603      	mov	r3, r0
}
 800bf62:	4618      	mov	r0, r3
 800bf64:	3708      	adds	r7, #8
 800bf66:	46bd      	mov	sp, r7
 800bf68:	bd80      	pop	{r7, pc}

0800bf6a <LSM6DSM_G_Get_Axes>:
 * @param angular_velocity pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *angular_velocity )
{
 800bf6a:	b580      	push	{r7, lr}
 800bf6c:	b086      	sub	sp, #24
 800bf6e:	af00      	add	r7, sp, #0
 800bf70:	6078      	str	r0, [r7, #4]
 800bf72:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];
  float   sensitivity = 0;
 800bf74:	f04f 0300 	mov.w	r3, #0
 800bf78:	60fb      	str	r3, [r7, #12]
  
  /* Read raw data from LSM6DSM output register. */
  if ( LSM6DSM_G_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800bf7a:	f107 0310 	add.w	r3, r7, #16
 800bf7e:	4619      	mov	r1, r3
 800bf80:	6878      	ldr	r0, [r7, #4]
 800bf82:	f000 fc8f 	bl	800c8a4 <LSM6DSM_G_Get_Axes_Raw>
 800bf86:	4603      	mov	r3, r0
 800bf88:	2b01      	cmp	r3, #1
 800bf8a:	d101      	bne.n	800bf90 <LSM6DSM_G_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 800bf8c:	2301      	movs	r3, #1
 800bf8e:	e03b      	b.n	800c008 <LSM6DSM_G_Get_Axes+0x9e>
  }
  
  /* Get LSM6DSM actual sensitivity. */
  if ( LSM6DSM_G_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 800bf90:	f107 030c 	add.w	r3, r7, #12
 800bf94:	4619      	mov	r1, r3
 800bf96:	6878      	ldr	r0, [r7, #4]
 800bf98:	f000 f85c 	bl	800c054 <LSM6DSM_G_Get_Sensitivity>
 800bf9c:	4603      	mov	r3, r0
 800bf9e:	2b01      	cmp	r3, #1
 800bfa0:	d101      	bne.n	800bfa6 <LSM6DSM_G_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 800bfa2:	2301      	movs	r3, #1
 800bfa4:	e030      	b.n	800c008 <LSM6DSM_G_Get_Axes+0x9e>
  }
  
  /* Calculate the data. */
  angular_velocity->AXIS_X = ( int32_t )( dataRaw[0] * sensitivity );
 800bfa6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800bfaa:	ee07 3a90 	vmov	s15, r3
 800bfae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800bfb2:	edd7 7a03 	vldr	s15, [r7, #12]
 800bfb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bfba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bfbe:	ee17 2a90 	vmov	r2, s15
 800bfc2:	683b      	ldr	r3, [r7, #0]
 800bfc4:	601a      	str	r2, [r3, #0]
  angular_velocity->AXIS_Y = ( int32_t )( dataRaw[1] * sensitivity );
 800bfc6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800bfca:	ee07 3a90 	vmov	s15, r3
 800bfce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800bfd2:	edd7 7a03 	vldr	s15, [r7, #12]
 800bfd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bfda:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bfde:	ee17 2a90 	vmov	r2, s15
 800bfe2:	683b      	ldr	r3, [r7, #0]
 800bfe4:	605a      	str	r2, [r3, #4]
  angular_velocity->AXIS_Z = ( int32_t )( dataRaw[2] * sensitivity );
 800bfe6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800bfea:	ee07 3a90 	vmov	s15, r3
 800bfee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800bff2:	edd7 7a03 	vldr	s15, [r7, #12]
 800bff6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bffa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bffe:	ee17 2a90 	vmov	r2, s15
 800c002:	683b      	ldr	r3, [r7, #0]
 800c004:	609a      	str	r2, [r3, #8]
  
  return COMPONENT_OK;
 800c006:	2300      	movs	r3, #0
}
 800c008:	4618      	mov	r0, r3
 800c00a:	3718      	adds	r7, #24
 800c00c:	46bd      	mov	sp, r7
 800c00e:	bd80      	pop	{r7, pc}

0800c010 <LSM6DSM_G_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 800c010:	b580      	push	{r7, lr}
 800c012:	b084      	sub	sp, #16
 800c014:	af00      	add	r7, sp, #0
 800c016:	6078      	str	r0, [r7, #4]
 800c018:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];
  
  /* Read raw data from LSM6DSM output register. */
  if ( LSM6DSM_G_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800c01a:	f107 0308 	add.w	r3, r7, #8
 800c01e:	4619      	mov	r1, r3
 800c020:	6878      	ldr	r0, [r7, #4]
 800c022:	f000 fc3f 	bl	800c8a4 <LSM6DSM_G_Get_Axes_Raw>
 800c026:	4603      	mov	r3, r0
 800c028:	2b01      	cmp	r3, #1
 800c02a:	d101      	bne.n	800c030 <LSM6DSM_G_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 800c02c:	2301      	movs	r3, #1
 800c02e:	e00c      	b.n	800c04a <LSM6DSM_G_Get_AxesRaw+0x3a>
  }
  
  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 800c030:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800c034:	683b      	ldr	r3, [r7, #0]
 800c036:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 800c038:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800c03c:	683b      	ldr	r3, [r7, #0]
 800c03e:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 800c040:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800c044:	683b      	ldr	r3, [r7, #0]
 800c046:	809a      	strh	r2, [r3, #4]
  
  return COMPONENT_OK;
 800c048:	2300      	movs	r3, #0
}
 800c04a:	4618      	mov	r0, r3
 800c04c:	3710      	adds	r7, #16
 800c04e:	46bd      	mov	sp, r7
 800c050:	bd80      	pop	{r7, pc}
	...

0800c054 <LSM6DSM_G_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 800c054:	b580      	push	{r7, lr}
 800c056:	b084      	sub	sp, #16
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
 800c05c:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_FS_125_t fullScale125;
  LSM6DSM_ACC_GYRO_FS_G_t   fullScale;
  
  /* Read full scale 125 selection from sensor. */
  if ( LSM6DSM_ACC_GYRO_R_FS_125( (void *)handle, &fullScale125 ) == MEMS_ERROR )
 800c05e:	f107 030f 	add.w	r3, r7, #15
 800c062:	4619      	mov	r1, r3
 800c064:	6878      	ldr	r0, [r7, #4]
 800c066:	f7fe fab7 	bl	800a5d8 <LSM6DSM_ACC_GYRO_R_FS_125>
 800c06a:	4603      	mov	r3, r0
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d101      	bne.n	800c074 <LSM6DSM_G_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 800c070:	2301      	movs	r3, #1
 800c072:	e047      	b.n	800c104 <LSM6DSM_G_Get_Sensitivity+0xb0>
  }
  
  if ( fullScale125 == LSM6DSM_ACC_GYRO_FS_125_ENABLED )
 800c074:	7bfb      	ldrb	r3, [r7, #15]
 800c076:	2b02      	cmp	r3, #2
 800c078:	d103      	bne.n	800c082 <LSM6DSM_G_Get_Sensitivity+0x2e>
  {
    *sensitivity = ( float )LSM6DSM_GYRO_SENSITIVITY_FOR_FS_125DPS;
 800c07a:	683b      	ldr	r3, [r7, #0]
 800c07c:	4a23      	ldr	r2, [pc, #140]	@ (800c10c <LSM6DSM_G_Get_Sensitivity+0xb8>)
 800c07e:	601a      	str	r2, [r3, #0]
 800c080:	e03f      	b.n	800c102 <LSM6DSM_G_Get_Sensitivity+0xae>
  
  else
  {
  
    /* Read actual full scale selection from sensor. */
    if ( LSM6DSM_ACC_GYRO_R_FS_G( (void *)handle, &fullScale ) == MEMS_ERROR )
 800c082:	f107 030e 	add.w	r3, r7, #14
 800c086:	4619      	mov	r1, r3
 800c088:	6878      	ldr	r0, [r7, #4]
 800c08a:	f7fe faec 	bl	800a666 <LSM6DSM_ACC_GYRO_R_FS_G>
 800c08e:	4603      	mov	r3, r0
 800c090:	2b00      	cmp	r3, #0
 800c092:	d101      	bne.n	800c098 <LSM6DSM_G_Get_Sensitivity+0x44>
    {
      return COMPONENT_ERROR;
 800c094:	2301      	movs	r3, #1
 800c096:	e035      	b.n	800c104 <LSM6DSM_G_Get_Sensitivity+0xb0>
    }
    
    /* Store the sensitivity based on actual full scale. */
    switch( fullScale )
 800c098:	7bbb      	ldrb	r3, [r7, #14]
 800c09a:	2b0c      	cmp	r3, #12
 800c09c:	d82c      	bhi.n	800c0f8 <LSM6DSM_G_Get_Sensitivity+0xa4>
 800c09e:	a201      	add	r2, pc, #4	@ (adr r2, 800c0a4 <LSM6DSM_G_Get_Sensitivity+0x50>)
 800c0a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0a4:	0800c0d9 	.word	0x0800c0d9
 800c0a8:	0800c0f9 	.word	0x0800c0f9
 800c0ac:	0800c0f9 	.word	0x0800c0f9
 800c0b0:	0800c0f9 	.word	0x0800c0f9
 800c0b4:	0800c0e1 	.word	0x0800c0e1
 800c0b8:	0800c0f9 	.word	0x0800c0f9
 800c0bc:	0800c0f9 	.word	0x0800c0f9
 800c0c0:	0800c0f9 	.word	0x0800c0f9
 800c0c4:	0800c0e9 	.word	0x0800c0e9
 800c0c8:	0800c0f9 	.word	0x0800c0f9
 800c0cc:	0800c0f9 	.word	0x0800c0f9
 800c0d0:	0800c0f9 	.word	0x0800c0f9
 800c0d4:	0800c0f1 	.word	0x0800c0f1
    {
      case LSM6DSM_ACC_GYRO_FS_G_245dps:
        *sensitivity = ( float )LSM6DSM_GYRO_SENSITIVITY_FOR_FS_245DPS;
 800c0d8:	683b      	ldr	r3, [r7, #0]
 800c0da:	4a0d      	ldr	r2, [pc, #52]	@ (800c110 <LSM6DSM_G_Get_Sensitivity+0xbc>)
 800c0dc:	601a      	str	r2, [r3, #0]
        break;
 800c0de:	e010      	b.n	800c102 <LSM6DSM_G_Get_Sensitivity+0xae>
      case LSM6DSM_ACC_GYRO_FS_G_500dps:
        *sensitivity = ( float )LSM6DSM_GYRO_SENSITIVITY_FOR_FS_500DPS;
 800c0e0:	683b      	ldr	r3, [r7, #0]
 800c0e2:	4a0c      	ldr	r2, [pc, #48]	@ (800c114 <LSM6DSM_G_Get_Sensitivity+0xc0>)
 800c0e4:	601a      	str	r2, [r3, #0]
        break;
 800c0e6:	e00c      	b.n	800c102 <LSM6DSM_G_Get_Sensitivity+0xae>
      case LSM6DSM_ACC_GYRO_FS_G_1000dps:
        *sensitivity = ( float )LSM6DSM_GYRO_SENSITIVITY_FOR_FS_1000DPS;
 800c0e8:	683b      	ldr	r3, [r7, #0]
 800c0ea:	4a0b      	ldr	r2, [pc, #44]	@ (800c118 <LSM6DSM_G_Get_Sensitivity+0xc4>)
 800c0ec:	601a      	str	r2, [r3, #0]
        break;
 800c0ee:	e008      	b.n	800c102 <LSM6DSM_G_Get_Sensitivity+0xae>
      case LSM6DSM_ACC_GYRO_FS_G_2000dps:
        *sensitivity = ( float )LSM6DSM_GYRO_SENSITIVITY_FOR_FS_2000DPS;
 800c0f0:	683b      	ldr	r3, [r7, #0]
 800c0f2:	4a0a      	ldr	r2, [pc, #40]	@ (800c11c <LSM6DSM_G_Get_Sensitivity+0xc8>)
 800c0f4:	601a      	str	r2, [r3, #0]
        break;
 800c0f6:	e004      	b.n	800c102 <LSM6DSM_G_Get_Sensitivity+0xae>
      default:
        *sensitivity = -1.0f;
 800c0f8:	683b      	ldr	r3, [r7, #0]
 800c0fa:	4a09      	ldr	r2, [pc, #36]	@ (800c120 <LSM6DSM_G_Get_Sensitivity+0xcc>)
 800c0fc:	601a      	str	r2, [r3, #0]
        return COMPONENT_ERROR;
 800c0fe:	2301      	movs	r3, #1
 800c100:	e000      	b.n	800c104 <LSM6DSM_G_Get_Sensitivity+0xb0>
    }
  }
  
  return COMPONENT_OK;
 800c102:	2300      	movs	r3, #0
}
 800c104:	4618      	mov	r0, r3
 800c106:	3710      	adds	r7, #16
 800c108:	46bd      	mov	sp, r7
 800c10a:	bd80      	pop	{r7, pc}
 800c10c:	408c0000 	.word	0x408c0000
 800c110:	410c0000 	.word	0x410c0000
 800c114:	418c0000 	.word	0x418c0000
 800c118:	420c0000 	.word	0x420c0000
 800c11c:	428c0000 	.word	0x428c0000
 800c120:	bf800000 	.word	0xbf800000

0800c124 <LSM6DSM_G_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 800c124:	b580      	push	{r7, lr}
 800c126:	b084      	sub	sp, #16
 800c128:	af00      	add	r7, sp, #0
 800c12a:	6078      	str	r0, [r7, #4]
 800c12c:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_ODR_G_t odr_low_level;
  
  if ( LSM6DSM_ACC_GYRO_R_ODR_G( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 800c12e:	f107 030f 	add.w	r3, r7, #15
 800c132:	4619      	mov	r1, r3
 800c134:	6878      	ldr	r0, [r7, #4]
 800c136:	f7fe fadd 	bl	800a6f4 <LSM6DSM_ACC_GYRO_R_ODR_G>
 800c13a:	4603      	mov	r3, r0
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d101      	bne.n	800c144 <LSM6DSM_G_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 800c140:	2301      	movs	r3, #1
 800c142:	e05c      	b.n	800c1fe <LSM6DSM_G_Get_ODR+0xda>
  }
  
  switch( odr_low_level )
 800c144:	7bfb      	ldrb	r3, [r7, #15]
 800c146:	2ba0      	cmp	r3, #160	@ 0xa0
 800c148:	d04f      	beq.n	800c1ea <LSM6DSM_G_Get_ODR+0xc6>
 800c14a:	2ba0      	cmp	r3, #160	@ 0xa0
 800c14c:	dc51      	bgt.n	800c1f2 <LSM6DSM_G_Get_ODR+0xce>
 800c14e:	2b90      	cmp	r3, #144	@ 0x90
 800c150:	d047      	beq.n	800c1e2 <LSM6DSM_G_Get_ODR+0xbe>
 800c152:	2b90      	cmp	r3, #144	@ 0x90
 800c154:	dc4d      	bgt.n	800c1f2 <LSM6DSM_G_Get_ODR+0xce>
 800c156:	2b80      	cmp	r3, #128	@ 0x80
 800c158:	d03f      	beq.n	800c1da <LSM6DSM_G_Get_ODR+0xb6>
 800c15a:	2b80      	cmp	r3, #128	@ 0x80
 800c15c:	dc49      	bgt.n	800c1f2 <LSM6DSM_G_Get_ODR+0xce>
 800c15e:	2b70      	cmp	r3, #112	@ 0x70
 800c160:	d037      	beq.n	800c1d2 <LSM6DSM_G_Get_ODR+0xae>
 800c162:	2b70      	cmp	r3, #112	@ 0x70
 800c164:	dc45      	bgt.n	800c1f2 <LSM6DSM_G_Get_ODR+0xce>
 800c166:	2b60      	cmp	r3, #96	@ 0x60
 800c168:	d02f      	beq.n	800c1ca <LSM6DSM_G_Get_ODR+0xa6>
 800c16a:	2b60      	cmp	r3, #96	@ 0x60
 800c16c:	dc41      	bgt.n	800c1f2 <LSM6DSM_G_Get_ODR+0xce>
 800c16e:	2b50      	cmp	r3, #80	@ 0x50
 800c170:	d027      	beq.n	800c1c2 <LSM6DSM_G_Get_ODR+0x9e>
 800c172:	2b50      	cmp	r3, #80	@ 0x50
 800c174:	dc3d      	bgt.n	800c1f2 <LSM6DSM_G_Get_ODR+0xce>
 800c176:	2b40      	cmp	r3, #64	@ 0x40
 800c178:	d01f      	beq.n	800c1ba <LSM6DSM_G_Get_ODR+0x96>
 800c17a:	2b40      	cmp	r3, #64	@ 0x40
 800c17c:	dc39      	bgt.n	800c1f2 <LSM6DSM_G_Get_ODR+0xce>
 800c17e:	2b30      	cmp	r3, #48	@ 0x30
 800c180:	d017      	beq.n	800c1b2 <LSM6DSM_G_Get_ODR+0x8e>
 800c182:	2b30      	cmp	r3, #48	@ 0x30
 800c184:	dc35      	bgt.n	800c1f2 <LSM6DSM_G_Get_ODR+0xce>
 800c186:	2b20      	cmp	r3, #32
 800c188:	d00f      	beq.n	800c1aa <LSM6DSM_G_Get_ODR+0x86>
 800c18a:	2b20      	cmp	r3, #32
 800c18c:	dc31      	bgt.n	800c1f2 <LSM6DSM_G_Get_ODR+0xce>
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d002      	beq.n	800c198 <LSM6DSM_G_Get_ODR+0x74>
 800c192:	2b10      	cmp	r3, #16
 800c194:	d005      	beq.n	800c1a2 <LSM6DSM_G_Get_ODR+0x7e>
 800c196:	e02c      	b.n	800c1f2 <LSM6DSM_G_Get_ODR+0xce>
  {
    case LSM6DSM_ACC_GYRO_ODR_G_POWER_DOWN:
      *odr =    0.0f;
 800c198:	683b      	ldr	r3, [r7, #0]
 800c19a:	f04f 0200 	mov.w	r2, #0
 800c19e:	601a      	str	r2, [r3, #0]
      break;
 800c1a0:	e02c      	b.n	800c1fc <LSM6DSM_G_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_G_13Hz:
      *odr =   13.0f;
 800c1a2:	683b      	ldr	r3, [r7, #0]
 800c1a4:	4a18      	ldr	r2, [pc, #96]	@ (800c208 <LSM6DSM_G_Get_ODR+0xe4>)
 800c1a6:	601a      	str	r2, [r3, #0]
      break;
 800c1a8:	e028      	b.n	800c1fc <LSM6DSM_G_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_G_26Hz:
      *odr =   26.0f;
 800c1aa:	683b      	ldr	r3, [r7, #0]
 800c1ac:	4a17      	ldr	r2, [pc, #92]	@ (800c20c <LSM6DSM_G_Get_ODR+0xe8>)
 800c1ae:	601a      	str	r2, [r3, #0]
      break;
 800c1b0:	e024      	b.n	800c1fc <LSM6DSM_G_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_G_52Hz:
      *odr =   52.0f;
 800c1b2:	683b      	ldr	r3, [r7, #0]
 800c1b4:	4a16      	ldr	r2, [pc, #88]	@ (800c210 <LSM6DSM_G_Get_ODR+0xec>)
 800c1b6:	601a      	str	r2, [r3, #0]
      break;
 800c1b8:	e020      	b.n	800c1fc <LSM6DSM_G_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_G_104Hz:
      *odr =  104.0f;
 800c1ba:	683b      	ldr	r3, [r7, #0]
 800c1bc:	4a15      	ldr	r2, [pc, #84]	@ (800c214 <LSM6DSM_G_Get_ODR+0xf0>)
 800c1be:	601a      	str	r2, [r3, #0]
      break;
 800c1c0:	e01c      	b.n	800c1fc <LSM6DSM_G_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_G_208Hz:
      *odr =  208.0f;
 800c1c2:	683b      	ldr	r3, [r7, #0]
 800c1c4:	4a14      	ldr	r2, [pc, #80]	@ (800c218 <LSM6DSM_G_Get_ODR+0xf4>)
 800c1c6:	601a      	str	r2, [r3, #0]
      break;
 800c1c8:	e018      	b.n	800c1fc <LSM6DSM_G_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_G_416Hz:
      *odr =  416.0f;
 800c1ca:	683b      	ldr	r3, [r7, #0]
 800c1cc:	4a13      	ldr	r2, [pc, #76]	@ (800c21c <LSM6DSM_G_Get_ODR+0xf8>)
 800c1ce:	601a      	str	r2, [r3, #0]
      break;
 800c1d0:	e014      	b.n	800c1fc <LSM6DSM_G_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_G_833Hz:
      *odr =  833.0f;
 800c1d2:	683b      	ldr	r3, [r7, #0]
 800c1d4:	4a12      	ldr	r2, [pc, #72]	@ (800c220 <LSM6DSM_G_Get_ODR+0xfc>)
 800c1d6:	601a      	str	r2, [r3, #0]
      break;
 800c1d8:	e010      	b.n	800c1fc <LSM6DSM_G_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_G_1660Hz:
      *odr = 1660.0f;
 800c1da:	683b      	ldr	r3, [r7, #0]
 800c1dc:	4a11      	ldr	r2, [pc, #68]	@ (800c224 <LSM6DSM_G_Get_ODR+0x100>)
 800c1de:	601a      	str	r2, [r3, #0]
      break;
 800c1e0:	e00c      	b.n	800c1fc <LSM6DSM_G_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_G_3330Hz:
      *odr = 3330.0f;
 800c1e2:	683b      	ldr	r3, [r7, #0]
 800c1e4:	4a10      	ldr	r2, [pc, #64]	@ (800c228 <LSM6DSM_G_Get_ODR+0x104>)
 800c1e6:	601a      	str	r2, [r3, #0]
      break;
 800c1e8:	e008      	b.n	800c1fc <LSM6DSM_G_Get_ODR+0xd8>
    case LSM6DSM_ACC_GYRO_ODR_G_6660Hz:
      *odr = 6660.0f;
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	4a0f      	ldr	r2, [pc, #60]	@ (800c22c <LSM6DSM_G_Get_ODR+0x108>)
 800c1ee:	601a      	str	r2, [r3, #0]
      break;
 800c1f0:	e004      	b.n	800c1fc <LSM6DSM_G_Get_ODR+0xd8>
    default:
      *odr =   -1.0f;
 800c1f2:	683b      	ldr	r3, [r7, #0]
 800c1f4:	4a0e      	ldr	r2, [pc, #56]	@ (800c230 <LSM6DSM_G_Get_ODR+0x10c>)
 800c1f6:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800c1f8:	2301      	movs	r3, #1
 800c1fa:	e000      	b.n	800c1fe <LSM6DSM_G_Get_ODR+0xda>
  }
  
  return COMPONENT_OK;
 800c1fc:	2300      	movs	r3, #0
}
 800c1fe:	4618      	mov	r0, r3
 800c200:	3710      	adds	r7, #16
 800c202:	46bd      	mov	sp, r7
 800c204:	bd80      	pop	{r7, pc}
 800c206:	bf00      	nop
 800c208:	41500000 	.word	0x41500000
 800c20c:	41d00000 	.word	0x41d00000
 800c210:	42500000 	.word	0x42500000
 800c214:	42d00000 	.word	0x42d00000
 800c218:	43500000 	.word	0x43500000
 800c21c:	43d00000 	.word	0x43d00000
 800c220:	44504000 	.word	0x44504000
 800c224:	44cf8000 	.word	0x44cf8000
 800c228:	45502000 	.word	0x45502000
 800c22c:	45d02000 	.word	0x45d02000
 800c230:	bf800000 	.word	0xbf800000

0800c234 <LSM6DSM_G_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800c234:	b580      	push	{r7, lr}
 800c236:	b082      	sub	sp, #8
 800c238:	af00      	add	r7, sp, #0
 800c23a:	6078      	str	r0, [r7, #4]
 800c23c:	460b      	mov	r3, r1
 800c23e:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	799b      	ldrb	r3, [r3, #6]
 800c244:	2b01      	cmp	r3, #1
 800c246:	d109      	bne.n	800c25c <LSM6DSM_G_Set_ODR+0x28>
  {
    if(LSM6DSM_G_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800c248:	78fb      	ldrb	r3, [r7, #3]
 800c24a:	4619      	mov	r1, r3
 800c24c:	6878      	ldr	r0, [r7, #4]
 800c24e:	f000 fb61 	bl	800c914 <LSM6DSM_G_Set_ODR_When_Enabled>
 800c252:	4603      	mov	r3, r0
 800c254:	2b01      	cmp	r3, #1
 800c256:	d10b      	bne.n	800c270 <LSM6DSM_G_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800c258:	2301      	movs	r3, #1
 800c25a:	e00a      	b.n	800c272 <LSM6DSM_G_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM6DSM_G_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800c25c:	78fb      	ldrb	r3, [r7, #3]
 800c25e:	4619      	mov	r1, r3
 800c260:	6878      	ldr	r0, [r7, #4]
 800c262:	f000 fb8d 	bl	800c980 <LSM6DSM_G_Set_ODR_When_Disabled>
 800c266:	4603      	mov	r3, r0
 800c268:	2b01      	cmp	r3, #1
 800c26a:	d101      	bne.n	800c270 <LSM6DSM_G_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800c26c:	2301      	movs	r3, #1
 800c26e:	e000      	b.n	800c272 <LSM6DSM_G_Set_ODR+0x3e>
    }
  }
  
  return COMPONENT_OK;
 800c270:	2300      	movs	r3, #0
}
 800c272:	4618      	mov	r0, r3
 800c274:	3708      	adds	r7, #8
 800c276:	46bd      	mov	sp, r7
 800c278:	bd80      	pop	{r7, pc}

0800c27a <LSM6DSM_G_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800c27a:	b580      	push	{r7, lr}
 800c27c:	b082      	sub	sp, #8
 800c27e:	af00      	add	r7, sp, #0
 800c280:	6078      	str	r0, [r7, #4]
 800c282:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	799b      	ldrb	r3, [r3, #6]
 800c28a:	2b01      	cmp	r3, #1
 800c28c:	d109      	bne.n	800c2a2 <LSM6DSM_G_Set_ODR_Value+0x28>
  {
    if(LSM6DSM_G_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800c28e:	ed97 0a00 	vldr	s0, [r7]
 800c292:	6878      	ldr	r0, [r7, #4]
 800c294:	f000 fbb6 	bl	800ca04 <LSM6DSM_G_Set_ODR_Value_When_Enabled>
 800c298:	4603      	mov	r3, r0
 800c29a:	2b01      	cmp	r3, #1
 800c29c:	d10b      	bne.n	800c2b6 <LSM6DSM_G_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800c29e:	2301      	movs	r3, #1
 800c2a0:	e00a      	b.n	800c2b8 <LSM6DSM_G_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM6DSM_G_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800c2a2:	ed97 0a00 	vldr	s0, [r7]
 800c2a6:	6878      	ldr	r0, [r7, #4]
 800c2a8:	f000 fc34 	bl	800cb14 <LSM6DSM_G_Set_ODR_Value_When_Disabled>
 800c2ac:	4603      	mov	r3, r0
 800c2ae:	2b01      	cmp	r3, #1
 800c2b0:	d101      	bne.n	800c2b6 <LSM6DSM_G_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800c2b2:	2301      	movs	r3, #1
 800c2b4:	e000      	b.n	800c2b8 <LSM6DSM_G_Set_ODR_Value+0x3e>
    }
  }
  
  return COMPONENT_OK;
 800c2b6:	2300      	movs	r3, #0
}
 800c2b8:	4618      	mov	r0, r3
 800c2ba:	3708      	adds	r7, #8
 800c2bc:	46bd      	mov	sp, r7
 800c2be:	bd80      	pop	{r7, pc}

0800c2c0 <LSM6DSM_G_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b084      	sub	sp, #16
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]
 800c2c8:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_FS_G_t fs_low_level;
  LSM6DSM_ACC_GYRO_FS_125_t fs_125;
  
  if ( LSM6DSM_ACC_GYRO_R_FS_125( (void *)handle, &fs_125 ) == MEMS_ERROR )
 800c2ca:	f107 030e 	add.w	r3, r7, #14
 800c2ce:	4619      	mov	r1, r3
 800c2d0:	6878      	ldr	r0, [r7, #4]
 800c2d2:	f7fe f981 	bl	800a5d8 <LSM6DSM_ACC_GYRO_R_FS_125>
 800c2d6:	4603      	mov	r3, r0
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d101      	bne.n	800c2e0 <LSM6DSM_G_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 800c2dc:	2301      	movs	r3, #1
 800c2de:	e047      	b.n	800c370 <LSM6DSM_G_Get_FS+0xb0>
  }
  if ( LSM6DSM_ACC_GYRO_R_FS_G( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 800c2e0:	f107 030f 	add.w	r3, r7, #15
 800c2e4:	4619      	mov	r1, r3
 800c2e6:	6878      	ldr	r0, [r7, #4]
 800c2e8:	f7fe f9bd 	bl	800a666 <LSM6DSM_ACC_GYRO_R_FS_G>
 800c2ec:	4603      	mov	r3, r0
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d101      	bne.n	800c2f6 <LSM6DSM_G_Get_FS+0x36>
  {
    return COMPONENT_ERROR;
 800c2f2:	2301      	movs	r3, #1
 800c2f4:	e03c      	b.n	800c370 <LSM6DSM_G_Get_FS+0xb0>
  }
  
  if ( fs_125 == LSM6DSM_ACC_GYRO_FS_125_ENABLED )
 800c2f6:	7bbb      	ldrb	r3, [r7, #14]
 800c2f8:	2b02      	cmp	r3, #2
 800c2fa:	d103      	bne.n	800c304 <LSM6DSM_G_Get_FS+0x44>
  {
    *fullScale = 125.0f;
 800c2fc:	683b      	ldr	r3, [r7, #0]
 800c2fe:	4a1e      	ldr	r2, [pc, #120]	@ (800c378 <LSM6DSM_G_Get_FS+0xb8>)
 800c300:	601a      	str	r2, [r3, #0]
 800c302:	e034      	b.n	800c36e <LSM6DSM_G_Get_FS+0xae>
  }
  
  else
  {
    switch( fs_low_level )
 800c304:	7bfb      	ldrb	r3, [r7, #15]
 800c306:	2b0c      	cmp	r3, #12
 800c308:	d82c      	bhi.n	800c364 <LSM6DSM_G_Get_FS+0xa4>
 800c30a:	a201      	add	r2, pc, #4	@ (adr r2, 800c310 <LSM6DSM_G_Get_FS+0x50>)
 800c30c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c310:	0800c345 	.word	0x0800c345
 800c314:	0800c365 	.word	0x0800c365
 800c318:	0800c365 	.word	0x0800c365
 800c31c:	0800c365 	.word	0x0800c365
 800c320:	0800c34d 	.word	0x0800c34d
 800c324:	0800c365 	.word	0x0800c365
 800c328:	0800c365 	.word	0x0800c365
 800c32c:	0800c365 	.word	0x0800c365
 800c330:	0800c355 	.word	0x0800c355
 800c334:	0800c365 	.word	0x0800c365
 800c338:	0800c365 	.word	0x0800c365
 800c33c:	0800c365 	.word	0x0800c365
 800c340:	0800c35d 	.word	0x0800c35d
    {
      case LSM6DSM_ACC_GYRO_FS_G_245dps:
        *fullScale =  245.0f;
 800c344:	683b      	ldr	r3, [r7, #0]
 800c346:	4a0d      	ldr	r2, [pc, #52]	@ (800c37c <LSM6DSM_G_Get_FS+0xbc>)
 800c348:	601a      	str	r2, [r3, #0]
        break;
 800c34a:	e010      	b.n	800c36e <LSM6DSM_G_Get_FS+0xae>
      case LSM6DSM_ACC_GYRO_FS_G_500dps:
        *fullScale =  500.0f;
 800c34c:	683b      	ldr	r3, [r7, #0]
 800c34e:	4a0c      	ldr	r2, [pc, #48]	@ (800c380 <LSM6DSM_G_Get_FS+0xc0>)
 800c350:	601a      	str	r2, [r3, #0]
        break;
 800c352:	e00c      	b.n	800c36e <LSM6DSM_G_Get_FS+0xae>
      case LSM6DSM_ACC_GYRO_FS_G_1000dps:
        *fullScale = 1000.0f;
 800c354:	683b      	ldr	r3, [r7, #0]
 800c356:	4a0b      	ldr	r2, [pc, #44]	@ (800c384 <LSM6DSM_G_Get_FS+0xc4>)
 800c358:	601a      	str	r2, [r3, #0]
        break;
 800c35a:	e008      	b.n	800c36e <LSM6DSM_G_Get_FS+0xae>
      case LSM6DSM_ACC_GYRO_FS_G_2000dps:
        *fullScale = 2000.0f;
 800c35c:	683b      	ldr	r3, [r7, #0]
 800c35e:	4a0a      	ldr	r2, [pc, #40]	@ (800c388 <LSM6DSM_G_Get_FS+0xc8>)
 800c360:	601a      	str	r2, [r3, #0]
        break;
 800c362:	e004      	b.n	800c36e <LSM6DSM_G_Get_FS+0xae>
      default:
        *fullScale =   -1.0f;
 800c364:	683b      	ldr	r3, [r7, #0]
 800c366:	4a09      	ldr	r2, [pc, #36]	@ (800c38c <LSM6DSM_G_Get_FS+0xcc>)
 800c368:	601a      	str	r2, [r3, #0]
        return COMPONENT_ERROR;
 800c36a:	2301      	movs	r3, #1
 800c36c:	e000      	b.n	800c370 <LSM6DSM_G_Get_FS+0xb0>
    }
  }
  
  return COMPONENT_OK;
 800c36e:	2300      	movs	r3, #0
}
 800c370:	4618      	mov	r0, r3
 800c372:	3710      	adds	r7, #16
 800c374:	46bd      	mov	sp, r7
 800c376:	bd80      	pop	{r7, pc}
 800c378:	42fa0000 	.word	0x42fa0000
 800c37c:	43750000 	.word	0x43750000
 800c380:	43fa0000 	.word	0x43fa0000
 800c384:	447a0000 	.word	0x447a0000
 800c388:	44fa0000 	.word	0x44fa0000
 800c38c:	bf800000 	.word	0xbf800000

0800c390 <LSM6DSM_G_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 800c390:	b580      	push	{r7, lr}
 800c392:	b084      	sub	sp, #16
 800c394:	af00      	add	r7, sp, #0
 800c396:	6078      	str	r0, [r7, #4]
 800c398:	460b      	mov	r3, r1
 800c39a:	70fb      	strb	r3, [r7, #3]

  LSM6DSM_ACC_GYRO_FS_G_t new_fs;
  
  switch( fullScale )
 800c39c:	78fb      	ldrb	r3, [r7, #3]
 800c39e:	2b04      	cmp	r3, #4
 800c3a0:	d00c      	beq.n	800c3bc <LSM6DSM_G_Set_FS+0x2c>
 800c3a2:	2b04      	cmp	r3, #4
 800c3a4:	dc0d      	bgt.n	800c3c2 <LSM6DSM_G_Set_FS+0x32>
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d002      	beq.n	800c3b0 <LSM6DSM_G_Set_FS+0x20>
 800c3aa:	2b02      	cmp	r3, #2
 800c3ac:	d003      	beq.n	800c3b6 <LSM6DSM_G_Set_FS+0x26>
 800c3ae:	e008      	b.n	800c3c2 <LSM6DSM_G_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM6DSM_ACC_GYRO_FS_G_245dps;
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	73fb      	strb	r3, [r7, #15]
      break;
 800c3b4:	e007      	b.n	800c3c6 <LSM6DSM_G_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM6DSM_ACC_GYRO_FS_G_500dps;
 800c3b6:	2304      	movs	r3, #4
 800c3b8:	73fb      	strb	r3, [r7, #15]
      break;
 800c3ba:	e004      	b.n	800c3c6 <LSM6DSM_G_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM6DSM_ACC_GYRO_FS_G_2000dps;
 800c3bc:	230c      	movs	r3, #12
 800c3be:	73fb      	strb	r3, [r7, #15]
      break;
 800c3c0:	e001      	b.n	800c3c6 <LSM6DSM_G_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 800c3c2:	2301      	movs	r3, #1
 800c3c4:	e00a      	b.n	800c3dc <LSM6DSM_G_Set_FS+0x4c>
  }
  
  if ( LSM6DSM_ACC_GYRO_W_FS_G( (void *)handle, new_fs ) == MEMS_ERROR )
 800c3c6:	7bfb      	ldrb	r3, [r7, #15]
 800c3c8:	4619      	mov	r1, r3
 800c3ca:	6878      	ldr	r0, [r7, #4]
 800c3cc:	f7fe f91f 	bl	800a60e <LSM6DSM_ACC_GYRO_W_FS_G>
 800c3d0:	4603      	mov	r3, r0
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d101      	bne.n	800c3da <LSM6DSM_G_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 800c3d6:	2301      	movs	r3, #1
 800c3d8:	e000      	b.n	800c3dc <LSM6DSM_G_Set_FS+0x4c>
  }
  
  return COMPONENT_OK;
 800c3da:	2300      	movs	r3, #0
}
 800c3dc:	4618      	mov	r0, r3
 800c3de:	3710      	adds	r7, #16
 800c3e0:	46bd      	mov	sp, r7
 800c3e2:	bd80      	pop	{r7, pc}

0800c3e4 <LSM6DSM_G_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 800c3e4:	b580      	push	{r7, lr}
 800c3e6:	b084      	sub	sp, #16
 800c3e8:	af00      	add	r7, sp, #0
 800c3ea:	6078      	str	r0, [r7, #4]
 800c3ec:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSM_ACC_GYRO_FS_G_t new_fs;
  
  if ( fullScale <= 125.0f )
 800c3f0:	edd7 7a00 	vldr	s15, [r7]
 800c3f4:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800c48c <LSM6DSM_G_Set_FS_Value+0xa8>
 800c3f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c3fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c400:	d808      	bhi.n	800c414 <LSM6DSM_G_Set_FS_Value+0x30>
  {
    if ( LSM6DSM_ACC_GYRO_W_FS_125( (void *)handle, LSM6DSM_ACC_GYRO_FS_125_ENABLED ) == MEMS_ERROR )
 800c402:	2102      	movs	r1, #2
 800c404:	6878      	ldr	r0, [r7, #4]
 800c406:	f7fe f8bb 	bl	800a580 <LSM6DSM_ACC_GYRO_W_FS_125>
 800c40a:	4603      	mov	r3, r0
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d137      	bne.n	800c480 <LSM6DSM_G_Set_FS_Value+0x9c>
    {
      return COMPONENT_ERROR;
 800c410:	2301      	movs	r3, #1
 800c412:	e036      	b.n	800c482 <LSM6DSM_G_Set_FS_Value+0x9e>
  }
  
  else
  {
    new_fs = ( fullScale <=  245.0f ) ? LSM6DSM_ACC_GYRO_FS_G_245dps
             : ( fullScale <=  500.0f ) ? LSM6DSM_ACC_GYRO_FS_G_500dps
 800c414:	edd7 7a00 	vldr	s15, [r7]
 800c418:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800c490 <LSM6DSM_G_Set_FS_Value+0xac>
 800c41c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c420:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c424:	d801      	bhi.n	800c42a <LSM6DSM_G_Set_FS_Value+0x46>
 800c426:	2300      	movs	r3, #0
 800c428:	e016      	b.n	800c458 <LSM6DSM_G_Set_FS_Value+0x74>
 800c42a:	edd7 7a00 	vldr	s15, [r7]
 800c42e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800c494 <LSM6DSM_G_Set_FS_Value+0xb0>
 800c432:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c43a:	d801      	bhi.n	800c440 <LSM6DSM_G_Set_FS_Value+0x5c>
 800c43c:	2304      	movs	r3, #4
 800c43e:	e00b      	b.n	800c458 <LSM6DSM_G_Set_FS_Value+0x74>
 800c440:	edd7 7a00 	vldr	s15, [r7]
 800c444:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800c498 <LSM6DSM_G_Set_FS_Value+0xb4>
 800c448:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c44c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c450:	d801      	bhi.n	800c456 <LSM6DSM_G_Set_FS_Value+0x72>
 800c452:	2308      	movs	r3, #8
 800c454:	e000      	b.n	800c458 <LSM6DSM_G_Set_FS_Value+0x74>
 800c456:	230c      	movs	r3, #12
    new_fs = ( fullScale <=  245.0f ) ? LSM6DSM_ACC_GYRO_FS_G_245dps
 800c458:	73fb      	strb	r3, [r7, #15]
             : ( fullScale <= 1000.0f ) ? LSM6DSM_ACC_GYRO_FS_G_1000dps
             :                            LSM6DSM_ACC_GYRO_FS_G_2000dps;
             
    if ( LSM6DSM_ACC_GYRO_W_FS_125( (void *)handle, LSM6DSM_ACC_GYRO_FS_125_DISABLED ) == MEMS_ERROR )
 800c45a:	2100      	movs	r1, #0
 800c45c:	6878      	ldr	r0, [r7, #4]
 800c45e:	f7fe f88f 	bl	800a580 <LSM6DSM_ACC_GYRO_W_FS_125>
 800c462:	4603      	mov	r3, r0
 800c464:	2b00      	cmp	r3, #0
 800c466:	d101      	bne.n	800c46c <LSM6DSM_G_Set_FS_Value+0x88>
    {
      return COMPONENT_ERROR;
 800c468:	2301      	movs	r3, #1
 800c46a:	e00a      	b.n	800c482 <LSM6DSM_G_Set_FS_Value+0x9e>
    }
    if ( LSM6DSM_ACC_GYRO_W_FS_G( (void *)handle, new_fs ) == MEMS_ERROR )
 800c46c:	7bfb      	ldrb	r3, [r7, #15]
 800c46e:	4619      	mov	r1, r3
 800c470:	6878      	ldr	r0, [r7, #4]
 800c472:	f7fe f8cc 	bl	800a60e <LSM6DSM_ACC_GYRO_W_FS_G>
 800c476:	4603      	mov	r3, r0
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d101      	bne.n	800c480 <LSM6DSM_G_Set_FS_Value+0x9c>
    {
      return COMPONENT_ERROR;
 800c47c:	2301      	movs	r3, #1
 800c47e:	e000      	b.n	800c482 <LSM6DSM_G_Set_FS_Value+0x9e>
    }
  }
  
  return COMPONENT_OK;
 800c480:	2300      	movs	r3, #0
}
 800c482:	4618      	mov	r0, r3
 800c484:	3710      	adds	r7, #16
 800c486:	46bd      	mov	sp, r7
 800c488:	bd80      	pop	{r7, pc}
 800c48a:	bf00      	nop
 800c48c:	42fa0000 	.word	0x42fa0000
 800c490:	43750000 	.word	0x43750000
 800c494:	43fa0000 	.word	0x43fa0000
 800c498:	447a0000 	.word	0x447a0000

0800c49c <LSM6DSM_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	b082      	sub	sp, #8
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
 800c4a4:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LSM6DSM_ACC_GYRO_R_WHO_AM_I( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 800c4a6:	6839      	ldr	r1, [r7, #0]
 800c4a8:	6878      	ldr	r0, [r7, #4]
 800c4aa:	f7fd ffbf 	bl	800a42c <LSM6DSM_ACC_GYRO_R_WHO_AM_I>
 800c4ae:	4603      	mov	r3, r0
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d101      	bne.n	800c4b8 <LSM6DSM_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 800c4b4:	2301      	movs	r3, #1
 800c4b6:	e000      	b.n	800c4ba <LSM6DSM_Get_WhoAmI+0x1e>
  }
  
  return COMPONENT_OK;
 800c4b8:	2300      	movs	r3, #0
}
 800c4ba:	4618      	mov	r0, r3
 800c4bc:	3708      	adds	r7, #8
 800c4be:	46bd      	mov	sp, r7
 800c4c0:	bd80      	pop	{r7, pc}

0800c4c2 <LSM6DSM_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800c4c2:	b580      	push	{r7, lr}
 800c4c4:	b084      	sub	sp, #16
 800c4c6:	af00      	add	r7, sp, #0
 800c4c8:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	73fb      	strb	r3, [r7, #15]
  
  if ( LSM6DSM_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 800c4ce:	f107 030f 	add.w	r3, r7, #15
 800c4d2:	4619      	mov	r1, r3
 800c4d4:	6878      	ldr	r0, [r7, #4]
 800c4d6:	f7ff ffe1 	bl	800c49c <LSM6DSM_Get_WhoAmI>
 800c4da:	4603      	mov	r3, r0
 800c4dc:	2b01      	cmp	r3, #1
 800c4de:	d101      	bne.n	800c4e4 <LSM6DSM_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 800c4e0:	2301      	movs	r3, #1
 800c4e2:	e007      	b.n	800c4f4 <LSM6DSM_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	781a      	ldrb	r2, [r3, #0]
 800c4e8:	7bfb      	ldrb	r3, [r7, #15]
 800c4ea:	429a      	cmp	r2, r3
 800c4ec:	d001      	beq.n	800c4f2 <LSM6DSM_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 800c4ee:	2301      	movs	r3, #1
 800c4f0:	e000      	b.n	800c4f4 <LSM6DSM_Check_WhoAmI+0x32>
  }
  
  return COMPONENT_OK;
 800c4f2:	2300      	movs	r3, #0
}
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	3710      	adds	r7, #16
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	bd80      	pop	{r7, pc}

0800c4fc <LSM6DSM_X_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 800c4fc:	b580      	push	{r7, lr}
 800c4fe:	b084      	sub	sp, #16
 800c500:	af00      	add	r7, sp, #0
 800c502:	6078      	str	r0, [r7, #4]
 800c504:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 800c506:	f107 0308 	add.w	r3, r7, #8
 800c50a:	2200      	movs	r2, #0
 800c50c:	601a      	str	r2, [r3, #0]
 800c50e:	809a      	strh	r2, [r3, #4]
  
  /* Read output registers from LSM6DSM_ACC_GYRO_OUTX_L_XL to LSM6DSM_ACC_GYRO_OUTZ_H_XL. */
  if ( LSM6DSM_ACC_GYRO_GetRawAccData( (void *)handle, ( uint8_t* )regValue ) == MEMS_ERROR )
 800c510:	f107 0308 	add.w	r3, r7, #8
 800c514:	4619      	mov	r1, r3
 800c516:	6878      	ldr	r0, [r7, #4]
 800c518:	f7ff f829 	bl	800b56e <LSM6DSM_ACC_GYRO_GetRawAccData>
 800c51c:	4603      	mov	r3, r0
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d101      	bne.n	800c526 <LSM6DSM_X_Get_Axes_Raw+0x2a>
  {
    return COMPONENT_ERROR;
 800c522:	2301      	movs	r3, #1
 800c524:	e01d      	b.n	800c562 <LSM6DSM_X_Get_Axes_Raw+0x66>
  }
  
  /* Format the data. */
  pData[0] = ( ( ( ( int16_t )regValue[1] ) << 8 ) + ( int16_t )regValue[0] );
 800c526:	7a7b      	ldrb	r3, [r7, #9]
 800c528:	021b      	lsls	r3, r3, #8
 800c52a:	b29b      	uxth	r3, r3
 800c52c:	7a3a      	ldrb	r2, [r7, #8]
 800c52e:	4413      	add	r3, r2
 800c530:	b29b      	uxth	r3, r3
 800c532:	b21a      	sxth	r2, r3
 800c534:	683b      	ldr	r3, [r7, #0]
 800c536:	801a      	strh	r2, [r3, #0]
  pData[1] = ( ( ( ( int16_t )regValue[3] ) << 8 ) + ( int16_t )regValue[2] );
 800c538:	7afb      	ldrb	r3, [r7, #11]
 800c53a:	021b      	lsls	r3, r3, #8
 800c53c:	b29b      	uxth	r3, r3
 800c53e:	7aba      	ldrb	r2, [r7, #10]
 800c540:	4413      	add	r3, r2
 800c542:	b29a      	uxth	r2, r3
 800c544:	683b      	ldr	r3, [r7, #0]
 800c546:	3302      	adds	r3, #2
 800c548:	b212      	sxth	r2, r2
 800c54a:	801a      	strh	r2, [r3, #0]
  pData[2] = ( ( ( ( int16_t )regValue[5] ) << 8 ) + ( int16_t )regValue[4] );
 800c54c:	7b7b      	ldrb	r3, [r7, #13]
 800c54e:	021b      	lsls	r3, r3, #8
 800c550:	b29b      	uxth	r3, r3
 800c552:	7b3a      	ldrb	r2, [r7, #12]
 800c554:	4413      	add	r3, r2
 800c556:	b29a      	uxth	r2, r3
 800c558:	683b      	ldr	r3, [r7, #0]
 800c55a:	3304      	adds	r3, #4
 800c55c:	b212      	sxth	r2, r2
 800c55e:	801a      	strh	r2, [r3, #0]
  
  return COMPONENT_OK;
 800c560:	2300      	movs	r3, #0
}
 800c562:	4618      	mov	r0, r3
 800c564:	3710      	adds	r7, #16
 800c566:	46bd      	mov	sp, r7
 800c568:	bd80      	pop	{r7, pc}
	...

0800c56c <LSM6DSM_X_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800c56c:	b580      	push	{r7, lr}
 800c56e:	b084      	sub	sp, #16
 800c570:	af00      	add	r7, sp, #0
 800c572:	6078      	str	r0, [r7, #4]
 800c574:	460b      	mov	r3, r1
 800c576:	70fb      	strb	r3, [r7, #3]
  LSM6DSM_ACC_GYRO_ODR_XL_t new_odr;
  
  switch( odr )
 800c578:	78fb      	ldrb	r3, [r7, #3]
 800c57a:	2b04      	cmp	r3, #4
 800c57c:	d81b      	bhi.n	800c5b6 <LSM6DSM_X_Set_ODR_When_Enabled+0x4a>
 800c57e:	a201      	add	r2, pc, #4	@ (adr r2, 800c584 <LSM6DSM_X_Set_ODR_When_Enabled+0x18>)
 800c580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c584:	0800c599 	.word	0x0800c599
 800c588:	0800c59f 	.word	0x0800c59f
 800c58c:	0800c5a5 	.word	0x0800c5a5
 800c590:	0800c5ab 	.word	0x0800c5ab
 800c594:	0800c5b1 	.word	0x0800c5b1
  {
    case ODR_LOW:
      new_odr = LSM6DSM_ACC_GYRO_ODR_XL_13Hz;
 800c598:	2310      	movs	r3, #16
 800c59a:	73fb      	strb	r3, [r7, #15]
      break;
 800c59c:	e00d      	b.n	800c5ba <LSM6DSM_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM6DSM_ACC_GYRO_ODR_XL_13Hz;
 800c59e:	2310      	movs	r3, #16
 800c5a0:	73fb      	strb	r3, [r7, #15]
      break;
 800c5a2:	e00a      	b.n	800c5ba <LSM6DSM_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM6DSM_ACC_GYRO_ODR_XL_26Hz;
 800c5a4:	2320      	movs	r3, #32
 800c5a6:	73fb      	strb	r3, [r7, #15]
      break;
 800c5a8:	e007      	b.n	800c5ba <LSM6DSM_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM6DSM_ACC_GYRO_ODR_XL_52Hz;
 800c5aa:	2330      	movs	r3, #48	@ 0x30
 800c5ac:	73fb      	strb	r3, [r7, #15]
      break;
 800c5ae:	e004      	b.n	800c5ba <LSM6DSM_X_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM6DSM_ACC_GYRO_ODR_XL_104Hz;
 800c5b0:	2340      	movs	r3, #64	@ 0x40
 800c5b2:	73fb      	strb	r3, [r7, #15]
      break;
 800c5b4:	e001      	b.n	800c5ba <LSM6DSM_X_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	e00a      	b.n	800c5d0 <LSM6DSM_X_Set_ODR_When_Enabled+0x64>
  }
  
  if ( LSM6DSM_ACC_GYRO_W_ODR_XL( (void *)handle, new_odr ) == MEMS_ERROR )
 800c5ba:	7bfb      	ldrb	r3, [r7, #15]
 800c5bc:	4619      	mov	r1, r3
 800c5be:	6878      	ldr	r0, [r7, #4]
 800c5c0:	f7fd ff97 	bl	800a4f2 <LSM6DSM_ACC_GYRO_W_ODR_XL>
 800c5c4:	4603      	mov	r3, r0
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d101      	bne.n	800c5ce <LSM6DSM_X_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 800c5ca:	2301      	movs	r3, #1
 800c5cc:	e000      	b.n	800c5d0 <LSM6DSM_X_Set_ODR_When_Enabled+0x64>
  }
  
  return COMPONENT_OK;
 800c5ce:	2300      	movs	r3, #0
}
 800c5d0:	4618      	mov	r0, r3
 800c5d2:	3710      	adds	r7, #16
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	bd80      	pop	{r7, pc}

0800c5d8 <LSM6DSM_X_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800c5d8:	b480      	push	{r7}
 800c5da:	b085      	sub	sp, #20
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	6078      	str	r0, [r7, #4]
 800c5e0:	460b      	mov	r3, r1
 800c5e2:	70fb      	strb	r3, [r7, #3]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	689b      	ldr	r3, [r3, #8]
 800c5e8:	60fb      	str	r3, [r7, #12]
  LSM6DSM_X_Data_t *pComponentData = ( LSM6DSM_X_Data_t * )pData->pComponentData;
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	60bb      	str	r3, [r7, #8]
  
  switch( odr )
 800c5f0:	78fb      	ldrb	r3, [r7, #3]
 800c5f2:	2b04      	cmp	r3, #4
 800c5f4:	d820      	bhi.n	800c638 <LSM6DSM_X_Set_ODR_When_Disabled+0x60>
 800c5f6:	a201      	add	r2, pc, #4	@ (adr r2, 800c5fc <LSM6DSM_X_Set_ODR_When_Disabled+0x24>)
 800c5f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5fc:	0800c611 	.word	0x0800c611
 800c600:	0800c619 	.word	0x0800c619
 800c604:	0800c621 	.word	0x0800c621
 800c608:	0800c629 	.word	0x0800c629
 800c60c:	0800c631 	.word	0x0800c631
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 13.0f;
 800c610:	68bb      	ldr	r3, [r7, #8]
 800c612:	4a0e      	ldr	r2, [pc, #56]	@ (800c64c <LSM6DSM_X_Set_ODR_When_Disabled+0x74>)
 800c614:	605a      	str	r2, [r3, #4]
      break;
 800c616:	e011      	b.n	800c63c <LSM6DSM_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 13.0f;
 800c618:	68bb      	ldr	r3, [r7, #8]
 800c61a:	4a0c      	ldr	r2, [pc, #48]	@ (800c64c <LSM6DSM_X_Set_ODR_When_Disabled+0x74>)
 800c61c:	605a      	str	r2, [r3, #4]
      break;
 800c61e:	e00d      	b.n	800c63c <LSM6DSM_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID:
      pComponentData->Previous_ODR = 26.0f;
 800c620:	68bb      	ldr	r3, [r7, #8]
 800c622:	4a0b      	ldr	r2, [pc, #44]	@ (800c650 <LSM6DSM_X_Set_ODR_When_Disabled+0x78>)
 800c624:	605a      	str	r2, [r3, #4]
      break;
 800c626:	e009      	b.n	800c63c <LSM6DSM_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 52.0f;
 800c628:	68bb      	ldr	r3, [r7, #8]
 800c62a:	4a0a      	ldr	r2, [pc, #40]	@ (800c654 <LSM6DSM_X_Set_ODR_When_Disabled+0x7c>)
 800c62c:	605a      	str	r2, [r3, #4]
      break;
 800c62e:	e005      	b.n	800c63c <LSM6DSM_X_Set_ODR_When_Disabled+0x64>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 104.0f;
 800c630:	68bb      	ldr	r3, [r7, #8]
 800c632:	4a09      	ldr	r2, [pc, #36]	@ (800c658 <LSM6DSM_X_Set_ODR_When_Disabled+0x80>)
 800c634:	605a      	str	r2, [r3, #4]
      break;
 800c636:	e001      	b.n	800c63c <LSM6DSM_X_Set_ODR_When_Disabled+0x64>
    default:
      return COMPONENT_ERROR;
 800c638:	2301      	movs	r3, #1
 800c63a:	e000      	b.n	800c63e <LSM6DSM_X_Set_ODR_When_Disabled+0x66>
  }
  
  return COMPONENT_OK;
 800c63c:	2300      	movs	r3, #0
}
 800c63e:	4618      	mov	r0, r3
 800c640:	3714      	adds	r7, #20
 800c642:	46bd      	mov	sp, r7
 800c644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c648:	4770      	bx	lr
 800c64a:	bf00      	nop
 800c64c:	41500000 	.word	0x41500000
 800c650:	41d00000 	.word	0x41d00000
 800c654:	42500000 	.word	0x42500000
 800c658:	42d00000 	.word	0x42d00000

0800c65c <LSM6DSM_X_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 800c65c:	b580      	push	{r7, lr}
 800c65e:	b084      	sub	sp, #16
 800c660:	af00      	add	r7, sp, #0
 800c662:	6078      	str	r0, [r7, #4]
 800c664:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSM_ACC_GYRO_ODR_XL_t new_odr;
  
  new_odr = ( odr <=   13.0f ) ? LSM6DSM_ACC_GYRO_ODR_XL_13Hz
          : ( odr <=   26.0f ) ? LSM6DSM_ACC_GYRO_ODR_XL_26Hz
 800c668:	edd7 7a00 	vldr	s15, [r7]
 800c66c:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 800c670:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c674:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c678:	d801      	bhi.n	800c67e <LSM6DSM_X_Set_ODR_Value_When_Enabled+0x22>
 800c67a:	2310      	movs	r3, #16
 800c67c:	e058      	b.n	800c730 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xd4>
 800c67e:	edd7 7a00 	vldr	s15, [r7]
 800c682:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800c686:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c68a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c68e:	d801      	bhi.n	800c694 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0x38>
 800c690:	2320      	movs	r3, #32
 800c692:	e04d      	b.n	800c730 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xd4>
 800c694:	edd7 7a00 	vldr	s15, [r7]
 800c698:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 800c750 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xf4>
 800c69c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c6a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6a4:	d801      	bhi.n	800c6aa <LSM6DSM_X_Set_ODR_Value_When_Enabled+0x4e>
 800c6a6:	2330      	movs	r3, #48	@ 0x30
 800c6a8:	e042      	b.n	800c730 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xd4>
 800c6aa:	edd7 7a00 	vldr	s15, [r7]
 800c6ae:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800c754 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xf8>
 800c6b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c6b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6ba:	d801      	bhi.n	800c6c0 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0x64>
 800c6bc:	2340      	movs	r3, #64	@ 0x40
 800c6be:	e037      	b.n	800c730 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xd4>
 800c6c0:	edd7 7a00 	vldr	s15, [r7]
 800c6c4:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 800c758 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xfc>
 800c6c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c6cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6d0:	d801      	bhi.n	800c6d6 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0x7a>
 800c6d2:	2350      	movs	r3, #80	@ 0x50
 800c6d4:	e02c      	b.n	800c730 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xd4>
 800c6d6:	edd7 7a00 	vldr	s15, [r7]
 800c6da:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800c75c <LSM6DSM_X_Set_ODR_Value_When_Enabled+0x100>
 800c6de:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c6e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6e6:	d801      	bhi.n	800c6ec <LSM6DSM_X_Set_ODR_Value_When_Enabled+0x90>
 800c6e8:	2360      	movs	r3, #96	@ 0x60
 800c6ea:	e021      	b.n	800c730 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xd4>
 800c6ec:	edd7 7a00 	vldr	s15, [r7]
 800c6f0:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 800c760 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0x104>
 800c6f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c6f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6fc:	d801      	bhi.n	800c702 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xa6>
 800c6fe:	2370      	movs	r3, #112	@ 0x70
 800c700:	e016      	b.n	800c730 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xd4>
 800c702:	edd7 7a00 	vldr	s15, [r7]
 800c706:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800c764 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0x108>
 800c70a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c70e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c712:	d801      	bhi.n	800c718 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xbc>
 800c714:	2380      	movs	r3, #128	@ 0x80
 800c716:	e00b      	b.n	800c730 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xd4>
 800c718:	edd7 7a00 	vldr	s15, [r7]
 800c71c:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 800c768 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0x10c>
 800c720:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c728:	d801      	bhi.n	800c72e <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xd2>
 800c72a:	2390      	movs	r3, #144	@ 0x90
 800c72c:	e000      	b.n	800c730 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xd4>
 800c72e:	23a0      	movs	r3, #160	@ 0xa0
  new_odr = ( odr <=   13.0f ) ? LSM6DSM_ACC_GYRO_ODR_XL_13Hz
 800c730:	73fb      	strb	r3, [r7, #15]
          : ( odr <=  833.0f ) ? LSM6DSM_ACC_GYRO_ODR_XL_833Hz
          : ( odr <= 1660.0f ) ? LSM6DSM_ACC_GYRO_ODR_XL_1660Hz
          : ( odr <= 3330.0f ) ? LSM6DSM_ACC_GYRO_ODR_XL_3330Hz
          :                      LSM6DSM_ACC_GYRO_ODR_XL_6660Hz;
            
  if ( LSM6DSM_ACC_GYRO_W_ODR_XL( (void *)handle, new_odr ) == MEMS_ERROR )
 800c732:	7bfb      	ldrb	r3, [r7, #15]
 800c734:	4619      	mov	r1, r3
 800c736:	6878      	ldr	r0, [r7, #4]
 800c738:	f7fd fedb 	bl	800a4f2 <LSM6DSM_ACC_GYRO_W_ODR_XL>
 800c73c:	4603      	mov	r3, r0
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d101      	bne.n	800c746 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xea>
  {
    return COMPONENT_ERROR;
 800c742:	2301      	movs	r3, #1
 800c744:	e000      	b.n	800c748 <LSM6DSM_X_Set_ODR_Value_When_Enabled+0xec>
  }
  
  return COMPONENT_OK;
 800c746:	2300      	movs	r3, #0
}
 800c748:	4618      	mov	r0, r3
 800c74a:	3710      	adds	r7, #16
 800c74c:	46bd      	mov	sp, r7
 800c74e:	bd80      	pop	{r7, pc}
 800c750:	42500000 	.word	0x42500000
 800c754:	42d00000 	.word	0x42d00000
 800c758:	43500000 	.word	0x43500000
 800c75c:	43d00000 	.word	0x43d00000
 800c760:	44504000 	.word	0x44504000
 800c764:	44cf8000 	.word	0x44cf8000
 800c768:	45502000 	.word	0x45502000

0800c76c <LSM6DSM_X_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 800c76c:	b480      	push	{r7}
 800c76e:	b085      	sub	sp, #20
 800c770:	af00      	add	r7, sp, #0
 800c772:	6078      	str	r0, [r7, #4]
 800c774:	ed87 0a00 	vstr	s0, [r7]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	689b      	ldr	r3, [r3, #8]
 800c77c:	60fb      	str	r3, [r7, #12]
  LSM6DSM_X_Data_t *pComponentData = ( LSM6DSM_X_Data_t * )pData->pComponentData;
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	60bb      	str	r3, [r7, #8]
  
  pComponentData->Previous_ODR = ( odr <=   13.0f ) ? 13.0f
                               : ( odr <=   26.0f ) ? 26.0f
 800c784:	edd7 7a00 	vldr	s15, [r7]
 800c788:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 800c78c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c794:	d801      	bhi.n	800c79a <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x2e>
 800c796:	4b32      	ldr	r3, [pc, #200]	@ (800c860 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xf4>)
 800c798:	e058      	b.n	800c84c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <=   52.0f ) ? 52.0f
 800c79a:	edd7 7a00 	vldr	s15, [r7]
 800c79e:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800c7a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c7a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7aa:	d801      	bhi.n	800c7b0 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x44>
 800c7ac:	4b2d      	ldr	r3, [pc, #180]	@ (800c864 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xf8>)
 800c7ae:	e04d      	b.n	800c84c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <=  104.0f ) ? 104.0f
 800c7b0:	edd7 7a00 	vldr	s15, [r7]
 800c7b4:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 800c868 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xfc>
 800c7b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c7bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7c0:	d801      	bhi.n	800c7c6 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x5a>
 800c7c2:	4b2a      	ldr	r3, [pc, #168]	@ (800c86c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x100>)
 800c7c4:	e042      	b.n	800c84c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <=  208.0f ) ? 208.0f
 800c7c6:	edd7 7a00 	vldr	s15, [r7]
 800c7ca:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800c870 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x104>
 800c7ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c7d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7d6:	d801      	bhi.n	800c7dc <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x70>
 800c7d8:	4b26      	ldr	r3, [pc, #152]	@ (800c874 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x108>)
 800c7da:	e037      	b.n	800c84c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <=  416.0f ) ? 416.0f
 800c7dc:	edd7 7a00 	vldr	s15, [r7]
 800c7e0:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800c878 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x10c>
 800c7e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c7e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7ec:	d801      	bhi.n	800c7f2 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x86>
 800c7ee:	4b23      	ldr	r3, [pc, #140]	@ (800c87c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x110>)
 800c7f0:	e02c      	b.n	800c84c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <=  833.0f ) ? 833.0f
 800c7f2:	edd7 7a00 	vldr	s15, [r7]
 800c7f6:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 800c880 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x114>
 800c7fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c7fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c802:	d801      	bhi.n	800c808 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x9c>
 800c804:	4b1f      	ldr	r3, [pc, #124]	@ (800c884 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x118>)
 800c806:	e021      	b.n	800c84c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <= 1660.0f ) ? 1660.0f
 800c808:	edd7 7a00 	vldr	s15, [r7]
 800c80c:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800c888 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x11c>
 800c810:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c818:	d801      	bhi.n	800c81e <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xb2>
 800c81a:	4b1c      	ldr	r3, [pc, #112]	@ (800c88c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x120>)
 800c81c:	e016      	b.n	800c84c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <= 3330.0f ) ? 3330.0f
 800c81e:	edd7 7a00 	vldr	s15, [r7]
 800c822:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 800c890 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x124>
 800c826:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c82a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c82e:	d801      	bhi.n	800c834 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xc8>
 800c830:	4b18      	ldr	r3, [pc, #96]	@ (800c894 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x128>)
 800c832:	e00b      	b.n	800c84c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xe0>
                               :                      6660.0f;
 800c834:	edd7 7a00 	vldr	s15, [r7]
 800c838:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800c898 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x12c>
 800c83c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c840:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c844:	d801      	bhi.n	800c84a <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xde>
 800c846:	4b15      	ldr	r3, [pc, #84]	@ (800c89c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x130>)
 800c848:	e000      	b.n	800c84c <LSM6DSM_X_Set_ODR_Value_When_Disabled+0xe0>
 800c84a:	4b15      	ldr	r3, [pc, #84]	@ (800c8a0 <LSM6DSM_X_Set_ODR_Value_When_Disabled+0x134>)
  pComponentData->Previous_ODR = ( odr <=   13.0f ) ? 13.0f
 800c84c:	68ba      	ldr	r2, [r7, #8]
 800c84e:	6053      	str	r3, [r2, #4]
                                 
  return COMPONENT_OK;
 800c850:	2300      	movs	r3, #0
}
 800c852:	4618      	mov	r0, r3
 800c854:	3714      	adds	r7, #20
 800c856:	46bd      	mov	sp, r7
 800c858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c85c:	4770      	bx	lr
 800c85e:	bf00      	nop
 800c860:	41500000 	.word	0x41500000
 800c864:	41d00000 	.word	0x41d00000
 800c868:	42500000 	.word	0x42500000
 800c86c:	42500000 	.word	0x42500000
 800c870:	42d00000 	.word	0x42d00000
 800c874:	42d00000 	.word	0x42d00000
 800c878:	43500000 	.word	0x43500000
 800c87c:	43500000 	.word	0x43500000
 800c880:	43d00000 	.word	0x43d00000
 800c884:	43d00000 	.word	0x43d00000
 800c888:	44504000 	.word	0x44504000
 800c88c:	44504000 	.word	0x44504000
 800c890:	44cf8000 	.word	0x44cf8000
 800c894:	44cf8000 	.word	0x44cf8000
 800c898:	45502000 	.word	0x45502000
 800c89c:	45502000 	.word	0x45502000
 800c8a0:	45d02000 	.word	0x45d02000

0800c8a4 <LSM6DSM_G_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 800c8a4:	b580      	push	{r7, lr}
 800c8a6:	b084      	sub	sp, #16
 800c8a8:	af00      	add	r7, sp, #0
 800c8aa:	6078      	str	r0, [r7, #4]
 800c8ac:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 800c8ae:	f107 0308 	add.w	r3, r7, #8
 800c8b2:	2200      	movs	r2, #0
 800c8b4:	601a      	str	r2, [r3, #0]
 800c8b6:	809a      	strh	r2, [r3, #4]
  
  /* Read output registers from LSM6DSM_ACC_GYRO_OUTX_L_G to LSM6DSM_ACC_GYRO_OUTZ_H_G. */
  if ( LSM6DSM_ACC_GYRO_GetRawGyroData( (void *)handle, ( uint8_t* )regValue ) == MEMS_ERROR )
 800c8b8:	f107 0308 	add.w	r3, r7, #8
 800c8bc:	4619      	mov	r1, r3
 800c8be:	6878      	ldr	r0, [r7, #4]
 800c8c0:	f7fe fe22 	bl	800b508 <LSM6DSM_ACC_GYRO_GetRawGyroData>
 800c8c4:	4603      	mov	r3, r0
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d101      	bne.n	800c8ce <LSM6DSM_G_Get_Axes_Raw+0x2a>
  {
    return COMPONENT_ERROR;
 800c8ca:	2301      	movs	r3, #1
 800c8cc:	e01d      	b.n	800c90a <LSM6DSM_G_Get_Axes_Raw+0x66>
  }
  
  /* Format the data. */
  pData[0] = ( ( ( ( int16_t )regValue[1] ) << 8 ) + ( int16_t )regValue[0] );
 800c8ce:	7a7b      	ldrb	r3, [r7, #9]
 800c8d0:	021b      	lsls	r3, r3, #8
 800c8d2:	b29b      	uxth	r3, r3
 800c8d4:	7a3a      	ldrb	r2, [r7, #8]
 800c8d6:	4413      	add	r3, r2
 800c8d8:	b29b      	uxth	r3, r3
 800c8da:	b21a      	sxth	r2, r3
 800c8dc:	683b      	ldr	r3, [r7, #0]
 800c8de:	801a      	strh	r2, [r3, #0]
  pData[1] = ( ( ( ( int16_t )regValue[3] ) << 8 ) + ( int16_t )regValue[2] );
 800c8e0:	7afb      	ldrb	r3, [r7, #11]
 800c8e2:	021b      	lsls	r3, r3, #8
 800c8e4:	b29b      	uxth	r3, r3
 800c8e6:	7aba      	ldrb	r2, [r7, #10]
 800c8e8:	4413      	add	r3, r2
 800c8ea:	b29a      	uxth	r2, r3
 800c8ec:	683b      	ldr	r3, [r7, #0]
 800c8ee:	3302      	adds	r3, #2
 800c8f0:	b212      	sxth	r2, r2
 800c8f2:	801a      	strh	r2, [r3, #0]
  pData[2] = ( ( ( ( int16_t )regValue[5] ) << 8 ) + ( int16_t )regValue[4] );
 800c8f4:	7b7b      	ldrb	r3, [r7, #13]
 800c8f6:	021b      	lsls	r3, r3, #8
 800c8f8:	b29b      	uxth	r3, r3
 800c8fa:	7b3a      	ldrb	r2, [r7, #12]
 800c8fc:	4413      	add	r3, r2
 800c8fe:	b29a      	uxth	r2, r3
 800c900:	683b      	ldr	r3, [r7, #0]
 800c902:	3304      	adds	r3, #4
 800c904:	b212      	sxth	r2, r2
 800c906:	801a      	strh	r2, [r3, #0]
  
  return COMPONENT_OK;
 800c908:	2300      	movs	r3, #0
}
 800c90a:	4618      	mov	r0, r3
 800c90c:	3710      	adds	r7, #16
 800c90e:	46bd      	mov	sp, r7
 800c910:	bd80      	pop	{r7, pc}
	...

0800c914 <LSM6DSM_G_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800c914:	b580      	push	{r7, lr}
 800c916:	b084      	sub	sp, #16
 800c918:	af00      	add	r7, sp, #0
 800c91a:	6078      	str	r0, [r7, #4]
 800c91c:	460b      	mov	r3, r1
 800c91e:	70fb      	strb	r3, [r7, #3]
  LSM6DSM_ACC_GYRO_ODR_G_t new_odr;
  
  switch( odr )
 800c920:	78fb      	ldrb	r3, [r7, #3]
 800c922:	2b04      	cmp	r3, #4
 800c924:	d81b      	bhi.n	800c95e <LSM6DSM_G_Set_ODR_When_Enabled+0x4a>
 800c926:	a201      	add	r2, pc, #4	@ (adr r2, 800c92c <LSM6DSM_G_Set_ODR_When_Enabled+0x18>)
 800c928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c92c:	0800c941 	.word	0x0800c941
 800c930:	0800c947 	.word	0x0800c947
 800c934:	0800c94d 	.word	0x0800c94d
 800c938:	0800c953 	.word	0x0800c953
 800c93c:	0800c959 	.word	0x0800c959
  {
    case ODR_LOW:
      new_odr = LSM6DSM_ACC_GYRO_ODR_G_13Hz;
 800c940:	2310      	movs	r3, #16
 800c942:	73fb      	strb	r3, [r7, #15]
      break;
 800c944:	e00d      	b.n	800c962 <LSM6DSM_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM6DSM_ACC_GYRO_ODR_G_13Hz;
 800c946:	2310      	movs	r3, #16
 800c948:	73fb      	strb	r3, [r7, #15]
      break;
 800c94a:	e00a      	b.n	800c962 <LSM6DSM_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM6DSM_ACC_GYRO_ODR_G_26Hz;
 800c94c:	2320      	movs	r3, #32
 800c94e:	73fb      	strb	r3, [r7, #15]
      break;
 800c950:	e007      	b.n	800c962 <LSM6DSM_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM6DSM_ACC_GYRO_ODR_G_52Hz;
 800c952:	2330      	movs	r3, #48	@ 0x30
 800c954:	73fb      	strb	r3, [r7, #15]
      break;
 800c956:	e004      	b.n	800c962 <LSM6DSM_G_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM6DSM_ACC_GYRO_ODR_G_104Hz;
 800c958:	2340      	movs	r3, #64	@ 0x40
 800c95a:	73fb      	strb	r3, [r7, #15]
      break;
 800c95c:	e001      	b.n	800c962 <LSM6DSM_G_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 800c95e:	2301      	movs	r3, #1
 800c960:	e00a      	b.n	800c978 <LSM6DSM_G_Set_ODR_When_Enabled+0x64>
  }
  
  if ( LSM6DSM_ACC_GYRO_W_ODR_G( (void *)handle, new_odr ) == MEMS_ERROR )
 800c962:	7bfb      	ldrb	r3, [r7, #15]
 800c964:	4619      	mov	r1, r3
 800c966:	6878      	ldr	r0, [r7, #4]
 800c968:	f7fd fe98 	bl	800a69c <LSM6DSM_ACC_GYRO_W_ODR_G>
 800c96c:	4603      	mov	r3, r0
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d101      	bne.n	800c976 <LSM6DSM_G_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 800c972:	2301      	movs	r3, #1
 800c974:	e000      	b.n	800c978 <LSM6DSM_G_Set_ODR_When_Enabled+0x64>
  }
  
  return COMPONENT_OK;
 800c976:	2300      	movs	r3, #0
}
 800c978:	4618      	mov	r0, r3
 800c97a:	3710      	adds	r7, #16
 800c97c:	46bd      	mov	sp, r7
 800c97e:	bd80      	pop	{r7, pc}

0800c980 <LSM6DSM_G_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800c980:	b480      	push	{r7}
 800c982:	b085      	sub	sp, #20
 800c984:	af00      	add	r7, sp, #0
 800c986:	6078      	str	r0, [r7, #4]
 800c988:	460b      	mov	r3, r1
 800c98a:	70fb      	strb	r3, [r7, #3]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	689b      	ldr	r3, [r3, #8]
 800c990:	60fb      	str	r3, [r7, #12]
  LSM6DSM_G_Data_t *pComponentData = ( LSM6DSM_G_Data_t * )pData->pComponentData;
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	60bb      	str	r3, [r7, #8]
  
  switch( odr )
 800c998:	78fb      	ldrb	r3, [r7, #3]
 800c99a:	2b04      	cmp	r3, #4
 800c99c:	d820      	bhi.n	800c9e0 <LSM6DSM_G_Set_ODR_When_Disabled+0x60>
 800c99e:	a201      	add	r2, pc, #4	@ (adr r2, 800c9a4 <LSM6DSM_G_Set_ODR_When_Disabled+0x24>)
 800c9a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9a4:	0800c9b9 	.word	0x0800c9b9
 800c9a8:	0800c9c1 	.word	0x0800c9c1
 800c9ac:	0800c9c9 	.word	0x0800c9c9
 800c9b0:	0800c9d1 	.word	0x0800c9d1
 800c9b4:	0800c9d9 	.word	0x0800c9d9
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 13.0f;
 800c9b8:	68bb      	ldr	r3, [r7, #8]
 800c9ba:	4a0e      	ldr	r2, [pc, #56]	@ (800c9f4 <LSM6DSM_G_Set_ODR_When_Disabled+0x74>)
 800c9bc:	605a      	str	r2, [r3, #4]
      break;
 800c9be:	e011      	b.n	800c9e4 <LSM6DSM_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 13.0f;
 800c9c0:	68bb      	ldr	r3, [r7, #8]
 800c9c2:	4a0c      	ldr	r2, [pc, #48]	@ (800c9f4 <LSM6DSM_G_Set_ODR_When_Disabled+0x74>)
 800c9c4:	605a      	str	r2, [r3, #4]
      break;
 800c9c6:	e00d      	b.n	800c9e4 <LSM6DSM_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID:
      pComponentData->Previous_ODR = 26.0f;
 800c9c8:	68bb      	ldr	r3, [r7, #8]
 800c9ca:	4a0b      	ldr	r2, [pc, #44]	@ (800c9f8 <LSM6DSM_G_Set_ODR_When_Disabled+0x78>)
 800c9cc:	605a      	str	r2, [r3, #4]
      break;
 800c9ce:	e009      	b.n	800c9e4 <LSM6DSM_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 52.0f;
 800c9d0:	68bb      	ldr	r3, [r7, #8]
 800c9d2:	4a0a      	ldr	r2, [pc, #40]	@ (800c9fc <LSM6DSM_G_Set_ODR_When_Disabled+0x7c>)
 800c9d4:	605a      	str	r2, [r3, #4]
      break;
 800c9d6:	e005      	b.n	800c9e4 <LSM6DSM_G_Set_ODR_When_Disabled+0x64>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 104.0f;
 800c9d8:	68bb      	ldr	r3, [r7, #8]
 800c9da:	4a09      	ldr	r2, [pc, #36]	@ (800ca00 <LSM6DSM_G_Set_ODR_When_Disabled+0x80>)
 800c9dc:	605a      	str	r2, [r3, #4]
      break;
 800c9de:	e001      	b.n	800c9e4 <LSM6DSM_G_Set_ODR_When_Disabled+0x64>
    default:
      return COMPONENT_ERROR;
 800c9e0:	2301      	movs	r3, #1
 800c9e2:	e000      	b.n	800c9e6 <LSM6DSM_G_Set_ODR_When_Disabled+0x66>
  }
  
  return COMPONENT_OK;
 800c9e4:	2300      	movs	r3, #0
}
 800c9e6:	4618      	mov	r0, r3
 800c9e8:	3714      	adds	r7, #20
 800c9ea:	46bd      	mov	sp, r7
 800c9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f0:	4770      	bx	lr
 800c9f2:	bf00      	nop
 800c9f4:	41500000 	.word	0x41500000
 800c9f8:	41d00000 	.word	0x41d00000
 800c9fc:	42500000 	.word	0x42500000
 800ca00:	42d00000 	.word	0x42d00000

0800ca04 <LSM6DSM_G_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 800ca04:	b580      	push	{r7, lr}
 800ca06:	b084      	sub	sp, #16
 800ca08:	af00      	add	r7, sp, #0
 800ca0a:	6078      	str	r0, [r7, #4]
 800ca0c:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSM_ACC_GYRO_ODR_G_t new_odr;
  
  new_odr = ( odr <=  13.0f )  ? LSM6DSM_ACC_GYRO_ODR_G_13Hz
          : ( odr <=  26.0f )  ? LSM6DSM_ACC_GYRO_ODR_G_26Hz
 800ca10:	edd7 7a00 	vldr	s15, [r7]
 800ca14:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 800ca18:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ca1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca20:	d801      	bhi.n	800ca26 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0x22>
 800ca22:	2310      	movs	r3, #16
 800ca24:	e058      	b.n	800cad8 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xd4>
 800ca26:	edd7 7a00 	vldr	s15, [r7]
 800ca2a:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800ca2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ca32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca36:	d801      	bhi.n	800ca3c <LSM6DSM_G_Set_ODR_Value_When_Enabled+0x38>
 800ca38:	2320      	movs	r3, #32
 800ca3a:	e04d      	b.n	800cad8 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xd4>
 800ca3c:	edd7 7a00 	vldr	s15, [r7]
 800ca40:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 800caf8 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xf4>
 800ca44:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ca48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca4c:	d801      	bhi.n	800ca52 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0x4e>
 800ca4e:	2330      	movs	r3, #48	@ 0x30
 800ca50:	e042      	b.n	800cad8 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xd4>
 800ca52:	edd7 7a00 	vldr	s15, [r7]
 800ca56:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800cafc <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xf8>
 800ca5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ca5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca62:	d801      	bhi.n	800ca68 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0x64>
 800ca64:	2340      	movs	r3, #64	@ 0x40
 800ca66:	e037      	b.n	800cad8 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xd4>
 800ca68:	edd7 7a00 	vldr	s15, [r7]
 800ca6c:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 800cb00 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xfc>
 800ca70:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ca74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca78:	d801      	bhi.n	800ca7e <LSM6DSM_G_Set_ODR_Value_When_Enabled+0x7a>
 800ca7a:	2350      	movs	r3, #80	@ 0x50
 800ca7c:	e02c      	b.n	800cad8 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xd4>
 800ca7e:	edd7 7a00 	vldr	s15, [r7]
 800ca82:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800cb04 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0x100>
 800ca86:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ca8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca8e:	d801      	bhi.n	800ca94 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0x90>
 800ca90:	2360      	movs	r3, #96	@ 0x60
 800ca92:	e021      	b.n	800cad8 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xd4>
 800ca94:	edd7 7a00 	vldr	s15, [r7]
 800ca98:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 800cb08 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0x104>
 800ca9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800caa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800caa4:	d801      	bhi.n	800caaa <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xa6>
 800caa6:	2370      	movs	r3, #112	@ 0x70
 800caa8:	e016      	b.n	800cad8 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xd4>
 800caaa:	edd7 7a00 	vldr	s15, [r7]
 800caae:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800cb0c <LSM6DSM_G_Set_ODR_Value_When_Enabled+0x108>
 800cab2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800caba:	d801      	bhi.n	800cac0 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xbc>
 800cabc:	2380      	movs	r3, #128	@ 0x80
 800cabe:	e00b      	b.n	800cad8 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xd4>
 800cac0:	edd7 7a00 	vldr	s15, [r7]
 800cac4:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 800cb10 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0x10c>
 800cac8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cacc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cad0:	d801      	bhi.n	800cad6 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xd2>
 800cad2:	2390      	movs	r3, #144	@ 0x90
 800cad4:	e000      	b.n	800cad8 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xd4>
 800cad6:	23a0      	movs	r3, #160	@ 0xa0
  new_odr = ( odr <=  13.0f )  ? LSM6DSM_ACC_GYRO_ODR_G_13Hz
 800cad8:	73fb      	strb	r3, [r7, #15]
          : ( odr <= 833.0f )  ? LSM6DSM_ACC_GYRO_ODR_G_833Hz
          : ( odr <= 1660.0f ) ? LSM6DSM_ACC_GYRO_ODR_G_1660Hz
          : ( odr <= 3330.0f ) ? LSM6DSM_ACC_GYRO_ODR_G_3330Hz
          :                      LSM6DSM_ACC_GYRO_ODR_G_6660Hz;
            
  if ( LSM6DSM_ACC_GYRO_W_ODR_G( (void *)handle, new_odr ) == MEMS_ERROR )
 800cada:	7bfb      	ldrb	r3, [r7, #15]
 800cadc:	4619      	mov	r1, r3
 800cade:	6878      	ldr	r0, [r7, #4]
 800cae0:	f7fd fddc 	bl	800a69c <LSM6DSM_ACC_GYRO_W_ODR_G>
 800cae4:	4603      	mov	r3, r0
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d101      	bne.n	800caee <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xea>
  {
    return COMPONENT_ERROR;
 800caea:	2301      	movs	r3, #1
 800caec:	e000      	b.n	800caf0 <LSM6DSM_G_Set_ODR_Value_When_Enabled+0xec>
  }
  
  return COMPONENT_OK;
 800caee:	2300      	movs	r3, #0
}
 800caf0:	4618      	mov	r0, r3
 800caf2:	3710      	adds	r7, #16
 800caf4:	46bd      	mov	sp, r7
 800caf6:	bd80      	pop	{r7, pc}
 800caf8:	42500000 	.word	0x42500000
 800cafc:	42d00000 	.word	0x42d00000
 800cb00:	43500000 	.word	0x43500000
 800cb04:	43d00000 	.word	0x43d00000
 800cb08:	44504000 	.word	0x44504000
 800cb0c:	44cf8000 	.word	0x44cf8000
 800cb10:	45502000 	.word	0x45502000

0800cb14 <LSM6DSM_G_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 800cb14:	b480      	push	{r7}
 800cb16:	b085      	sub	sp, #20
 800cb18:	af00      	add	r7, sp, #0
 800cb1a:	6078      	str	r0, [r7, #4]
 800cb1c:	ed87 0a00 	vstr	s0, [r7]

  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	689b      	ldr	r3, [r3, #8]
 800cb24:	60fb      	str	r3, [r7, #12]
  LSM6DSM_G_Data_t *pComponentData = ( LSM6DSM_G_Data_t * )pData->pComponentData;
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	60bb      	str	r3, [r7, #8]
  
  pComponentData->Previous_ODR = ( odr <=  13.0f )  ? 13.0f
                               : ( odr <=  26.0f )  ? 26.0f
 800cb2c:	edd7 7a00 	vldr	s15, [r7]
 800cb30:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 800cb34:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cb38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb3c:	d801      	bhi.n	800cb42 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x2e>
 800cb3e:	4b32      	ldr	r3, [pc, #200]	@ (800cc08 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xf4>)
 800cb40:	e058      	b.n	800cbf4 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <=  52.0f )  ? 52.0f
 800cb42:	edd7 7a00 	vldr	s15, [r7]
 800cb46:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800cb4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cb4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb52:	d801      	bhi.n	800cb58 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x44>
 800cb54:	4b2d      	ldr	r3, [pc, #180]	@ (800cc0c <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xf8>)
 800cb56:	e04d      	b.n	800cbf4 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <= 104.0f )  ? 104.0f
 800cb58:	edd7 7a00 	vldr	s15, [r7]
 800cb5c:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 800cc10 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xfc>
 800cb60:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cb64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb68:	d801      	bhi.n	800cb6e <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x5a>
 800cb6a:	4b2a      	ldr	r3, [pc, #168]	@ (800cc14 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x100>)
 800cb6c:	e042      	b.n	800cbf4 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <= 208.0f )  ? 208.0f
 800cb6e:	edd7 7a00 	vldr	s15, [r7]
 800cb72:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800cc18 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x104>
 800cb76:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cb7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb7e:	d801      	bhi.n	800cb84 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x70>
 800cb80:	4b26      	ldr	r3, [pc, #152]	@ (800cc1c <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x108>)
 800cb82:	e037      	b.n	800cbf4 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <= 416.0f )  ? 416.0f
 800cb84:	edd7 7a00 	vldr	s15, [r7]
 800cb88:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800cc20 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x10c>
 800cb8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cb90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb94:	d801      	bhi.n	800cb9a <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x86>
 800cb96:	4b23      	ldr	r3, [pc, #140]	@ (800cc24 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x110>)
 800cb98:	e02c      	b.n	800cbf4 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <= 833.0f )  ? 833.0f
 800cb9a:	edd7 7a00 	vldr	s15, [r7]
 800cb9e:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 800cc28 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x114>
 800cba2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbaa:	d801      	bhi.n	800cbb0 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x9c>
 800cbac:	4b1f      	ldr	r3, [pc, #124]	@ (800cc2c <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x118>)
 800cbae:	e021      	b.n	800cbf4 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <= 1660.0f ) ? 1660.0f
 800cbb0:	edd7 7a00 	vldr	s15, [r7]
 800cbb4:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800cc30 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x11c>
 800cbb8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cbbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbc0:	d801      	bhi.n	800cbc6 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xb2>
 800cbc2:	4b1c      	ldr	r3, [pc, #112]	@ (800cc34 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x120>)
 800cbc4:	e016      	b.n	800cbf4 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xe0>
                               : ( odr <= 3330.0f ) ? 3330.0f
 800cbc6:	edd7 7a00 	vldr	s15, [r7]
 800cbca:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 800cc38 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x124>
 800cbce:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cbd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbd6:	d801      	bhi.n	800cbdc <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xc8>
 800cbd8:	4b18      	ldr	r3, [pc, #96]	@ (800cc3c <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x128>)
 800cbda:	e00b      	b.n	800cbf4 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xe0>
                               :                      6660.0f;
 800cbdc:	edd7 7a00 	vldr	s15, [r7]
 800cbe0:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800cc40 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x12c>
 800cbe4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cbe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbec:	d801      	bhi.n	800cbf2 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xde>
 800cbee:	4b15      	ldr	r3, [pc, #84]	@ (800cc44 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x130>)
 800cbf0:	e000      	b.n	800cbf4 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0xe0>
 800cbf2:	4b15      	ldr	r3, [pc, #84]	@ (800cc48 <LSM6DSM_G_Set_ODR_Value_When_Disabled+0x134>)
  pComponentData->Previous_ODR = ( odr <=  13.0f )  ? 13.0f
 800cbf4:	68ba      	ldr	r2, [r7, #8]
 800cbf6:	6053      	str	r3, [r2, #4]
                                 
  return COMPONENT_OK;
 800cbf8:	2300      	movs	r3, #0
}
 800cbfa:	4618      	mov	r0, r3
 800cbfc:	3714      	adds	r7, #20
 800cbfe:	46bd      	mov	sp, r7
 800cc00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc04:	4770      	bx	lr
 800cc06:	bf00      	nop
 800cc08:	41500000 	.word	0x41500000
 800cc0c:	41d00000 	.word	0x41d00000
 800cc10:	42500000 	.word	0x42500000
 800cc14:	42500000 	.word	0x42500000
 800cc18:	42d00000 	.word	0x42d00000
 800cc1c:	42d00000 	.word	0x42d00000
 800cc20:	43500000 	.word	0x43500000
 800cc24:	43500000 	.word	0x43500000
 800cc28:	43d00000 	.word	0x43d00000
 800cc2c:	43d00000 	.word	0x43d00000
 800cc30:	44504000 	.word	0x44504000
 800cc34:	44504000 	.word	0x44504000
 800cc38:	44cf8000 	.word	0x44cf8000
 800cc3c:	44cf8000 	.word	0x44cf8000
 800cc40:	45502000 	.word	0x45502000
 800cc44:	45502000 	.word	0x45502000
 800cc48:	45d02000 	.word	0x45d02000

0800cc4c <LSM6DSM_X_Enable_Free_Fall_Detection>:
 * @note  This function sets the LSM6DSM accelerometer ODR to 416Hz and the LSM6DSM accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Enable_Free_Fall_Detection( DrvContextTypeDef *handle )
{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	b082      	sub	sp, #8
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSM_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800cc54:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 800cd04 <LSM6DSM_X_Enable_Free_Fall_Detection+0xb8>
 800cc58:	6878      	ldr	r0, [r7, #4]
 800cc5a:	f7fe ffc8 	bl	800bbee <LSM6DSM_X_Set_ODR_Value>
 800cc5e:	4603      	mov	r3, r0
 800cc60:	2b01      	cmp	r3, #1
 800cc62:	d101      	bne.n	800cc68 <LSM6DSM_X_Enable_Free_Fall_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800cc64:	2301      	movs	r3, #1
 800cc66:	e048      	b.n	800ccfa <LSM6DSM_X_Enable_Free_Fall_Detection+0xae>
  }
  
  /* Full scale selection */
  if ( LSM6DSM_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSM_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800cc68:	2100      	movs	r1, #0
 800cc6a:	6878      	ldr	r0, [r7, #4]
 800cc6c:	f7fd fbfa 	bl	800a464 <LSM6DSM_ACC_GYRO_W_FS_XL>
 800cc70:	4603      	mov	r3, r0
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d101      	bne.n	800cc7a <LSM6DSM_X_Enable_Free_Fall_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800cc76:	2301      	movs	r3, #1
 800cc78:	e03f      	b.n	800ccfa <LSM6DSM_X_Enable_Free_Fall_Detection+0xae>
  }
  
  /* FF_DUR setting */
  if ( LSM6DSM_ACC_GYRO_W_FF_Duration( (void *)handle, 0x06 ) == MEMS_ERROR )
 800cc7a:	2106      	movs	r1, #6
 800cc7c:	6878      	ldr	r0, [r7, #4]
 800cc7e:	f7fe fad6 	bl	800b22e <LSM6DSM_ACC_GYRO_W_FF_Duration>
 800cc82:	4603      	mov	r3, r0
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d101      	bne.n	800cc8c <LSM6DSM_X_Enable_Free_Fall_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800cc88:	2301      	movs	r3, #1
 800cc8a:	e036      	b.n	800ccfa <LSM6DSM_X_Enable_Free_Fall_Detection+0xae>
  }
  
  /* WAKE_DUR setting */
  if ( LSM6DSM_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800cc8c:	2100      	movs	r1, #0
 800cc8e:	6878      	ldr	r0, [r7, #4]
 800cc90:	f7fe fa6e 	bl	800b170 <LSM6DSM_ACC_GYRO_W_WAKE_DUR>
 800cc94:	4603      	mov	r3, r0
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d101      	bne.n	800cc9e <LSM6DSM_X_Enable_Free_Fall_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800cc9a:	2301      	movs	r3, #1
 800cc9c:	e02d      	b.n	800ccfa <LSM6DSM_X_Enable_Free_Fall_Detection+0xae>
  }
  
  /* TIMER_HR setting */
  if ( LSM6DSM_ACC_GYRO_W_TIMER_HR( (void *)handle, LSM6DSM_ACC_GYRO_TIMER_HR_6_4ms ) == MEMS_ERROR )
 800cc9e:	2100      	movs	r1, #0
 800cca0:	6878      	ldr	r0, [r7, #4]
 800cca2:	f7fe fa39 	bl	800b118 <LSM6DSM_ACC_GYRO_W_TIMER_HR>
 800cca6:	4603      	mov	r3, r0
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d101      	bne.n	800ccb0 <LSM6DSM_X_Enable_Free_Fall_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800ccac:	2301      	movs	r3, #1
 800ccae:	e024      	b.n	800ccfa <LSM6DSM_X_Enable_Free_Fall_Detection+0xae>
  }
  
  /* SLEEP_DUR setting */
  if ( LSM6DSM_ACC_GYRO_W_SLEEP_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800ccb0:	2100      	movs	r1, #0
 800ccb2:	6878      	ldr	r0, [r7, #4]
 800ccb4:	f7fe fa00 	bl	800b0b8 <LSM6DSM_ACC_GYRO_W_SLEEP_DUR>
 800ccb8:	4603      	mov	r3, r0
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d101      	bne.n	800ccc2 <LSM6DSM_X_Enable_Free_Fall_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800ccbe:	2301      	movs	r3, #1
 800ccc0:	e01b      	b.n	800ccfa <LSM6DSM_X_Enable_Free_Fall_Detection+0xae>
  }
  
  /* FF_THS setting */
//  if ( LSM6DSM_X_Set_Free_Fall_Threshold( handle, LSM6DSM_ACC_GYRO_FF_THS_10 ) == COMPONENT_ERROR )
  if ( LSM6DSM_ACC_GYRO_W_FF_THS( (void *) handle, LSM6DSM_ACC_GYRO_FF_THS_312mg ) == MEMS_ERROR )
 800ccc2:	2103      	movs	r1, #3
 800ccc4:	6878      	ldr	r0, [r7, #4]
 800ccc6:	f7fe fa86 	bl	800b1d6 <LSM6DSM_ACC_GYRO_W_FF_THS>
 800ccca:	4603      	mov	r3, r0
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d101      	bne.n	800ccd4 <LSM6DSM_X_Enable_Free_Fall_Detection+0x88>
  {
    return COMPONENT_ERROR;
 800ccd0:	2301      	movs	r3, #1
 800ccd2:	e012      	b.n	800ccfa <LSM6DSM_X_Enable_Free_Fall_Detection+0xae>
  }
  
  /* Enable basic Interrupts */
  if ( LSM6DSM_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSM_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800ccd4:	2180      	movs	r1, #128	@ 0x80
 800ccd6:	6878      	ldr	r0, [r7, #4]
 800ccd8:	f7fe f874 	bl	800adc4 <LSM6DSM_ACC_GYRO_W_BASIC_INT>
 800ccdc:	4603      	mov	r3, r0
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d101      	bne.n	800cce6 <LSM6DSM_X_Enable_Free_Fall_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 800cce2:	2301      	movs	r3, #1
 800cce4:	e009      	b.n	800ccfa <LSM6DSM_X_Enable_Free_Fall_Detection+0xae>
  }
  
  /* INT2_FF setting */
  if ( LSM6DSM_ACC_GYRO_W_FFEvOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_FF_ENABLED ) == MEMS_ERROR )
 800cce6:	2110      	movs	r1, #16
 800cce8:	6878      	ldr	r0, [r7, #4]
 800ccea:	f7fe fb89 	bl	800b400 <LSM6DSM_ACC_GYRO_W_FFEvOnInt2>
 800ccee:	4603      	mov	r3, r0
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d101      	bne.n	800ccf8 <LSM6DSM_X_Enable_Free_Fall_Detection+0xac>
  {
    return COMPONENT_ERROR;
 800ccf4:	2301      	movs	r3, #1
 800ccf6:	e000      	b.n	800ccfa <LSM6DSM_X_Enable_Free_Fall_Detection+0xae>
  }
  
  return COMPONENT_OK;
 800ccf8:	2300      	movs	r3, #0
}
 800ccfa:	4618      	mov	r0, r3
 800ccfc:	3708      	adds	r7, #8
 800ccfe:	46bd      	mov	sp, r7
 800cd00:	bd80      	pop	{r7, pc}
 800cd02:	bf00      	nop
 800cd04:	43d00000 	.word	0x43d00000

0800cd08 <LSM6DSM_X_Disable_Free_Fall_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Disable_Free_Fall_Detection( DrvContextTypeDef *handle )
{
 800cd08:	b580      	push	{r7, lr}
 800cd0a:	b082      	sub	sp, #8
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	6078      	str	r0, [r7, #4]

  /* INT2_FF setting */
  if ( LSM6DSM_ACC_GYRO_W_FFEvOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_FF_DISABLED ) == MEMS_ERROR )
 800cd10:	2100      	movs	r1, #0
 800cd12:	6878      	ldr	r0, [r7, #4]
 800cd14:	f7fe fb74 	bl	800b400 <LSM6DSM_ACC_GYRO_W_FFEvOnInt2>
 800cd18:	4603      	mov	r3, r0
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d101      	bne.n	800cd22 <LSM6DSM_X_Disable_Free_Fall_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800cd1e:	2301      	movs	r3, #1
 800cd20:	e01b      	b.n	800cd5a <LSM6DSM_X_Disable_Free_Fall_Detection+0x52>
  }
  
  /* Disable basic Interrupts */
  if ( LSM6DSM_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSM_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800cd22:	2100      	movs	r1, #0
 800cd24:	6878      	ldr	r0, [r7, #4]
 800cd26:	f7fe f84d 	bl	800adc4 <LSM6DSM_ACC_GYRO_W_BASIC_INT>
 800cd2a:	4603      	mov	r3, r0
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d101      	bne.n	800cd34 <LSM6DSM_X_Disable_Free_Fall_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800cd30:	2301      	movs	r3, #1
 800cd32:	e012      	b.n	800cd5a <LSM6DSM_X_Disable_Free_Fall_Detection+0x52>
  }
  
  /* FF_DUR setting */
  if ( LSM6DSM_ACC_GYRO_W_FF_Duration( (void *)handle, 0x00 ) == MEMS_ERROR )
 800cd34:	2100      	movs	r1, #0
 800cd36:	6878      	ldr	r0, [r7, #4]
 800cd38:	f7fe fa79 	bl	800b22e <LSM6DSM_ACC_GYRO_W_FF_Duration>
 800cd3c:	4603      	mov	r3, r0
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d101      	bne.n	800cd46 <LSM6DSM_X_Disable_Free_Fall_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800cd42:	2301      	movs	r3, #1
 800cd44:	e009      	b.n	800cd5a <LSM6DSM_X_Disable_Free_Fall_Detection+0x52>
  }
  
  /* FF_THS setting */
  if ( LSM6DSM_ACC_GYRO_W_FF_THS( (void *)handle, LSM6DSM_ACC_GYRO_FF_THS_156mg ) == MEMS_ERROR )
 800cd46:	2100      	movs	r1, #0
 800cd48:	6878      	ldr	r0, [r7, #4]
 800cd4a:	f7fe fa44 	bl	800b1d6 <LSM6DSM_ACC_GYRO_W_FF_THS>
 800cd4e:	4603      	mov	r3, r0
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d101      	bne.n	800cd58 <LSM6DSM_X_Disable_Free_Fall_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800cd54:	2301      	movs	r3, #1
 800cd56:	e000      	b.n	800cd5a <LSM6DSM_X_Disable_Free_Fall_Detection+0x52>
  }
  
  return COMPONENT_OK;
 800cd58:	2300      	movs	r3, #0
}
 800cd5a:	4618      	mov	r0, r3
 800cd5c:	3708      	adds	r7, #8
 800cd5e:	46bd      	mov	sp, r7
 800cd60:	bd80      	pop	{r7, pc}

0800cd62 <LSM6DSM_X_Get_Free_Fall_Detection_Status>:
 * @param status the pointer to the status of free fall detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_Free_Fall_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800cd62:	b580      	push	{r7, lr}
 800cd64:	b084      	sub	sp, #16
 800cd66:	af00      	add	r7, sp, #0
 800cd68:	6078      	str	r0, [r7, #4]
 800cd6a:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_FF_EV_STATUS_t free_fall_status;
  
  if ( LSM6DSM_ACC_GYRO_R_FF_EV_STATUS( (void *)handle, &free_fall_status ) == MEMS_ERROR )
 800cd6c:	f107 030f 	add.w	r3, r7, #15
 800cd70:	4619      	mov	r1, r3
 800cd72:	6878      	ldr	r0, [r7, #4]
 800cd74:	f7fd fe28 	bl	800a9c8 <LSM6DSM_ACC_GYRO_R_FF_EV_STATUS>
 800cd78:	4603      	mov	r3, r0
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d101      	bne.n	800cd82 <LSM6DSM_X_Get_Free_Fall_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800cd7e:	2301      	movs	r3, #1
 800cd80:	e00f      	b.n	800cda2 <LSM6DSM_X_Get_Free_Fall_Detection_Status+0x40>
  }
  
  switch( free_fall_status )
 800cd82:	7bfb      	ldrb	r3, [r7, #15]
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d005      	beq.n	800cd94 <LSM6DSM_X_Get_Free_Fall_Detection_Status+0x32>
 800cd88:	2b20      	cmp	r3, #32
 800cd8a:	d107      	bne.n	800cd9c <LSM6DSM_X_Get_Free_Fall_Detection_Status+0x3a>
  {
    case LSM6DSM_ACC_GYRO_FF_EV_STATUS_DETECTED:
      *status = 1;
 800cd8c:	683b      	ldr	r3, [r7, #0]
 800cd8e:	2201      	movs	r2, #1
 800cd90:	701a      	strb	r2, [r3, #0]
      break;
 800cd92:	e005      	b.n	800cda0 <LSM6DSM_X_Get_Free_Fall_Detection_Status+0x3e>
    case LSM6DSM_ACC_GYRO_FF_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800cd94:	683b      	ldr	r3, [r7, #0]
 800cd96:	2200      	movs	r2, #0
 800cd98:	701a      	strb	r2, [r3, #0]
      break;
 800cd9a:	e001      	b.n	800cda0 <LSM6DSM_X_Get_Free_Fall_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800cd9c:	2301      	movs	r3, #1
 800cd9e:	e000      	b.n	800cda2 <LSM6DSM_X_Get_Free_Fall_Detection_Status+0x40>
  }
  
  return COMPONENT_OK;
 800cda0:	2300      	movs	r3, #0
}
 800cda2:	4618      	mov	r0, r3
 800cda4:	3710      	adds	r7, #16
 800cda6:	46bd      	mov	sp, r7
 800cda8:	bd80      	pop	{r7, pc}

0800cdaa <LSM6DSM_X_Set_Free_Fall_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_Free_Fall_Threshold( DrvContextTypeDef *handle, LSM6DSM_ACC_GYRO_FF_THS_t thr )
{
 800cdaa:	b580      	push	{r7, lr}
 800cdac:	b082      	sub	sp, #8
 800cdae:	af00      	add	r7, sp, #0
 800cdb0:	6078      	str	r0, [r7, #4]
 800cdb2:	460b      	mov	r3, r1
 800cdb4:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSM_ACC_GYRO_W_FF_THS( (void *)handle, thr ) == MEMS_ERROR )
 800cdb6:	78fb      	ldrb	r3, [r7, #3]
 800cdb8:	4619      	mov	r1, r3
 800cdba:	6878      	ldr	r0, [r7, #4]
 800cdbc:	f7fe fa0b 	bl	800b1d6 <LSM6DSM_ACC_GYRO_W_FF_THS>
 800cdc0:	4603      	mov	r3, r0
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d101      	bne.n	800cdca <LSM6DSM_X_Set_Free_Fall_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800cdc6:	2301      	movs	r3, #1
 800cdc8:	e000      	b.n	800cdcc <LSM6DSM_X_Set_Free_Fall_Threshold+0x22>
  }
  
  return COMPONENT_OK;
 800cdca:	2300      	movs	r3, #0
}
 800cdcc:	4618      	mov	r0, r3
 800cdce:	3708      	adds	r7, #8
 800cdd0:	46bd      	mov	sp, r7
 800cdd2:	bd80      	pop	{r7, pc}

0800cdd4 <LSM6DSM_X_Enable_Pedometer>:
 * @note  This function sets the LSM6DSM accelerometer ODR to 26Hz and the LSM6DSM accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Enable_Pedometer( DrvContextTypeDef *handle )
{
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	b082      	sub	sp, #8
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSM_X_Set_ODR_Value(handle, 26.0f) == COMPONENT_ERROR)
 800cddc:	eeb3 0a0a 	vmov.f32	s0, #58	@ 0x41d00000  26.0
 800cde0:	6878      	ldr	r0, [r7, #4]
 800cde2:	f7fe ff04 	bl	800bbee <LSM6DSM_X_Set_ODR_Value>
 800cde6:	4603      	mov	r3, r0
 800cde8:	2b01      	cmp	r3, #1
 800cdea:	d101      	bne.n	800cdf0 <LSM6DSM_X_Enable_Pedometer+0x1c>
  {
    return COMPONENT_ERROR;
 800cdec:	2301      	movs	r3, #1
 800cdee:	e02d      	b.n	800ce4c <LSM6DSM_X_Enable_Pedometer+0x78>
  }
  
  /* Full scale selection. */
  if ( LSM6DSM_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSM_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800cdf0:	2100      	movs	r1, #0
 800cdf2:	6878      	ldr	r0, [r7, #4]
 800cdf4:	f7fd fb36 	bl	800a464 <LSM6DSM_ACC_GYRO_W_FS_XL>
 800cdf8:	4603      	mov	r3, r0
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d101      	bne.n	800ce02 <LSM6DSM_X_Enable_Pedometer+0x2e>
  {
    return COMPONENT_ERROR;
 800cdfe:	2301      	movs	r3, #1
 800ce00:	e024      	b.n	800ce4c <LSM6DSM_X_Enable_Pedometer+0x78>
  }
  
  /* Set pedometer threshold. */
  if ( LSM6DSM_X_Set_Pedometer_Threshold( handle, LSM6DSM_PEDOMETER_THRESHOLD_MID_HIGH ) == COMPONENT_ERROR )
 800ce02:	2117      	movs	r1, #23
 800ce04:	6878      	ldr	r0, [r7, #4]
 800ce06:	f000 f8ad 	bl	800cf64 <LSM6DSM_X_Set_Pedometer_Threshold>
 800ce0a:	4603      	mov	r3, r0
 800ce0c:	2b01      	cmp	r3, #1
 800ce0e:	d101      	bne.n	800ce14 <LSM6DSM_X_Enable_Pedometer+0x40>
  {
    return COMPONENT_ERROR;
 800ce10:	2301      	movs	r3, #1
 800ce12:	e01b      	b.n	800ce4c <LSM6DSM_X_Enable_Pedometer+0x78>
  }
  
  /* Enable embedded functionalities. */
  if ( LSM6DSM_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSM_ACC_GYRO_FUNC_EN_ENABLED ) == MEMS_ERROR )
 800ce14:	2104      	movs	r1, #4
 800ce16:	6878      	ldr	r0, [r7, #4]
 800ce18:	f7fd fd8f 	bl	800a93a <LSM6DSM_ACC_GYRO_W_FUNC_EN>
 800ce1c:	4603      	mov	r3, r0
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d101      	bne.n	800ce26 <LSM6DSM_X_Enable_Pedometer+0x52>
  {
    return COMPONENT_ERROR;
 800ce22:	2301      	movs	r3, #1
 800ce24:	e012      	b.n	800ce4c <LSM6DSM_X_Enable_Pedometer+0x78>
  }
  
  /* Enable pedometer algorithm. */
  if ( LSM6DSM_ACC_GYRO_W_PEDO( (void *)handle, LSM6DSM_ACC_GYRO_PEDO_ENABLED ) == MEMS_ERROR )
 800ce26:	2110      	movs	r1, #16
 800ce28:	6878      	ldr	r0, [r7, #4]
 800ce2a:	f7fd fd5a 	bl	800a8e2 <LSM6DSM_ACC_GYRO_W_PEDO>
 800ce2e:	4603      	mov	r3, r0
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d101      	bne.n	800ce38 <LSM6DSM_X_Enable_Pedometer+0x64>
  {
    return COMPONENT_ERROR;
 800ce34:	2301      	movs	r3, #1
 800ce36:	e009      	b.n	800ce4c <LSM6DSM_X_Enable_Pedometer+0x78>
  }
  
  /* Enable pedometer on INT2. */
  if ( LSM6DSM_ACC_GYRO_W_STEP_DELTA_on_INT2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_STEP_DELTA_ENABLED ) == MEMS_ERROR )
 800ce38:	2180      	movs	r1, #128	@ 0x80
 800ce3a:	6878      	ldr	r0, [r7, #4]
 800ce3c:	f7fd faca 	bl	800a3d4 <LSM6DSM_ACC_GYRO_W_STEP_DELTA_on_INT2>
 800ce40:	4603      	mov	r3, r0
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d101      	bne.n	800ce4a <LSM6DSM_X_Enable_Pedometer+0x76>
  {
    return COMPONENT_ERROR;
 800ce46:	2301      	movs	r3, #1
 800ce48:	e000      	b.n	800ce4c <LSM6DSM_X_Enable_Pedometer+0x78>
  }
  
  return COMPONENT_OK;
 800ce4a:	2300      	movs	r3, #0
}
 800ce4c:	4618      	mov	r0, r3
 800ce4e:	3708      	adds	r7, #8
 800ce50:	46bd      	mov	sp, r7
 800ce52:	bd80      	pop	{r7, pc}

0800ce54 <LSM6DSM_X_Disable_Pedometer>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Disable_Pedometer( DrvContextTypeDef *handle )
{
 800ce54:	b580      	push	{r7, lr}
 800ce56:	b082      	sub	sp, #8
 800ce58:	af00      	add	r7, sp, #0
 800ce5a:	6078      	str	r0, [r7, #4]

  /* Disable pedometer on INT2. */
  if ( LSM6DSM_ACC_GYRO_W_STEP_DELTA_on_INT2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_STEP_DELTA_DISABLED ) == MEMS_ERROR )
 800ce5c:	2100      	movs	r1, #0
 800ce5e:	6878      	ldr	r0, [r7, #4]
 800ce60:	f7fd fab8 	bl	800a3d4 <LSM6DSM_ACC_GYRO_W_STEP_DELTA_on_INT2>
 800ce64:	4603      	mov	r3, r0
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d101      	bne.n	800ce6e <LSM6DSM_X_Disable_Pedometer+0x1a>
  {
    return COMPONENT_ERROR;
 800ce6a:	2301      	movs	r3, #1
 800ce6c:	e01b      	b.n	800cea6 <LSM6DSM_X_Disable_Pedometer+0x52>
  }
  
  /* Disable pedometer algorithm. */
  if ( LSM6DSM_ACC_GYRO_W_PEDO( (void *)handle, LSM6DSM_ACC_GYRO_PEDO_DISABLED ) == MEMS_ERROR )
 800ce6e:	2100      	movs	r1, #0
 800ce70:	6878      	ldr	r0, [r7, #4]
 800ce72:	f7fd fd36 	bl	800a8e2 <LSM6DSM_ACC_GYRO_W_PEDO>
 800ce76:	4603      	mov	r3, r0
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d101      	bne.n	800ce80 <LSM6DSM_X_Disable_Pedometer+0x2c>
  {
    return COMPONENT_ERROR;
 800ce7c:	2301      	movs	r3, #1
 800ce7e:	e012      	b.n	800cea6 <LSM6DSM_X_Disable_Pedometer+0x52>
  }
  
  /* Disable embedded functionalities. */
  if ( LSM6DSM_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSM_ACC_GYRO_FUNC_EN_DISABLED ) == MEMS_ERROR )
 800ce80:	2100      	movs	r1, #0
 800ce82:	6878      	ldr	r0, [r7, #4]
 800ce84:	f7fd fd59 	bl	800a93a <LSM6DSM_ACC_GYRO_W_FUNC_EN>
 800ce88:	4603      	mov	r3, r0
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d101      	bne.n	800ce92 <LSM6DSM_X_Disable_Pedometer+0x3e>
  {
    return COMPONENT_ERROR;
 800ce8e:	2301      	movs	r3, #1
 800ce90:	e009      	b.n	800cea6 <LSM6DSM_X_Disable_Pedometer+0x52>
  }
  
  /* Reset pedometer threshold. */
  if ( LSM6DSM_X_Set_Pedometer_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 800ce92:	2100      	movs	r1, #0
 800ce94:	6878      	ldr	r0, [r7, #4]
 800ce96:	f000 f865 	bl	800cf64 <LSM6DSM_X_Set_Pedometer_Threshold>
 800ce9a:	4603      	mov	r3, r0
 800ce9c:	2b01      	cmp	r3, #1
 800ce9e:	d101      	bne.n	800cea4 <LSM6DSM_X_Disable_Pedometer+0x50>
  {
    return COMPONENT_ERROR;
 800cea0:	2301      	movs	r3, #1
 800cea2:	e000      	b.n	800cea6 <LSM6DSM_X_Disable_Pedometer+0x52>
  }
  
  return COMPONENT_OK;
 800cea4:	2300      	movs	r3, #0
}
 800cea6:	4618      	mov	r0, r3
 800cea8:	3708      	adds	r7, #8
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	bd80      	pop	{r7, pc}

0800ceae <LSM6DSM_X_Get_Pedometer_Status>:
 * @param status the pointer to the pedometer status: 0 means no step detected, 1 means step detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_Pedometer_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800ceae:	b580      	push	{r7, lr}
 800ceb0:	b084      	sub	sp, #16
 800ceb2:	af00      	add	r7, sp, #0
 800ceb4:	6078      	str	r0, [r7, #4]
 800ceb6:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_PEDO_EV_STATUS_t pedometer_status;
  
  if ( LSM6DSM_ACC_GYRO_R_PEDO_EV_STATUS( (void *)handle, &pedometer_status ) == MEMS_ERROR )
 800ceb8:	f107 030f 	add.w	r3, r7, #15
 800cebc:	4619      	mov	r1, r3
 800cebe:	6878      	ldr	r0, [r7, #4]
 800cec0:	f7fd fec6 	bl	800ac50 <LSM6DSM_ACC_GYRO_R_PEDO_EV_STATUS>
 800cec4:	4603      	mov	r3, r0
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d101      	bne.n	800cece <LSM6DSM_X_Get_Pedometer_Status+0x20>
  {
    return COMPONENT_ERROR;
 800ceca:	2301      	movs	r3, #1
 800cecc:	e00f      	b.n	800ceee <LSM6DSM_X_Get_Pedometer_Status+0x40>
  }
  
  switch( pedometer_status )
 800cece:	7bfb      	ldrb	r3, [r7, #15]
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d005      	beq.n	800cee0 <LSM6DSM_X_Get_Pedometer_Status+0x32>
 800ced4:	2b10      	cmp	r3, #16
 800ced6:	d107      	bne.n	800cee8 <LSM6DSM_X_Get_Pedometer_Status+0x3a>
  {
    case LSM6DSM_ACC_GYRO_PEDO_EV_STATUS_DETECTED:
      *status = 1;
 800ced8:	683b      	ldr	r3, [r7, #0]
 800ceda:	2201      	movs	r2, #1
 800cedc:	701a      	strb	r2, [r3, #0]
      break;
 800cede:	e005      	b.n	800ceec <LSM6DSM_X_Get_Pedometer_Status+0x3e>
    case LSM6DSM_ACC_GYRO_PEDO_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800cee0:	683b      	ldr	r3, [r7, #0]
 800cee2:	2200      	movs	r2, #0
 800cee4:	701a      	strb	r2, [r3, #0]
      break;
 800cee6:	e001      	b.n	800ceec <LSM6DSM_X_Get_Pedometer_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800cee8:	2301      	movs	r3, #1
 800ceea:	e000      	b.n	800ceee <LSM6DSM_X_Get_Pedometer_Status+0x40>
  }
  
  return COMPONENT_OK;
 800ceec:	2300      	movs	r3, #0
}
 800ceee:	4618      	mov	r0, r3
 800cef0:	3710      	adds	r7, #16
 800cef2:	46bd      	mov	sp, r7
 800cef4:	bd80      	pop	{r7, pc}

0800cef6 <LSM6DSM_X_Get_Step_Count>:
 * @param step_count the pointer to the step counter
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_Step_Count( DrvContextTypeDef *handle, uint16_t *step_count )
{
 800cef6:	b580      	push	{r7, lr}
 800cef8:	b082      	sub	sp, #8
 800cefa:	af00      	add	r7, sp, #0
 800cefc:	6078      	str	r0, [r7, #4]
 800cefe:	6039      	str	r1, [r7, #0]

  if ( LSM6DSM_ACC_GYRO_Get_GetStepCounter( (void *)handle, ( uint8_t* )step_count ) == MEMS_ERROR )
 800cf00:	6839      	ldr	r1, [r7, #0]
 800cf02:	6878      	ldr	r0, [r7, #4]
 800cf04:	f7fe fb66 	bl	800b5d4 <LSM6DSM_ACC_GYRO_Get_GetStepCounter>
 800cf08:	4603      	mov	r3, r0
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d101      	bne.n	800cf12 <LSM6DSM_X_Get_Step_Count+0x1c>
  {
    return COMPONENT_ERROR;
 800cf0e:	2301      	movs	r3, #1
 800cf10:	e000      	b.n	800cf14 <LSM6DSM_X_Get_Step_Count+0x1e>
  }
  
  return COMPONENT_OK;
 800cf12:	2300      	movs	r3, #0
}
 800cf14:	4618      	mov	r0, r3
 800cf16:	3708      	adds	r7, #8
 800cf18:	46bd      	mov	sp, r7
 800cf1a:	bd80      	pop	{r7, pc}

0800cf1c <LSM6DSM_X_Enable_Step_Counter_Reset>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Enable_Step_Counter_Reset( DrvContextTypeDef *handle )
{
 800cf1c:	b580      	push	{r7, lr}
 800cf1e:	b082      	sub	sp, #8
 800cf20:	af00      	add	r7, sp, #0
 800cf22:	6078      	str	r0, [r7, #4]

  if ( LSM6DSM_ACC_GYRO_W_PedoStepReset( (void *)handle, LSM6DSM_ACC_GYRO_PEDO_RST_STEP_ENABLED ) == MEMS_ERROR )
 800cf24:	2102      	movs	r1, #2
 800cf26:	6878      	ldr	r0, [r7, #4]
 800cf28:	f7fd fc83 	bl	800a832 <LSM6DSM_ACC_GYRO_W_PedoStepReset>
 800cf2c:	4603      	mov	r3, r0
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d101      	bne.n	800cf36 <LSM6DSM_X_Enable_Step_Counter_Reset+0x1a>
  {
    return COMPONENT_ERROR;
 800cf32:	2301      	movs	r3, #1
 800cf34:	e000      	b.n	800cf38 <LSM6DSM_X_Enable_Step_Counter_Reset+0x1c>
  }
  
  return COMPONENT_OK;
 800cf36:	2300      	movs	r3, #0
}
 800cf38:	4618      	mov	r0, r3
 800cf3a:	3708      	adds	r7, #8
 800cf3c:	46bd      	mov	sp, r7
 800cf3e:	bd80      	pop	{r7, pc}

0800cf40 <LSM6DSM_X_Disable_Step_Counter_Reset>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Disable_Step_Counter_Reset( DrvContextTypeDef *handle )
{
 800cf40:	b580      	push	{r7, lr}
 800cf42:	b082      	sub	sp, #8
 800cf44:	af00      	add	r7, sp, #0
 800cf46:	6078      	str	r0, [r7, #4]

  if ( LSM6DSM_ACC_GYRO_W_PedoStepReset( (void *)handle, LSM6DSM_ACC_GYRO_PEDO_RST_STEP_DISABLED ) == MEMS_ERROR )
 800cf48:	2100      	movs	r1, #0
 800cf4a:	6878      	ldr	r0, [r7, #4]
 800cf4c:	f7fd fc71 	bl	800a832 <LSM6DSM_ACC_GYRO_W_PedoStepReset>
 800cf50:	4603      	mov	r3, r0
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d101      	bne.n	800cf5a <LSM6DSM_X_Disable_Step_Counter_Reset+0x1a>
  {
    return COMPONENT_ERROR;
 800cf56:	2301      	movs	r3, #1
 800cf58:	e000      	b.n	800cf5c <LSM6DSM_X_Disable_Step_Counter_Reset+0x1c>
  }
  
  return COMPONENT_OK;
 800cf5a:	2300      	movs	r3, #0
}
 800cf5c:	4618      	mov	r0, r3
 800cf5e:	3708      	adds	r7, #8
 800cf60:	46bd      	mov	sp, r7
 800cf62:	bd80      	pop	{r7, pc}

0800cf64 <LSM6DSM_X_Set_Pedometer_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_Pedometer_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	b082      	sub	sp, #8
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	6078      	str	r0, [r7, #4]
 800cf6c:	460b      	mov	r3, r1
 800cf6e:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSM_ACC_GYRO_W_PedoThreshold( (void *)handle, thr ) == MEMS_ERROR )
 800cf70:	78fb      	ldrb	r3, [r7, #3]
 800cf72:	4619      	mov	r1, r3
 800cf74:	6878      	ldr	r0, [r7, #4]
 800cf76:	f7fe fb60 	bl	800b63a <LSM6DSM_ACC_GYRO_W_PedoThreshold>
 800cf7a:	4603      	mov	r3, r0
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d101      	bne.n	800cf84 <LSM6DSM_X_Set_Pedometer_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800cf80:	2301      	movs	r3, #1
 800cf82:	e000      	b.n	800cf86 <LSM6DSM_X_Set_Pedometer_Threshold+0x22>
  }
  
  return COMPONENT_OK;
 800cf84:	2300      	movs	r3, #0
}
 800cf86:	4618      	mov	r0, r3
 800cf88:	3708      	adds	r7, #8
 800cf8a:	46bd      	mov	sp, r7
 800cf8c:	bd80      	pop	{r7, pc}

0800cf8e <LSM6DSM_X_Enable_Tilt_Detection>:
 * @note  This function sets the LSM6DSM accelerometer ODR to 26Hz and the LSM6DSM accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Enable_Tilt_Detection( DrvContextTypeDef *handle )
{
 800cf8e:	b580      	push	{r7, lr}
 800cf90:	b082      	sub	sp, #8
 800cf92:	af00      	add	r7, sp, #0
 800cf94:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSM_X_Set_ODR_Value(handle, 26.0f) == COMPONENT_ERROR)
 800cf96:	eeb3 0a0a 	vmov.f32	s0, #58	@ 0x41d00000  26.0
 800cf9a:	6878      	ldr	r0, [r7, #4]
 800cf9c:	f7fe fe27 	bl	800bbee <LSM6DSM_X_Set_ODR_Value>
 800cfa0:	4603      	mov	r3, r0
 800cfa2:	2b01      	cmp	r3, #1
 800cfa4:	d101      	bne.n	800cfaa <LSM6DSM_X_Enable_Tilt_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800cfa6:	2301      	movs	r3, #1
 800cfa8:	e024      	b.n	800cff4 <LSM6DSM_X_Enable_Tilt_Detection+0x66>
  }
  
  /* Full scale selection */
  if ( LSM6DSM_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSM_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800cfaa:	2100      	movs	r1, #0
 800cfac:	6878      	ldr	r0, [r7, #4]
 800cfae:	f7fd fa59 	bl	800a464 <LSM6DSM_ACC_GYRO_W_FS_XL>
 800cfb2:	4603      	mov	r3, r0
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d101      	bne.n	800cfbc <LSM6DSM_X_Enable_Tilt_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800cfb8:	2301      	movs	r3, #1
 800cfba:	e01b      	b.n	800cff4 <LSM6DSM_X_Enable_Tilt_Detection+0x66>
  }
  
  /* Enable embedded functionalities */
  if ( LSM6DSM_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSM_ACC_GYRO_FUNC_EN_ENABLED ) == MEMS_ERROR )
 800cfbc:	2104      	movs	r1, #4
 800cfbe:	6878      	ldr	r0, [r7, #4]
 800cfc0:	f7fd fcbb 	bl	800a93a <LSM6DSM_ACC_GYRO_W_FUNC_EN>
 800cfc4:	4603      	mov	r3, r0
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d101      	bne.n	800cfce <LSM6DSM_X_Enable_Tilt_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800cfca:	2301      	movs	r3, #1
 800cfcc:	e012      	b.n	800cff4 <LSM6DSM_X_Enable_Tilt_Detection+0x66>
  }
  
  /* Enable tilt calculation. */
  if ( LSM6DSM_ACC_GYRO_W_TILT( (void *)handle, LSM6DSM_ACC_GYRO_TILT_ENABLED ) == MEMS_ERROR )
 800cfce:	2108      	movs	r1, #8
 800cfd0:	6878      	ldr	r0, [r7, #4]
 800cfd2:	f7fd fc5a 	bl	800a88a <LSM6DSM_ACC_GYRO_W_TILT>
 800cfd6:	4603      	mov	r3, r0
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d101      	bne.n	800cfe0 <LSM6DSM_X_Enable_Tilt_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800cfdc:	2301      	movs	r3, #1
 800cfde:	e009      	b.n	800cff4 <LSM6DSM_X_Enable_Tilt_Detection+0x66>
  }
  
  /* Enable tilt event on INT2. */
  if ( LSM6DSM_ACC_GYRO_W_TiltEvOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_TILT_ENABLED ) == MEMS_ERROR )
 800cfe0:	2102      	movs	r1, #2
 800cfe2:	6878      	ldr	r0, [r7, #4]
 800cfe4:	f7fe f988 	bl	800b2f8 <LSM6DSM_ACC_GYRO_W_TiltEvOnInt2>
 800cfe8:	4603      	mov	r3, r0
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d101      	bne.n	800cff2 <LSM6DSM_X_Enable_Tilt_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800cfee:	2301      	movs	r3, #1
 800cff0:	e000      	b.n	800cff4 <LSM6DSM_X_Enable_Tilt_Detection+0x66>
  }
  
  return COMPONENT_OK;
 800cff2:	2300      	movs	r3, #0
}
 800cff4:	4618      	mov	r0, r3
 800cff6:	3708      	adds	r7, #8
 800cff8:	46bd      	mov	sp, r7
 800cffa:	bd80      	pop	{r7, pc}

0800cffc <LSM6DSM_X_Disable_Tilt_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Disable_Tilt_Detection( DrvContextTypeDef *handle )
{
 800cffc:	b580      	push	{r7, lr}
 800cffe:	b082      	sub	sp, #8
 800d000:	af00      	add	r7, sp, #0
 800d002:	6078      	str	r0, [r7, #4]

  /* Disable tilt event on INT2. */
  if ( LSM6DSM_ACC_GYRO_W_TiltEvOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_TILT_DISABLED ) == MEMS_ERROR )
 800d004:	2100      	movs	r1, #0
 800d006:	6878      	ldr	r0, [r7, #4]
 800d008:	f7fe f976 	bl	800b2f8 <LSM6DSM_ACC_GYRO_W_TiltEvOnInt2>
 800d00c:	4603      	mov	r3, r0
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d101      	bne.n	800d016 <LSM6DSM_X_Disable_Tilt_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800d012:	2301      	movs	r3, #1
 800d014:	e012      	b.n	800d03c <LSM6DSM_X_Disable_Tilt_Detection+0x40>
  }

  /* Disable tilt calculation. */
  if ( LSM6DSM_ACC_GYRO_W_TILT( (void *)handle, LSM6DSM_ACC_GYRO_TILT_DISABLED ) == MEMS_ERROR )
 800d016:	2100      	movs	r1, #0
 800d018:	6878      	ldr	r0, [r7, #4]
 800d01a:	f7fd fc36 	bl	800a88a <LSM6DSM_ACC_GYRO_W_TILT>
 800d01e:	4603      	mov	r3, r0
 800d020:	2b00      	cmp	r3, #0
 800d022:	d101      	bne.n	800d028 <LSM6DSM_X_Disable_Tilt_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800d024:	2301      	movs	r3, #1
 800d026:	e009      	b.n	800d03c <LSM6DSM_X_Disable_Tilt_Detection+0x40>
  }
  
  /* Disable embedded functionalities */
  if ( LSM6DSM_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSM_ACC_GYRO_FUNC_EN_DISABLED ) == MEMS_ERROR )
 800d028:	2100      	movs	r1, #0
 800d02a:	6878      	ldr	r0, [r7, #4]
 800d02c:	f7fd fc85 	bl	800a93a <LSM6DSM_ACC_GYRO_W_FUNC_EN>
 800d030:	4603      	mov	r3, r0
 800d032:	2b00      	cmp	r3, #0
 800d034:	d101      	bne.n	800d03a <LSM6DSM_X_Disable_Tilt_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800d036:	2301      	movs	r3, #1
 800d038:	e000      	b.n	800d03c <LSM6DSM_X_Disable_Tilt_Detection+0x40>
  }
  
  return COMPONENT_OK;
 800d03a:	2300      	movs	r3, #0
}
 800d03c:	4618      	mov	r0, r3
 800d03e:	3708      	adds	r7, #8
 800d040:	46bd      	mov	sp, r7
 800d042:	bd80      	pop	{r7, pc}

0800d044 <LSM6DSM_X_Get_Tilt_Detection_Status>:
 * @param status the pointer to the tilt detection status: 0 means no tilt detected, 1 means tilt detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_Tilt_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800d044:	b580      	push	{r7, lr}
 800d046:	b084      	sub	sp, #16
 800d048:	af00      	add	r7, sp, #0
 800d04a:	6078      	str	r0, [r7, #4]
 800d04c:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_TILT_EV_STATUS_t tilt_status;
  
  if ( LSM6DSM_ACC_GYRO_R_TILT_EV_STATUS( (void *)handle, &tilt_status ) == MEMS_ERROR )
 800d04e:	f107 030f 	add.w	r3, r7, #15
 800d052:	4619      	mov	r1, r3
 800d054:	6878      	ldr	r0, [r7, #4]
 800d056:	f7fd fe16 	bl	800ac86 <LSM6DSM_ACC_GYRO_R_TILT_EV_STATUS>
 800d05a:	4603      	mov	r3, r0
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d101      	bne.n	800d064 <LSM6DSM_X_Get_Tilt_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800d060:	2301      	movs	r3, #1
 800d062:	e00f      	b.n	800d084 <LSM6DSM_X_Get_Tilt_Detection_Status+0x40>
  }
  
  switch( tilt_status )
 800d064:	7bfb      	ldrb	r3, [r7, #15]
 800d066:	2b00      	cmp	r3, #0
 800d068:	d005      	beq.n	800d076 <LSM6DSM_X_Get_Tilt_Detection_Status+0x32>
 800d06a:	2b20      	cmp	r3, #32
 800d06c:	d107      	bne.n	800d07e <LSM6DSM_X_Get_Tilt_Detection_Status+0x3a>
  {
    case LSM6DSM_ACC_GYRO_TILT_EV_STATUS_DETECTED:
      *status = 1;
 800d06e:	683b      	ldr	r3, [r7, #0]
 800d070:	2201      	movs	r2, #1
 800d072:	701a      	strb	r2, [r3, #0]
      break;
 800d074:	e005      	b.n	800d082 <LSM6DSM_X_Get_Tilt_Detection_Status+0x3e>
    case LSM6DSM_ACC_GYRO_TILT_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800d076:	683b      	ldr	r3, [r7, #0]
 800d078:	2200      	movs	r2, #0
 800d07a:	701a      	strb	r2, [r3, #0]
      break;
 800d07c:	e001      	b.n	800d082 <LSM6DSM_X_Get_Tilt_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800d07e:	2301      	movs	r3, #1
 800d080:	e000      	b.n	800d084 <LSM6DSM_X_Get_Tilt_Detection_Status+0x40>
  }
  
  return COMPONENT_OK;
 800d082:	2300      	movs	r3, #0
}
 800d084:	4618      	mov	r0, r3
 800d086:	3710      	adds	r7, #16
 800d088:	46bd      	mov	sp, r7
 800d08a:	bd80      	pop	{r7, pc}

0800d08c <LSM6DSM_X_Enable_Wake_Up_Detection>:
 * @note  This function sets the LSM6DSM accelerometer ODR to 416Hz and the LSM6DSM accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Enable_Wake_Up_Detection( DrvContextTypeDef *handle )
{
 800d08c:	b580      	push	{r7, lr}
 800d08e:	b082      	sub	sp, #8
 800d090:	af00      	add	r7, sp, #0
 800d092:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSM_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800d094:	ed9f 0a1d 	vldr	s0, [pc, #116]	@ 800d10c <LSM6DSM_X_Enable_Wake_Up_Detection+0x80>
 800d098:	6878      	ldr	r0, [r7, #4]
 800d09a:	f7fe fda8 	bl	800bbee <LSM6DSM_X_Set_ODR_Value>
 800d09e:	4603      	mov	r3, r0
 800d0a0:	2b01      	cmp	r3, #1
 800d0a2:	d101      	bne.n	800d0a8 <LSM6DSM_X_Enable_Wake_Up_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800d0a4:	2301      	movs	r3, #1
 800d0a6:	e02d      	b.n	800d104 <LSM6DSM_X_Enable_Wake_Up_Detection+0x78>
  }
  
  /* Full scale selection */
  if ( LSM6DSM_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSM_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800d0a8:	2100      	movs	r1, #0
 800d0aa:	6878      	ldr	r0, [r7, #4]
 800d0ac:	f7fd f9da 	bl	800a464 <LSM6DSM_ACC_GYRO_W_FS_XL>
 800d0b0:	4603      	mov	r3, r0
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d101      	bne.n	800d0ba <LSM6DSM_X_Enable_Wake_Up_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800d0b6:	2301      	movs	r3, #1
 800d0b8:	e024      	b.n	800d104 <LSM6DSM_X_Enable_Wake_Up_Detection+0x78>
  }
  
  /* WAKE_DUR setting */
  if ( LSM6DSM_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800d0ba:	2100      	movs	r1, #0
 800d0bc:	6878      	ldr	r0, [r7, #4]
 800d0be:	f7fe f857 	bl	800b170 <LSM6DSM_ACC_GYRO_W_WAKE_DUR>
 800d0c2:	4603      	mov	r3, r0
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d101      	bne.n	800d0cc <LSM6DSM_X_Enable_Wake_Up_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800d0c8:	2301      	movs	r3, #1
 800d0ca:	e01b      	b.n	800d104 <LSM6DSM_X_Enable_Wake_Up_Detection+0x78>
  }
  
  /* Set wake up threshold. */
  if ( LSM6DSM_ACC_GYRO_W_WK_THS( (void *)handle, 0x02 ) == MEMS_ERROR )
 800d0cc:	2102      	movs	r1, #2
 800d0ce:	6878      	ldr	r0, [r7, #4]
 800d0d0:	f7fd ff96 	bl	800b000 <LSM6DSM_ACC_GYRO_W_WK_THS>
 800d0d4:	4603      	mov	r3, r0
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d101      	bne.n	800d0de <LSM6DSM_X_Enable_Wake_Up_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800d0da:	2301      	movs	r3, #1
 800d0dc:	e012      	b.n	800d104 <LSM6DSM_X_Enable_Wake_Up_Detection+0x78>
  }
  
  /* Enable basic Interrupts */
  if ( LSM6DSM_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSM_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800d0de:	2180      	movs	r1, #128	@ 0x80
 800d0e0:	6878      	ldr	r0, [r7, #4]
 800d0e2:	f7fd fe6f 	bl	800adc4 <LSM6DSM_ACC_GYRO_W_BASIC_INT>
 800d0e6:	4603      	mov	r3, r0
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d101      	bne.n	800d0f0 <LSM6DSM_X_Enable_Wake_Up_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800d0ec:	2301      	movs	r3, #1
 800d0ee:	e009      	b.n	800d104 <LSM6DSM_X_Enable_Wake_Up_Detection+0x78>
  }
  
  /* INT2_WU setting */
  if ( LSM6DSM_ACC_GYRO_W_WUEvOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_WU_ENABLED ) == MEMS_ERROR )
 800d0f0:	2120      	movs	r1, #32
 800d0f2:	6878      	ldr	r0, [r7, #4]
 800d0f4:	f7fe f9b0 	bl	800b458 <LSM6DSM_ACC_GYRO_W_WUEvOnInt2>
 800d0f8:	4603      	mov	r3, r0
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d101      	bne.n	800d102 <LSM6DSM_X_Enable_Wake_Up_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800d0fe:	2301      	movs	r3, #1
 800d100:	e000      	b.n	800d104 <LSM6DSM_X_Enable_Wake_Up_Detection+0x78>
  }
  
  return COMPONENT_OK;
 800d102:	2300      	movs	r3, #0
}
 800d104:	4618      	mov	r0, r3
 800d106:	3708      	adds	r7, #8
 800d108:	46bd      	mov	sp, r7
 800d10a:	bd80      	pop	{r7, pc}
 800d10c:	43d00000 	.word	0x43d00000

0800d110 <LSM6DSM_X_Disable_Wake_Up_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Disable_Wake_Up_Detection( DrvContextTypeDef *handle )
{
 800d110:	b580      	push	{r7, lr}
 800d112:	b082      	sub	sp, #8
 800d114:	af00      	add	r7, sp, #0
 800d116:	6078      	str	r0, [r7, #4]

  /* INT2_WU setting */
  if ( LSM6DSM_ACC_GYRO_W_WUEvOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_WU_DISABLED ) == MEMS_ERROR )
 800d118:	2100      	movs	r1, #0
 800d11a:	6878      	ldr	r0, [r7, #4]
 800d11c:	f7fe f99c 	bl	800b458 <LSM6DSM_ACC_GYRO_W_WUEvOnInt2>
 800d120:	4603      	mov	r3, r0
 800d122:	2b00      	cmp	r3, #0
 800d124:	d101      	bne.n	800d12a <LSM6DSM_X_Disable_Wake_Up_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800d126:	2301      	movs	r3, #1
 800d128:	e01b      	b.n	800d162 <LSM6DSM_X_Disable_Wake_Up_Detection+0x52>
  }
  
  /* Disable basic Interrupts */
  if ( LSM6DSM_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSM_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800d12a:	2100      	movs	r1, #0
 800d12c:	6878      	ldr	r0, [r7, #4]
 800d12e:	f7fd fe49 	bl	800adc4 <LSM6DSM_ACC_GYRO_W_BASIC_INT>
 800d132:	4603      	mov	r3, r0
 800d134:	2b00      	cmp	r3, #0
 800d136:	d101      	bne.n	800d13c <LSM6DSM_X_Disable_Wake_Up_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800d138:	2301      	movs	r3, #1
 800d13a:	e012      	b.n	800d162 <LSM6DSM_X_Disable_Wake_Up_Detection+0x52>
  }
  
  /* WU_DUR setting */
  if ( LSM6DSM_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800d13c:	2100      	movs	r1, #0
 800d13e:	6878      	ldr	r0, [r7, #4]
 800d140:	f7fe f816 	bl	800b170 <LSM6DSM_ACC_GYRO_W_WAKE_DUR>
 800d144:	4603      	mov	r3, r0
 800d146:	2b00      	cmp	r3, #0
 800d148:	d101      	bne.n	800d14e <LSM6DSM_X_Disable_Wake_Up_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800d14a:	2301      	movs	r3, #1
 800d14c:	e009      	b.n	800d162 <LSM6DSM_X_Disable_Wake_Up_Detection+0x52>
  }
  
  /* WU_THS setting */
  if ( LSM6DSM_ACC_GYRO_W_WK_THS( (void *)handle, 0x00 ) == MEMS_ERROR )
 800d14e:	2100      	movs	r1, #0
 800d150:	6878      	ldr	r0, [r7, #4]
 800d152:	f7fd ff55 	bl	800b000 <LSM6DSM_ACC_GYRO_W_WK_THS>
 800d156:	4603      	mov	r3, r0
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d101      	bne.n	800d160 <LSM6DSM_X_Disable_Wake_Up_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800d15c:	2301      	movs	r3, #1
 800d15e:	e000      	b.n	800d162 <LSM6DSM_X_Disable_Wake_Up_Detection+0x52>
  }
  
  return COMPONENT_OK;
 800d160:	2300      	movs	r3, #0
}
 800d162:	4618      	mov	r0, r3
 800d164:	3708      	adds	r7, #8
 800d166:	46bd      	mov	sp, r7
 800d168:	bd80      	pop	{r7, pc}

0800d16a <LSM6DSM_X_Get_Wake_Up_Detection_Status>:
 * @param status the pointer to the status of the wake up detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_Wake_Up_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800d16a:	b580      	push	{r7, lr}
 800d16c:	b084      	sub	sp, #16
 800d16e:	af00      	add	r7, sp, #0
 800d170:	6078      	str	r0, [r7, #4]
 800d172:	6039      	str	r1, [r7, #0]
 
  LSM6DSM_ACC_GYRO_WU_EV_STATUS_t wake_up_status;
  
  if ( LSM6DSM_ACC_GYRO_R_WU_EV_STATUS( (void *)handle, &wake_up_status ) == MEMS_ERROR )
 800d174:	f107 030f 	add.w	r3, r7, #15
 800d178:	4619      	mov	r1, r3
 800d17a:	6878      	ldr	r0, [r7, #4]
 800d17c:	f7fd fc09 	bl	800a992 <LSM6DSM_ACC_GYRO_R_WU_EV_STATUS>
 800d180:	4603      	mov	r3, r0
 800d182:	2b00      	cmp	r3, #0
 800d184:	d101      	bne.n	800d18a <LSM6DSM_X_Get_Wake_Up_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800d186:	2301      	movs	r3, #1
 800d188:	e00f      	b.n	800d1aa <LSM6DSM_X_Get_Wake_Up_Detection_Status+0x40>
  }
  
  switch( wake_up_status )
 800d18a:	7bfb      	ldrb	r3, [r7, #15]
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d005      	beq.n	800d19c <LSM6DSM_X_Get_Wake_Up_Detection_Status+0x32>
 800d190:	2b08      	cmp	r3, #8
 800d192:	d107      	bne.n	800d1a4 <LSM6DSM_X_Get_Wake_Up_Detection_Status+0x3a>
  {
    case LSM6DSM_ACC_GYRO_WU_EV_STATUS_DETECTED:
      *status = 1;
 800d194:	683b      	ldr	r3, [r7, #0]
 800d196:	2201      	movs	r2, #1
 800d198:	701a      	strb	r2, [r3, #0]
      break;
 800d19a:	e005      	b.n	800d1a8 <LSM6DSM_X_Get_Wake_Up_Detection_Status+0x3e>
    case LSM6DSM_ACC_GYRO_WU_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800d19c:	683b      	ldr	r3, [r7, #0]
 800d19e:	2200      	movs	r2, #0
 800d1a0:	701a      	strb	r2, [r3, #0]
      break;
 800d1a2:	e001      	b.n	800d1a8 <LSM6DSM_X_Get_Wake_Up_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800d1a4:	2301      	movs	r3, #1
 800d1a6:	e000      	b.n	800d1aa <LSM6DSM_X_Get_Wake_Up_Detection_Status+0x40>
  }
  
  return COMPONENT_OK;
 800d1a8:	2300      	movs	r3, #0
}
 800d1aa:	4618      	mov	r0, r3
 800d1ac:	3710      	adds	r7, #16
 800d1ae:	46bd      	mov	sp, r7
 800d1b0:	bd80      	pop	{r7, pc}

0800d1b2 <LSM6DSM_X_Set_Wake_Up_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_Wake_Up_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800d1b2:	b580      	push	{r7, lr}
 800d1b4:	b082      	sub	sp, #8
 800d1b6:	af00      	add	r7, sp, #0
 800d1b8:	6078      	str	r0, [r7, #4]
 800d1ba:	460b      	mov	r3, r1
 800d1bc:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSM_ACC_GYRO_W_WK_THS( (void *)handle, thr ) == MEMS_ERROR )
 800d1be:	78fb      	ldrb	r3, [r7, #3]
 800d1c0:	4619      	mov	r1, r3
 800d1c2:	6878      	ldr	r0, [r7, #4]
 800d1c4:	f7fd ff1c 	bl	800b000 <LSM6DSM_ACC_GYRO_W_WK_THS>
 800d1c8:	4603      	mov	r3, r0
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d101      	bne.n	800d1d2 <LSM6DSM_X_Set_Wake_Up_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800d1ce:	2301      	movs	r3, #1
 800d1d0:	e000      	b.n	800d1d4 <LSM6DSM_X_Set_Wake_Up_Threshold+0x22>
  }
  
  return COMPONENT_OK;
 800d1d2:	2300      	movs	r3, #0
}
 800d1d4:	4618      	mov	r0, r3
 800d1d6:	3708      	adds	r7, #8
 800d1d8:	46bd      	mov	sp, r7
 800d1da:	bd80      	pop	{r7, pc}

0800d1dc <LSM6DSM_X_Enable_Single_Tap_Detection>:
 * @note  This function sets the LSM6DSM accelerometer ODR to 416Hz and the LSM6DSM accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Enable_Single_Tap_Detection( DrvContextTypeDef *handle )
{
 800d1dc:	b580      	push	{r7, lr}
 800d1de:	b082      	sub	sp, #8
 800d1e0:	af00      	add	r7, sp, #0
 800d1e2:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSM_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800d1e4:	ed9f 0a2f 	vldr	s0, [pc, #188]	@ 800d2a4 <LSM6DSM_X_Enable_Single_Tap_Detection+0xc8>
 800d1e8:	6878      	ldr	r0, [r7, #4]
 800d1ea:	f7fe fd00 	bl	800bbee <LSM6DSM_X_Set_ODR_Value>
 800d1ee:	4603      	mov	r3, r0
 800d1f0:	2b01      	cmp	r3, #1
 800d1f2:	d101      	bne.n	800d1f8 <LSM6DSM_X_Enable_Single_Tap_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800d1f4:	2301      	movs	r3, #1
 800d1f6:	e051      	b.n	800d29c <LSM6DSM_X_Enable_Single_Tap_Detection+0xc0>
  }
  
  /* Full scale selection */
  if ( LSM6DSM_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSM_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800d1f8:	2100      	movs	r1, #0
 800d1fa:	6878      	ldr	r0, [r7, #4]
 800d1fc:	f7fd f932 	bl	800a464 <LSM6DSM_ACC_GYRO_W_FS_XL>
 800d200:	4603      	mov	r3, r0
 800d202:	2b00      	cmp	r3, #0
 800d204:	d101      	bne.n	800d20a <LSM6DSM_X_Enable_Single_Tap_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800d206:	2301      	movs	r3, #1
 800d208:	e048      	b.n	800d29c <LSM6DSM_X_Enable_Single_Tap_Detection+0xc0>
  }
  
  /* Enable X direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_X_EN_ENABLED ) == MEMS_ERROR )
 800d20a:	2108      	movs	r1, #8
 800d20c:	6878      	ldr	r0, [r7, #4]
 800d20e:	f7fd fdad 	bl	800ad6c <LSM6DSM_ACC_GYRO_W_TAP_X_EN>
 800d212:	4603      	mov	r3, r0
 800d214:	2b00      	cmp	r3, #0
 800d216:	d101      	bne.n	800d21c <LSM6DSM_X_Enable_Single_Tap_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800d218:	2301      	movs	r3, #1
 800d21a:	e03f      	b.n	800d29c <LSM6DSM_X_Enable_Single_Tap_Detection+0xc0>
  }
  
  /* Enable Y direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_Y_EN_ENABLED ) == MEMS_ERROR )
 800d21c:	2104      	movs	r1, #4
 800d21e:	6878      	ldr	r0, [r7, #4]
 800d220:	f7fd fd78 	bl	800ad14 <LSM6DSM_ACC_GYRO_W_TAP_Y_EN>
 800d224:	4603      	mov	r3, r0
 800d226:	2b00      	cmp	r3, #0
 800d228:	d101      	bne.n	800d22e <LSM6DSM_X_Enable_Single_Tap_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800d22a:	2301      	movs	r3, #1
 800d22c:	e036      	b.n	800d29c <LSM6DSM_X_Enable_Single_Tap_Detection+0xc0>
  }
  
  /* Enable Z direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_Z_EN_ENABLED ) == MEMS_ERROR )
 800d22e:	2102      	movs	r1, #2
 800d230:	6878      	ldr	r0, [r7, #4]
 800d232:	f7fd fd43 	bl	800acbc <LSM6DSM_ACC_GYRO_W_TAP_Z_EN>
 800d236:	4603      	mov	r3, r0
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d101      	bne.n	800d240 <LSM6DSM_X_Enable_Single_Tap_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800d23c:	2301      	movs	r3, #1
 800d23e:	e02d      	b.n	800d29c <LSM6DSM_X_Enable_Single_Tap_Detection+0xc0>
  }
  
  /* Set tap threshold. */
  if ( LSM6DSM_X_Set_Tap_Threshold( handle, LSM6DSM_TAP_THRESHOLD_MID_LOW ) == COMPONENT_ERROR )
 800d240:	2108      	movs	r1, #8
 800d242:	6878      	ldr	r0, [r7, #4]
 800d244:	f000 f9a5 	bl	800d592 <LSM6DSM_X_Set_Tap_Threshold>
 800d248:	4603      	mov	r3, r0
 800d24a:	2b01      	cmp	r3, #1
 800d24c:	d101      	bne.n	800d252 <LSM6DSM_X_Enable_Single_Tap_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800d24e:	2301      	movs	r3, #1
 800d250:	e024      	b.n	800d29c <LSM6DSM_X_Enable_Single_Tap_Detection+0xc0>
  }
  
  /* Set tap shock time window. */
  if ( LSM6DSM_X_Set_Tap_Shock_Time( handle, LSM6DSM_TAP_SHOCK_TIME_MID_HIGH ) == COMPONENT_ERROR )
 800d252:	2102      	movs	r1, #2
 800d254:	6878      	ldr	r0, [r7, #4]
 800d256:	f000 f9b1 	bl	800d5bc <LSM6DSM_X_Set_Tap_Shock_Time>
 800d25a:	4603      	mov	r3, r0
 800d25c:	2b01      	cmp	r3, #1
 800d25e:	d101      	bne.n	800d264 <LSM6DSM_X_Enable_Single_Tap_Detection+0x88>
  {
    return COMPONENT_ERROR;
 800d260:	2301      	movs	r3, #1
 800d262:	e01b      	b.n	800d29c <LSM6DSM_X_Enable_Single_Tap_Detection+0xc0>
  }
  
  /* Set tap quiet time window. */
  if ( LSM6DSM_X_Set_Tap_Quiet_Time( handle, LSM6DSM_TAP_QUIET_TIME_MID_LOW ) == COMPONENT_ERROR )
 800d264:	2101      	movs	r1, #1
 800d266:	6878      	ldr	r0, [r7, #4]
 800d268:	f000 f9bd 	bl	800d5e6 <LSM6DSM_X_Set_Tap_Quiet_Time>
 800d26c:	4603      	mov	r3, r0
 800d26e:	2b01      	cmp	r3, #1
 800d270:	d101      	bne.n	800d276 <LSM6DSM_X_Enable_Single_Tap_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 800d272:	2301      	movs	r3, #1
 800d274:	e012      	b.n	800d29c <LSM6DSM_X_Enable_Single_Tap_Detection+0xc0>
  /* _NOTE_: Tap duration time window - don't care for single tap. */
  
  /* _NOTE_: Single/Double Tap event - don't care of this flag for single tap. */
  
  /* Enable basic Interrupts */
  if ( LSM6DSM_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSM_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800d276:	2180      	movs	r1, #128	@ 0x80
 800d278:	6878      	ldr	r0, [r7, #4]
 800d27a:	f7fd fda3 	bl	800adc4 <LSM6DSM_ACC_GYRO_W_BASIC_INT>
 800d27e:	4603      	mov	r3, r0
 800d280:	2b00      	cmp	r3, #0
 800d282:	d101      	bne.n	800d288 <LSM6DSM_X_Enable_Single_Tap_Detection+0xac>
  {
    return COMPONENT_ERROR;
 800d284:	2301      	movs	r3, #1
 800d286:	e009      	b.n	800d29c <LSM6DSM_X_Enable_Single_Tap_Detection+0xc0>
  }
  
  /* Enable single tap interrupt on INT2 pin. */
  if ( LSM6DSM_ACC_GYRO_W_SingleTapOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_SINGLE_TAP_ENABLED ) == MEMS_ERROR )
 800d288:	2140      	movs	r1, #64	@ 0x40
 800d28a:	6878      	ldr	r0, [r7, #4]
 800d28c:	f7fe f910 	bl	800b4b0 <LSM6DSM_ACC_GYRO_W_SingleTapOnInt2>
 800d290:	4603      	mov	r3, r0
 800d292:	2b00      	cmp	r3, #0
 800d294:	d101      	bne.n	800d29a <LSM6DSM_X_Enable_Single_Tap_Detection+0xbe>
  {
    return COMPONENT_ERROR;
 800d296:	2301      	movs	r3, #1
 800d298:	e000      	b.n	800d29c <LSM6DSM_X_Enable_Single_Tap_Detection+0xc0>
  }
  
  return COMPONENT_OK;
 800d29a:	2300      	movs	r3, #0
}
 800d29c:	4618      	mov	r0, r3
 800d29e:	3708      	adds	r7, #8
 800d2a0:	46bd      	mov	sp, r7
 800d2a2:	bd80      	pop	{r7, pc}
 800d2a4:	43d00000 	.word	0x43d00000

0800d2a8 <LSM6DSM_X_Disable_Single_Tap_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Disable_Single_Tap_Detection( DrvContextTypeDef *handle )
{
 800d2a8:	b580      	push	{r7, lr}
 800d2aa:	b082      	sub	sp, #8
 800d2ac:	af00      	add	r7, sp, #0
 800d2ae:	6078      	str	r0, [r7, #4]

  /* Disable single tap interrupt on INT2 pin. */
  if ( LSM6DSM_ACC_GYRO_W_SingleTapOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_SINGLE_TAP_DISABLED ) == MEMS_ERROR )
 800d2b0:	2100      	movs	r1, #0
 800d2b2:	6878      	ldr	r0, [r7, #4]
 800d2b4:	f7fe f8fc 	bl	800b4b0 <LSM6DSM_ACC_GYRO_W_SingleTapOnInt2>
 800d2b8:	4603      	mov	r3, r0
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d101      	bne.n	800d2c2 <LSM6DSM_X_Disable_Single_Tap_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800d2be:	2301      	movs	r3, #1
 800d2c0:	e03f      	b.n	800d342 <LSM6DSM_X_Disable_Single_Tap_Detection+0x9a>
  }
  
  /* Disable basic Interrupts */
  if ( LSM6DSM_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSM_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800d2c2:	2100      	movs	r1, #0
 800d2c4:	6878      	ldr	r0, [r7, #4]
 800d2c6:	f7fd fd7d 	bl	800adc4 <LSM6DSM_ACC_GYRO_W_BASIC_INT>
 800d2ca:	4603      	mov	r3, r0
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d101      	bne.n	800d2d4 <LSM6DSM_X_Disable_Single_Tap_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800d2d0:	2301      	movs	r3, #1
 800d2d2:	e036      	b.n	800d342 <LSM6DSM_X_Disable_Single_Tap_Detection+0x9a>
  }
  
  /* Reset tap threshold. */
  if ( LSM6DSM_X_Set_Tap_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 800d2d4:	2100      	movs	r1, #0
 800d2d6:	6878      	ldr	r0, [r7, #4]
 800d2d8:	f000 f95b 	bl	800d592 <LSM6DSM_X_Set_Tap_Threshold>
 800d2dc:	4603      	mov	r3, r0
 800d2de:	2b01      	cmp	r3, #1
 800d2e0:	d101      	bne.n	800d2e6 <LSM6DSM_X_Disable_Single_Tap_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800d2e2:	2301      	movs	r3, #1
 800d2e4:	e02d      	b.n	800d342 <LSM6DSM_X_Disable_Single_Tap_Detection+0x9a>
  }
  
  /* Reset tap shock time window. */
  if ( LSM6DSM_X_Set_Tap_Shock_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800d2e6:	2100      	movs	r1, #0
 800d2e8:	6878      	ldr	r0, [r7, #4]
 800d2ea:	f000 f967 	bl	800d5bc <LSM6DSM_X_Set_Tap_Shock_Time>
 800d2ee:	4603      	mov	r3, r0
 800d2f0:	2b01      	cmp	r3, #1
 800d2f2:	d101      	bne.n	800d2f8 <LSM6DSM_X_Disable_Single_Tap_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800d2f4:	2301      	movs	r3, #1
 800d2f6:	e024      	b.n	800d342 <LSM6DSM_X_Disable_Single_Tap_Detection+0x9a>
  }
  
  /* Reset tap quiet time window. */
  if ( LSM6DSM_X_Set_Tap_Quiet_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800d2f8:	2100      	movs	r1, #0
 800d2fa:	6878      	ldr	r0, [r7, #4]
 800d2fc:	f000 f973 	bl	800d5e6 <LSM6DSM_X_Set_Tap_Quiet_Time>
 800d300:	4603      	mov	r3, r0
 800d302:	2b01      	cmp	r3, #1
 800d304:	d101      	bne.n	800d30a <LSM6DSM_X_Disable_Single_Tap_Detection+0x62>
  {
    return COMPONENT_ERROR;
 800d306:	2301      	movs	r3, #1
 800d308:	e01b      	b.n	800d342 <LSM6DSM_X_Disable_Single_Tap_Detection+0x9a>
  /* _NOTE_: Tap duration time window - don't care for single tap. */
  
  /* _NOTE_: Single/Double Tap event - don't care of this flag for single tap. */
  
  /* Disable Z direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_Z_EN_DISABLED ) == MEMS_ERROR )
 800d30a:	2100      	movs	r1, #0
 800d30c:	6878      	ldr	r0, [r7, #4]
 800d30e:	f7fd fcd5 	bl	800acbc <LSM6DSM_ACC_GYRO_W_TAP_Z_EN>
 800d312:	4603      	mov	r3, r0
 800d314:	2b00      	cmp	r3, #0
 800d316:	d101      	bne.n	800d31c <LSM6DSM_X_Disable_Single_Tap_Detection+0x74>
  {
    return COMPONENT_ERROR;
 800d318:	2301      	movs	r3, #1
 800d31a:	e012      	b.n	800d342 <LSM6DSM_X_Disable_Single_Tap_Detection+0x9a>
  }
  
  /* Disable Y direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_Y_EN_DISABLED ) == MEMS_ERROR )
 800d31c:	2100      	movs	r1, #0
 800d31e:	6878      	ldr	r0, [r7, #4]
 800d320:	f7fd fcf8 	bl	800ad14 <LSM6DSM_ACC_GYRO_W_TAP_Y_EN>
 800d324:	4603      	mov	r3, r0
 800d326:	2b00      	cmp	r3, #0
 800d328:	d101      	bne.n	800d32e <LSM6DSM_X_Disable_Single_Tap_Detection+0x86>
  {
    return COMPONENT_ERROR;
 800d32a:	2301      	movs	r3, #1
 800d32c:	e009      	b.n	800d342 <LSM6DSM_X_Disable_Single_Tap_Detection+0x9a>
  }
  
  /* Disable X direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_X_EN_DISABLED ) == MEMS_ERROR )
 800d32e:	2100      	movs	r1, #0
 800d330:	6878      	ldr	r0, [r7, #4]
 800d332:	f7fd fd1b 	bl	800ad6c <LSM6DSM_ACC_GYRO_W_TAP_X_EN>
 800d336:	4603      	mov	r3, r0
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d101      	bne.n	800d340 <LSM6DSM_X_Disable_Single_Tap_Detection+0x98>
  {
    return COMPONENT_ERROR;
 800d33c:	2301      	movs	r3, #1
 800d33e:	e000      	b.n	800d342 <LSM6DSM_X_Disable_Single_Tap_Detection+0x9a>
  }
  
  return COMPONENT_OK;
 800d340:	2300      	movs	r3, #0
}
 800d342:	4618      	mov	r0, r3
 800d344:	3708      	adds	r7, #8
 800d346:	46bd      	mov	sp, r7
 800d348:	bd80      	pop	{r7, pc}

0800d34a <LSM6DSM_X_Get_Single_Tap_Detection_Status>:
 * @param status the pointer to the single tap detection status: 0 means no single tap detected, 1 means single tap detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_Single_Tap_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800d34a:	b580      	push	{r7, lr}
 800d34c:	b084      	sub	sp, #16
 800d34e:	af00      	add	r7, sp, #0
 800d350:	6078      	str	r0, [r7, #4]
 800d352:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_SINGLE_TAP_EV_STATUS_t tap_status;
  
  if ( LSM6DSM_ACC_GYRO_R_SINGLE_TAP_EV_STATUS( (void *)handle, &tap_status ) == MEMS_ERROR )
 800d354:	f107 030f 	add.w	r3, r7, #15
 800d358:	4619      	mov	r1, r3
 800d35a:	6878      	ldr	r0, [r7, #4]
 800d35c:	f7fd fb6a 	bl	800aa34 <LSM6DSM_ACC_GYRO_R_SINGLE_TAP_EV_STATUS>
 800d360:	4603      	mov	r3, r0
 800d362:	2b00      	cmp	r3, #0
 800d364:	d101      	bne.n	800d36a <LSM6DSM_X_Get_Single_Tap_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800d366:	2301      	movs	r3, #1
 800d368:	e00f      	b.n	800d38a <LSM6DSM_X_Get_Single_Tap_Detection_Status+0x40>
  }
  
  switch( tap_status )
 800d36a:	7bfb      	ldrb	r3, [r7, #15]
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d005      	beq.n	800d37c <LSM6DSM_X_Get_Single_Tap_Detection_Status+0x32>
 800d370:	2b20      	cmp	r3, #32
 800d372:	d107      	bne.n	800d384 <LSM6DSM_X_Get_Single_Tap_Detection_Status+0x3a>
  {
    case LSM6DSM_ACC_GYRO_SINGLE_TAP_EV_STATUS_DETECTED:
      *status = 1;
 800d374:	683b      	ldr	r3, [r7, #0]
 800d376:	2201      	movs	r2, #1
 800d378:	701a      	strb	r2, [r3, #0]
      break;
 800d37a:	e005      	b.n	800d388 <LSM6DSM_X_Get_Single_Tap_Detection_Status+0x3e>
     
    case LSM6DSM_ACC_GYRO_SINGLE_TAP_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800d37c:	683b      	ldr	r3, [r7, #0]
 800d37e:	2200      	movs	r2, #0
 800d380:	701a      	strb	r2, [r3, #0]
      break;
 800d382:	e001      	b.n	800d388 <LSM6DSM_X_Get_Single_Tap_Detection_Status+0x3e>
      
    default:
      return COMPONENT_ERROR;
 800d384:	2301      	movs	r3, #1
 800d386:	e000      	b.n	800d38a <LSM6DSM_X_Get_Single_Tap_Detection_Status+0x40>
  }
  
  return COMPONENT_OK;
 800d388:	2300      	movs	r3, #0
}
 800d38a:	4618      	mov	r0, r3
 800d38c:	3710      	adds	r7, #16
 800d38e:	46bd      	mov	sp, r7
 800d390:	bd80      	pop	{r7, pc}
	...

0800d394 <LSM6DSM_X_Enable_Double_Tap_Detection>:
 * @note  This function sets the LSM6DSM accelerometer ODR to 416Hz and the LSM6DSM accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Enable_Double_Tap_Detection( DrvContextTypeDef *handle )
{
 800d394:	b580      	push	{r7, lr}
 800d396:	b082      	sub	sp, #8
 800d398:	af00      	add	r7, sp, #0
 800d39a:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSM_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800d39c:	ed9f 0a38 	vldr	s0, [pc, #224]	@ 800d480 <LSM6DSM_X_Enable_Double_Tap_Detection+0xec>
 800d3a0:	6878      	ldr	r0, [r7, #4]
 800d3a2:	f7fe fc24 	bl	800bbee <LSM6DSM_X_Set_ODR_Value>
 800d3a6:	4603      	mov	r3, r0
 800d3a8:	2b01      	cmp	r3, #1
 800d3aa:	d101      	bne.n	800d3b0 <LSM6DSM_X_Enable_Double_Tap_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800d3ac:	2301      	movs	r3, #1
 800d3ae:	e063      	b.n	800d478 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  /* Full scale selection */
  if ( LSM6DSM_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSM_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800d3b0:	2100      	movs	r1, #0
 800d3b2:	6878      	ldr	r0, [r7, #4]
 800d3b4:	f7fd f856 	bl	800a464 <LSM6DSM_ACC_GYRO_W_FS_XL>
 800d3b8:	4603      	mov	r3, r0
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d101      	bne.n	800d3c2 <LSM6DSM_X_Enable_Double_Tap_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800d3be:	2301      	movs	r3, #1
 800d3c0:	e05a      	b.n	800d478 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  /* Enable X direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_X_EN_ENABLED ) == MEMS_ERROR )
 800d3c2:	2108      	movs	r1, #8
 800d3c4:	6878      	ldr	r0, [r7, #4]
 800d3c6:	f7fd fcd1 	bl	800ad6c <LSM6DSM_ACC_GYRO_W_TAP_X_EN>
 800d3ca:	4603      	mov	r3, r0
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d101      	bne.n	800d3d4 <LSM6DSM_X_Enable_Double_Tap_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800d3d0:	2301      	movs	r3, #1
 800d3d2:	e051      	b.n	800d478 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  /* Enable Y direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_Y_EN_ENABLED ) == MEMS_ERROR )
 800d3d4:	2104      	movs	r1, #4
 800d3d6:	6878      	ldr	r0, [r7, #4]
 800d3d8:	f7fd fc9c 	bl	800ad14 <LSM6DSM_ACC_GYRO_W_TAP_Y_EN>
 800d3dc:	4603      	mov	r3, r0
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d101      	bne.n	800d3e6 <LSM6DSM_X_Enable_Double_Tap_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800d3e2:	2301      	movs	r3, #1
 800d3e4:	e048      	b.n	800d478 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  /* Enable Z direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_Z_EN_ENABLED ) == MEMS_ERROR )
 800d3e6:	2102      	movs	r1, #2
 800d3e8:	6878      	ldr	r0, [r7, #4]
 800d3ea:	f7fd fc67 	bl	800acbc <LSM6DSM_ACC_GYRO_W_TAP_Z_EN>
 800d3ee:	4603      	mov	r3, r0
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d101      	bne.n	800d3f8 <LSM6DSM_X_Enable_Double_Tap_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800d3f4:	2301      	movs	r3, #1
 800d3f6:	e03f      	b.n	800d478 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  /* Set tap threshold. */
  if ( LSM6DSM_X_Set_Tap_Threshold( handle, LSM6DSM_TAP_THRESHOLD_MID_LOW ) == COMPONENT_ERROR )
 800d3f8:	2108      	movs	r1, #8
 800d3fa:	6878      	ldr	r0, [r7, #4]
 800d3fc:	f000 f8c9 	bl	800d592 <LSM6DSM_X_Set_Tap_Threshold>
 800d400:	4603      	mov	r3, r0
 800d402:	2b01      	cmp	r3, #1
 800d404:	d101      	bne.n	800d40a <LSM6DSM_X_Enable_Double_Tap_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800d406:	2301      	movs	r3, #1
 800d408:	e036      	b.n	800d478 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  /* Set tap shock time window. */
  if ( LSM6DSM_X_Set_Tap_Shock_Time( handle, LSM6DSM_TAP_SHOCK_TIME_HIGH ) == COMPONENT_ERROR )
 800d40a:	2103      	movs	r1, #3
 800d40c:	6878      	ldr	r0, [r7, #4]
 800d40e:	f000 f8d5 	bl	800d5bc <LSM6DSM_X_Set_Tap_Shock_Time>
 800d412:	4603      	mov	r3, r0
 800d414:	2b01      	cmp	r3, #1
 800d416:	d101      	bne.n	800d41c <LSM6DSM_X_Enable_Double_Tap_Detection+0x88>
  {
    return COMPONENT_ERROR;
 800d418:	2301      	movs	r3, #1
 800d41a:	e02d      	b.n	800d478 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  /* Set tap quiet time window. */
  if ( LSM6DSM_X_Set_Tap_Quiet_Time( handle, LSM6DSM_TAP_QUIET_TIME_HIGH ) == COMPONENT_ERROR )
 800d41c:	2103      	movs	r1, #3
 800d41e:	6878      	ldr	r0, [r7, #4]
 800d420:	f000 f8e1 	bl	800d5e6 <LSM6DSM_X_Set_Tap_Quiet_Time>
 800d424:	4603      	mov	r3, r0
 800d426:	2b01      	cmp	r3, #1
 800d428:	d101      	bne.n	800d42e <LSM6DSM_X_Enable_Double_Tap_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 800d42a:	2301      	movs	r3, #1
 800d42c:	e024      	b.n	800d478 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  /* Set tap duration time window. */
  if ( LSM6DSM_X_Set_Tap_Duration_Time( handle, LSM6DSM_TAP_DURATION_TIME_MID ) == COMPONENT_ERROR )
 800d42e:	2108      	movs	r1, #8
 800d430:	6878      	ldr	r0, [r7, #4]
 800d432:	f000 f8ed 	bl	800d610 <LSM6DSM_X_Set_Tap_Duration_Time>
 800d436:	4603      	mov	r3, r0
 800d438:	2b01      	cmp	r3, #1
 800d43a:	d101      	bne.n	800d440 <LSM6DSM_X_Enable_Double_Tap_Detection+0xac>
  {
    return COMPONENT_ERROR;
 800d43c:	2301      	movs	r3, #1
 800d43e:	e01b      	b.n	800d478 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  /* Single and double tap enabled. */
  if ( LSM6DSM_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV( (void *)handle, LSM6DSM_ACC_GYRO_SINGLE_DOUBLE_TAP_DOUBLE_TAP ) == MEMS_ERROR )
 800d440:	2180      	movs	r1, #128	@ 0x80
 800d442:	6878      	ldr	r0, [r7, #4]
 800d444:	f7fd fe0c 	bl	800b060 <LSM6DSM_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>
 800d448:	4603      	mov	r3, r0
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d101      	bne.n	800d452 <LSM6DSM_X_Enable_Double_Tap_Detection+0xbe>
  {
    return COMPONENT_ERROR;
 800d44e:	2301      	movs	r3, #1
 800d450:	e012      	b.n	800d478 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  /* Enable basic Interrupts */
  if ( LSM6DSM_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSM_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800d452:	2180      	movs	r1, #128	@ 0x80
 800d454:	6878      	ldr	r0, [r7, #4]
 800d456:	f7fd fcb5 	bl	800adc4 <LSM6DSM_ACC_GYRO_W_BASIC_INT>
 800d45a:	4603      	mov	r3, r0
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d101      	bne.n	800d464 <LSM6DSM_X_Enable_Double_Tap_Detection+0xd0>
  {
    return COMPONENT_ERROR;
 800d460:	2301      	movs	r3, #1
 800d462:	e009      	b.n	800d478 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  /* Enable double tap interrupt on INT2 pin. */
  if ( LSM6DSM_ACC_GYRO_W_TapEvOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_TAP_ENABLED ) == MEMS_ERROR )
 800d464:	2108      	movs	r1, #8
 800d466:	6878      	ldr	r0, [r7, #4]
 800d468:	f7fd ff9e 	bl	800b3a8 <LSM6DSM_ACC_GYRO_W_TapEvOnInt2>
 800d46c:	4603      	mov	r3, r0
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d101      	bne.n	800d476 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe2>
  {
    return COMPONENT_ERROR;
 800d472:	2301      	movs	r3, #1
 800d474:	e000      	b.n	800d478 <LSM6DSM_X_Enable_Double_Tap_Detection+0xe4>
  }
  
  return COMPONENT_OK;
 800d476:	2300      	movs	r3, #0
}
 800d478:	4618      	mov	r0, r3
 800d47a:	3708      	adds	r7, #8
 800d47c:	46bd      	mov	sp, r7
 800d47e:	bd80      	pop	{r7, pc}
 800d480:	43d00000 	.word	0x43d00000

0800d484 <LSM6DSM_X_Disable_Double_Tap_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Disable_Double_Tap_Detection( DrvContextTypeDef *handle )
{
 800d484:	b580      	push	{r7, lr}
 800d486:	b082      	sub	sp, #8
 800d488:	af00      	add	r7, sp, #0
 800d48a:	6078      	str	r0, [r7, #4]

  /* Disable double tap interrupt on INT2 pin. */
  if ( LSM6DSM_ACC_GYRO_W_TapEvOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_TAP_DISABLED ) == MEMS_ERROR )
 800d48c:	2100      	movs	r1, #0
 800d48e:	6878      	ldr	r0, [r7, #4]
 800d490:	f7fd ff8a 	bl	800b3a8 <LSM6DSM_ACC_GYRO_W_TapEvOnInt2>
 800d494:	4603      	mov	r3, r0
 800d496:	2b00      	cmp	r3, #0
 800d498:	d101      	bne.n	800d49e <LSM6DSM_X_Disable_Double_Tap_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800d49a:	2301      	movs	r3, #1
 800d49c:	e051      	b.n	800d542 <LSM6DSM_X_Disable_Double_Tap_Detection+0xbe>
  }
  
  /* Disable basic Interrupts */
  if ( LSM6DSM_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSM_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800d49e:	2100      	movs	r1, #0
 800d4a0:	6878      	ldr	r0, [r7, #4]
 800d4a2:	f7fd fc8f 	bl	800adc4 <LSM6DSM_ACC_GYRO_W_BASIC_INT>
 800d4a6:	4603      	mov	r3, r0
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d101      	bne.n	800d4b0 <LSM6DSM_X_Disable_Double_Tap_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800d4ac:	2301      	movs	r3, #1
 800d4ae:	e048      	b.n	800d542 <LSM6DSM_X_Disable_Double_Tap_Detection+0xbe>
  }
  
  /* Reset tap threshold. */
  if ( LSM6DSM_X_Set_Tap_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 800d4b0:	2100      	movs	r1, #0
 800d4b2:	6878      	ldr	r0, [r7, #4]
 800d4b4:	f000 f86d 	bl	800d592 <LSM6DSM_X_Set_Tap_Threshold>
 800d4b8:	4603      	mov	r3, r0
 800d4ba:	2b01      	cmp	r3, #1
 800d4bc:	d101      	bne.n	800d4c2 <LSM6DSM_X_Disable_Double_Tap_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800d4be:	2301      	movs	r3, #1
 800d4c0:	e03f      	b.n	800d542 <LSM6DSM_X_Disable_Double_Tap_Detection+0xbe>
  }
  
  /* Reset tap shock time window. */
  if ( LSM6DSM_X_Set_Tap_Shock_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800d4c2:	2100      	movs	r1, #0
 800d4c4:	6878      	ldr	r0, [r7, #4]
 800d4c6:	f000 f879 	bl	800d5bc <LSM6DSM_X_Set_Tap_Shock_Time>
 800d4ca:	4603      	mov	r3, r0
 800d4cc:	2b01      	cmp	r3, #1
 800d4ce:	d101      	bne.n	800d4d4 <LSM6DSM_X_Disable_Double_Tap_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800d4d0:	2301      	movs	r3, #1
 800d4d2:	e036      	b.n	800d542 <LSM6DSM_X_Disable_Double_Tap_Detection+0xbe>
  }
  
  /* Reset tap quiet time window. */
  if ( LSM6DSM_X_Set_Tap_Quiet_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800d4d4:	2100      	movs	r1, #0
 800d4d6:	6878      	ldr	r0, [r7, #4]
 800d4d8:	f000 f885 	bl	800d5e6 <LSM6DSM_X_Set_Tap_Quiet_Time>
 800d4dc:	4603      	mov	r3, r0
 800d4de:	2b01      	cmp	r3, #1
 800d4e0:	d101      	bne.n	800d4e6 <LSM6DSM_X_Disable_Double_Tap_Detection+0x62>
  {
    return COMPONENT_ERROR;
 800d4e2:	2301      	movs	r3, #1
 800d4e4:	e02d      	b.n	800d542 <LSM6DSM_X_Disable_Double_Tap_Detection+0xbe>
  }
  
  /* Reset tap duration time window. */
  if ( LSM6DSM_X_Set_Tap_Duration_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800d4e6:	2100      	movs	r1, #0
 800d4e8:	6878      	ldr	r0, [r7, #4]
 800d4ea:	f000 f891 	bl	800d610 <LSM6DSM_X_Set_Tap_Duration_Time>
 800d4ee:	4603      	mov	r3, r0
 800d4f0:	2b01      	cmp	r3, #1
 800d4f2:	d101      	bne.n	800d4f8 <LSM6DSM_X_Disable_Double_Tap_Detection+0x74>
  {
    return COMPONENT_ERROR;
 800d4f4:	2301      	movs	r3, #1
 800d4f6:	e024      	b.n	800d542 <LSM6DSM_X_Disable_Double_Tap_Detection+0xbe>
  }
  
  /* Only single tap enabled. */
  if ( LSM6DSM_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV( (void *)handle, LSM6DSM_ACC_GYRO_SINGLE_DOUBLE_TAP_SINGLE_TAP ) == MEMS_ERROR )
 800d4f8:	2100      	movs	r1, #0
 800d4fa:	6878      	ldr	r0, [r7, #4]
 800d4fc:	f7fd fdb0 	bl	800b060 <LSM6DSM_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>
 800d500:	4603      	mov	r3, r0
 800d502:	2b00      	cmp	r3, #0
 800d504:	d101      	bne.n	800d50a <LSM6DSM_X_Disable_Double_Tap_Detection+0x86>
  {
    return COMPONENT_ERROR;
 800d506:	2301      	movs	r3, #1
 800d508:	e01b      	b.n	800d542 <LSM6DSM_X_Disable_Double_Tap_Detection+0xbe>
  }
  
  /* Disable Z direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_Z_EN_DISABLED ) == MEMS_ERROR )
 800d50a:	2100      	movs	r1, #0
 800d50c:	6878      	ldr	r0, [r7, #4]
 800d50e:	f7fd fbd5 	bl	800acbc <LSM6DSM_ACC_GYRO_W_TAP_Z_EN>
 800d512:	4603      	mov	r3, r0
 800d514:	2b00      	cmp	r3, #0
 800d516:	d101      	bne.n	800d51c <LSM6DSM_X_Disable_Double_Tap_Detection+0x98>
  {
    return COMPONENT_ERROR;
 800d518:	2301      	movs	r3, #1
 800d51a:	e012      	b.n	800d542 <LSM6DSM_X_Disable_Double_Tap_Detection+0xbe>
  }
  
  /* Disable Y direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_Y_EN_DISABLED ) == MEMS_ERROR )
 800d51c:	2100      	movs	r1, #0
 800d51e:	6878      	ldr	r0, [r7, #4]
 800d520:	f7fd fbf8 	bl	800ad14 <LSM6DSM_ACC_GYRO_W_TAP_Y_EN>
 800d524:	4603      	mov	r3, r0
 800d526:	2b00      	cmp	r3, #0
 800d528:	d101      	bne.n	800d52e <LSM6DSM_X_Disable_Double_Tap_Detection+0xaa>
  {
    return COMPONENT_ERROR;
 800d52a:	2301      	movs	r3, #1
 800d52c:	e009      	b.n	800d542 <LSM6DSM_X_Disable_Double_Tap_Detection+0xbe>
  }
  
  /* Disable X direction in tap recognition. */
  if ( LSM6DSM_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSM_ACC_GYRO_TAP_X_EN_DISABLED ) == MEMS_ERROR )
 800d52e:	2100      	movs	r1, #0
 800d530:	6878      	ldr	r0, [r7, #4]
 800d532:	f7fd fc1b 	bl	800ad6c <LSM6DSM_ACC_GYRO_W_TAP_X_EN>
 800d536:	4603      	mov	r3, r0
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d101      	bne.n	800d540 <LSM6DSM_X_Disable_Double_Tap_Detection+0xbc>
  {
    return COMPONENT_ERROR;
 800d53c:	2301      	movs	r3, #1
 800d53e:	e000      	b.n	800d542 <LSM6DSM_X_Disable_Double_Tap_Detection+0xbe>
  }
  
  return COMPONENT_OK;
 800d540:	2300      	movs	r3, #0
}
 800d542:	4618      	mov	r0, r3
 800d544:	3708      	adds	r7, #8
 800d546:	46bd      	mov	sp, r7
 800d548:	bd80      	pop	{r7, pc}

0800d54a <LSM6DSM_X_Get_Double_Tap_Detection_Status>:
 * @param status the pointer to the double tap detection status: 0 means no double tap detected, 1 means double tap detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_Double_Tap_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800d54a:	b580      	push	{r7, lr}
 800d54c:	b084      	sub	sp, #16
 800d54e:	af00      	add	r7, sp, #0
 800d550:	6078      	str	r0, [r7, #4]
 800d552:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t tap_status;
  
  if ( LSM6DSM_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS( (void *)handle, &tap_status ) == MEMS_ERROR )
 800d554:	f107 030f 	add.w	r3, r7, #15
 800d558:	4619      	mov	r1, r3
 800d55a:	6878      	ldr	r0, [r7, #4]
 800d55c:	f7fd fa4f 	bl	800a9fe <LSM6DSM_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS>
 800d560:	4603      	mov	r3, r0
 800d562:	2b00      	cmp	r3, #0
 800d564:	d101      	bne.n	800d56a <LSM6DSM_X_Get_Double_Tap_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800d566:	2301      	movs	r3, #1
 800d568:	e00f      	b.n	800d58a <LSM6DSM_X_Get_Double_Tap_Detection_Status+0x40>
  }
  
  switch( tap_status )
 800d56a:	7bfb      	ldrb	r3, [r7, #15]
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d005      	beq.n	800d57c <LSM6DSM_X_Get_Double_Tap_Detection_Status+0x32>
 800d570:	2b10      	cmp	r3, #16
 800d572:	d107      	bne.n	800d584 <LSM6DSM_X_Get_Double_Tap_Detection_Status+0x3a>
  {
    case LSM6DSM_ACC_GYRO_DOUBLE_TAP_EV_STATUS_DETECTED:
      *status = 1;
 800d574:	683b      	ldr	r3, [r7, #0]
 800d576:	2201      	movs	r2, #1
 800d578:	701a      	strb	r2, [r3, #0]
      break;
 800d57a:	e005      	b.n	800d588 <LSM6DSM_X_Get_Double_Tap_Detection_Status+0x3e>
      
    case LSM6DSM_ACC_GYRO_DOUBLE_TAP_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800d57c:	683b      	ldr	r3, [r7, #0]
 800d57e:	2200      	movs	r2, #0
 800d580:	701a      	strb	r2, [r3, #0]
      break;
 800d582:	e001      	b.n	800d588 <LSM6DSM_X_Get_Double_Tap_Detection_Status+0x3e>
      
    default:
      return COMPONENT_ERROR;
 800d584:	2301      	movs	r3, #1
 800d586:	e000      	b.n	800d58a <LSM6DSM_X_Get_Double_Tap_Detection_Status+0x40>
  }
  
  return COMPONENT_OK;
 800d588:	2300      	movs	r3, #0
}
 800d58a:	4618      	mov	r0, r3
 800d58c:	3710      	adds	r7, #16
 800d58e:	46bd      	mov	sp, r7
 800d590:	bd80      	pop	{r7, pc}

0800d592 <LSM6DSM_X_Set_Tap_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_Tap_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800d592:	b580      	push	{r7, lr}
 800d594:	b082      	sub	sp, #8
 800d596:	af00      	add	r7, sp, #0
 800d598:	6078      	str	r0, [r7, #4]
 800d59a:	460b      	mov	r3, r1
 800d59c:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSM_ACC_GYRO_W_TAP_THS( (void *)handle, thr ) == MEMS_ERROR )
 800d59e:	78fb      	ldrb	r3, [r7, #3]
 800d5a0:	4619      	mov	r1, r3
 800d5a2:	6878      	ldr	r0, [r7, #4]
 800d5a4:	f7fd fc3a 	bl	800ae1c <LSM6DSM_ACC_GYRO_W_TAP_THS>
 800d5a8:	4603      	mov	r3, r0
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d101      	bne.n	800d5b2 <LSM6DSM_X_Set_Tap_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800d5ae:	2301      	movs	r3, #1
 800d5b0:	e000      	b.n	800d5b4 <LSM6DSM_X_Set_Tap_Threshold+0x22>
  }
  
  return COMPONENT_OK;
 800d5b2:	2300      	movs	r3, #0
}
 800d5b4:	4618      	mov	r0, r3
 800d5b6:	3708      	adds	r7, #8
 800d5b8:	46bd      	mov	sp, r7
 800d5ba:	bd80      	pop	{r7, pc}

0800d5bc <LSM6DSM_X_Set_Tap_Shock_Time>:
 * @param time the shock time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_Tap_Shock_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800d5bc:	b580      	push	{r7, lr}
 800d5be:	b082      	sub	sp, #8
 800d5c0:	af00      	add	r7, sp, #0
 800d5c2:	6078      	str	r0, [r7, #4]
 800d5c4:	460b      	mov	r3, r1
 800d5c6:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSM_ACC_GYRO_W_SHOCK_Duration( (void *)handle, time ) == MEMS_ERROR )
 800d5c8:	78fb      	ldrb	r3, [r7, #3]
 800d5ca:	4619      	mov	r1, r3
 800d5cc:	6878      	ldr	r0, [r7, #4]
 800d5ce:	f7fd fc81 	bl	800aed4 <LSM6DSM_ACC_GYRO_W_SHOCK_Duration>
 800d5d2:	4603      	mov	r3, r0
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d101      	bne.n	800d5dc <LSM6DSM_X_Set_Tap_Shock_Time+0x20>
  {
    return COMPONENT_ERROR;
 800d5d8:	2301      	movs	r3, #1
 800d5da:	e000      	b.n	800d5de <LSM6DSM_X_Set_Tap_Shock_Time+0x22>
  }
  
  return COMPONENT_OK;
 800d5dc:	2300      	movs	r3, #0
}
 800d5de:	4618      	mov	r0, r3
 800d5e0:	3708      	adds	r7, #8
 800d5e2:	46bd      	mov	sp, r7
 800d5e4:	bd80      	pop	{r7, pc}

0800d5e6 <LSM6DSM_X_Set_Tap_Quiet_Time>:
 * @param time the quiet time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_Tap_Quiet_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800d5e6:	b580      	push	{r7, lr}
 800d5e8:	b082      	sub	sp, #8
 800d5ea:	af00      	add	r7, sp, #0
 800d5ec:	6078      	str	r0, [r7, #4]
 800d5ee:	460b      	mov	r3, r1
 800d5f0:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSM_ACC_GYRO_W_QUIET_Duration( (void *)handle, time ) == MEMS_ERROR )
 800d5f2:	78fb      	ldrb	r3, [r7, #3]
 800d5f4:	4619      	mov	r1, r3
 800d5f6:	6878      	ldr	r0, [r7, #4]
 800d5f8:	f7fd fc9c 	bl	800af34 <LSM6DSM_ACC_GYRO_W_QUIET_Duration>
 800d5fc:	4603      	mov	r3, r0
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d101      	bne.n	800d606 <LSM6DSM_X_Set_Tap_Quiet_Time+0x20>
  {
    return COMPONENT_ERROR;
 800d602:	2301      	movs	r3, #1
 800d604:	e000      	b.n	800d608 <LSM6DSM_X_Set_Tap_Quiet_Time+0x22>
  }
  
  return COMPONENT_OK;
 800d606:	2300      	movs	r3, #0
}
 800d608:	4618      	mov	r0, r3
 800d60a:	3708      	adds	r7, #8
 800d60c:	46bd      	mov	sp, r7
 800d60e:	bd80      	pop	{r7, pc}

0800d610 <LSM6DSM_X_Set_Tap_Duration_Time>:
 * @param time the duration of the time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Set_Tap_Duration_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800d610:	b580      	push	{r7, lr}
 800d612:	b082      	sub	sp, #8
 800d614:	af00      	add	r7, sp, #0
 800d616:	6078      	str	r0, [r7, #4]
 800d618:	460b      	mov	r3, r1
 800d61a:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSM_ACC_GYRO_W_DUR( (void *)handle, time ) == MEMS_ERROR )
 800d61c:	78fb      	ldrb	r3, [r7, #3]
 800d61e:	4619      	mov	r1, r3
 800d620:	6878      	ldr	r0, [r7, #4]
 800d622:	f7fd fcba 	bl	800af9a <LSM6DSM_ACC_GYRO_W_DUR>
 800d626:	4603      	mov	r3, r0
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d101      	bne.n	800d630 <LSM6DSM_X_Set_Tap_Duration_Time+0x20>
  {
    return COMPONENT_ERROR;
 800d62c:	2301      	movs	r3, #1
 800d62e:	e000      	b.n	800d632 <LSM6DSM_X_Set_Tap_Duration_Time+0x22>
  }
  
  return COMPONENT_OK;
 800d630:	2300      	movs	r3, #0
}
 800d632:	4618      	mov	r0, r3
 800d634:	3708      	adds	r7, #8
 800d636:	46bd      	mov	sp, r7
 800d638:	bd80      	pop	{r7, pc}
	...

0800d63c <LSM6DSM_X_Enable_6D_Orientation>:
 * @note  This function sets the LSM6DSM accelerometer ODR to 416Hz and the LSM6DSM accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Enable_6D_Orientation( DrvContextTypeDef *handle )
{
 800d63c:	b580      	push	{r7, lr}
 800d63e:	b082      	sub	sp, #8
 800d640:	af00      	add	r7, sp, #0
 800d642:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSM_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800d644:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 800d6ac <LSM6DSM_X_Enable_6D_Orientation+0x70>
 800d648:	6878      	ldr	r0, [r7, #4]
 800d64a:	f7fe fad0 	bl	800bbee <LSM6DSM_X_Set_ODR_Value>
 800d64e:	4603      	mov	r3, r0
 800d650:	2b01      	cmp	r3, #1
 800d652:	d101      	bne.n	800d658 <LSM6DSM_X_Enable_6D_Orientation+0x1c>
  {
    return COMPONENT_ERROR;
 800d654:	2301      	movs	r3, #1
 800d656:	e024      	b.n	800d6a2 <LSM6DSM_X_Enable_6D_Orientation+0x66>
  }
  
  /* Full scale selection. */
  if ( LSM6DSM_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSM_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800d658:	2100      	movs	r1, #0
 800d65a:	6878      	ldr	r0, [r7, #4]
 800d65c:	f7fc ff02 	bl	800a464 <LSM6DSM_ACC_GYRO_W_FS_XL>
 800d660:	4603      	mov	r3, r0
 800d662:	2b00      	cmp	r3, #0
 800d664:	d101      	bne.n	800d66a <LSM6DSM_X_Enable_6D_Orientation+0x2e>
  {
    return COMPONENT_ERROR;
 800d666:	2301      	movs	r3, #1
 800d668:	e01b      	b.n	800d6a2 <LSM6DSM_X_Enable_6D_Orientation+0x66>
  }
  
  /* Set 6D threshold. */
  if ( LSM6DSM_ACC_GYRO_W_SIXD_THS( (void *)handle, LSM6DSM_ACC_GYRO_SIXD_THS_60_degree ) == MEMS_ERROR )
 800d66a:	2140      	movs	r1, #64	@ 0x40
 800d66c:	6878      	ldr	r0, [r7, #4]
 800d66e:	f7fd fc05 	bl	800ae7c <LSM6DSM_ACC_GYRO_W_SIXD_THS>
 800d672:	4603      	mov	r3, r0
 800d674:	2b00      	cmp	r3, #0
 800d676:	d101      	bne.n	800d67c <LSM6DSM_X_Enable_6D_Orientation+0x40>
  {
    return COMPONENT_ERROR;
 800d678:	2301      	movs	r3, #1
 800d67a:	e012      	b.n	800d6a2 <LSM6DSM_X_Enable_6D_Orientation+0x66>
  }
  
  /* Enable basic Interrupts */
  if ( LSM6DSM_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSM_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800d67c:	2180      	movs	r1, #128	@ 0x80
 800d67e:	6878      	ldr	r0, [r7, #4]
 800d680:	f7fd fba0 	bl	800adc4 <LSM6DSM_ACC_GYRO_W_BASIC_INT>
 800d684:	4603      	mov	r3, r0
 800d686:	2b00      	cmp	r3, #0
 800d688:	d101      	bne.n	800d68e <LSM6DSM_X_Enable_6D_Orientation+0x52>
  {
    return COMPONENT_ERROR;
 800d68a:	2301      	movs	r3, #1
 800d68c:	e009      	b.n	800d6a2 <LSM6DSM_X_Enable_6D_Orientation+0x66>
  }
  
  /* INT2_6D setting. */
  if ( LSM6DSM_ACC_GYRO_W_6DEvOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_6D_ENABLED ) == MEMS_ERROR )
 800d68e:	2104      	movs	r1, #4
 800d690:	6878      	ldr	r0, [r7, #4]
 800d692:	f7fd fe5d 	bl	800b350 <LSM6DSM_ACC_GYRO_W_6DEvOnInt2>
 800d696:	4603      	mov	r3, r0
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d101      	bne.n	800d6a0 <LSM6DSM_X_Enable_6D_Orientation+0x64>
  {
    return COMPONENT_ERROR;
 800d69c:	2301      	movs	r3, #1
 800d69e:	e000      	b.n	800d6a2 <LSM6DSM_X_Enable_6D_Orientation+0x66>
  }
  
  return COMPONENT_OK;
 800d6a0:	2300      	movs	r3, #0
}
 800d6a2:	4618      	mov	r0, r3
 800d6a4:	3708      	adds	r7, #8
 800d6a6:	46bd      	mov	sp, r7
 800d6a8:	bd80      	pop	{r7, pc}
 800d6aa:	bf00      	nop
 800d6ac:	43d00000 	.word	0x43d00000

0800d6b0 <LSM6DSM_X_Disable_6D_Orientation>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Disable_6D_Orientation( DrvContextTypeDef *handle )
{
 800d6b0:	b580      	push	{r7, lr}
 800d6b2:	b082      	sub	sp, #8
 800d6b4:	af00      	add	r7, sp, #0
 800d6b6:	6078      	str	r0, [r7, #4]

  /* INT2_6D setting. */
  if ( LSM6DSM_ACC_GYRO_W_6DEvOnInt2( (void *)handle, LSM6DSM_ACC_GYRO_INT2_6D_DISABLED ) == MEMS_ERROR )
 800d6b8:	2100      	movs	r1, #0
 800d6ba:	6878      	ldr	r0, [r7, #4]
 800d6bc:	f7fd fe48 	bl	800b350 <LSM6DSM_ACC_GYRO_W_6DEvOnInt2>
 800d6c0:	4603      	mov	r3, r0
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d101      	bne.n	800d6ca <LSM6DSM_X_Disable_6D_Orientation+0x1a>
  {
    return COMPONENT_ERROR;
 800d6c6:	2301      	movs	r3, #1
 800d6c8:	e012      	b.n	800d6f0 <LSM6DSM_X_Disable_6D_Orientation+0x40>
  }
  
  /* Disable basic Interrupts */
  if ( LSM6DSM_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSM_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800d6ca:	2100      	movs	r1, #0
 800d6cc:	6878      	ldr	r0, [r7, #4]
 800d6ce:	f7fd fb79 	bl	800adc4 <LSM6DSM_ACC_GYRO_W_BASIC_INT>
 800d6d2:	4603      	mov	r3, r0
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d101      	bne.n	800d6dc <LSM6DSM_X_Disable_6D_Orientation+0x2c>
  {
    return COMPONENT_ERROR;
 800d6d8:	2301      	movs	r3, #1
 800d6da:	e009      	b.n	800d6f0 <LSM6DSM_X_Disable_6D_Orientation+0x40>
  }
  
  /* Reset 6D threshold. */
  if ( LSM6DSM_ACC_GYRO_W_SIXD_THS( (void *)handle, LSM6DSM_ACC_GYRO_SIXD_THS_80_degree ) == MEMS_ERROR )
 800d6dc:	2100      	movs	r1, #0
 800d6de:	6878      	ldr	r0, [r7, #4]
 800d6e0:	f7fd fbcc 	bl	800ae7c <LSM6DSM_ACC_GYRO_W_SIXD_THS>
 800d6e4:	4603      	mov	r3, r0
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d101      	bne.n	800d6ee <LSM6DSM_X_Disable_6D_Orientation+0x3e>
  {
    return COMPONENT_ERROR;
 800d6ea:	2301      	movs	r3, #1
 800d6ec:	e000      	b.n	800d6f0 <LSM6DSM_X_Disable_6D_Orientation+0x40>
  }
  
  return COMPONENT_OK;
 800d6ee:	2300      	movs	r3, #0
}
 800d6f0:	4618      	mov	r0, r3
 800d6f2:	3708      	adds	r7, #8
 800d6f4:	46bd      	mov	sp, r7
 800d6f6:	bd80      	pop	{r7, pc}

0800d6f8 <LSM6DSM_X_Get_6D_Orientation_Status>:
 * @param status the pointer to the status of the 6D orientation detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_6D_Orientation_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	b084      	sub	sp, #16
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	6078      	str	r0, [r7, #4]
 800d700:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_D6D_EV_STATUS_t status_raw;
  
  if ( LSM6DSM_ACC_GYRO_R_D6D_EV_STATUS( (void *)handle, &status_raw ) == MEMS_ERROR )
 800d702:	f107 030f 	add.w	r3, r7, #15
 800d706:	4619      	mov	r1, r3
 800d708:	6878      	ldr	r0, [r7, #4]
 800d70a:	f7fd fa50 	bl	800abae <LSM6DSM_ACC_GYRO_R_D6D_EV_STATUS>
 800d70e:	4603      	mov	r3, r0
 800d710:	2b00      	cmp	r3, #0
 800d712:	d101      	bne.n	800d718 <LSM6DSM_X_Get_6D_Orientation_Status+0x20>
  {
    return COMPONENT_ERROR;
 800d714:	2301      	movs	r3, #1
 800d716:	e00f      	b.n	800d738 <LSM6DSM_X_Get_6D_Orientation_Status+0x40>
  }
  
  switch( status_raw )
 800d718:	7bfb      	ldrb	r3, [r7, #15]
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d005      	beq.n	800d72a <LSM6DSM_X_Get_6D_Orientation_Status+0x32>
 800d71e:	2b40      	cmp	r3, #64	@ 0x40
 800d720:	d107      	bne.n	800d732 <LSM6DSM_X_Get_6D_Orientation_Status+0x3a>
  {
    case LSM6DSM_ACC_GYRO_D6D_EV_STATUS_DETECTED:
      *status = 1;
 800d722:	683b      	ldr	r3, [r7, #0]
 800d724:	2201      	movs	r2, #1
 800d726:	701a      	strb	r2, [r3, #0]
      break;
 800d728:	e005      	b.n	800d736 <LSM6DSM_X_Get_6D_Orientation_Status+0x3e>
    case LSM6DSM_ACC_GYRO_D6D_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800d72a:	683b      	ldr	r3, [r7, #0]
 800d72c:	2200      	movs	r2, #0
 800d72e:	701a      	strb	r2, [r3, #0]
      break;
 800d730:	e001      	b.n	800d736 <LSM6DSM_X_Get_6D_Orientation_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800d732:	2301      	movs	r3, #1
 800d734:	e000      	b.n	800d738 <LSM6DSM_X_Get_6D_Orientation_Status+0x40>
  }
  
  return COMPONENT_OK;
 800d736:	2300      	movs	r3, #0
}
 800d738:	4618      	mov	r0, r3
 800d73a:	3710      	adds	r7, #16
 800d73c:	46bd      	mov	sp, r7
 800d73e:	bd80      	pop	{r7, pc}

0800d740 <LSM6DSM_X_Get_6D_Orientation_XL>:
 * @param xl the pointer to the 6D orientation XL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_6D_Orientation_XL( DrvContextTypeDef *handle, uint8_t *xl )
{
 800d740:	b580      	push	{r7, lr}
 800d742:	b084      	sub	sp, #16
 800d744:	af00      	add	r7, sp, #0
 800d746:	6078      	str	r0, [r7, #4]
 800d748:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_DSD_XL_t xl_raw;
  
  if ( LSM6DSM_ACC_GYRO_R_DSD_XL( (void *)handle, &xl_raw ) == MEMS_ERROR )
 800d74a:	f107 030f 	add.w	r3, r7, #15
 800d74e:	4619      	mov	r1, r3
 800d750:	6878      	ldr	r0, [r7, #4]
 800d752:	f7fd f98a 	bl	800aa6a <LSM6DSM_ACC_GYRO_R_DSD_XL>
 800d756:	4603      	mov	r3, r0
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d101      	bne.n	800d760 <LSM6DSM_X_Get_6D_Orientation_XL+0x20>
  {
    return COMPONENT_ERROR;
 800d75c:	2301      	movs	r3, #1
 800d75e:	e00f      	b.n	800d780 <LSM6DSM_X_Get_6D_Orientation_XL+0x40>
  }
  
  switch( xl_raw )
 800d760:	7bfb      	ldrb	r3, [r7, #15]
 800d762:	2b00      	cmp	r3, #0
 800d764:	d005      	beq.n	800d772 <LSM6DSM_X_Get_6D_Orientation_XL+0x32>
 800d766:	2b01      	cmp	r3, #1
 800d768:	d107      	bne.n	800d77a <LSM6DSM_X_Get_6D_Orientation_XL+0x3a>
  {
    case LSM6DSM_ACC_GYRO_DSD_XL_DETECTED:
      *xl = 1;
 800d76a:	683b      	ldr	r3, [r7, #0]
 800d76c:	2201      	movs	r2, #1
 800d76e:	701a      	strb	r2, [r3, #0]
      break;
 800d770:	e005      	b.n	800d77e <LSM6DSM_X_Get_6D_Orientation_XL+0x3e>
    case LSM6DSM_ACC_GYRO_DSD_XL_NOT_DETECTED:
      *xl = 0;
 800d772:	683b      	ldr	r3, [r7, #0]
 800d774:	2200      	movs	r2, #0
 800d776:	701a      	strb	r2, [r3, #0]
      break;
 800d778:	e001      	b.n	800d77e <LSM6DSM_X_Get_6D_Orientation_XL+0x3e>
    default:
      return COMPONENT_ERROR;
 800d77a:	2301      	movs	r3, #1
 800d77c:	e000      	b.n	800d780 <LSM6DSM_X_Get_6D_Orientation_XL+0x40>
  }
  
  return COMPONENT_OK;
 800d77e:	2300      	movs	r3, #0
}
 800d780:	4618      	mov	r0, r3
 800d782:	3710      	adds	r7, #16
 800d784:	46bd      	mov	sp, r7
 800d786:	bd80      	pop	{r7, pc}

0800d788 <LSM6DSM_X_Get_6D_Orientation_XH>:
 * @param xh the pointer to the 6D orientation XH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_6D_Orientation_XH( DrvContextTypeDef *handle, uint8_t *xh )
{
 800d788:	b580      	push	{r7, lr}
 800d78a:	b084      	sub	sp, #16
 800d78c:	af00      	add	r7, sp, #0
 800d78e:	6078      	str	r0, [r7, #4]
 800d790:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_DSD_XH_t xh_raw;
  
  if ( LSM6DSM_ACC_GYRO_R_DSD_XH( (void *)handle, &xh_raw ) == MEMS_ERROR )
 800d792:	f107 030f 	add.w	r3, r7, #15
 800d796:	4619      	mov	r1, r3
 800d798:	6878      	ldr	r0, [r7, #4]
 800d79a:	f7fd f981 	bl	800aaa0 <LSM6DSM_ACC_GYRO_R_DSD_XH>
 800d79e:	4603      	mov	r3, r0
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d101      	bne.n	800d7a8 <LSM6DSM_X_Get_6D_Orientation_XH+0x20>
  {
    return COMPONENT_ERROR;
 800d7a4:	2301      	movs	r3, #1
 800d7a6:	e00f      	b.n	800d7c8 <LSM6DSM_X_Get_6D_Orientation_XH+0x40>
  }
  
  switch( xh_raw )
 800d7a8:	7bfb      	ldrb	r3, [r7, #15]
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d005      	beq.n	800d7ba <LSM6DSM_X_Get_6D_Orientation_XH+0x32>
 800d7ae:	2b02      	cmp	r3, #2
 800d7b0:	d107      	bne.n	800d7c2 <LSM6DSM_X_Get_6D_Orientation_XH+0x3a>
  {
    case LSM6DSM_ACC_GYRO_DSD_XH_DETECTED:
      *xh = 1;
 800d7b2:	683b      	ldr	r3, [r7, #0]
 800d7b4:	2201      	movs	r2, #1
 800d7b6:	701a      	strb	r2, [r3, #0]
      break;
 800d7b8:	e005      	b.n	800d7c6 <LSM6DSM_X_Get_6D_Orientation_XH+0x3e>
    case LSM6DSM_ACC_GYRO_DSD_XH_NOT_DETECTED:
      *xh = 0;
 800d7ba:	683b      	ldr	r3, [r7, #0]
 800d7bc:	2200      	movs	r2, #0
 800d7be:	701a      	strb	r2, [r3, #0]
      break;
 800d7c0:	e001      	b.n	800d7c6 <LSM6DSM_X_Get_6D_Orientation_XH+0x3e>
    default:
      return COMPONENT_ERROR;
 800d7c2:	2301      	movs	r3, #1
 800d7c4:	e000      	b.n	800d7c8 <LSM6DSM_X_Get_6D_Orientation_XH+0x40>
  }
  
  return COMPONENT_OK;
 800d7c6:	2300      	movs	r3, #0
}
 800d7c8:	4618      	mov	r0, r3
 800d7ca:	3710      	adds	r7, #16
 800d7cc:	46bd      	mov	sp, r7
 800d7ce:	bd80      	pop	{r7, pc}

0800d7d0 <LSM6DSM_X_Get_6D_Orientation_YL>:
 * @param yl the pointer to the 6D orientation YL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_6D_Orientation_YL( DrvContextTypeDef *handle, uint8_t *yl )
{
 800d7d0:	b580      	push	{r7, lr}
 800d7d2:	b084      	sub	sp, #16
 800d7d4:	af00      	add	r7, sp, #0
 800d7d6:	6078      	str	r0, [r7, #4]
 800d7d8:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_DSD_YL_t yl_raw;
  
  if ( LSM6DSM_ACC_GYRO_R_DSD_YL( (void *)handle, &yl_raw ) == MEMS_ERROR )
 800d7da:	f107 030f 	add.w	r3, r7, #15
 800d7de:	4619      	mov	r1, r3
 800d7e0:	6878      	ldr	r0, [r7, #4]
 800d7e2:	f7fd f978 	bl	800aad6 <LSM6DSM_ACC_GYRO_R_DSD_YL>
 800d7e6:	4603      	mov	r3, r0
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d101      	bne.n	800d7f0 <LSM6DSM_X_Get_6D_Orientation_YL+0x20>
  {
    return COMPONENT_ERROR;
 800d7ec:	2301      	movs	r3, #1
 800d7ee:	e00f      	b.n	800d810 <LSM6DSM_X_Get_6D_Orientation_YL+0x40>
  }
  
  switch( yl_raw )
 800d7f0:	7bfb      	ldrb	r3, [r7, #15]
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d005      	beq.n	800d802 <LSM6DSM_X_Get_6D_Orientation_YL+0x32>
 800d7f6:	2b04      	cmp	r3, #4
 800d7f8:	d107      	bne.n	800d80a <LSM6DSM_X_Get_6D_Orientation_YL+0x3a>
  {
    case LSM6DSM_ACC_GYRO_DSD_YL_DETECTED:
      *yl = 1;
 800d7fa:	683b      	ldr	r3, [r7, #0]
 800d7fc:	2201      	movs	r2, #1
 800d7fe:	701a      	strb	r2, [r3, #0]
      break;
 800d800:	e005      	b.n	800d80e <LSM6DSM_X_Get_6D_Orientation_YL+0x3e>
    case LSM6DSM_ACC_GYRO_DSD_YL_NOT_DETECTED:
      *yl = 0;
 800d802:	683b      	ldr	r3, [r7, #0]
 800d804:	2200      	movs	r2, #0
 800d806:	701a      	strb	r2, [r3, #0]
      break;
 800d808:	e001      	b.n	800d80e <LSM6DSM_X_Get_6D_Orientation_YL+0x3e>
    default:
      return COMPONENT_ERROR;
 800d80a:	2301      	movs	r3, #1
 800d80c:	e000      	b.n	800d810 <LSM6DSM_X_Get_6D_Orientation_YL+0x40>
  }
  
  return COMPONENT_OK;
 800d80e:	2300      	movs	r3, #0
}
 800d810:	4618      	mov	r0, r3
 800d812:	3710      	adds	r7, #16
 800d814:	46bd      	mov	sp, r7
 800d816:	bd80      	pop	{r7, pc}

0800d818 <LSM6DSM_X_Get_6D_Orientation_YH>:
 * @param yh the pointer to the 6D orientation YH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_6D_Orientation_YH( DrvContextTypeDef *handle, uint8_t *yh )
{
 800d818:	b580      	push	{r7, lr}
 800d81a:	b084      	sub	sp, #16
 800d81c:	af00      	add	r7, sp, #0
 800d81e:	6078      	str	r0, [r7, #4]
 800d820:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_DSD_YH_t yh_raw;
  
  if ( LSM6DSM_ACC_GYRO_R_DSD_YH( (void *)handle, &yh_raw ) == MEMS_ERROR )
 800d822:	f107 030f 	add.w	r3, r7, #15
 800d826:	4619      	mov	r1, r3
 800d828:	6878      	ldr	r0, [r7, #4]
 800d82a:	f7fd f96f 	bl	800ab0c <LSM6DSM_ACC_GYRO_R_DSD_YH>
 800d82e:	4603      	mov	r3, r0
 800d830:	2b00      	cmp	r3, #0
 800d832:	d101      	bne.n	800d838 <LSM6DSM_X_Get_6D_Orientation_YH+0x20>
  {
    return COMPONENT_ERROR;
 800d834:	2301      	movs	r3, #1
 800d836:	e00f      	b.n	800d858 <LSM6DSM_X_Get_6D_Orientation_YH+0x40>
  }
  
  switch( yh_raw )
 800d838:	7bfb      	ldrb	r3, [r7, #15]
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d005      	beq.n	800d84a <LSM6DSM_X_Get_6D_Orientation_YH+0x32>
 800d83e:	2b08      	cmp	r3, #8
 800d840:	d107      	bne.n	800d852 <LSM6DSM_X_Get_6D_Orientation_YH+0x3a>
  {
    case LSM6DSM_ACC_GYRO_DSD_YH_DETECTED:
      *yh = 1;
 800d842:	683b      	ldr	r3, [r7, #0]
 800d844:	2201      	movs	r2, #1
 800d846:	701a      	strb	r2, [r3, #0]
      break;
 800d848:	e005      	b.n	800d856 <LSM6DSM_X_Get_6D_Orientation_YH+0x3e>
    case LSM6DSM_ACC_GYRO_DSD_YH_NOT_DETECTED:
      *yh = 0;
 800d84a:	683b      	ldr	r3, [r7, #0]
 800d84c:	2200      	movs	r2, #0
 800d84e:	701a      	strb	r2, [r3, #0]
      break;
 800d850:	e001      	b.n	800d856 <LSM6DSM_X_Get_6D_Orientation_YH+0x3e>
    default:
      return COMPONENT_ERROR;
 800d852:	2301      	movs	r3, #1
 800d854:	e000      	b.n	800d858 <LSM6DSM_X_Get_6D_Orientation_YH+0x40>
  }
  
  return COMPONENT_OK;
 800d856:	2300      	movs	r3, #0
}
 800d858:	4618      	mov	r0, r3
 800d85a:	3710      	adds	r7, #16
 800d85c:	46bd      	mov	sp, r7
 800d85e:	bd80      	pop	{r7, pc}

0800d860 <LSM6DSM_X_Get_6D_Orientation_ZL>:
 * @param zl the pointer to the 6D orientation ZL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_6D_Orientation_ZL( DrvContextTypeDef *handle, uint8_t *zl )
{
 800d860:	b580      	push	{r7, lr}
 800d862:	b084      	sub	sp, #16
 800d864:	af00      	add	r7, sp, #0
 800d866:	6078      	str	r0, [r7, #4]
 800d868:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_DSD_ZL_t zl_raw;
  
  if ( LSM6DSM_ACC_GYRO_R_DSD_ZL( (void *)handle, &zl_raw ) == MEMS_ERROR )
 800d86a:	f107 030f 	add.w	r3, r7, #15
 800d86e:	4619      	mov	r1, r3
 800d870:	6878      	ldr	r0, [r7, #4]
 800d872:	f7fd f966 	bl	800ab42 <LSM6DSM_ACC_GYRO_R_DSD_ZL>
 800d876:	4603      	mov	r3, r0
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d101      	bne.n	800d880 <LSM6DSM_X_Get_6D_Orientation_ZL+0x20>
  {
    return COMPONENT_ERROR;
 800d87c:	2301      	movs	r3, #1
 800d87e:	e00f      	b.n	800d8a0 <LSM6DSM_X_Get_6D_Orientation_ZL+0x40>
  }
  
  switch( zl_raw )
 800d880:	7bfb      	ldrb	r3, [r7, #15]
 800d882:	2b00      	cmp	r3, #0
 800d884:	d005      	beq.n	800d892 <LSM6DSM_X_Get_6D_Orientation_ZL+0x32>
 800d886:	2b10      	cmp	r3, #16
 800d888:	d107      	bne.n	800d89a <LSM6DSM_X_Get_6D_Orientation_ZL+0x3a>
  {
    case LSM6DSM_ACC_GYRO_DSD_ZL_DETECTED:
      *zl = 1;
 800d88a:	683b      	ldr	r3, [r7, #0]
 800d88c:	2201      	movs	r2, #1
 800d88e:	701a      	strb	r2, [r3, #0]
      break;
 800d890:	e005      	b.n	800d89e <LSM6DSM_X_Get_6D_Orientation_ZL+0x3e>
    case LSM6DSM_ACC_GYRO_DSD_ZL_NOT_DETECTED:
      *zl = 0;
 800d892:	683b      	ldr	r3, [r7, #0]
 800d894:	2200      	movs	r2, #0
 800d896:	701a      	strb	r2, [r3, #0]
      break;
 800d898:	e001      	b.n	800d89e <LSM6DSM_X_Get_6D_Orientation_ZL+0x3e>
    default:
      return COMPONENT_ERROR;
 800d89a:	2301      	movs	r3, #1
 800d89c:	e000      	b.n	800d8a0 <LSM6DSM_X_Get_6D_Orientation_ZL+0x40>
  }
  
  return COMPONENT_OK;
 800d89e:	2300      	movs	r3, #0
}
 800d8a0:	4618      	mov	r0, r3
 800d8a2:	3710      	adds	r7, #16
 800d8a4:	46bd      	mov	sp, r7
 800d8a6:	bd80      	pop	{r7, pc}

0800d8a8 <LSM6DSM_X_Get_6D_Orientation_ZH>:
 * @param zh the pointer to the 6D orientation ZH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_6D_Orientation_ZH( DrvContextTypeDef *handle, uint8_t *zh )
{
 800d8a8:	b580      	push	{r7, lr}
 800d8aa:	b084      	sub	sp, #16
 800d8ac:	af00      	add	r7, sp, #0
 800d8ae:	6078      	str	r0, [r7, #4]
 800d8b0:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_DSD_ZH_t zh_raw;
  
  if ( LSM6DSM_ACC_GYRO_R_DSD_ZH( (void *)handle, &zh_raw ) == MEMS_ERROR )
 800d8b2:	f107 030f 	add.w	r3, r7, #15
 800d8b6:	4619      	mov	r1, r3
 800d8b8:	6878      	ldr	r0, [r7, #4]
 800d8ba:	f7fd f95d 	bl	800ab78 <LSM6DSM_ACC_GYRO_R_DSD_ZH>
 800d8be:	4603      	mov	r3, r0
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d101      	bne.n	800d8c8 <LSM6DSM_X_Get_6D_Orientation_ZH+0x20>
  {
    return COMPONENT_ERROR;
 800d8c4:	2301      	movs	r3, #1
 800d8c6:	e00f      	b.n	800d8e8 <LSM6DSM_X_Get_6D_Orientation_ZH+0x40>
  }
  
  switch( zh_raw )
 800d8c8:	7bfb      	ldrb	r3, [r7, #15]
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d005      	beq.n	800d8da <LSM6DSM_X_Get_6D_Orientation_ZH+0x32>
 800d8ce:	2b20      	cmp	r3, #32
 800d8d0:	d107      	bne.n	800d8e2 <LSM6DSM_X_Get_6D_Orientation_ZH+0x3a>
  {
    case LSM6DSM_ACC_GYRO_DSD_ZH_DETECTED:
      *zh = 1;
 800d8d2:	683b      	ldr	r3, [r7, #0]
 800d8d4:	2201      	movs	r2, #1
 800d8d6:	701a      	strb	r2, [r3, #0]
      break;
 800d8d8:	e005      	b.n	800d8e6 <LSM6DSM_X_Get_6D_Orientation_ZH+0x3e>
    case LSM6DSM_ACC_GYRO_DSD_ZH_NOT_DETECTED:
      *zh = 0;
 800d8da:	683b      	ldr	r3, [r7, #0]
 800d8dc:	2200      	movs	r2, #0
 800d8de:	701a      	strb	r2, [r3, #0]
      break;
 800d8e0:	e001      	b.n	800d8e6 <LSM6DSM_X_Get_6D_Orientation_ZH+0x3e>
    default:
      return COMPONENT_ERROR;
 800d8e2:	2301      	movs	r3, #1
 800d8e4:	e000      	b.n	800d8e8 <LSM6DSM_X_Get_6D_Orientation_ZH+0x40>
  }
  
  return COMPONENT_OK;
 800d8e6:	2300      	movs	r3, #0
}
 800d8e8:	4618      	mov	r0, r3
 800d8ea:	3710      	adds	r7, #16
 800d8ec:	46bd      	mov	sp, r7
 800d8ee:	bd80      	pop	{r7, pc}

0800d8f0 <LSM6DSM_X_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 800d8f0:	b580      	push	{r7, lr}
 800d8f2:	b084      	sub	sp, #16
 800d8f4:	af00      	add	r7, sp, #0
 800d8f6:	60f8      	str	r0, [r7, #12]
 800d8f8:	460b      	mov	r3, r1
 800d8fa:	607a      	str	r2, [r7, #4]
 800d8fc:	72fb      	strb	r3, [r7, #11]
  if ( LSM6DSM_ACC_GYRO_ReadReg( (void *)handle, reg, data ) == MEMS_ERROR )
 800d8fe:	7afb      	ldrb	r3, [r7, #11]
 800d900:	687a      	ldr	r2, [r7, #4]
 800d902:	4619      	mov	r1, r3
 800d904:	68f8      	ldr	r0, [r7, #12]
 800d906:	f7fc fcde 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800d90a:	4603      	mov	r3, r0
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d101      	bne.n	800d914 <LSM6DSM_X_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 800d910:	2301      	movs	r3, #1
 800d912:	e000      	b.n	800d916 <LSM6DSM_X_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800d914:	2300      	movs	r3, #0
}
 800d916:	4618      	mov	r0, r3
 800d918:	3710      	adds	r7, #16
 800d91a:	46bd      	mov	sp, r7
 800d91c:	bd80      	pop	{r7, pc}

0800d91e <LSM6DSM_X_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 800d91e:	b580      	push	{r7, lr}
 800d920:	b082      	sub	sp, #8
 800d922:	af00      	add	r7, sp, #0
 800d924:	6078      	str	r0, [r7, #4]
 800d926:	460b      	mov	r3, r1
 800d928:	70fb      	strb	r3, [r7, #3]
 800d92a:	4613      	mov	r3, r2
 800d92c:	70bb      	strb	r3, [r7, #2]
  if ( LSM6DSM_ACC_GYRO_WriteReg( (void *)handle, reg, data ) == MEMS_ERROR )
 800d92e:	78ba      	ldrb	r2, [r7, #2]
 800d930:	78fb      	ldrb	r3, [r7, #3]
 800d932:	4619      	mov	r1, r3
 800d934:	6878      	ldr	r0, [r7, #4]
 800d936:	f7fc fcdd 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800d93a:	4603      	mov	r3, r0
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d101      	bne.n	800d944 <LSM6DSM_X_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 800d940:	2301      	movs	r3, #1
 800d942:	e000      	b.n	800d946 <LSM6DSM_X_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800d944:	2300      	movs	r3, #0
}
 800d946:	4618      	mov	r0, r3
 800d948:	3708      	adds	r7, #8
 800d94a:	46bd      	mov	sp, r7
 800d94c:	bd80      	pop	{r7, pc}

0800d94e <LSM6DSM_X_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_X_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800d94e:	b580      	push	{r7, lr}
 800d950:	b084      	sub	sp, #16
 800d952:	af00      	add	r7, sp, #0
 800d954:	6078      	str	r0, [r7, #4]
 800d956:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_XLDA_t status_raw;

  if ( LSM6DSM_ACC_GYRO_R_XLDA( (void *)handle, &status_raw ) == MEMS_ERROR )
 800d958:	f107 030f 	add.w	r3, r7, #15
 800d95c:	4619      	mov	r1, r3
 800d95e:	6878      	ldr	r0, [r7, #4]
 800d960:	f7fd f940 	bl	800abe4 <LSM6DSM_ACC_GYRO_R_XLDA>
 800d964:	4603      	mov	r3, r0
 800d966:	2b00      	cmp	r3, #0
 800d968:	d101      	bne.n	800d96e <LSM6DSM_X_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 800d96a:	2301      	movs	r3, #1
 800d96c:	e00f      	b.n	800d98e <LSM6DSM_X_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 800d96e:	7bfb      	ldrb	r3, [r7, #15]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d005      	beq.n	800d980 <LSM6DSM_X_Get_DRDY_Status+0x32>
 800d974:	2b01      	cmp	r3, #1
 800d976:	d107      	bne.n	800d988 <LSM6DSM_X_Get_DRDY_Status+0x3a>
  {
    case LSM6DSM_ACC_GYRO_XLDA_DATA_AVAIL:
      *status = 1;
 800d978:	683b      	ldr	r3, [r7, #0]
 800d97a:	2201      	movs	r2, #1
 800d97c:	701a      	strb	r2, [r3, #0]
      break;
 800d97e:	e005      	b.n	800d98c <LSM6DSM_X_Get_DRDY_Status+0x3e>
    case LSM6DSM_ACC_GYRO_XLDA_NO_DATA_AVAIL:
      *status = 0;
 800d980:	683b      	ldr	r3, [r7, #0]
 800d982:	2200      	movs	r2, #0
 800d984:	701a      	strb	r2, [r3, #0]
      break;
 800d986:	e001      	b.n	800d98c <LSM6DSM_X_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800d988:	2301      	movs	r3, #1
 800d98a:	e000      	b.n	800d98e <LSM6DSM_X_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 800d98c:	2300      	movs	r3, #0
}
 800d98e:	4618      	mov	r0, r3
 800d990:	3710      	adds	r7, #16
 800d992:	46bd      	mov	sp, r7
 800d994:	bd80      	pop	{r7, pc}

0800d996 <LSM6DSM_G_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 800d996:	b580      	push	{r7, lr}
 800d998:	b084      	sub	sp, #16
 800d99a:	af00      	add	r7, sp, #0
 800d99c:	60f8      	str	r0, [r7, #12]
 800d99e:	460b      	mov	r3, r1
 800d9a0:	607a      	str	r2, [r7, #4]
 800d9a2:	72fb      	strb	r3, [r7, #11]
  if ( LSM6DSM_ACC_GYRO_ReadReg( (void*)handle, reg, data ) == MEMS_ERROR )
 800d9a4:	7afb      	ldrb	r3, [r7, #11]
 800d9a6:	687a      	ldr	r2, [r7, #4]
 800d9a8:	4619      	mov	r1, r3
 800d9aa:	68f8      	ldr	r0, [r7, #12]
 800d9ac:	f7fc fc8b 	bl	800a2c6 <LSM6DSM_ACC_GYRO_ReadReg>
 800d9b0:	4603      	mov	r3, r0
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d101      	bne.n	800d9ba <LSM6DSM_G_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 800d9b6:	2301      	movs	r3, #1
 800d9b8:	e000      	b.n	800d9bc <LSM6DSM_G_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800d9ba:	2300      	movs	r3, #0
}
 800d9bc:	4618      	mov	r0, r3
 800d9be:	3710      	adds	r7, #16
 800d9c0:	46bd      	mov	sp, r7
 800d9c2:	bd80      	pop	{r7, pc}

0800d9c4 <LSM6DSM_G_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 800d9c4:	b580      	push	{r7, lr}
 800d9c6:	b082      	sub	sp, #8
 800d9c8:	af00      	add	r7, sp, #0
 800d9ca:	6078      	str	r0, [r7, #4]
 800d9cc:	460b      	mov	r3, r1
 800d9ce:	70fb      	strb	r3, [r7, #3]
 800d9d0:	4613      	mov	r3, r2
 800d9d2:	70bb      	strb	r3, [r7, #2]
  if ( LSM6DSM_ACC_GYRO_WriteReg( (void*)handle, reg, data ) == MEMS_ERROR )
 800d9d4:	78ba      	ldrb	r2, [r7, #2]
 800d9d6:	78fb      	ldrb	r3, [r7, #3]
 800d9d8:	4619      	mov	r1, r3
 800d9da:	6878      	ldr	r0, [r7, #4]
 800d9dc:	f7fc fc8a 	bl	800a2f4 <LSM6DSM_ACC_GYRO_WriteReg>
 800d9e0:	4603      	mov	r3, r0
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d101      	bne.n	800d9ea <LSM6DSM_G_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 800d9e6:	2301      	movs	r3, #1
 800d9e8:	e000      	b.n	800d9ec <LSM6DSM_G_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800d9ea:	2300      	movs	r3, #0
}
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	3708      	adds	r7, #8
 800d9f0:	46bd      	mov	sp, r7
 800d9f2:	bd80      	pop	{r7, pc}

0800d9f4 <LSM6DSM_G_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSM_G_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b084      	sub	sp, #16
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	6078      	str	r0, [r7, #4]
 800d9fc:	6039      	str	r1, [r7, #0]

  LSM6DSM_ACC_GYRO_GDA_t status_raw;

  if ( LSM6DSM_ACC_GYRO_R_GDA( (void *)handle, &status_raw ) == MEMS_ERROR )
 800d9fe:	f107 030f 	add.w	r3, r7, #15
 800da02:	4619      	mov	r1, r3
 800da04:	6878      	ldr	r0, [r7, #4]
 800da06:	f7fd f908 	bl	800ac1a <LSM6DSM_ACC_GYRO_R_GDA>
 800da0a:	4603      	mov	r3, r0
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d101      	bne.n	800da14 <LSM6DSM_G_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 800da10:	2301      	movs	r3, #1
 800da12:	e00f      	b.n	800da34 <LSM6DSM_G_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 800da14:	7bfb      	ldrb	r3, [r7, #15]
 800da16:	2b00      	cmp	r3, #0
 800da18:	d005      	beq.n	800da26 <LSM6DSM_G_Get_DRDY_Status+0x32>
 800da1a:	2b02      	cmp	r3, #2
 800da1c:	d107      	bne.n	800da2e <LSM6DSM_G_Get_DRDY_Status+0x3a>
  {
    case LSM6DSM_ACC_GYRO_GDA_DATA_AVAIL:
      *status = 1;
 800da1e:	683b      	ldr	r3, [r7, #0]
 800da20:	2201      	movs	r2, #1
 800da22:	701a      	strb	r2, [r3, #0]
      break;
 800da24:	e005      	b.n	800da32 <LSM6DSM_G_Get_DRDY_Status+0x3e>
    case LSM6DSM_ACC_GYRO_GDA_NO_DATA_AVAIL:
      *status = 0;
 800da26:	683b      	ldr	r3, [r7, #0]
 800da28:	2200      	movs	r2, #0
 800da2a:	701a      	strb	r2, [r3, #0]
      break;
 800da2c:	e001      	b.n	800da32 <LSM6DSM_G_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800da2e:	2301      	movs	r3, #1
 800da30:	e000      	b.n	800da34 <LSM6DSM_G_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 800da32:	2300      	movs	r3, #0
}
 800da34:	4618      	mov	r0, r3
 800da36:	3710      	adds	r7, #16
 800da38:	46bd      	mov	sp, r7
 800da3a:	bd80      	pop	{r7, pc}

0800da3c <STC3115_Init>:
 * @brief Initializes STC3115 Gas Gauge. Hides low level device and battery details
 * @param None
 * @retval None
 */
static DrvStatusTypeDef STC3115_Init( DrvContextTypeDef* handle )
{
 800da3c:	b5b0      	push	{r4, r5, r7, lr}
 800da3e:	b09a      	sub	sp, #104	@ 0x68
 800da40:	af00      	add	r7, sp, #0
 800da42:	6078      	str	r0, [r7, #4]
  int32_t res, loop;
  int32_t OCVOffset[16] = OCV_OFFSET_TAB;
 800da44:	4b8e      	ldr	r3, [pc, #568]	@ (800dc80 <STC3115_Init+0x244>)
 800da46:	f107 0414 	add.w	r4, r7, #20
 800da4a:	461d      	mov	r5, r3
 800da4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800da4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800da50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800da52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800da54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800da56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800da58:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800da5c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  int vcount = 0;
 800da60:	2300      	movs	r3, #0
 800da62:	613b      	str	r3, [r7, #16]
  uint8_t res8;
  
  STC3115_ConfigData_TypeDef *ConfigData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->configData;
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	689b      	ldr	r3, [r3, #8]
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	663b      	str	r3, [r7, #96]	@ 0x60
  STC3115_BatteryData_TypeDef *BatteryData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->batteryData;
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	689b      	ldr	r3, [r3, #8]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	3330      	adds	r3, #48	@ 0x30
 800da74:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RAMData_TypeDef *RAMData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->ramData;
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	689b      	ldr	r3, [r3, #8]
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	335c      	adds	r3, #92	@ 0x5c
 800da7e:	65bb      	str	r3, [r7, #88]	@ 0x58
  
  /*** Fill configuration structure parameters ***/
  ConfigData->Vmode = VMODE;
 800da80:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800da82:	2200      	movs	r2, #0
 800da84:	601a      	str	r2, [r3, #0]
  
  if(RSENSE != 0)
  {
    ConfigData->Rsense = RSENSE;
 800da86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800da88:	2232      	movs	r2, #50	@ 0x32
 800da8a:	619a      	str	r2, [r3, #24]
  else
  {
    ConfigData->Rsense = 10; // default value to avoid division by 0
  }
  
  ConfigData->CC_cnf = (CAPACITY * ConfigData->Rsense * 250 + 6194) / 12389;
 800da8c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800da8e:	699b      	ldr	r3, [r3, #24]
 800da90:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 800da94:	fb02 f303 	mul.w	r3, r2, r3
 800da98:	f503 53c1 	add.w	r3, r3, #6176	@ 0x1820
 800da9c:	3312      	adds	r3, #18
 800da9e:	4a79      	ldr	r2, [pc, #484]	@ (800dc84 <STC3115_Init+0x248>)
 800daa0:	fb82 1203 	smull	r1, r2, r2, r3
 800daa4:	1312      	asrs	r2, r2, #12
 800daa6:	17db      	asrs	r3, r3, #31
 800daa8:	1ad2      	subs	r2, r2, r3
 800daaa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800daac:	60da      	str	r2, [r3, #12]
  {
    ConfigData->VM_cnf = (CAPACITY * RINT * 50 + 24444) / 48889;
  }
  else
  {
    ConfigData->VM_cnf = (CAPACITY * 200 * 50 + 24444) / 48889; // default value
 800daae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dab0:	2214      	movs	r2, #20
 800dab2:	611a      	str	r2, [r3, #16]
  }
  
  for(loop = 0; loop < 16; loop++)
 800dab4:	2300      	movs	r3, #0
 800dab6:	667b      	str	r3, [r7, #100]	@ 0x64
 800dab8:	e02f      	b.n	800db1a <STC3115_Init+0xde>
  {
    if(OCVOffset[loop] > 127)
 800daba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dabc:	009b      	lsls	r3, r3, #2
 800dabe:	3368      	adds	r3, #104	@ 0x68
 800dac0:	443b      	add	r3, r7
 800dac2:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800dac6:	2b7f      	cmp	r3, #127	@ 0x7f
 800dac8:	dd06      	ble.n	800dad8 <STC3115_Init+0x9c>
    {
      OCVOffset[loop] = 127;
 800daca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dacc:	009b      	lsls	r3, r3, #2
 800dace:	3368      	adds	r3, #104	@ 0x68
 800dad0:	443b      	add	r3, r7
 800dad2:	227f      	movs	r2, #127	@ 0x7f
 800dad4:	f843 2c54 	str.w	r2, [r3, #-84]
    }
    if(OCVOffset[loop] < -127)
 800dad8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dada:	009b      	lsls	r3, r3, #2
 800dadc:	3368      	adds	r3, #104	@ 0x68
 800dade:	443b      	add	r3, r7
 800dae0:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800dae4:	f113 0f7f 	cmn.w	r3, #127	@ 0x7f
 800dae8:	da07      	bge.n	800dafa <STC3115_Init+0xbe>
    {
      OCVOffset[loop] = -127;
 800daea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800daec:	009b      	lsls	r3, r3, #2
 800daee:	3368      	adds	r3, #104	@ 0x68
 800daf0:	443b      	add	r3, r7
 800daf2:	f06f 027e 	mvn.w	r2, #126	@ 0x7e
 800daf6:	f843 2c54 	str.w	r2, [r3, #-84]
    }
    ConfigData->OCVOffset[loop] = OCVOffset[loop];
 800dafa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dafc:	009b      	lsls	r3, r3, #2
 800dafe:	3368      	adds	r3, #104	@ 0x68
 800db00:	443b      	add	r3, r7
 800db02:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800db06:	b2d9      	uxtb	r1, r3
 800db08:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800db0a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800db0c:	4413      	add	r3, r2
 800db0e:	3320      	adds	r3, #32
 800db10:	460a      	mov	r2, r1
 800db12:	701a      	strb	r2, [r3, #0]
  for(loop = 0; loop < 16; loop++)
 800db14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800db16:	3301      	adds	r3, #1
 800db18:	667b      	str	r3, [r7, #100]	@ 0x64
 800db1a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800db1c:	2b0f      	cmp	r3, #15
 800db1e:	ddcc      	ble.n	800daba <STC3115_Init+0x7e>
  }
  
  ConfigData->Cnom = CAPACITY;
 800db20:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800db22:	2264      	movs	r2, #100	@ 0x64
 800db24:	615a      	str	r2, [r3, #20]
  ConfigData->RelaxCurrent = CAPACITY / 20;
 800db26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800db28:	2205      	movs	r2, #5
 800db2a:	61da      	str	r2, [r3, #28]
  
  ConfigData->Alm_SOC = ALM_SOC;
 800db2c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800db2e:	220a      	movs	r2, #10
 800db30:	605a      	str	r2, [r3, #4]
  ConfigData->Alm_Vbat = ALM_VBAT;
 800db32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800db34:	f640 3222 	movw	r2, #2850	@ 0xb22
 800db38:	609a      	str	r2, [r3, #8]
  
  /*** Initialize Gas Gauge system ***/
  
  /* check STC3115 status */
  res = STC3115_Status(handle);
 800db3a:	6878      	ldr	r0, [r7, #4]
 800db3c:	f000 fb0d 	bl	800e15a <STC3115_Status>
 800db40:	6578      	str	r0, [r7, #84]	@ 0x54
  if(res < 0)
 800db42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800db44:	2b00      	cmp	r3, #0
 800db46:	da01      	bge.n	800db4c <STC3115_Init+0x110>
  {
    return COMPONENT_ERROR;
 800db48:	2301      	movs	r3, #1
 800db4a:	e094      	b.n	800dc76 <STC3115_Init+0x23a>
  }
    
  /*Battery presence status init*/
  BatteryData->Presence = 1;
 800db4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800db4e:	2201      	movs	r2, #1
 800db50:	621a      	str	r2, [r3, #32]
  
  /* check RAM data validity */
  STC3115_ReadRamData(handle, RAMData->db);
 800db52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800db54:	4619      	mov	r1, r3
 800db56:	6878      	ldr	r0, [r7, #4]
 800db58:	f000 fbb9 	bl	800e2ce <STC3115_ReadRamData>
  
  STC3115_Read(handle, STC3115_REG_MODE, &res8, 1);
 800db5c:	f107 020f 	add.w	r2, r7, #15
 800db60:	2301      	movs	r3, #1
 800db62:	2100      	movs	r1, #0
 800db64:	6878      	ldr	r0, [r7, #4]
 800db66:	f000 fd04 	bl	800e572 <STC3115_Read>
  res8 &= STC3115_GG_RUN;
 800db6a:	7bfb      	ldrb	r3, [r7, #15]
 800db6c:	f003 0310 	and.w	r3, r3, #16
 800db70:	b2db      	uxtb	r3, r3
 800db72:	73fb      	strb	r3, [r7, #15]
  if(res8 != 0)   /* GasGauge is running */
 800db74:	7bfb      	ldrb	r3, [r7, #15]
 800db76:	2b00      	cmp	r3, #0
 800db78:	d02b      	beq.n	800dbd2 <STC3115_Init+0x196>
  {
    STC3115_Read(handle, STC3115_REG_CTRL, &res8, 1);
 800db7a:	f107 020f 	add.w	r2, r7, #15
 800db7e:	2301      	movs	r3, #1
 800db80:	2101      	movs	r1, #1
 800db82:	6878      	ldr	r0, [r7, #4]
 800db84:	f000 fcf5 	bl	800e572 <STC3115_Read>
    res8 &= (STC3115_BATFAIL | STC3115_PORDET);
 800db88:	7bfb      	ldrb	r3, [r7, #15]
 800db8a:	f003 0318 	and.w	r3, r3, #24
 800db8e:	b2db      	uxtb	r3, r3
 800db90:	73fb      	strb	r3, [r7, #15]
    if(res8 == 0)   /* no GG reset has occurred */
 800db92:	7bfb      	ldrb	r3, [r7, #15]
 800db94:	2b00      	cmp	r3, #0
 800db96:	d11c      	bne.n	800dbd2 <STC3115_Init+0x196>
    {
      if((RAMData->reg.TstWord == RAM_TSTWORD) && (STC3115_CalcRamCRC8(RAMData->db, RAM_SIZE) == 0))  /* RAM data is consistent */
 800db98:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800db9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800db9e:	f245 32a9 	movw	r2, #21417	@ 0x53a9
 800dba2:	4293      	cmp	r3, r2
 800dba4:	d115      	bne.n	800dbd2 <STC3115_Init+0x196>
 800dba6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dba8:	2110      	movs	r1, #16
 800dbaa:	4618      	mov	r0, r3
 800dbac:	f000 fafe 	bl	800e1ac <STC3115_CalcRamCRC8>
 800dbb0:	4603      	mov	r3, r0
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d10d      	bne.n	800dbd2 <STC3115_Init+0x196>
      {
        if(RAMData->reg.STC3115_Status == STC3115_RUNNING)   /* last saved RAM state was for a valid measurement */
 800dbb6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dbb8:	7a5b      	ldrb	r3, [r3, #9]
 800dbba:	2b52      	cmp	r3, #82	@ 0x52
 800dbbc:	d109      	bne.n	800dbd2 <STC3115_Init+0x196>
        {
          /* Recover from last SOC */
          res = STC3115_Restore(handle, ConfigData);
 800dbbe:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800dbc0:	6878      	ldr	r0, [r7, #4]
 800dbc2:	f000 fc45 	bl	800e450 <STC3115_Restore>
 800dbc6:	6578      	str	r0, [r7, #84]	@ 0x54
          if(res < 0)
 800dbc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	da01      	bge.n	800dbd2 <STC3115_Init+0x196>
            return COMPONENT_ERROR;
 800dbce:	2301      	movs	r3, #1
 800dbd0:	e051      	b.n	800dc76 <STC3115_Init+0x23a>
      }
    }
  }
  
  /* Startup from known state */
  STC3115_Reset(handle);
 800dbd2:	6878      	ldr	r0, [r7, #4]
 800dbd4:	f000 f9d0 	bl	800df78 <STC3115_Reset>
  STC3115_InitRamData(handle, ConfigData);
 800dbd8:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800dbda:	6878      	ldr	r0, [r7, #4]
 800dbdc:	f000 fb34 	bl	800e248 <STC3115_InitRamData>
  
  RAMData->reg.STC3115_Status = STC3115_INIT;
 800dbe0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dbe2:	2249      	movs	r2, #73	@ 0x49
 800dbe4:	725a      	strb	r2, [r3, #9]
  STC3115_UpdateRamCRC(handle);
 800dbe6:	6878      	ldr	r0, [r7, #4]
 800dbe8:	f000 fb16 	bl	800e218 <STC3115_UpdateRamCRC>
  STC3115_WriteRamData(handle, RAMData->db);
 800dbec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dbee:	4619      	mov	r1, r3
 800dbf0:	6878      	ldr	r0, [r7, #4]
 800dbf2:	f000 fb56 	bl	800e2a2 <STC3115_WriteRamData>
  
  /* Configure & Handle delays and Resets */
  STC3115_SetParam(handle, ConfigData);
 800dbf6:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800dbf8:	6878      	ldr	r0, [r7, #4]
 800dbfa:	f000 fd29 	bl	800e650 <STC3115_SetParam>
  
  STC3115_ReadWord(handle, STC3115_REG_COUNTER, &vcount);
 800dbfe:	f107 0310 	add.w	r3, r7, #16
 800dc02:	461a      	mov	r2, r3
 800dc04:	2104      	movs	r1, #4
 800dc06:	6878      	ldr	r0, [r7, #4]
 800dc08:	f000 fce9 	bl	800e5de <STC3115_ReadWord>
  while(vcount <= VCOUNT)
 800dc0c:	e02c      	b.n	800dc68 <STC3115_Init+0x22c>
  {
    STC3115_Read(handle, STC3115_REG_MODE, &res8, 1);
 800dc0e:	f107 020f 	add.w	r2, r7, #15
 800dc12:	2301      	movs	r3, #1
 800dc14:	2100      	movs	r1, #0
 800dc16:	6878      	ldr	r0, [r7, #4]
 800dc18:	f000 fcab 	bl	800e572 <STC3115_Read>
    res8 &= STC3115_GG_RUN;
 800dc1c:	7bfb      	ldrb	r3, [r7, #15]
 800dc1e:	f003 0310 	and.w	r3, r3, #16
 800dc22:	b2db      	uxtb	r3, r3
 800dc24:	73fb      	strb	r3, [r7, #15]
    while(res8 == 0)
 800dc26:	e012      	b.n	800dc4e <STC3115_Init+0x212>
    {
      STC3115_SetParam(handle, ConfigData);
 800dc28:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800dc2a:	6878      	ldr	r0, [r7, #4]
 800dc2c:	f000 fd10 	bl	800e650 <STC3115_SetParam>
      GG_Delay(200);
 800dc30:	20c8      	movs	r0, #200	@ 0xc8
 800dc32:	f003 fab3 	bl	801119c <HAL_Delay>
      STC3115_Read(handle, STC3115_REG_MODE, &res8, 1);
 800dc36:	f107 020f 	add.w	r2, r7, #15
 800dc3a:	2301      	movs	r3, #1
 800dc3c:	2100      	movs	r1, #0
 800dc3e:	6878      	ldr	r0, [r7, #4]
 800dc40:	f000 fc97 	bl	800e572 <STC3115_Read>
      res8 &= STC3115_GG_RUN;
 800dc44:	7bfb      	ldrb	r3, [r7, #15]
 800dc46:	f003 0310 	and.w	r3, r3, #16
 800dc4a:	b2db      	uxtb	r3, r3
 800dc4c:	73fb      	strb	r3, [r7, #15]
    while(res8 == 0)
 800dc4e:	7bfb      	ldrb	r3, [r7, #15]
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d0e9      	beq.n	800dc28 <STC3115_Init+0x1ec>
    } 
    GG_Delay(200);
 800dc54:	20c8      	movs	r0, #200	@ 0xc8
 800dc56:	f003 faa1 	bl	801119c <HAL_Delay>
    STC3115_ReadWord(handle, STC3115_REG_COUNTER, &vcount);
 800dc5a:	f107 0310 	add.w	r3, r7, #16
 800dc5e:	461a      	mov	r2, r3
 800dc60:	2104      	movs	r1, #4
 800dc62:	6878      	ldr	r0, [r7, #4]
 800dc64:	f000 fcbb 	bl	800e5de <STC3115_ReadWord>
  while(vcount <= VCOUNT)
 800dc68:	693b      	ldr	r3, [r7, #16]
 800dc6a:	2b04      	cmp	r3, #4
 800dc6c:	ddcf      	ble.n	800dc0e <STC3115_Init+0x1d2>
  }
  
  handle->isInitialized = 1;
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	2201      	movs	r2, #1
 800dc72:	715a      	strb	r2, [r3, #5]
  return COMPONENT_OK;
 800dc74:	2300      	movs	r3, #0
}
 800dc76:	4618      	mov	r0, r3
 800dc78:	3768      	adds	r7, #104	@ 0x68
 800dc7a:	46bd      	mov	sp, r7
 800dc7c:	bdb0      	pop	{r4, r5, r7, pc}
 800dc7e:	bf00      	nop
 800dc80:	0801bd54 	.word	0x0801bd54
 800dc84:	54a33dd9 	.word	0x54a33dd9

0800dc88 <STC3115_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef STC3115_DeInit( DrvContextTypeDef *handle )
{
 800dc88:	b480      	push	{r7}
 800dc8a:	b083      	sub	sp, #12
 800dc8c:	af00      	add	r7, sp, #0
 800dc8e:	6078      	str	r0, [r7, #4]
  handle->isInitialized = 0;
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	2200      	movs	r2, #0
 800dc94:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800dc96:	2300      	movs	r3, #0
}
 800dc98:	4618      	mov	r0, r3
 800dc9a:	370c      	adds	r7, #12
 800dc9c:	46bd      	mov	sp, r7
 800dc9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dca2:	4770      	bx	lr

0800dca4 <STC3115_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef STC3115_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 800dca4:	b580      	push	{r7, lr}
 800dca6:	b082      	sub	sp, #8
 800dca8:	af00      	add	r7, sp, #0
 800dcaa:	6078      	str	r0, [r7, #4]
 800dcac:	6039      	str	r1, [r7, #0]
  if (STC3115_Read(handle, STC3115_REG_ID, who_am_i, 1) == 0)
 800dcae:	2301      	movs	r3, #1
 800dcb0:	683a      	ldr	r2, [r7, #0]
 800dcb2:	2118      	movs	r1, #24
 800dcb4:	6878      	ldr	r0, [r7, #4]
 800dcb6:	f000 fc5c 	bl	800e572 <STC3115_Read>
 800dcba:	4603      	mov	r3, r0
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d101      	bne.n	800dcc4 <STC3115_Get_WhoAmI+0x20>
  {
    return COMPONENT_OK;
 800dcc0:	2300      	movs	r3, #0
 800dcc2:	e000      	b.n	800dcc6 <STC3115_Get_WhoAmI+0x22>
  }
  else
  {
    return COMPONENT_ERROR;
 800dcc4:	2301      	movs	r3, #1
  }
}
 800dcc6:	4618      	mov	r0, r3
 800dcc8:	3708      	adds	r7, #8
 800dcca:	46bd      	mov	sp, r7
 800dccc:	bd80      	pop	{r7, pc}
	...

0800dcd0 <STC3115_Task>:
 * @brief Task function for STC3115 Gas Gauge. Hides low level device and battery details
 * @param None
 * @retval Same as GasGauge_Task
 */
static DrvStatusTypeDef STC3115_Task( DrvContextTypeDef* handle, uint8_t *vm_mode)
{
 800dcd0:	b580      	push	{r7, lr}
 800dcd2:	b086      	sub	sp, #24
 800dcd4:	af00      	add	r7, sp, #0
 800dcd6:	6078      	str	r0, [r7, #4]
 800dcd8:	6039      	str	r1, [r7, #0]
  int res;

  STC3115_ConfigData_TypeDef *ConfigData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->configData;
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	689b      	ldr	r3, [r3, #8]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	617b      	str	r3, [r7, #20]
  STC3115_BatteryData_TypeDef *BatteryData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->batteryData;
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	689b      	ldr	r3, [r3, #8]
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	3330      	adds	r3, #48	@ 0x30
 800dcea:	613b      	str	r3, [r7, #16]
  RAMData_TypeDef *RAMData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->ramData;
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	689b      	ldr	r3, [r3, #8]
 800dcf0:	681b      	ldr	r3, [r3, #0]
 800dcf2:	335c      	adds	r3, #92	@ 0x5c
 800dcf4:	60fb      	str	r3, [r7, #12]
  
  /* ----------------------------- System state verification ---------------------------- */
  /*Read STC3115 status registers */
  res = STC3115_Status(handle);
 800dcf6:	6878      	ldr	r0, [r7, #4]
 800dcf8:	f000 fa2f 	bl	800e15a <STC3115_Status>
 800dcfc:	60b8      	str	r0, [r7, #8]
  
  if (res < 0) return(COMPONENT_ERROR); /* return if I2C error or STC3115 not responding */
 800dcfe:	68bb      	ldr	r3, [r7, #8]
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	da01      	bge.n	800dd08 <STC3115_Task+0x38>
 800dd04:	2301      	movs	r3, #1
 800dd06:	e12c      	b.n	800df62 <STC3115_Task+0x292>
  BatteryData->status = res;
 800dd08:	693b      	ldr	r3, [r7, #16]
 800dd0a:	68ba      	ldr	r2, [r7, #8]
 800dd0c:	601a      	str	r2, [r3, #0]
  
  /* check STC3115 RAM status (battery has not been changed) */
  STC3115_ReadRamData(handle, RAMData->db);
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	4619      	mov	r1, r3
 800dd12:	6878      	ldr	r0, [r7, #4]
 800dd14:	f000 fadb 	bl	800e2ce <STC3115_ReadRamData>
  if ( (RAMData->reg.TstWord != RAM_TSTWORD) || (STC3115_CalcRamCRC8(RAMData->db, RAM_SIZE) != 0) )
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800dd1e:	f245 32a9 	movw	r2, #21417	@ 0x53a9
 800dd22:	4293      	cmp	r3, r2
 800dd24:	d107      	bne.n	800dd36 <STC3115_Task+0x66>
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	2110      	movs	r1, #16
 800dd2a:	4618      	mov	r0, r3
 800dd2c:	f000 fa3e 	bl	800e1ac <STC3115_CalcRamCRC8>
 800dd30:	4603      	mov	r3, r0
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d006      	beq.n	800dd44 <STC3115_Task+0x74>
  {
    /* if RAM non ok, reset it and set init state */
    STC3115_InitRamData(handle, ConfigData);
 800dd36:	6979      	ldr	r1, [r7, #20]
 800dd38:	6878      	ldr	r0, [r7, #4]
 800dd3a:	f000 fa85 	bl	800e248 <STC3115_InitRamData>
    RAMData->reg.STC3115_Status = STC3115_INIT;
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	2249      	movs	r2, #73	@ 0x49
 800dd42:	725a      	strb	r2, [r3, #9]
  }
  
  /* check battery presence status */
  if ((BatteryData->status & (STC3115_BATFAIL << 8)) != 0)
 800dd44:	693b      	ldr	r3, [r7, #16]
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d007      	beq.n	800dd60 <STC3115_Task+0x90>
  {
    /*Battery disconnection has been detected     */
    
    /*BATD pin level is over 1.61 or Vcc is below 2.7V  */
    BatteryData->Presence = 0;
 800dd50:	693b      	ldr	r3, [r7, #16]
 800dd52:	2200      	movs	r2, #0
 800dd54:	621a      	str	r2, [r3, #32]
    
    /*HW and SW state machine reset*/
    STC3115_Reset(handle);
 800dd56:	6878      	ldr	r0, [r7, #4]
 800dd58:	f000 f90e 	bl	800df78 <STC3115_Reset>
    
    return (COMPONENT_ERROR);
 800dd5c:	2301      	movs	r3, #1
 800dd5e:	e100      	b.n	800df62 <STC3115_Task+0x292>
  }
  
  /* check STC3115 running mode*/
  if ((BatteryData->status & STC3115_GG_RUN) == 0)
 800dd60:	693b      	ldr	r3, [r7, #16]
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	f003 0310 	and.w	r3, r3, #16
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d10f      	bne.n	800dd8c <STC3115_Task+0xbc>
  {
    if(RAMData->reg.STC3115_Status == STC3115_RUNNING)
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	7a5b      	ldrb	r3, [r3, #9]
 800dd70:	2b52      	cmp	r3, #82	@ 0x52
 800dd72:	d104      	bne.n	800dd7e <STC3115_Task+0xae>
    {
      STC3115_Restore(handle, ConfigData);  /* if RUNNING state, restore STC3115*/
 800dd74:	6979      	ldr	r1, [r7, #20]
 800dd76:	6878      	ldr	r0, [r7, #4]
 800dd78:	f000 fb6a 	bl	800e450 <STC3115_Restore>
 800dd7c:	e003      	b.n	800dd86 <STC3115_Task+0xb6>
    }
    else
    {
      STC3115_Startup(handle, ConfigData);  /* if INIT state, initialize STC3115*/
 800dd7e:	6979      	ldr	r1, [r7, #20]
 800dd80:	6878      	ldr	r0, [r7, #4]
 800dd82:	f000 fbd2 	bl	800e52a <STC3115_Startup>
    }
    
    RAMData->reg.STC3115_Status = STC3115_INIT;
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	2249      	movs	r2, #73	@ 0x49
 800dd8a:	725a      	strb	r2, [r3, #9]
  }
  
  /* --------------------------------- Read battery data ------------------------------- */
  
  res = STC3115_ReadBatteryData(handle, BatteryData);
 800dd8c:	6939      	ldr	r1, [r7, #16]
 800dd8e:	6878      	ldr	r0, [r7, #4]
 800dd90:	f000 fab3 	bl	800e2fa <STC3115_ReadBatteryData>
 800dd94:	60b8      	str	r0, [r7, #8]
  if (res != 0) return(COMPONENT_ERROR); /* abort in case of I2C failure */
 800dd96:	68bb      	ldr	r3, [r7, #8]
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d001      	beq.n	800dda0 <STC3115_Task+0xd0>
 800dd9c:	2301      	movs	r3, #1
 800dd9e:	e0e0      	b.n	800df62 <STC3115_Task+0x292>
  
  
  /* ------------------------------- battery data report ------------------------------- */
  /* check INIT state */
  if (RAMData->reg.STC3115_Status == STC3115_INIT)
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	7a5b      	ldrb	r3, [r3, #9]
 800dda4:	2b49      	cmp	r3, #73	@ 0x49
 800dda6:	d109      	bne.n	800ddbc <STC3115_Task+0xec>
  {
    /* INIT state, wait for current & temperature value available: */
    if (BatteryData->ConvCounter > VCOUNT)
 800dda8:	693b      	ldr	r3, [r7, #16]
 800ddaa:	699b      	ldr	r3, [r3, #24]
 800ddac:	2b04      	cmp	r3, #4
 800ddae:	dd05      	ble.n	800ddbc <STC3115_Task+0xec>
    {
      RAMData->reg.STC3115_Status = STC3115_RUNNING;
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	2252      	movs	r2, #82	@ 0x52
 800ddb4:	725a      	strb	r2, [r3, #9]
      /*Battery is connected*/
      BatteryData->Presence = 1;
 800ddb6:	693b      	ldr	r3, [r7, #16]
 800ddb8:	2201      	movs	r2, #1
 800ddba:	621a      	str	r2, [r3, #32]
    }
  }
  
  if (RAMData->reg.STC3115_Status != STC3115_RUNNING)   /* not running : data partially availalble*/
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	7a5b      	ldrb	r3, [r3, #9]
 800ddc0:	2b52      	cmp	r3, #82	@ 0x52
 800ddc2:	d018      	beq.n	800ddf6 <STC3115_Task+0x126>
  {
    BatteryData->ChargeValue = ConfigData->Cnom * BatteryData->SOC / MAX_SOC;
 800ddc4:	697b      	ldr	r3, [r7, #20]
 800ddc6:	695b      	ldr	r3, [r3, #20]
 800ddc8:	693a      	ldr	r2, [r7, #16]
 800ddca:	6892      	ldr	r2, [r2, #8]
 800ddcc:	fb02 f303 	mul.w	r3, r2, r3
 800ddd0:	4a66      	ldr	r2, [pc, #408]	@ (800df6c <STC3115_Task+0x29c>)
 800ddd2:	fb82 1203 	smull	r1, r2, r2, r3
 800ddd6:	1192      	asrs	r2, r2, #6
 800ddd8:	17db      	asrs	r3, r3, #31
 800ddda:	1ad2      	subs	r2, r2, r3
 800dddc:	693b      	ldr	r3, [r7, #16]
 800ddde:	625a      	str	r2, [r3, #36]	@ 0x24
    BatteryData->Current = 0;
 800dde0:	693b      	ldr	r3, [r7, #16]
 800dde2:	2200      	movs	r2, #0
 800dde4:	611a      	str	r2, [r3, #16]
    BatteryData->Temperature = 250;
 800dde6:	693b      	ldr	r3, [r7, #16]
 800dde8:	22fa      	movs	r2, #250	@ 0xfa
 800ddea:	615a      	str	r2, [r3, #20]
    BatteryData->RemTime = -1;
 800ddec:	693b      	ldr	r3, [r7, #16]
 800ddee:	f04f 32ff 	mov.w	r2, #4294967295
 800ddf2:	629a      	str	r2, [r3, #40]	@ 0x28
 800ddf4:	e08a      	b.n	800df0c <STC3115_Task+0x23c>
  {
  
    /* ---------- process SW algorithms -------- */
    
    /*early empty compensation*/
    if (BatteryData->Voltage < APP_CUTOFF_VOLTAGE)
 800ddf6:	693b      	ldr	r3, [r7, #16]
 800ddf8:	68db      	ldr	r3, [r3, #12]
 800ddfa:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 800ddfe:	4293      	cmp	r3, r2
 800de00:	dc03      	bgt.n	800de0a <STC3115_Task+0x13a>
      BatteryData->SOC = 0;
 800de02:	693b      	ldr	r3, [r7, #16]
 800de04:	2200      	movs	r2, #0
 800de06:	609a      	str	r2, [r3, #8]
 800de08:	e014      	b.n	800de34 <STC3115_Task+0x164>
    else if (BatteryData->Voltage < (APP_CUTOFF_VOLTAGE + 200))
 800de0a:	693b      	ldr	r3, [r7, #16]
 800de0c:	68db      	ldr	r3, [r3, #12]
 800de0e:	f5b3 6f48 	cmp.w	r3, #3200	@ 0xc80
 800de12:	da0f      	bge.n	800de34 <STC3115_Task+0x164>
      BatteryData->SOC = BatteryData->SOC * (BatteryData->Voltage - APP_CUTOFF_VOLTAGE) / 200;
 800de14:	693b      	ldr	r3, [r7, #16]
 800de16:	689b      	ldr	r3, [r3, #8]
 800de18:	693a      	ldr	r2, [r7, #16]
 800de1a:	68d2      	ldr	r2, [r2, #12]
 800de1c:	f6a2 32b8 	subw	r2, r2, #3000	@ 0xbb8
 800de20:	fb02 f303 	mul.w	r3, r2, r3
 800de24:	4a52      	ldr	r2, [pc, #328]	@ (800df70 <STC3115_Task+0x2a0>)
 800de26:	fb82 1203 	smull	r1, r2, r2, r3
 800de2a:	1192      	asrs	r2, r2, #6
 800de2c:	17db      	asrs	r3, r3, #31
 800de2e:	1ad2      	subs	r2, r2, r3
 800de30:	693b      	ldr	r3, [r7, #16]
 800de32:	609a      	str	r2, [r3, #8]
      
    /* Battery charge value calculation */
    
    BatteryData->ChargeValue = ConfigData->Cnom * BatteryData->SOC / MAX_SOC;
 800de34:	697b      	ldr	r3, [r7, #20]
 800de36:	695b      	ldr	r3, [r3, #20]
 800de38:	693a      	ldr	r2, [r7, #16]
 800de3a:	6892      	ldr	r2, [r2, #8]
 800de3c:	fb02 f303 	mul.w	r3, r2, r3
 800de40:	4a4a      	ldr	r2, [pc, #296]	@ (800df6c <STC3115_Task+0x29c>)
 800de42:	fb82 1203 	smull	r1, r2, r2, r3
 800de46:	1192      	asrs	r2, r2, #6
 800de48:	17db      	asrs	r3, r3, #31
 800de4a:	1ad2      	subs	r2, r2, r3
 800de4c:	693b      	ldr	r3, [r7, #16]
 800de4e:	625a      	str	r2, [r3, #36]	@ 0x24
    
    if ((BatteryData->status & STC3115_VMODE) == 0) /* mixed mode only*/
 800de50:	693b      	ldr	r3, [r7, #16]
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	f003 0301 	and.w	r3, r3, #1
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d140      	bne.n	800dede <STC3115_Task+0x20e>
    {
    
      /*Lately fully compensation*/
      if ((BatteryData->status & STC3115_VMODE) == 0) /*running in mixed mode*/
 800de5c:	693b      	ldr	r3, [r7, #16]
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	f003 0301 	and.w	r3, r3, #1
 800de64:	2b00      	cmp	r3, #0
 800de66:	d113      	bne.n	800de90 <STC3115_Task+0x1c0>
      {
      
        if(BatteryData->Current > APP_EOC_CURRENT && BatteryData->SOC > 990)
 800de68:	693b      	ldr	r3, [r7, #16]
 800de6a:	691b      	ldr	r3, [r3, #16]
 800de6c:	2b0a      	cmp	r3, #10
 800de6e:	dd0f      	ble.n	800de90 <STC3115_Task+0x1c0>
 800de70:	693b      	ldr	r3, [r7, #16]
 800de72:	689b      	ldr	r3, [r3, #8]
 800de74:	f240 32de 	movw	r2, #990	@ 0x3de
 800de78:	4293      	cmp	r3, r2
 800de7a:	dd09      	ble.n	800de90 <STC3115_Task+0x1c0>
        {
          BatteryData->SOC = 990;
 800de7c:	693b      	ldr	r3, [r7, #16]
 800de7e:	f240 32de 	movw	r2, #990	@ 0x3de
 800de82:	609a      	str	r2, [r3, #8]
          STC3115_WriteWord(handle, STC3115_REG_SOC, 50688);  /* 99% */
 800de84:	f44f 4246 	mov.w	r2, #50688	@ 0xc600
 800de88:	2102      	movs	r1, #2
 800de8a:	6878      	ldr	r0, [r7, #4]
 800de8c:	f000 fbc4 	bl	800e618 <STC3115_WriteWord>
        }
      }
      
      /*Remaining time calculation*/
      if(BatteryData->Current < 0)
 800de90:	693b      	ldr	r3, [r7, #16]
 800de92:	691b      	ldr	r3, [r3, #16]
 800de94:	2b00      	cmp	r3, #0
 800de96:	da1d      	bge.n	800ded4 <STC3115_Task+0x204>
      {
      
        BatteryData->RemTime = (BatteryData->RemTime * 4 + BatteryData->ChargeValue / BatteryData->Current * 60 ) / 5;
 800de98:	693b      	ldr	r3, [r7, #16]
 800de9a:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800de9c:	693b      	ldr	r3, [r7, #16]
 800de9e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800dea0:	693b      	ldr	r3, [r7, #16]
 800dea2:	691b      	ldr	r3, [r3, #16]
 800dea4:	fb92 f2f3 	sdiv	r2, r2, r3
 800dea8:	4613      	mov	r3, r2
 800deaa:	011b      	lsls	r3, r3, #4
 800deac:	1a9b      	subs	r3, r3, r2
 800deae:	440b      	add	r3, r1
 800deb0:	009b      	lsls	r3, r3, #2
 800deb2:	4a30      	ldr	r2, [pc, #192]	@ (800df74 <STC3115_Task+0x2a4>)
 800deb4:	fb82 1203 	smull	r1, r2, r2, r3
 800deb8:	1052      	asrs	r2, r2, #1
 800deba:	17db      	asrs	r3, r3, #31
 800debc:	1ad2      	subs	r2, r2, r3
 800debe:	693b      	ldr	r3, [r7, #16]
 800dec0:	629a      	str	r2, [r3, #40]	@ 0x28
        if( BatteryData->RemTime  < 0)
 800dec2:	693b      	ldr	r3, [r7, #16]
 800dec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	da10      	bge.n	800deec <STC3115_Task+0x21c>
          BatteryData->RemTime = -1; /* means no estimated time available */
 800deca:	693b      	ldr	r3, [r7, #16]
 800decc:	f04f 32ff 	mov.w	r2, #4294967295
 800ded0:	629a      	str	r2, [r3, #40]	@ 0x28
 800ded2:	e00b      	b.n	800deec <STC3115_Task+0x21c>
      }
      else
        BatteryData->RemTime = -1; /* means no estimated time available */
 800ded4:	693b      	ldr	r3, [r7, #16]
 800ded6:	f04f 32ff 	mov.w	r2, #4294967295
 800deda:	629a      	str	r2, [r3, #40]	@ 0x28
 800dedc:	e006      	b.n	800deec <STC3115_Task+0x21c>
        
    }
    else /* voltage mode only */
    {
      BatteryData->Current = 0;
 800dede:	693b      	ldr	r3, [r7, #16]
 800dee0:	2200      	movs	r2, #0
 800dee2:	611a      	str	r2, [r3, #16]
      BatteryData->RemTime = -1;
 800dee4:	693b      	ldr	r3, [r7, #16]
 800dee6:	f04f 32ff 	mov.w	r2, #4294967295
 800deea:	629a      	str	r2, [r3, #40]	@ 0x28
    }
    
    //SOC min/max clamping
    if(BatteryData->SOC > 1000) BatteryData->SOC = MAX_SOC;
 800deec:	693b      	ldr	r3, [r7, #16]
 800deee:	689b      	ldr	r3, [r3, #8]
 800def0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800def4:	dd03      	ble.n	800defe <STC3115_Task+0x22e>
 800def6:	693b      	ldr	r3, [r7, #16]
 800def8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800defc:	609a      	str	r2, [r3, #8]
    if(BatteryData->SOC < 0) BatteryData->SOC = 0;
 800defe:	693b      	ldr	r3, [r7, #16]
 800df00:	689b      	ldr	r3, [r3, #8]
 800df02:	2b00      	cmp	r3, #0
 800df04:	da02      	bge.n	800df0c <STC3115_Task+0x23c>
 800df06:	693b      	ldr	r3, [r7, #16]
 800df08:	2200      	movs	r2, #0
 800df0a:	609a      	str	r2, [r3, #8]
    
  }
  /* save SOC */
  RAMData->reg.HRSOC = BatteryData->HRSOC;
 800df0c:	693b      	ldr	r3, [r7, #16]
 800df0e:	685b      	ldr	r3, [r3, #4]
 800df10:	b21a      	sxth	r2, r3
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	805a      	strh	r2, [r3, #2]
  RAMData->reg.SOC = (BatteryData->SOC + 5) / 10;
 800df16:	693b      	ldr	r3, [r7, #16]
 800df18:	689b      	ldr	r3, [r3, #8]
 800df1a:	3305      	adds	r3, #5
 800df1c:	4a15      	ldr	r2, [pc, #84]	@ (800df74 <STC3115_Task+0x2a4>)
 800df1e:	fb82 1203 	smull	r1, r2, r2, r3
 800df22:	1092      	asrs	r2, r2, #2
 800df24:	17db      	asrs	r3, r3, #31
 800df26:	1ad3      	subs	r3, r2, r3
 800df28:	b2da      	uxtb	r2, r3
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	721a      	strb	r2, [r3, #8]
  STC3115_UpdateRamCRC(handle);
 800df2e:	6878      	ldr	r0, [r7, #4]
 800df30:	f000 f972 	bl	800e218 <STC3115_UpdateRamCRC>
  STC3115_WriteRamData(handle, RAMData->db);
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	4619      	mov	r1, r3
 800df38:	6878      	ldr	r0, [r7, #4]
 800df3a:	f000 f9b2 	bl	800e2a2 <STC3115_WriteRamData>
  
  if (RAMData->reg.STC3115_Status == STC3115_RUNNING)
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	7a5b      	ldrb	r3, [r3, #9]
 800df42:	2b52      	cmp	r3, #82	@ 0x52
 800df44:	d10c      	bne.n	800df60 <STC3115_Task+0x290>
  {
    if((BatteryData->status & (STC3115_GG_VM << 8)) == 0)
 800df46:	693b      	ldr	r3, [r7, #16]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d103      	bne.n	800df5a <STC3115_Task+0x28a>
      *vm_mode=MIXED_MODE; //return(2); // Coulomb counter mode
 800df52:	683b      	ldr	r3, [r7, #0]
 800df54:	2200      	movs	r2, #0
 800df56:	701a      	strb	r2, [r3, #0]
 800df58:	e002      	b.n	800df60 <STC3115_Task+0x290>
    else
      *vm_mode=VM_MODE; //return(1); // Voltage mode
 800df5a:	683b      	ldr	r3, [r7, #0]
 800df5c:	2201      	movs	r2, #1
 800df5e:	701a      	strb	r2, [r3, #0]
  }
  return COMPONENT_OK;
 800df60:	2300      	movs	r3, #0
}
 800df62:	4618      	mov	r0, r3
 800df64:	3718      	adds	r7, #24
 800df66:	46bd      	mov	sp, r7
 800df68:	bd80      	pop	{r7, pc}
 800df6a:	bf00      	nop
 800df6c:	10624dd3 	.word	0x10624dd3
 800df70:	51eb851f 	.word	0x51eb851f
 800df74:	66666667 	.word	0x66666667

0800df78 <STC3115_Reset>:
 * @brief Resets Gas Gauge
 * @param None
 * @retval None
 */
static DrvStatusTypeDef STC3115_Reset(DrvContextTypeDef* handle)
{
 800df78:	b580      	push	{r7, lr}
 800df7a:	b086      	sub	sp, #24
 800df7c:	af00      	add	r7, sp, #0
 800df7e:	6078      	str	r0, [r7, #4]
  int res;
  RAMData_TypeDef *RAMData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->ramData;
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	689b      	ldr	r3, [r3, #8]
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	335c      	adds	r3, #92	@ 0x5c
 800df88:	617b      	str	r3, [r7, #20]
  
  /* reset RAM */
  RAMData->reg.TstWord = 0;
 800df8a:	697b      	ldr	r3, [r7, #20]
 800df8c:	2200      	movs	r2, #0
 800df8e:	801a      	strh	r2, [r3, #0]
  RAMData->reg.STC3115_Status = 0;
 800df90:	697b      	ldr	r3, [r7, #20]
 800df92:	2200      	movs	r2, #0
 800df94:	725a      	strb	r2, [r3, #9]
  res = STC3115_WriteRamData(handle, RAMData->db);
 800df96:	697b      	ldr	r3, [r7, #20]
 800df98:	4619      	mov	r1, r3
 800df9a:	6878      	ldr	r0, [r7, #4]
 800df9c:	f000 f981 	bl	800e2a2 <STC3115_WriteRamData>
 800dfa0:	6138      	str	r0, [r7, #16]
  if(res != OK) return COMPONENT_ERROR;
 800dfa2:	693b      	ldr	r3, [r7, #16]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d001      	beq.n	800dfac <STC3115_Reset+0x34>
 800dfa8:	2301      	movs	r3, #1
 800dfaa:	e00a      	b.n	800dfc2 <STC3115_Reset+0x4a>
  /* reset STC3115*/
  uint8_t data = STC3115_PORDET;
 800dfac:	2310      	movs	r3, #16
 800dfae:	73fb      	strb	r3, [r7, #15]
  res = STC3115_Write(handle, STC3115_REG_CTRL, &data, 1);  /*   set soft POR */
 800dfb0:	f107 020f 	add.w	r2, r7, #15
 800dfb4:	2301      	movs	r3, #1
 800dfb6:	2101      	movs	r1, #1
 800dfb8:	6878      	ldr	r0, [r7, #4]
 800dfba:	f000 faf5 	bl	800e5a8 <STC3115_Write>
 800dfbe:	6138      	str	r0, [r7, #16]
  
  return COMPONENT_OK;
 800dfc0:	2300      	movs	r3, #0
}
 800dfc2:	4618      	mov	r0, r3
 800dfc4:	3718      	adds	r7, #24
 800dfc6:	46bd      	mov	sp, r7
 800dfc8:	bd80      	pop	{r7, pc}

0800dfca <STC3115_Stop>:
 * @brief Stops Gas Gauge
 * @param None
 * @retval Same as GasGauge_Stop
 */
static DrvStatusTypeDef STC3115_Stop(DrvContextTypeDef* handle)
{
 800dfca:	b580      	push	{r7, lr}
 800dfcc:	b084      	sub	sp, #16
 800dfce:	af00      	add	r7, sp, #0
 800dfd0:	6078      	str	r0, [r7, #4]
  int res;
  RAMData_TypeDef *RAMData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->ramData;
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	689b      	ldr	r3, [r3, #8]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	335c      	adds	r3, #92	@ 0x5c
 800dfda:	60fb      	str	r3, [r7, #12]
  
  /*Save context in RAM*/
  STC3115_ReadRamData(handle, RAMData->db);
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	4619      	mov	r1, r3
 800dfe0:	6878      	ldr	r0, [r7, #4]
 800dfe2:	f000 f974 	bl	800e2ce <STC3115_ReadRamData>
  RAMData->reg.STC3115_Status = STC3115_POWERDN;
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	2244      	movs	r2, #68	@ 0x44
 800dfea:	725a      	strb	r2, [r3, #9]
  /* update the crc */
  STC3115_UpdateRamCRC(handle);
 800dfec:	6878      	ldr	r0, [r7, #4]
 800dfee:	f000 f913 	bl	800e218 <STC3115_UpdateRamCRC>
  STC3115_WriteRamData(handle, RAMData->db);
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	4619      	mov	r1, r3
 800dff6:	6878      	ldr	r0, [r7, #4]
 800dff8:	f000 f953 	bl	800e2a2 <STC3115_WriteRamData>
  
  /*STC3115 Power down*/
  res = STC3115_Powerdown(handle);
 800dffc:	6878      	ldr	r0, [r7, #4]
 800dffe:	f000 fa57 	bl	800e4b0 <STC3115_Powerdown>
 800e002:	60b8      	str	r0, [r7, #8]
  if (res != 0) return (COMPONENT_ERROR); /* error */
 800e004:	68bb      	ldr	r3, [r7, #8]
 800e006:	2b00      	cmp	r3, #0
 800e008:	d001      	beq.n	800e00e <STC3115_Stop+0x44>
 800e00a:	2301      	movs	r3, #1
 800e00c:	e000      	b.n	800e010 <STC3115_Stop+0x46>
  
  return(COMPONENT_OK);
 800e00e:	2300      	movs	r3, #0
}
 800e010:	4618      	mov	r0, r3
 800e012:	3710      	adds	r7, #16
 800e014:	46bd      	mov	sp, r7
 800e016:	bd80      	pop	{r7, pc}

0800e018 <STC3115_GetSOC>:
 * @brief Returns battery State of Charge
 * @param None
 * @retval Battery State of Charge value
 */
static DrvStatusTypeDef STC3115_GetSOC( DrvContextTypeDef* handle, uint32_t* SOC)
{
 800e018:	b480      	push	{r7}
 800e01a:	b083      	sub	sp, #12
 800e01c:	af00      	add	r7, sp, #0
 800e01e:	6078      	str	r0, [r7, #4]
 800e020:	6039      	str	r1, [r7, #0]
  *SOC = ((( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->batteryData.SOC + 5) / 10;
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	689b      	ldr	r3, [r3, #8]
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e02a:	3305      	adds	r3, #5
 800e02c:	4a07      	ldr	r2, [pc, #28]	@ (800e04c <STC3115_GetSOC+0x34>)
 800e02e:	fb82 1203 	smull	r1, r2, r2, r3
 800e032:	1092      	asrs	r2, r2, #2
 800e034:	17db      	asrs	r3, r3, #31
 800e036:	1ad3      	subs	r3, r2, r3
 800e038:	461a      	mov	r2, r3
 800e03a:	683b      	ldr	r3, [r7, #0]
 800e03c:	601a      	str	r2, [r3, #0]
  return COMPONENT_OK;
 800e03e:	2300      	movs	r3, #0
}
 800e040:	4618      	mov	r0, r3
 800e042:	370c      	adds	r7, #12
 800e044:	46bd      	mov	sp, r7
 800e046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e04a:	4770      	bx	lr
 800e04c:	66666667 	.word	0x66666667

0800e050 <STC3115_GetOCV>:
 * @brief Returns battery Open circuit Voltage
 * @param None
 * @retval Open circuit Voltage value
 */
static DrvStatusTypeDef STC3115_GetOCV(DrvContextTypeDef* handle, uint32_t* OCV)
{
 800e050:	b480      	push	{r7}
 800e052:	b083      	sub	sp, #12
 800e054:	af00      	add	r7, sp, #0
 800e056:	6078      	str	r0, [r7, #4]
 800e058:	6039      	str	r1, [r7, #0]
  *OCV = (( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->batteryData.OCV;
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	689b      	ldr	r3, [r3, #8]
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e062:	461a      	mov	r2, r3
 800e064:	683b      	ldr	r3, [r7, #0]
 800e066:	601a      	str	r2, [r3, #0]
  return COMPONENT_OK;
 800e068:	2300      	movs	r3, #0
}
 800e06a:	4618      	mov	r0, r3
 800e06c:	370c      	adds	r7, #12
 800e06e:	46bd      	mov	sp, r7
 800e070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e074:	4770      	bx	lr

0800e076 <STC3115_GetCurrent>:
 * @brief Returns absorbed current
 * @param None
 * @retval Current value
 */
static DrvStatusTypeDef STC3115_GetCurrent(DrvContextTypeDef* handle, int32_t* Current)
{
 800e076:	b480      	push	{r7}
 800e078:	b083      	sub	sp, #12
 800e07a:	af00      	add	r7, sp, #0
 800e07c:	6078      	str	r0, [r7, #4]
 800e07e:	6039      	str	r1, [r7, #0]
  *Current = (( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->batteryData.Current;
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	689b      	ldr	r3, [r3, #8]
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e088:	683b      	ldr	r3, [r7, #0]
 800e08a:	601a      	str	r2, [r3, #0]
  return COMPONENT_OK;
 800e08c:	2300      	movs	r3, #0
}
 800e08e:	4618      	mov	r0, r3
 800e090:	370c      	adds	r7, #12
 800e092:	46bd      	mov	sp, r7
 800e094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e098:	4770      	bx	lr

0800e09a <STC3115_GetTemperature>:
 * @brief Returns temperature value
 * @param None
 * @retval Temperature value
 */
static DrvStatusTypeDef STC3115_GetTemperature(DrvContextTypeDef* handle, int32_t* Temperature)
{
 800e09a:	b480      	push	{r7}
 800e09c:	b083      	sub	sp, #12
 800e09e:	af00      	add	r7, sp, #0
 800e0a0:	6078      	str	r0, [r7, #4]
 800e0a2:	6039      	str	r1, [r7, #0]
  *Temperature = (( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->batteryData.Temperature;
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	689b      	ldr	r3, [r3, #8]
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e0ac:	683b      	ldr	r3, [r7, #0]
 800e0ae:	601a      	str	r2, [r3, #0]
  return COMPONENT_OK;
 800e0b0:	2300      	movs	r3, #0
}
 800e0b2:	4618      	mov	r0, r3
 800e0b4:	370c      	adds	r7, #12
 800e0b6:	46bd      	mov	sp, r7
 800e0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0bc:	4770      	bx	lr

0800e0be <STC3115_GetVoltage>:
 * @brief Returns battery voltage
 * @param None
 * @retval Battery voltage value
 */
static DrvStatusTypeDef STC3115_GetVoltage(DrvContextTypeDef* handle, uint32_t* Voltage)
{
 800e0be:	b480      	push	{r7}
 800e0c0:	b083      	sub	sp, #12
 800e0c2:	af00      	add	r7, sp, #0
 800e0c4:	6078      	str	r0, [r7, #4]
 800e0c6:	6039      	str	r1, [r7, #0]
  *Voltage = (( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->batteryData.Voltage;
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	689b      	ldr	r3, [r3, #8]
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e0d0:	461a      	mov	r2, r3
 800e0d2:	683b      	ldr	r3, [r7, #0]
 800e0d4:	601a      	str	r2, [r3, #0]
  return COMPONENT_OK;
 800e0d6:	2300      	movs	r3, #0
}
 800e0d8:	4618      	mov	r0, r3
 800e0da:	370c      	adds	r7, #12
 800e0dc:	46bd      	mov	sp, r7
 800e0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0e2:	4770      	bx	lr

0800e0e4 <STC3115_GetChargeValue>:
 * @brief Returns remaining battery charge value
 * @param None
 * @retval battery charge value
 */
static DrvStatusTypeDef STC3115_GetChargeValue(DrvContextTypeDef* handle, uint32_t* ChargeValue)
{
 800e0e4:	b480      	push	{r7}
 800e0e6:	b083      	sub	sp, #12
 800e0e8:	af00      	add	r7, sp, #0
 800e0ea:	6078      	str	r0, [r7, #4]
 800e0ec:	6039      	str	r1, [r7, #0]
  *ChargeValue = (( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->batteryData.ChargeValue;
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	689b      	ldr	r3, [r3, #8]
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e0f6:	461a      	mov	r2, r3
 800e0f8:	683b      	ldr	r3, [r7, #0]
 800e0fa:	601a      	str	r2, [r3, #0]
  return COMPONENT_OK;
 800e0fc:	2300      	movs	r3, #0
}
 800e0fe:	4618      	mov	r0, r3
 800e100:	370c      	adds	r7, #12
 800e102:	46bd      	mov	sp, r7
 800e104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e108:	4770      	bx	lr

0800e10a <STC3115_GetPresence>:
 * @brief Tells whether battery is present or not
 * @param None
 * @retval 0 if battery is not present, 1 if present
 */
static DrvStatusTypeDef STC3115_GetPresence(DrvContextTypeDef* handle, uint32_t* Presence)
{
 800e10a:	b480      	push	{r7}
 800e10c:	b083      	sub	sp, #12
 800e10e:	af00      	add	r7, sp, #0
 800e110:	6078      	str	r0, [r7, #4]
 800e112:	6039      	str	r1, [r7, #0]
  *Presence = (( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->batteryData.Presence;
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	689b      	ldr	r3, [r3, #8]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e11c:	461a      	mov	r2, r3
 800e11e:	683b      	ldr	r3, [r7, #0]
 800e120:	601a      	str	r2, [r3, #0]
  return COMPONENT_OK;
 800e122:	2300      	movs	r3, #0
}
 800e124:	4618      	mov	r0, r3
 800e126:	370c      	adds	r7, #12
 800e128:	46bd      	mov	sp, r7
 800e12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e12e:	4770      	bx	lr

0800e130 <STC3115_GetAlarmStatus>:
 * @brief Returns Alarm bits status
 * @param None
 * @retval STC3115 Alarm bits status
 */
static DrvStatusTypeDef STC3115_GetAlarmStatus(DrvContextTypeDef* handle, uint32_t* status)
{
 800e130:	b480      	push	{r7}
 800e132:	b083      	sub	sp, #12
 800e134:	af00      	add	r7, sp, #0
 800e136:	6078      	str	r0, [r7, #4]
 800e138:	6039      	str	r1, [r7, #0]
  *status = ((( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->batteryData.status >> 13) & 0x3;
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	689b      	ldr	r3, [r3, #8]
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e142:	135b      	asrs	r3, r3, #13
 800e144:	f003 0203 	and.w	r2, r3, #3
 800e148:	683b      	ldr	r3, [r7, #0]
 800e14a:	601a      	str	r2, [r3, #0]
  return COMPONENT_OK;
 800e14c:	2300      	movs	r3, #0
}
 800e14e:	4618      	mov	r0, r3
 800e150:	370c      	adds	r7, #12
 800e152:	46bd      	mov	sp, r7
 800e154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e158:	4770      	bx	lr

0800e15a <STC3115_Status>:
 * @brief Read the STC3115 status
 * @param None
 * @retval status word (REG_MODE / REG_CTRL), -1 if error
 */
static int STC3115_Status( DrvContextTypeDef* handle )
{
 800e15a:	b580      	push	{r7, lr}
 800e15c:	b084      	sub	sp, #16
 800e15e:	af00      	add	r7, sp, #0
 800e160:	6078      	str	r0, [r7, #4]
  int value;
  uint8_t data;
  
  /* First, check the presence of the STC3115 by reading first byte of dev. ID */
  if(STC3115_Read(handle, STC3115_REG_ID, &data, 1) == -1)
 800e162:	f107 020b 	add.w	r2, r7, #11
 800e166:	2301      	movs	r3, #1
 800e168:	2118      	movs	r1, #24
 800e16a:	6878      	ldr	r0, [r7, #4]
 800e16c:	f000 fa01 	bl	800e572 <STC3115_Read>
 800e170:	4603      	mov	r3, r0
 800e172:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e176:	d102      	bne.n	800e17e <STC3115_Status+0x24>
    return -1;
 800e178:	f04f 33ff 	mov.w	r3, #4294967295
 800e17c:	e012      	b.n	800e1a4 <STC3115_Status+0x4a>
  if (data != STC3115_ID)
 800e17e:	7afb      	ldrb	r3, [r7, #11]
 800e180:	2b14      	cmp	r3, #20
 800e182:	d002      	beq.n	800e18a <STC3115_Status+0x30>
    return -1;
 800e184:	f04f 33ff 	mov.w	r3, #4294967295
 800e188:	e00c      	b.n	800e1a4 <STC3115_Status+0x4a>
    
  /* read REG_MODE and REG_CTRL */
  STC3115_ReadWord(handle, STC3115_REG_MODE, &value);
 800e18a:	f107 030c 	add.w	r3, r7, #12
 800e18e:	461a      	mov	r2, r3
 800e190:	2100      	movs	r1, #0
 800e192:	6878      	ldr	r0, [r7, #4]
 800e194:	f000 fa23 	bl	800e5de <STC3115_ReadWord>
  value &= 0x7f7f;
 800e198:	68fa      	ldr	r2, [r7, #12]
 800e19a:	f647 737f 	movw	r3, #32639	@ 0x7f7f
 800e19e:	4013      	ands	r3, r2
 800e1a0:	60fb      	str	r3, [r7, #12]
  
  return value;
 800e1a2:	68fb      	ldr	r3, [r7, #12]
}
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	3710      	adds	r7, #16
 800e1a8:	46bd      	mov	sp, r7
 800e1aa:	bd80      	pop	{r7, pc}

0800e1ac <STC3115_CalcRamCRC8>:
 * @param pointer to byte array,
 * @param n: number of bytes
 * @retval CRC value
 */
static int STC3115_CalcRamCRC8(unsigned char *data, int n)
{
 800e1ac:	b480      	push	{r7}
 800e1ae:	b087      	sub	sp, #28
 800e1b0:	af00      	add	r7, sp, #0
 800e1b2:	6078      	str	r0, [r7, #4]
 800e1b4:	6039      	str	r1, [r7, #0]
  int crc = 0; /* initial value */
 800e1b6:	2300      	movs	r3, #0
 800e1b8:	617b      	str	r3, [r7, #20]
  int i, j;
  
  for (i = 0; i < n; i++)
 800e1ba:	2300      	movs	r3, #0
 800e1bc:	613b      	str	r3, [r7, #16]
 800e1be:	e01f      	b.n	800e200 <STC3115_CalcRamCRC8+0x54>
  {
    crc ^= data[i];
 800e1c0:	693b      	ldr	r3, [r7, #16]
 800e1c2:	687a      	ldr	r2, [r7, #4]
 800e1c4:	4413      	add	r3, r2
 800e1c6:	781b      	ldrb	r3, [r3, #0]
 800e1c8:	461a      	mov	r2, r3
 800e1ca:	697b      	ldr	r3, [r7, #20]
 800e1cc:	4053      	eors	r3, r2
 800e1ce:	617b      	str	r3, [r7, #20]
    for (j = 0; j < 8; j++)
 800e1d0:	2300      	movs	r3, #0
 800e1d2:	60fb      	str	r3, [r7, #12]
 800e1d4:	e00e      	b.n	800e1f4 <STC3115_CalcRamCRC8+0x48>
    {
      crc <<= 1;
 800e1d6:	697b      	ldr	r3, [r7, #20]
 800e1d8:	005b      	lsls	r3, r3, #1
 800e1da:	617b      	str	r3, [r7, #20]
      if (crc & 0x100)  crc ^= 7;
 800e1dc:	697b      	ldr	r3, [r7, #20]
 800e1de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d003      	beq.n	800e1ee <STC3115_CalcRamCRC8+0x42>
 800e1e6:	697b      	ldr	r3, [r7, #20]
 800e1e8:	f083 0307 	eor.w	r3, r3, #7
 800e1ec:	617b      	str	r3, [r7, #20]
    for (j = 0; j < 8; j++)
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	3301      	adds	r3, #1
 800e1f2:	60fb      	str	r3, [r7, #12]
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	2b07      	cmp	r3, #7
 800e1f8:	dded      	ble.n	800e1d6 <STC3115_CalcRamCRC8+0x2a>
  for (i = 0; i < n; i++)
 800e1fa:	693b      	ldr	r3, [r7, #16]
 800e1fc:	3301      	adds	r3, #1
 800e1fe:	613b      	str	r3, [r7, #16]
 800e200:	693a      	ldr	r2, [r7, #16]
 800e202:	683b      	ldr	r3, [r7, #0]
 800e204:	429a      	cmp	r2, r3
 800e206:	dbdb      	blt.n	800e1c0 <STC3115_CalcRamCRC8+0x14>
    }
  }
  return(crc & 255);
 800e208:	697b      	ldr	r3, [r7, #20]
 800e20a:	b2db      	uxtb	r3, r3
}
 800e20c:	4618      	mov	r0, r3
 800e20e:	371c      	adds	r7, #28
 800e210:	46bd      	mov	sp, r7
 800e212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e216:	4770      	bx	lr

0800e218 <STC3115_UpdateRamCRC>:
 * @brief calculate the RAM CRC
 * @param None
 * @retval CRC value
 */
static int STC3115_UpdateRamCRC( DrvContextTypeDef* handle )
{
 800e218:	b580      	push	{r7, lr}
 800e21a:	b084      	sub	sp, #16
 800e21c:	af00      	add	r7, sp, #0
 800e21e:	6078      	str	r0, [r7, #4]
  int res;
  RAMData_TypeDef *RAMData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->ramData;
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	689b      	ldr	r3, [r3, #8]
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	335c      	adds	r3, #92	@ 0x5c
 800e228:	60fb      	str	r3, [r7, #12]
  
  res = STC3115_CalcRamCRC8(RAMData->db, RAM_SIZE - 1);
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	210f      	movs	r1, #15
 800e22e:	4618      	mov	r0, r3
 800e230:	f7ff ffbc 	bl	800e1ac <STC3115_CalcRamCRC8>
 800e234:	60b8      	str	r0, [r7, #8]
  RAMData->db[RAM_SIZE - 1] = res; /* last byte holds the CRC */
 800e236:	68bb      	ldr	r3, [r7, #8]
 800e238:	b2da      	uxtb	r2, r3
 800e23a:	68fb      	ldr	r3, [r7, #12]
 800e23c:	73da      	strb	r2, [r3, #15]
  return(res);
 800e23e:	68bb      	ldr	r3, [r7, #8]
}
 800e240:	4618      	mov	r0, r3
 800e242:	3710      	adds	r7, #16
 800e244:	46bd      	mov	sp, r7
 800e246:	bd80      	pop	{r7, pc}

0800e248 <STC3115_InitRamData>:
 * @brief Initialize the STC3115 RAM registers with valid test word and CRC
 * @param ConfigData Pointer to STC3115_ConfigData_TypeDef structure
 * @retval None
 */
static void STC3115_InitRamData(DrvContextTypeDef* handle, STC3115_ConfigData_TypeDef *ConfigData)
{
 800e248:	b580      	push	{r7, lr}
 800e24a:	b084      	sub	sp, #16
 800e24c:	af00      	add	r7, sp, #0
 800e24e:	6078      	str	r0, [r7, #4]
 800e250:	6039      	str	r1, [r7, #0]
  int index;
  RAMData_TypeDef *RAMData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->ramData;
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	689b      	ldr	r3, [r3, #8]
 800e256:	681b      	ldr	r3, [r3, #0]
 800e258:	335c      	adds	r3, #92	@ 0x5c
 800e25a:	60bb      	str	r3, [r7, #8]
  
  //Set full RAM tab to 0
  for (index = 0; index < RAM_SIZE; index++)
 800e25c:	2300      	movs	r3, #0
 800e25e:	60fb      	str	r3, [r7, #12]
 800e260:	e007      	b.n	800e272 <STC3115_InitRamData+0x2a>
  {
    RAMData->db[index] = 0;
 800e262:	68ba      	ldr	r2, [r7, #8]
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	4413      	add	r3, r2
 800e268:	2200      	movs	r2, #0
 800e26a:	701a      	strb	r2, [r3, #0]
  for (index = 0; index < RAM_SIZE; index++)
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	3301      	adds	r3, #1
 800e270:	60fb      	str	r3, [r7, #12]
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	2b0f      	cmp	r3, #15
 800e276:	ddf4      	ble.n	800e262 <STC3115_InitRamData+0x1a>
  }
  //Fill RAM regs
  RAMData->reg.TstWord = RAM_TSTWORD; /* Fixed word to check RAM integrity */
 800e278:	68bb      	ldr	r3, [r7, #8]
 800e27a:	f245 32a9 	movw	r2, #21417	@ 0x53a9
 800e27e:	801a      	strh	r2, [r3, #0]
  RAMData->reg.CC_cnf = ConfigData->CC_cnf;
 800e280:	683b      	ldr	r3, [r7, #0]
 800e282:	68db      	ldr	r3, [r3, #12]
 800e284:	b21a      	sxth	r2, r3
 800e286:	68bb      	ldr	r3, [r7, #8]
 800e288:	809a      	strh	r2, [r3, #4]
  RAMData->reg.VM_cnf = ConfigData->VM_cnf;
 800e28a:	683b      	ldr	r3, [r7, #0]
 800e28c:	691b      	ldr	r3, [r3, #16]
 800e28e:	b21a      	sxth	r2, r3
 800e290:	68bb      	ldr	r3, [r7, #8]
 800e292:	80da      	strh	r2, [r3, #6]
  /* update the crc */
  STC3115_UpdateRamCRC(handle);
 800e294:	6878      	ldr	r0, [r7, #4]
 800e296:	f7ff ffbf 	bl	800e218 <STC3115_UpdateRamCRC>
}
 800e29a:	bf00      	nop
 800e29c:	3710      	adds	r7, #16
 800e29e:	46bd      	mov	sp, r7
 800e2a0:	bd80      	pop	{r7, pc}

0800e2a2 <STC3115_WriteRamData>:
 * @brief Utility function to write the RAM data into STC3115
 * @param RamData Pointer to read STC3115 RAM data array from
 * @retval I2C error code
 */
static int STC3115_WriteRamData(DrvContextTypeDef* handle, unsigned char *RamData)
{
 800e2a2:	b580      	push	{r7, lr}
 800e2a4:	b082      	sub	sp, #8
 800e2a6:	af00      	add	r7, sp, #0
 800e2a8:	6078      	str	r0, [r7, #4]
 800e2aa:	6039      	str	r1, [r7, #0]
  if (Sensor_IO_Write(handle, STC3115_REG_RAM, RamData, RAM_SIZE))
 800e2ac:	2310      	movs	r3, #16
 800e2ae:	683a      	ldr	r2, [r7, #0]
 800e2b0:	2120      	movs	r1, #32
 800e2b2:	6878      	ldr	r0, [r7, #4]
 800e2b4:	f000 fccc 	bl	800ec50 <Sensor_IO_Write>
 800e2b8:	4603      	mov	r3, r0
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d002      	beq.n	800e2c4 <STC3115_WriteRamData+0x22>
  {
    return -1;
 800e2be:	f04f 33ff 	mov.w	r3, #4294967295
 800e2c2:	e000      	b.n	800e2c6 <STC3115_WriteRamData+0x24>
  }
  else
  {
    return 0;
 800e2c4:	2300      	movs	r3, #0
  }
}
 800e2c6:	4618      	mov	r0, r3
 800e2c8:	3708      	adds	r7, #8
 800e2ca:	46bd      	mov	sp, r7
 800e2cc:	bd80      	pop	{r7, pc}

0800e2ce <STC3115_ReadRamData>:
 * @brief utility function to read the RAM data from STC3115
 * @param RamData Pointer to store STC3115 RAM data array to
 * @retval I2C error code
 */
static int STC3115_ReadRamData(DrvContextTypeDef* handle, unsigned char *RamData)
{
 800e2ce:	b580      	push	{r7, lr}
 800e2d0:	b082      	sub	sp, #8
 800e2d2:	af00      	add	r7, sp, #0
 800e2d4:	6078      	str	r0, [r7, #4]
 800e2d6:	6039      	str	r1, [r7, #0]
  if (Sensor_IO_Read(handle, STC3115_REG_RAM, RamData, RAM_SIZE))
 800e2d8:	2310      	movs	r3, #16
 800e2da:	683a      	ldr	r2, [r7, #0]
 800e2dc:	2120      	movs	r1, #32
 800e2de:	6878      	ldr	r0, [r7, #4]
 800e2e0:	f000 fd11 	bl	800ed06 <Sensor_IO_Read>
 800e2e4:	4603      	mov	r3, r0
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d002      	beq.n	800e2f0 <STC3115_ReadRamData+0x22>
  {
    return -1;
 800e2ea:	f04f 33ff 	mov.w	r3, #4294967295
 800e2ee:	e000      	b.n	800e2f2 <STC3115_ReadRamData+0x24>
  }
  else
  {
    return 0;
 800e2f0:	2300      	movs	r3, #0
  }
}
 800e2f2:	4618      	mov	r0, r3
 800e2f4:	3708      	adds	r7, #8
 800e2f6:	46bd      	mov	sp, r7
 800e2f8:	bd80      	pop	{r7, pc}

0800e2fa <STC3115_ReadBatteryData>:
 * @brief Utility function to read the battery data from STC3115 to be called every 5s or so
 * @param Pointer to STC3115_BatteryData_TypeDef structure
 * @retval error status (OK, !OK)
 */
static int STC3115_ReadBatteryData(DrvContextTypeDef* handle, STC3115_BatteryData_TypeDef *BatteryData)
{
 800e2fa:	b580      	push	{r7, lr}
 800e2fc:	b088      	sub	sp, #32
 800e2fe:	af00      	add	r7, sp, #0
 800e300:	6078      	str	r0, [r7, #4]
 800e302:	6039      	str	r1, [r7, #0]
  int res;
  int value;
  
  //STC3115_Read(DrvContextTypeDef* handle, uint8_t RegAddress, uint8_t *data, uint16_t NumByteToWrite)
  /* read STC3115 registers 0 to 14 */
  res = STC3115_Read(handle, 0, data, 15);
 800e304:	f107 0208 	add.w	r2, r7, #8
 800e308:	230f      	movs	r3, #15
 800e30a:	2100      	movs	r1, #0
 800e30c:	6878      	ldr	r0, [r7, #4]
 800e30e:	f000 f930 	bl	800e572 <STC3115_Read>
 800e312:	61b8      	str	r0, [r7, #24]
  
  if (res < 0) return(res); /* read failed */
 800e314:	69bb      	ldr	r3, [r7, #24]
 800e316:	2b00      	cmp	r3, #0
 800e318:	da01      	bge.n	800e31e <STC3115_ReadBatteryData+0x24>
 800e31a:	69bb      	ldr	r3, [r7, #24]
 800e31c:	e094      	b.n	800e448 <STC3115_ReadBatteryData+0x14e>
  
  /* fill the battery status data */
  /* SOC */
  value = data[3];
 800e31e:	7afb      	ldrb	r3, [r7, #11]
 800e320:	61fb      	str	r3, [r7, #28]
  value = (value << 8) + data[2];
 800e322:	69fb      	ldr	r3, [r7, #28]
 800e324:	021b      	lsls	r3, r3, #8
 800e326:	7aba      	ldrb	r2, [r7, #10]
 800e328:	4413      	add	r3, r2
 800e32a:	61fb      	str	r3, [r7, #28]
  BatteryData->HRSOC = value;     /* result in 1/512% */
 800e32c:	683b      	ldr	r3, [r7, #0]
 800e32e:	69fa      	ldr	r2, [r7, #28]
 800e330:	605a      	str	r2, [r3, #4]
  BatteryData->SOC = (value * 10 + 256) / 512; /* result in 0.1% */
 800e332:	69fa      	ldr	r2, [r7, #28]
 800e334:	4613      	mov	r3, r2
 800e336:	009b      	lsls	r3, r3, #2
 800e338:	4413      	add	r3, r2
 800e33a:	005b      	lsls	r3, r3, #1
 800e33c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800e340:	2b00      	cmp	r3, #0
 800e342:	da01      	bge.n	800e348 <STC3115_ReadBatteryData+0x4e>
 800e344:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800e348:	125b      	asrs	r3, r3, #9
 800e34a:	461a      	mov	r2, r3
 800e34c:	683b      	ldr	r3, [r7, #0]
 800e34e:	609a      	str	r2, [r3, #8]
  
  /* conversion counter */
  value = data[5];
 800e350:	7b7b      	ldrb	r3, [r7, #13]
 800e352:	61fb      	str	r3, [r7, #28]
  value = (value << 8) + data[4];
 800e354:	69fb      	ldr	r3, [r7, #28]
 800e356:	021b      	lsls	r3, r3, #8
 800e358:	7b3a      	ldrb	r2, [r7, #12]
 800e35a:	4413      	add	r3, r2
 800e35c:	61fb      	str	r3, [r7, #28]
  BatteryData->ConvCounter = value;
 800e35e:	683b      	ldr	r3, [r7, #0]
 800e360:	69fa      	ldr	r2, [r7, #28]
 800e362:	619a      	str	r2, [r3, #24]
  
  /* current */
  value = data[7];
 800e364:	7bfb      	ldrb	r3, [r7, #15]
 800e366:	61fb      	str	r3, [r7, #28]
  value = (value << 8) + data[6];
 800e368:	69fb      	ldr	r3, [r7, #28]
 800e36a:	021b      	lsls	r3, r3, #8
 800e36c:	7bba      	ldrb	r2, [r7, #14]
 800e36e:	4413      	add	r3, r2
 800e370:	61fb      	str	r3, [r7, #28]
  value &= 0x3fff;   /* mask unused bits */
 800e372:	69fb      	ldr	r3, [r7, #28]
 800e374:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800e378:	61fb      	str	r3, [r7, #28]
  if (value >= 0x2000) value = value - 0x4000; /* convert to signed value */
 800e37a:	69fb      	ldr	r3, [r7, #28]
 800e37c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e380:	db03      	blt.n	800e38a <STC3115_ReadBatteryData+0x90>
 800e382:	69fb      	ldr	r3, [r7, #28]
 800e384:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800e388:	61fb      	str	r3, [r7, #28]
  BatteryData->Current = STC3115_conv(value, CurrentFactor / RSENSE); /* result in mA */
 800e38a:	69fb      	ldr	r3, [r7, #28]
 800e38c:	b21b      	sxth	r3, r3
 800e38e:	f240 11e1 	movw	r1, #481	@ 0x1e1
 800e392:	4618      	mov	r0, r3
 800e394:	f000 f8ad 	bl	800e4f2 <STC3115_conv>
 800e398:	4602      	mov	r2, r0
 800e39a:	683b      	ldr	r3, [r7, #0]
 800e39c:	611a      	str	r2, [r3, #16]
  
  /* voltage */
  value = data[9];
 800e39e:	7c7b      	ldrb	r3, [r7, #17]
 800e3a0:	61fb      	str	r3, [r7, #28]
  value = (value << 8) + data[8];
 800e3a2:	69fb      	ldr	r3, [r7, #28]
 800e3a4:	021b      	lsls	r3, r3, #8
 800e3a6:	7c3a      	ldrb	r2, [r7, #16]
 800e3a8:	4413      	add	r3, r2
 800e3aa:	61fb      	str	r3, [r7, #28]
  value &= 0x0fff; /* mask unused bits */
 800e3ac:	69fb      	ldr	r3, [r7, #28]
 800e3ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e3b2:	61fb      	str	r3, [r7, #28]
  if (value >= 0x0800) value -= 0x1000; /* convert to signed value */
 800e3b4:	69fb      	ldr	r3, [r7, #28]
 800e3b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e3ba:	db03      	blt.n	800e3c4 <STC3115_ReadBatteryData+0xca>
 800e3bc:	69fb      	ldr	r3, [r7, #28]
 800e3be:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 800e3c2:	61fb      	str	r3, [r7, #28]
  value = STC3115_conv(value, VoltageFactor); /* result in mV */
 800e3c4:	69fb      	ldr	r3, [r7, #28]
 800e3c6:	b21b      	sxth	r3, r3
 800e3c8:	f242 3133 	movw	r1, #9011	@ 0x2333
 800e3cc:	4618      	mov	r0, r3
 800e3ce:	f000 f890 	bl	800e4f2 <STC3115_conv>
 800e3d2:	61f8      	str	r0, [r7, #28]
  BatteryData->Voltage = value;  /* result in mV */
 800e3d4:	683b      	ldr	r3, [r7, #0]
 800e3d6:	69fa      	ldr	r2, [r7, #28]
 800e3d8:	60da      	str	r2, [r3, #12]
  
  /* temperature */
  value = data[10];
 800e3da:	7cbb      	ldrb	r3, [r7, #18]
 800e3dc:	61fb      	str	r3, [r7, #28]
  if (value >= 0x80) value -= 0x100; /* convert to signed value */
 800e3de:	69fb      	ldr	r3, [r7, #28]
 800e3e0:	2b7f      	cmp	r3, #127	@ 0x7f
 800e3e2:	dd03      	ble.n	800e3ec <STC3115_ReadBatteryData+0xf2>
 800e3e4:	69fb      	ldr	r3, [r7, #28]
 800e3e6:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800e3ea:	61fb      	str	r3, [r7, #28]
  BatteryData->Temperature = value * 10; /* result in 0.1C */
 800e3ec:	69fa      	ldr	r2, [r7, #28]
 800e3ee:	4613      	mov	r3, r2
 800e3f0:	009b      	lsls	r3, r3, #2
 800e3f2:	4413      	add	r3, r2
 800e3f4:	005b      	lsls	r3, r3, #1
 800e3f6:	461a      	mov	r2, r3
 800e3f8:	683b      	ldr	r3, [r7, #0]
 800e3fa:	615a      	str	r2, [r3, #20]
  
  /* OCV */
  value = data[14];
 800e3fc:	7dbb      	ldrb	r3, [r7, #22]
 800e3fe:	61fb      	str	r3, [r7, #28]
  value = (value << 8) + data[13];
 800e400:	69fb      	ldr	r3, [r7, #28]
 800e402:	021b      	lsls	r3, r3, #8
 800e404:	7d7a      	ldrb	r2, [r7, #21]
 800e406:	4413      	add	r3, r2
 800e408:	61fb      	str	r3, [r7, #28]
  value &= 0x3fff; /* mask unused bits */
 800e40a:	69fb      	ldr	r3, [r7, #28]
 800e40c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800e410:	61fb      	str	r3, [r7, #28]
  if (value >= 0x02000) value -= 0x4000; /* convert to signed value */
 800e412:	69fb      	ldr	r3, [r7, #28]
 800e414:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e418:	db03      	blt.n	800e422 <STC3115_ReadBatteryData+0x128>
 800e41a:	69fb      	ldr	r3, [r7, #28]
 800e41c:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800e420:	61fb      	str	r3, [r7, #28]
  value = STC3115_conv(value, VoltageFactor);
 800e422:	69fb      	ldr	r3, [r7, #28]
 800e424:	b21b      	sxth	r3, r3
 800e426:	f242 3133 	movw	r1, #9011	@ 0x2333
 800e42a:	4618      	mov	r0, r3
 800e42c:	f000 f861 	bl	800e4f2 <STC3115_conv>
 800e430:	61f8      	str	r0, [r7, #28]
  value = (value + 2) / 4; /* divide by 4 with rounding */
 800e432:	69fb      	ldr	r3, [r7, #28]
 800e434:	3302      	adds	r3, #2
 800e436:	2b00      	cmp	r3, #0
 800e438:	da00      	bge.n	800e43c <STC3115_ReadBatteryData+0x142>
 800e43a:	3303      	adds	r3, #3
 800e43c:	109b      	asrs	r3, r3, #2
 800e43e:	61fb      	str	r3, [r7, #28]
  BatteryData->OCV = value;  /* result in mV */
 800e440:	683b      	ldr	r3, [r7, #0]
 800e442:	69fa      	ldr	r2, [r7, #28]
 800e444:	61da      	str	r2, [r3, #28]
  
  return(OK);
 800e446:	2300      	movs	r3, #0
}
 800e448:	4618      	mov	r0, r3
 800e44a:	3720      	adds	r7, #32
 800e44c:	46bd      	mov	sp, r7
 800e44e:	bd80      	pop	{r7, pc}

0800e450 <STC3115_Restore>:
 * @brief Restore STC3115 state
 * @param Pointer to STC3115 Configuration Data structure
 * @retval Always 0
 */
static int STC3115_Restore(DrvContextTypeDef* handle, STC3115_ConfigData_TypeDef *ConfigData)
{
 800e450:	b580      	push	{r7, lr}
 800e452:	b084      	sub	sp, #16
 800e454:	af00      	add	r7, sp, #0
 800e456:	6078      	str	r0, [r7, #4]
 800e458:	6039      	str	r1, [r7, #0]
  int res;
  RAMData_TypeDef *RAMData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->ramData;
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	689b      	ldr	r3, [r3, #8]
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	335c      	adds	r3, #92	@ 0x5c
 800e462:	60bb      	str	r3, [r7, #8]
  
  /* check STC310x status */
  res = STC3115_Status(handle);
 800e464:	6878      	ldr	r0, [r7, #4]
 800e466:	f7ff fe78 	bl	800e15a <STC3115_Status>
 800e46a:	60f8      	str	r0, [r7, #12]
  if (res < 0) return(res);
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	2b00      	cmp	r3, #0
 800e470:	da01      	bge.n	800e476 <STC3115_Restore+0x26>
 800e472:	68fb      	ldr	r3, [r7, #12]
 800e474:	e018      	b.n	800e4a8 <STC3115_Restore+0x58>
  
  STC3115_SetParam(handle, ConfigData);  /* set STC3115 parameters  */
 800e476:	6839      	ldr	r1, [r7, #0]
 800e478:	6878      	ldr	r0, [r7, #4]
 800e47a:	f000 f8e9 	bl	800e650 <STC3115_SetParam>
  
  /* restore SOC from RAM data */
  res = 0;
 800e47e:	2300      	movs	r3, #0
 800e480:	60fb      	str	r3, [r7, #12]
  
  if (RAMData->reg.STC3115_Status == STC3115_RUNNING)
 800e482:	68bb      	ldr	r3, [r7, #8]
 800e484:	7a5b      	ldrb	r3, [r3, #9]
 800e486:	2b52      	cmp	r3, #82	@ 0x52
 800e488:	d10d      	bne.n	800e4a6 <STC3115_Restore+0x56>
  {
    if (RAMData->reg.HRSOC != 0)
 800e48a:	68bb      	ldr	r3, [r7, #8]
 800e48c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800e490:	2b00      	cmp	r3, #0
 800e492:	d008      	beq.n	800e4a6 <STC3115_Restore+0x56>
    {
      res = STC3115_WriteWord(handle, STC3115_REG_SOC, RAMData->reg.HRSOC);  /* restore HRSOC */
 800e494:	68bb      	ldr	r3, [r7, #8]
 800e496:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800e49a:	461a      	mov	r2, r3
 800e49c:	2102      	movs	r1, #2
 800e49e:	6878      	ldr	r0, [r7, #4]
 800e4a0:	f000 f8ba 	bl	800e618 <STC3115_WriteWord>
 800e4a4:	60f8      	str	r0, [r7, #12]
    }
  }
  return(res);
 800e4a6:	68fb      	ldr	r3, [r7, #12]
}
 800e4a8:	4618      	mov	r0, r3
 800e4aa:	3710      	adds	r7, #16
 800e4ac:	46bd      	mov	sp, r7
 800e4ae:	bd80      	pop	{r7, pc}

0800e4b0 <STC3115_Powerdown>:
 * @brief Stop the STC3115 at application power down
 * @param None
 * @retval Ok if success, error code otherwise
 */
static int STC3115_Powerdown(DrvContextTypeDef* handle)
{
 800e4b0:	b580      	push	{r7, lr}
 800e4b2:	b084      	sub	sp, #16
 800e4b4:	af00      	add	r7, sp, #0
 800e4b6:	6078      	str	r0, [r7, #4]
  int res;
  uint8_t data;
  
  /* write 0x01 into the REG_CTRL to release IO0 pin open, */
  data = 0x01;
 800e4b8:	2301      	movs	r3, #1
 800e4ba:	72fb      	strb	r3, [r7, #11]
  STC3115_Write(handle, STC3115_REG_CTRL, &data, 1);
 800e4bc:	f107 020b 	add.w	r2, r7, #11
 800e4c0:	2301      	movs	r3, #1
 800e4c2:	2101      	movs	r1, #1
 800e4c4:	6878      	ldr	r0, [r7, #4]
 800e4c6:	f000 f86f 	bl	800e5a8 <STC3115_Write>
  
  /* write 0 into the REG_MODE register to put the STC3115 in standby mode */
  data = 0x00;
 800e4ca:	2300      	movs	r3, #0
 800e4cc:	72fb      	strb	r3, [r7, #11]
  res = STC3115_Write(handle, STC3115_REG_MODE, &data, 1);
 800e4ce:	f107 020b 	add.w	r2, r7, #11
 800e4d2:	2301      	movs	r3, #1
 800e4d4:	2100      	movs	r1, #0
 800e4d6:	6878      	ldr	r0, [r7, #4]
 800e4d8:	f000 f866 	bl	800e5a8 <STC3115_Write>
 800e4dc:	60f8      	str	r0, [r7, #12]
  if (res!= OK) return (res);
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	d001      	beq.n	800e4e8 <STC3115_Powerdown+0x38>
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	e000      	b.n	800e4ea <STC3115_Powerdown+0x3a>
  
  return (OK);
 800e4e8:	2300      	movs	r3, #0
}
 800e4ea:	4618      	mov	r0, r3
 800e4ec:	3710      	adds	r7, #16
 800e4ee:	46bd      	mov	sp, r7
 800e4f0:	bd80      	pop	{r7, pc}

0800e4f2 <STC3115_conv>:
 * @param value 
 * @param factor 
 * @retval Converted value (result = value * factor / 4096)
 */
static int STC3115_conv(short value, unsigned short factor)
{
 800e4f2:	b480      	push	{r7}
 800e4f4:	b085      	sub	sp, #20
 800e4f6:	af00      	add	r7, sp, #0
 800e4f8:	4603      	mov	r3, r0
 800e4fa:	460a      	mov	r2, r1
 800e4fc:	80fb      	strh	r3, [r7, #6]
 800e4fe:	4613      	mov	r3, r2
 800e500:	80bb      	strh	r3, [r7, #4]
  int v;
  
  v = ( (long) value * factor ) >> 11;
 800e502:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e506:	88ba      	ldrh	r2, [r7, #4]
 800e508:	fb02 f303 	mul.w	r3, r2, r3
 800e50c:	12db      	asrs	r3, r3, #11
 800e50e:	60fb      	str	r3, [r7, #12]
  v = (v+1)/2;
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	3301      	adds	r3, #1
 800e514:	0fda      	lsrs	r2, r3, #31
 800e516:	4413      	add	r3, r2
 800e518:	105b      	asrs	r3, r3, #1
 800e51a:	60fb      	str	r3, [r7, #12]
  
  return (v);
 800e51c:	68fb      	ldr	r3, [r7, #12]
}
 800e51e:	4618      	mov	r0, r3
 800e520:	3714      	adds	r7, #20
 800e522:	46bd      	mov	sp, r7
 800e524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e528:	4770      	bx	lr

0800e52a <STC3115_Startup>:
 * @brief Initialize and start the STC3115 at application startup
 * @param Pointer to STC3115 Configuration Data structure
 * @retval 0 if ok, -1 if error
 */
static int STC3115_Startup(DrvContextTypeDef* handle, STC3115_ConfigData_TypeDef *ConfigData)
{
 800e52a:	b580      	push	{r7, lr}
 800e52c:	b084      	sub	sp, #16
 800e52e:	af00      	add	r7, sp, #0
 800e530:	6078      	str	r0, [r7, #4]
 800e532:	6039      	str	r1, [r7, #0]
  int res;
  int ocv;
  
  /* check STC310x status */
  res = STC3115_Status(handle);
 800e534:	6878      	ldr	r0, [r7, #4]
 800e536:	f7ff fe10 	bl	800e15a <STC3115_Status>
 800e53a:	60f8      	str	r0, [r7, #12]
  if (res < 0) return(res);
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	2b00      	cmp	r3, #0
 800e540:	da01      	bge.n	800e546 <STC3115_Startup+0x1c>
 800e542:	68fb      	ldr	r3, [r7, #12]
 800e544:	e011      	b.n	800e56a <STC3115_Startup+0x40>
  
  /* read OCV */
  STC3115_ReadWord(handle, STC3115_REG_OCV, &ocv);
 800e546:	f107 0308 	add.w	r3, r7, #8
 800e54a:	461a      	mov	r2, r3
 800e54c:	210d      	movs	r1, #13
 800e54e:	6878      	ldr	r0, [r7, #4]
 800e550:	f000 f845 	bl	800e5de <STC3115_ReadWord>
  
  STC3115_SetParam(handle, ConfigData);  /* set STC3115 parameters  */
 800e554:	6839      	ldr	r1, [r7, #0]
 800e556:	6878      	ldr	r0, [r7, #4]
 800e558:	f000 f87a 	bl	800e650 <STC3115_SetParam>
  
  /* rewrite ocv to start SOC with updated OCV curve */
  STC3115_WriteWord(handle, STC3115_REG_OCV, ocv);
 800e55c:	68bb      	ldr	r3, [r7, #8]
 800e55e:	461a      	mov	r2, r3
 800e560:	210d      	movs	r1, #13
 800e562:	6878      	ldr	r0, [r7, #4]
 800e564:	f000 f858 	bl	800e618 <STC3115_WriteWord>
  
  return 0;
 800e568:	2300      	movs	r3, #0
}
 800e56a:	4618      	mov	r0, r3
 800e56c:	3710      	adds	r7, #16
 800e56e:	46bd      	mov	sp, r7
 800e570:	bd80      	pop	{r7, pc}

0800e572 <STC3115_Read>:
 * @param  RegAddress STC3115 register to read
 * @param  value pointer to integer where to store data
 * @retval Error code: 0 ok, -1 error
 */
static int STC3115_Read(DrvContextTypeDef* handle, uint8_t RegAddress, uint8_t *data, uint16_t NumByteToRead)
{
 800e572:	b580      	push	{r7, lr}
 800e574:	b084      	sub	sp, #16
 800e576:	af00      	add	r7, sp, #0
 800e578:	60f8      	str	r0, [r7, #12]
 800e57a:	607a      	str	r2, [r7, #4]
 800e57c:	461a      	mov	r2, r3
 800e57e:	460b      	mov	r3, r1
 800e580:	72fb      	strb	r3, [r7, #11]
 800e582:	4613      	mov	r3, r2
 800e584:	813b      	strh	r3, [r7, #8]
  if (Sensor_IO_Read(handle, RegAddress, data, NumByteToRead))
 800e586:	893b      	ldrh	r3, [r7, #8]
 800e588:	7af9      	ldrb	r1, [r7, #11]
 800e58a:	687a      	ldr	r2, [r7, #4]
 800e58c:	68f8      	ldr	r0, [r7, #12]
 800e58e:	f000 fbba 	bl	800ed06 <Sensor_IO_Read>
 800e592:	4603      	mov	r3, r0
 800e594:	2b00      	cmp	r3, #0
 800e596:	d002      	beq.n	800e59e <STC3115_Read+0x2c>
  {
    return -1;
 800e598:	f04f 33ff 	mov.w	r3, #4294967295
 800e59c:	e000      	b.n	800e5a0 <STC3115_Read+0x2e>
  }
  else
  {
    return 0;
 800e59e:	2300      	movs	r3, #0
  }
}
 800e5a0:	4618      	mov	r0, r3
 800e5a2:	3710      	adds	r7, #16
 800e5a4:	46bd      	mov	sp, r7
 800e5a6:	bd80      	pop	{r7, pc}

0800e5a8 <STC3115_Write>:
 * @param RegAddress STC3115 register
 * @param value value to write
 * @retval Error code: 0 ok, -1 error
 */
static int STC3115_Write(DrvContextTypeDef* handle, uint8_t RegAddress, uint8_t *data, uint16_t NumByteToWrite)
{
 800e5a8:	b580      	push	{r7, lr}
 800e5aa:	b084      	sub	sp, #16
 800e5ac:	af00      	add	r7, sp, #0
 800e5ae:	60f8      	str	r0, [r7, #12]
 800e5b0:	607a      	str	r2, [r7, #4]
 800e5b2:	461a      	mov	r2, r3
 800e5b4:	460b      	mov	r3, r1
 800e5b6:	72fb      	strb	r3, [r7, #11]
 800e5b8:	4613      	mov	r3, r2
 800e5ba:	813b      	strh	r3, [r7, #8]
  if (Sensor_IO_Write(handle, RegAddress, data, NumByteToWrite))
 800e5bc:	893b      	ldrh	r3, [r7, #8]
 800e5be:	7af9      	ldrb	r1, [r7, #11]
 800e5c0:	687a      	ldr	r2, [r7, #4]
 800e5c2:	68f8      	ldr	r0, [r7, #12]
 800e5c4:	f000 fb44 	bl	800ec50 <Sensor_IO_Write>
 800e5c8:	4603      	mov	r3, r0
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d002      	beq.n	800e5d4 <STC3115_Write+0x2c>
  {
    return -1;
 800e5ce:	f04f 33ff 	mov.w	r3, #4294967295
 800e5d2:	e000      	b.n	800e5d6 <STC3115_Write+0x2e>
  }
  else
  {
    return 0;
 800e5d4:	2300      	movs	r3, #0
  }
}
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	3710      	adds	r7, #16
 800e5da:	46bd      	mov	sp, r7
 800e5dc:	bd80      	pop	{r7, pc}

0800e5de <STC3115_ReadWord>:
 * @param RegAddress STC3115 register
 * @param value pointer to integer value where to store data
 * @retval Error code: 0 ok, -1 error
 */
static int STC3115_ReadWord(DrvContextTypeDef* handle, uint8_t RegAddress, int* value)
{
 800e5de:	b580      	push	{r7, lr}
 800e5e0:	b086      	sub	sp, #24
 800e5e2:	af00      	add	r7, sp, #0
 800e5e4:	60f8      	str	r0, [r7, #12]
 800e5e6:	460b      	mov	r3, r1
 800e5e8:	607a      	str	r2, [r7, #4]
 800e5ea:	72fb      	strb	r3, [r7, #11]
  uint16_t tmp;
  
  if (Sensor_IO_Read(handle, RegAddress, (uint8_t*)&tmp, 2))
 800e5ec:	f107 0216 	add.w	r2, r7, #22
 800e5f0:	7af9      	ldrb	r1, [r7, #11]
 800e5f2:	2302      	movs	r3, #2
 800e5f4:	68f8      	ldr	r0, [r7, #12]
 800e5f6:	f000 fb86 	bl	800ed06 <Sensor_IO_Read>
 800e5fa:	4603      	mov	r3, r0
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	d002      	beq.n	800e606 <STC3115_ReadWord+0x28>
  {
    return -1;
 800e600:	f04f 33ff 	mov.w	r3, #4294967295
 800e604:	e004      	b.n	800e610 <STC3115_ReadWord+0x32>
  }
  else
  {
    *value = tmp & 0xffff;
 800e606:	8afb      	ldrh	r3, [r7, #22]
 800e608:	461a      	mov	r2, r3
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	601a      	str	r2, [r3, #0]
    return 0;
 800e60e:	2300      	movs	r3, #0
  }
}
 800e610:	4618      	mov	r0, r3
 800e612:	3718      	adds	r7, #24
 800e614:	46bd      	mov	sp, r7
 800e616:	bd80      	pop	{r7, pc}

0800e618 <STC3115_WriteWord>:
 * @param RegAddress STC3115 register
 * @param value value to write
 * @retval Error code: 0 ok, -1 error
 */
static int STC3115_WriteWord(DrvContextTypeDef* handle, uint8_t RegAddress, int value)
{
 800e618:	b580      	push	{r7, lr}
 800e61a:	b086      	sub	sp, #24
 800e61c:	af00      	add	r7, sp, #0
 800e61e:	60f8      	str	r0, [r7, #12]
 800e620:	460b      	mov	r3, r1
 800e622:	607a      	str	r2, [r7, #4]
 800e624:	72fb      	strb	r3, [r7, #11]
  uint16_t tmp = value & 0xffff;
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	b29b      	uxth	r3, r3
 800e62a:	82fb      	strh	r3, [r7, #22]
  
  if (Sensor_IO_Write(handle, RegAddress, (uint8_t*)&tmp, 2))
 800e62c:	f107 0216 	add.w	r2, r7, #22
 800e630:	7af9      	ldrb	r1, [r7, #11]
 800e632:	2302      	movs	r3, #2
 800e634:	68f8      	ldr	r0, [r7, #12]
 800e636:	f000 fb0b 	bl	800ec50 <Sensor_IO_Write>
 800e63a:	4603      	mov	r3, r0
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d002      	beq.n	800e646 <STC3115_WriteWord+0x2e>
  {
    return -1;
 800e640:	f04f 33ff 	mov.w	r3, #4294967295
 800e644:	e000      	b.n	800e648 <STC3115_WriteWord+0x30>
  }
  else
  {
    return 0;
 800e646:	2300      	movs	r3, #0
  }
}
 800e648:	4618      	mov	r0, r3
 800e64a:	3718      	adds	r7, #24
 800e64c:	46bd      	mov	sp, r7
 800e64e:	bd80      	pop	{r7, pc}

0800e650 <STC3115_SetParam>:
 * @brief Initialize the STC3115 parameters
 * @param ConfigData Pointer to STC3115 Configuration Data structure
 * @retval None
 */
static DrvStatusTypeDef STC3115_SetParam(DrvContextTypeDef* handle, STC3115_ConfigData_TypeDef *ConfigData)
{
 800e650:	b580      	push	{r7, lr}
 800e652:	b084      	sub	sp, #16
 800e654:	af00      	add	r7, sp, #0
 800e656:	6078      	str	r0, [r7, #4]
 800e658:	6039      	str	r1, [r7, #0]
  uint8_t data;
  RAMData_TypeDef *RAMData = &(( STC3115_Data_t * )(( GG_Data_t * )handle->pData)->pComponentData)->ramData;
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	689b      	ldr	r3, [r3, #8]
 800e65e:	681b      	ldr	r3, [r3, #0]
 800e660:	335c      	adds	r3, #92	@ 0x5c
 800e662:	60fb      	str	r3, [r7, #12]
  
  /* set GG_RUN=0 before changing algo parameters */
  data = STC3115_VMODE;
 800e664:	2301      	movs	r3, #1
 800e666:	72fb      	strb	r3, [r7, #11]
  STC3115_Write(handle, STC3115_REG_MODE, &data, 1);
 800e668:	f107 020b 	add.w	r2, r7, #11
 800e66c:	2301      	movs	r3, #1
 800e66e:	2100      	movs	r1, #0
 800e670:	6878      	ldr	r0, [r7, #4]
 800e672:	f7ff ff99 	bl	800e5a8 <STC3115_Write>
  
  /* init OCV curve */
  STC3115_Write(handle, STC3115_REG_OCVTAB, (unsigned char *) ConfigData->OCVOffset, OCVTAB_SIZE);
 800e676:	683b      	ldr	r3, [r7, #0]
 800e678:	f103 0220 	add.w	r2, r3, #32
 800e67c:	2310      	movs	r3, #16
 800e67e:	2130      	movs	r1, #48	@ 0x30
 800e680:	6878      	ldr	r0, [r7, #4]
 800e682:	f7ff ff91 	bl	800e5a8 <STC3115_Write>
  
  /* set alm level if different from default */
  if (ConfigData->Alm_SOC != 0 )
 800e686:	683b      	ldr	r3, [r7, #0]
 800e688:	685b      	ldr	r3, [r3, #4]
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d00c      	beq.n	800e6a8 <STC3115_SetParam+0x58>
  {
    data = ConfigData->Alm_SOC * 2;
 800e68e:	683b      	ldr	r3, [r7, #0]
 800e690:	685b      	ldr	r3, [r3, #4]
 800e692:	b2db      	uxtb	r3, r3
 800e694:	005b      	lsls	r3, r3, #1
 800e696:	b2db      	uxtb	r3, r3
 800e698:	72fb      	strb	r3, [r7, #11]
    STC3115_Write(handle, STC3115_REG_ALARM_SOC, &data, 1);
 800e69a:	f107 020b 	add.w	r2, r7, #11
 800e69e:	2301      	movs	r3, #1
 800e6a0:	2113      	movs	r1, #19
 800e6a2:	6878      	ldr	r0, [r7, #4]
 800e6a4:	f7ff ff80 	bl	800e5a8 <STC3115_Write>
  }
  if (ConfigData->Alm_Vbat != 0 )
 800e6a8:	683b      	ldr	r3, [r7, #0]
 800e6aa:	689b      	ldr	r3, [r3, #8]
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d011      	beq.n	800e6d4 <STC3115_SetParam+0x84>
  {
    data = ((long)(ConfigData->Alm_Vbat << 9) / VoltageFactor); /* LSB=8*2.2mV */
 800e6b0:	683b      	ldr	r3, [r7, #0]
 800e6b2:	689b      	ldr	r3, [r3, #8]
 800e6b4:	025b      	lsls	r3, r3, #9
 800e6b6:	4a2f      	ldr	r2, [pc, #188]	@ (800e774 <STC3115_SetParam+0x124>)
 800e6b8:	fb82 1203 	smull	r1, r2, r2, r3
 800e6bc:	1312      	asrs	r2, r2, #12
 800e6be:	17db      	asrs	r3, r3, #31
 800e6c0:	1ad3      	subs	r3, r2, r3
 800e6c2:	b2db      	uxtb	r3, r3
 800e6c4:	72fb      	strb	r3, [r7, #11]
    STC3115_Write(handle, STC3115_REG_ALARM_VOLTAGE, &data, 1);
 800e6c6:	f107 020b 	add.w	r2, r7, #11
 800e6ca:	2301      	movs	r3, #1
 800e6cc:	2114      	movs	r1, #20
 800e6ce:	6878      	ldr	r0, [r7, #4]
 800e6d0:	f7ff ff6a 	bl	800e5a8 <STC3115_Write>
  }
  
  /* relaxation timer */
  if (ConfigData->Rsense != 0 )
 800e6d4:	683b      	ldr	r3, [r7, #0]
 800e6d6:	699b      	ldr	r3, [r3, #24]
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	d013      	beq.n	800e704 <STC3115_SetParam+0xb4>
  {
    data = ((long)(ConfigData->RelaxCurrent << 9) / (CurrentFactor / ConfigData->Rsense));  /* LSB=8*5.88uV */
 800e6dc:	683b      	ldr	r3, [r7, #0]
 800e6de:	69db      	ldr	r3, [r3, #28]
 800e6e0:	025a      	lsls	r2, r3, #9
 800e6e2:	683b      	ldr	r3, [r7, #0]
 800e6e4:	699b      	ldr	r3, [r3, #24]
 800e6e6:	f645 6114 	movw	r1, #24084	@ 0x5e14
 800e6ea:	fb91 f3f3 	sdiv	r3, r1, r3
 800e6ee:	fb92 f3f3 	sdiv	r3, r2, r3
 800e6f2:	b2db      	uxtb	r3, r3
 800e6f4:	72fb      	strb	r3, [r7, #11]
    STC3115_Write(handle, STC3115_REG_CURRENT_THRES, &data, 1);
 800e6f6:	f107 020b 	add.w	r2, r7, #11
 800e6fa:	2301      	movs	r3, #1
 800e6fc:	2115      	movs	r1, #21
 800e6fe:	6878      	ldr	r0, [r7, #4]
 800e700:	f7ff ff52 	bl	800e5a8 <STC3115_Write>
  }
  
  /* set parameters if different from default, only if a restart is done (battery change) */
  if (RAMData->reg.CC_cnf != 0 ) STC3115_WriteWord(handle, STC3115_REG_CC_CNF, RAMData->reg.CC_cnf);
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d007      	beq.n	800e71e <STC3115_SetParam+0xce>
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800e714:	461a      	mov	r2, r3
 800e716:	210f      	movs	r1, #15
 800e718:	6878      	ldr	r0, [r7, #4]
 800e71a:	f7ff ff7d 	bl	800e618 <STC3115_WriteWord>
  if (RAMData->reg.VM_cnf != 0 ) STC3115_WriteWord(handle, STC3115_REG_VM_CNF, RAMData->reg.VM_cnf);
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800e724:	2b00      	cmp	r3, #0
 800e726:	d007      	beq.n	800e738 <STC3115_SetParam+0xe8>
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800e72e:	461a      	mov	r2, r3
 800e730:	2111      	movs	r1, #17
 800e732:	6878      	ldr	r0, [r7, #4]
 800e734:	f7ff ff70 	bl	800e618 <STC3115_WriteWord>
  
  data = 0x03;
 800e738:	2303      	movs	r3, #3
 800e73a:	72fb      	strb	r3, [r7, #11]
  STC3115_Write(handle, STC3115_REG_CTRL, &data, 1); /*   clear PORDET, BATFAIL, free ALM pin, reset conv counter */
 800e73c:	f107 020b 	add.w	r2, r7, #11
 800e740:	2301      	movs	r3, #1
 800e742:	2101      	movs	r1, #1
 800e744:	6878      	ldr	r0, [r7, #4]
 800e746:	f7ff ff2f 	bl	800e5a8 <STC3115_Write>
  
  data = STC3115_GG_RUN | (STC3115_VMODE * ConfigData->Vmode) | (STC3115_ALM_ENA * ALM_EN);
 800e74a:	683b      	ldr	r3, [r7, #0]
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	b25b      	sxtb	r3, r3
 800e750:	f043 0310 	orr.w	r3, r3, #16
 800e754:	b25b      	sxtb	r3, r3
 800e756:	b2db      	uxtb	r3, r3
 800e758:	72fb      	strb	r3, [r7, #11]
  STC3115_Write(handle, STC3115_REG_MODE, &data, 1);  /*   set GG_RUN=1, set mode, set alm enable */
 800e75a:	f107 020b 	add.w	r2, r7, #11
 800e75e:	2301      	movs	r3, #1
 800e760:	2100      	movs	r1, #0
 800e762:	6878      	ldr	r0, [r7, #4]
 800e764:	f7ff ff20 	bl	800e5a8 <STC3115_Write>
  
  return COMPONENT_OK;
 800e768:	2300      	movs	r3, #0
}
 800e76a:	4618      	mov	r0, r3
 800e76c:	3710      	adds	r7, #16
 800e76e:	46bd      	mov	sp, r7
 800e770:	bd80      	pop	{r7, pc}
 800e772:	bf00      	nop
 800e774:	745dc089 	.word	0x745dc089

0800e778 <BSP_LED_Init>:
*          This parameter can be one of the following values:
*            @arg  LED1
* @retval None
*/
void BSP_LED_Init(Led_TypeDef Led)
{
 800e778:	b580      	push	{r7, lr}
 800e77a:	b08a      	sub	sp, #40	@ 0x28
 800e77c:	af00      	add	r7, sp, #0
 800e77e:	4603      	mov	r3, r0
 800e780:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable VddIO2 for GPIOG  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800e782:	4b22      	ldr	r3, [pc, #136]	@ (800e80c <BSP_LED_Init+0x94>)
 800e784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e786:	4a21      	ldr	r2, [pc, #132]	@ (800e80c <BSP_LED_Init+0x94>)
 800e788:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e78c:	6593      	str	r3, [r2, #88]	@ 0x58
 800e78e:	4b1f      	ldr	r3, [pc, #124]	@ (800e80c <BSP_LED_Init+0x94>)
 800e790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e792:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e796:	613b      	str	r3, [r7, #16]
 800e798:	693b      	ldr	r3, [r7, #16]
  HAL_PWREx_EnableVddIO2();
 800e79a:	f004 fee3 	bl	8013564 <HAL_PWREx_EnableVddIO2>

  /* Enable the GPIO_LED clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800e79e:	79fb      	ldrb	r3, [r7, #7]
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d10b      	bne.n	800e7bc <BSP_LED_Init+0x44>
 800e7a4:	4b19      	ldr	r3, [pc, #100]	@ (800e80c <BSP_LED_Init+0x94>)
 800e7a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e7a8:	4a18      	ldr	r2, [pc, #96]	@ (800e80c <BSP_LED_Init+0x94>)
 800e7aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e7ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e7b0:	4b16      	ldr	r3, [pc, #88]	@ (800e80c <BSP_LED_Init+0x94>)
 800e7b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e7b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e7b8:	60fb      	str	r3, [r7, #12]
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	79fb      	ldrb	r3, [r7, #7]
 800e7be:	2b01      	cmp	r3, #1
 800e7c0:	d10b      	bne.n	800e7da <BSP_LED_Init+0x62>
 800e7c2:	4b12      	ldr	r3, [pc, #72]	@ (800e80c <BSP_LED_Init+0x94>)
 800e7c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e7c6:	4a11      	ldr	r2, [pc, #68]	@ (800e80c <BSP_LED_Init+0x94>)
 800e7c8:	f043 0301 	orr.w	r3, r3, #1
 800e7cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e7ce:	4b0f      	ldr	r3, [pc, #60]	@ (800e80c <BSP_LED_Init+0x94>)
 800e7d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e7d2:	f003 0301 	and.w	r3, r3, #1
 800e7d6:	60bb      	str	r3, [r7, #8]
 800e7d8:	68bb      	ldr	r3, [r7, #8]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 800e7da:	79fb      	ldrb	r3, [r7, #7]
 800e7dc:	4a0c      	ldr	r2, [pc, #48]	@ (800e810 <BSP_LED_Init+0x98>)
 800e7de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e7e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e7e4:	2301      	movs	r3, #1
 800e7e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e7e8:	2300      	movs	r3, #0
 800e7ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800e7ec:	2302      	movs	r3, #2
 800e7ee:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 800e7f0:	79fb      	ldrb	r3, [r7, #7]
 800e7f2:	4a08      	ldr	r2, [pc, #32]	@ (800e814 <BSP_LED_Init+0x9c>)
 800e7f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e7f8:	f107 0214 	add.w	r2, r7, #20
 800e7fc:	4611      	mov	r1, r2
 800e7fe:	4618      	mov	r0, r3
 800e800:	f002 fdf2 	bl	80113e8 <HAL_GPIO_Init>
}
 800e804:	bf00      	nop
 800e806:	3728      	adds	r7, #40	@ 0x28
 800e808:	46bd      	mov	sp, r7
 800e80a:	bd80      	pop	{r7, pc}
 800e80c:	40021000 	.word	0x40021000
 800e810:	0801bd94 	.word	0x0801bd94
 800e814:	200003e0 	.word	0x200003e0

0800e818 <BSP_LED_On>:
*            @arg  LED3
*            @arg  LED4
* @retval None
*/
void BSP_LED_On(Led_TypeDef Led)
{
 800e818:	b580      	push	{r7, lr}
 800e81a:	b082      	sub	sp, #8
 800e81c:	af00      	add	r7, sp, #0
 800e81e:	4603      	mov	r3, r0
 800e820:	71fb      	strb	r3, [r7, #7]
  if(Led == LED1)
 800e822:	79fb      	ldrb	r3, [r7, #7]
 800e824:	2b00      	cmp	r3, #0
 800e826:	d10d      	bne.n	800e844 <BSP_LED_On+0x2c>
  {
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 800e828:	79fb      	ldrb	r3, [r7, #7]
 800e82a:	4a10      	ldr	r2, [pc, #64]	@ (800e86c <BSP_LED_On+0x54>)
 800e82c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800e830:	79fb      	ldrb	r3, [r7, #7]
 800e832:	4a0f      	ldr	r2, [pc, #60]	@ (800e870 <BSP_LED_On+0x58>)
 800e834:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e838:	b29b      	uxth	r3, r3
 800e83a:	2201      	movs	r2, #1
 800e83c:	4619      	mov	r1, r3
 800e83e:	f002 ff81 	bl	8011744 <HAL_GPIO_WritePin>
  }
  else if (Led == LEDSWD)
  {
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
  }
}
 800e842:	e00f      	b.n	800e864 <BSP_LED_On+0x4c>
  else if (Led == LEDSWD)
 800e844:	79fb      	ldrb	r3, [r7, #7]
 800e846:	2b01      	cmp	r3, #1
 800e848:	d10c      	bne.n	800e864 <BSP_LED_On+0x4c>
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 800e84a:	79fb      	ldrb	r3, [r7, #7]
 800e84c:	4a07      	ldr	r2, [pc, #28]	@ (800e86c <BSP_LED_On+0x54>)
 800e84e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800e852:	79fb      	ldrb	r3, [r7, #7]
 800e854:	4a06      	ldr	r2, [pc, #24]	@ (800e870 <BSP_LED_On+0x58>)
 800e856:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e85a:	b29b      	uxth	r3, r3
 800e85c:	2200      	movs	r2, #0
 800e85e:	4619      	mov	r1, r3
 800e860:	f002 ff70 	bl	8011744 <HAL_GPIO_WritePin>
}
 800e864:	bf00      	nop
 800e866:	3708      	adds	r7, #8
 800e868:	46bd      	mov	sp, r7
 800e86a:	bd80      	pop	{r7, pc}
 800e86c:	200003e0 	.word	0x200003e0
 800e870:	0801bd94 	.word	0x0801bd94

0800e874 <BSP_LED_Off>:
*            @arg  LED3
*            @arg  LED4
* @retval None
*/
void BSP_LED_Off(Led_TypeDef Led)
{
 800e874:	b580      	push	{r7, lr}
 800e876:	b082      	sub	sp, #8
 800e878:	af00      	add	r7, sp, #0
 800e87a:	4603      	mov	r3, r0
 800e87c:	71fb      	strb	r3, [r7, #7]
  if(Led == LED1)
 800e87e:	79fb      	ldrb	r3, [r7, #7]
 800e880:	2b00      	cmp	r3, #0
 800e882:	d10d      	bne.n	800e8a0 <BSP_LED_Off+0x2c>
  {
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 800e884:	79fb      	ldrb	r3, [r7, #7]
 800e886:	4a10      	ldr	r2, [pc, #64]	@ (800e8c8 <BSP_LED_Off+0x54>)
 800e888:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800e88c:	79fb      	ldrb	r3, [r7, #7]
 800e88e:	4a0f      	ldr	r2, [pc, #60]	@ (800e8cc <BSP_LED_Off+0x58>)
 800e890:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e894:	b29b      	uxth	r3, r3
 800e896:	2200      	movs	r2, #0
 800e898:	4619      	mov	r1, r3
 800e89a:	f002 ff53 	bl	8011744 <HAL_GPIO_WritePin>
  }
  else if (Led == LEDSWD)
  {
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
  }
}
 800e89e:	e00f      	b.n	800e8c0 <BSP_LED_Off+0x4c>
  else if (Led == LEDSWD)
 800e8a0:	79fb      	ldrb	r3, [r7, #7]
 800e8a2:	2b01      	cmp	r3, #1
 800e8a4:	d10c      	bne.n	800e8c0 <BSP_LED_Off+0x4c>
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 800e8a6:	79fb      	ldrb	r3, [r7, #7]
 800e8a8:	4a07      	ldr	r2, [pc, #28]	@ (800e8c8 <BSP_LED_Off+0x54>)
 800e8aa:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800e8ae:	79fb      	ldrb	r3, [r7, #7]
 800e8b0:	4a06      	ldr	r2, [pc, #24]	@ (800e8cc <BSP_LED_Off+0x58>)
 800e8b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e8b6:	b29b      	uxth	r3, r3
 800e8b8:	2201      	movs	r2, #1
 800e8ba:	4619      	mov	r1, r3
 800e8bc:	f002 ff42 	bl	8011744 <HAL_GPIO_WritePin>
}
 800e8c0:	bf00      	nop
 800e8c2:	3708      	adds	r7, #8
 800e8c4:	46bd      	mov	sp, r7
 800e8c6:	bd80      	pop	{r7, pc}
 800e8c8:	200003e0 	.word	0x200003e0
 800e8cc:	0801bd94 	.word	0x0801bd94

0800e8d0 <Sensor_IO_I2C_Init>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef Sensor_IO_I2C_Init( void )
{
 800e8d0:	b580      	push	{r7, lr}
 800e8d2:	af00      	add	r7, sp, #0
  if ( I2C_SENSORTILE_Init() )
 800e8d4:	f000 fc4e 	bl	800f174 <I2C_SENSORTILE_Init>
 800e8d8:	4603      	mov	r3, r0
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d001      	beq.n	800e8e2 <Sensor_IO_I2C_Init+0x12>
  {
    return COMPONENT_ERROR;
 800e8de:	2301      	movs	r3, #1
 800e8e0:	e000      	b.n	800e8e4 <Sensor_IO_I2C_Init+0x14>
  }
  else
  {
    return COMPONENT_OK;
 800e8e2:	2300      	movs	r3, #0
  }
}
 800e8e4:	4618      	mov	r0, r3
 800e8e6:	bd80      	pop	{r7, pc}

0800e8e8 <Sensor_IO_SPI_Init>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef Sensor_IO_SPI_Init( void )
{
 800e8e8:	b580      	push	{r7, lr}
 800e8ea:	b088      	sub	sp, #32
 800e8ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  
  if(HAL_SPI_GetState( &SPI_Sensor_Handle) == HAL_SPI_STATE_RESET )
 800e8ee:	4840      	ldr	r0, [pc, #256]	@ (800e9f0 <Sensor_IO_SPI_Init+0x108>)
 800e8f0:	f007 f8a2 	bl	8015a38 <HAL_SPI_GetState>
 800e8f4:	4603      	mov	r3, r0
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	d174      	bne.n	800e9e4 <Sensor_IO_SPI_Init+0xfc>
  {
    SENSORTILE_SENSORS_SPI_CLK_ENABLE();
 800e8fa:	4b3e      	ldr	r3, [pc, #248]	@ (800e9f4 <Sensor_IO_SPI_Init+0x10c>)
 800e8fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e8fe:	4a3d      	ldr	r2, [pc, #244]	@ (800e9f4 <Sensor_IO_SPI_Init+0x10c>)
 800e900:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800e904:	6593      	str	r3, [r2, #88]	@ 0x58
 800e906:	4b3b      	ldr	r3, [pc, #236]	@ (800e9f4 <Sensor_IO_SPI_Init+0x10c>)
 800e908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e90a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e90e:	60bb      	str	r3, [r7, #8]
 800e910:	68bb      	ldr	r3, [r7, #8]
    SENSORTILE_SENSORS_SPI_GPIO_CLK_ENABLE();
 800e912:	4b38      	ldr	r3, [pc, #224]	@ (800e9f4 <Sensor_IO_SPI_Init+0x10c>)
 800e914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e916:	4a37      	ldr	r2, [pc, #220]	@ (800e9f4 <Sensor_IO_SPI_Init+0x10c>)
 800e918:	f043 0302 	orr.w	r3, r3, #2
 800e91c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e91e:	4b35      	ldr	r3, [pc, #212]	@ (800e9f4 <Sensor_IO_SPI_Init+0x10c>)
 800e920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e922:	f003 0302 	and.w	r3, r3, #2
 800e926:	607b      	str	r3, [r7, #4]
 800e928:	687b      	ldr	r3, [r7, #4]
    
    GPIO_InitStruct.Pin = SENSORTILE_SENSORS_SPI_MOSI_Pin;
 800e92a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e92e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e930:	2302      	movs	r3, #2
 800e932:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e934:	2301      	movs	r3, #1
 800e936:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800e938:	2303      	movs	r3, #3
 800e93a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800e93c:	2305      	movs	r3, #5
 800e93e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SENSORTILE_SENSORS_SPI_Port, &GPIO_InitStruct);
 800e940:	f107 030c 	add.w	r3, r7, #12
 800e944:	4619      	mov	r1, r3
 800e946:	482c      	ldr	r0, [pc, #176]	@ (800e9f8 <Sensor_IO_SPI_Init+0x110>)
 800e948:	f002 fd4e 	bl	80113e8 <HAL_GPIO_Init>
    
    GPIO_InitStruct.Pin = SENSORTILE_SENSORS_SPI_SCK_Pin;
 800e94c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e950:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e952:	2301      	movs	r3, #1
 800e954:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(SENSORTILE_SENSORS_SPI_Port, &GPIO_InitStruct);
 800e956:	f107 030c 	add.w	r3, r7, #12
 800e95a:	4619      	mov	r1, r3
 800e95c:	4826      	ldr	r0, [pc, #152]	@ (800e9f8 <Sensor_IO_SPI_Init+0x110>)
 800e95e:	f002 fd43 	bl	80113e8 <HAL_GPIO_Init>
    
    SPI_Sensor_Handle.Instance = SENSORTILE_SENSORS_SPI;
 800e962:	4b23      	ldr	r3, [pc, #140]	@ (800e9f0 <Sensor_IO_SPI_Init+0x108>)
 800e964:	4a25      	ldr	r2, [pc, #148]	@ (800e9fc <Sensor_IO_SPI_Init+0x114>)
 800e966:	601a      	str	r2, [r3, #0]
    SPI_Sensor_Handle.Init.Mode = SPI_MODE_MASTER;
 800e968:	4b21      	ldr	r3, [pc, #132]	@ (800e9f0 <Sensor_IO_SPI_Init+0x108>)
 800e96a:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800e96e:	605a      	str	r2, [r3, #4]
    SPI_Sensor_Handle.Init.Direction = SPI_DIRECTION_1LINE;
 800e970:	4b1f      	ldr	r3, [pc, #124]	@ (800e9f0 <Sensor_IO_SPI_Init+0x108>)
 800e972:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800e976:	609a      	str	r2, [r3, #8]
    SPI_Sensor_Handle.Init.DataSize = SPI_DATASIZE_8BIT;
 800e978:	4b1d      	ldr	r3, [pc, #116]	@ (800e9f0 <Sensor_IO_SPI_Init+0x108>)
 800e97a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800e97e:	60da      	str	r2, [r3, #12]
    SPI_Sensor_Handle.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800e980:	4b1b      	ldr	r3, [pc, #108]	@ (800e9f0 <Sensor_IO_SPI_Init+0x108>)
 800e982:	2202      	movs	r2, #2
 800e984:	611a      	str	r2, [r3, #16]
    SPI_Sensor_Handle.Init.CLKPhase = SPI_PHASE_2EDGE;
 800e986:	4b1a      	ldr	r3, [pc, #104]	@ (800e9f0 <Sensor_IO_SPI_Init+0x108>)
 800e988:	2201      	movs	r2, #1
 800e98a:	615a      	str	r2, [r3, #20]
    SPI_Sensor_Handle.Init.NSS = SPI_NSS_SOFT;
 800e98c:	4b18      	ldr	r3, [pc, #96]	@ (800e9f0 <Sensor_IO_SPI_Init+0x108>)
 800e98e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e992:	619a      	str	r2, [r3, #24]
    SPI_Sensor_Handle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16; // 5 MHz
 800e994:	4b16      	ldr	r3, [pc, #88]	@ (800e9f0 <Sensor_IO_SPI_Init+0x108>)
 800e996:	2218      	movs	r2, #24
 800e998:	61da      	str	r2, [r3, #28]
//    SPI_Sensor_Handle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32; // 2.5MHz
    SPI_Sensor_Handle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800e99a:	4b15      	ldr	r3, [pc, #84]	@ (800e9f0 <Sensor_IO_SPI_Init+0x108>)
 800e99c:	2200      	movs	r2, #0
 800e99e:	621a      	str	r2, [r3, #32]
    SPI_Sensor_Handle.Init.TIMode = SPI_TIMODE_DISABLED;
 800e9a0:	4b13      	ldr	r3, [pc, #76]	@ (800e9f0 <Sensor_IO_SPI_Init+0x108>)
 800e9a2:	2200      	movs	r2, #0
 800e9a4:	625a      	str	r2, [r3, #36]	@ 0x24
    SPI_Sensor_Handle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800e9a6:	4b12      	ldr	r3, [pc, #72]	@ (800e9f0 <Sensor_IO_SPI_Init+0x108>)
 800e9a8:	2200      	movs	r2, #0
 800e9aa:	629a      	str	r2, [r3, #40]	@ 0x28
    SPI_Sensor_Handle.Init.CRCPolynomial = 7;
 800e9ac:	4b10      	ldr	r3, [pc, #64]	@ (800e9f0 <Sensor_IO_SPI_Init+0x108>)
 800e9ae:	2207      	movs	r2, #7
 800e9b0:	62da      	str	r2, [r3, #44]	@ 0x2c
    SPI_Sensor_Handle.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800e9b2:	4b0f      	ldr	r3, [pc, #60]	@ (800e9f0 <Sensor_IO_SPI_Init+0x108>)
 800e9b4:	2200      	movs	r2, #0
 800e9b6:	631a      	str	r2, [r3, #48]	@ 0x30
    SPI_Sensor_Handle.Init.NSSPMode = SPI_NSS_PULSE_DISABLED;
 800e9b8:	4b0d      	ldr	r3, [pc, #52]	@ (800e9f0 <Sensor_IO_SPI_Init+0x108>)
 800e9ba:	2200      	movs	r2, #0
 800e9bc:	635a      	str	r2, [r3, #52]	@ 0x34
    HAL_SPI_Init(&SPI_Sensor_Handle);
 800e9be:	480c      	ldr	r0, [pc, #48]	@ (800e9f0 <Sensor_IO_SPI_Init+0x108>)
 800e9c0:	f006 fc2b 	bl	801521a <HAL_SPI_Init>
    
    SPI_1LINE_TX(&SPI_Sensor_Handle);
 800e9c4:	4b0a      	ldr	r3, [pc, #40]	@ (800e9f0 <Sensor_IO_SPI_Init+0x108>)
 800e9c6:	681b      	ldr	r3, [r3, #0]
 800e9c8:	681a      	ldr	r2, [r3, #0]
 800e9ca:	4b09      	ldr	r3, [pc, #36]	@ (800e9f0 <Sensor_IO_SPI_Init+0x108>)
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e9d2:	601a      	str	r2, [r3, #0]
    __HAL_SPI_ENABLE(&SPI_Sensor_Handle);
 800e9d4:	4b06      	ldr	r3, [pc, #24]	@ (800e9f0 <Sensor_IO_SPI_Init+0x108>)
 800e9d6:	681b      	ldr	r3, [r3, #0]
 800e9d8:	681a      	ldr	r2, [r3, #0]
 800e9da:	4b05      	ldr	r3, [pc, #20]	@ (800e9f0 <Sensor_IO_SPI_Init+0x108>)
 800e9dc:	681b      	ldr	r3, [r3, #0]
 800e9de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e9e2:	601a      	str	r2, [r3, #0]
  }  
  return COMPONENT_OK;
 800e9e4:	2300      	movs	r3, #0
}
 800e9e6:	4618      	mov	r0, r3
 800e9e8:	3720      	adds	r7, #32
 800e9ea:	46bd      	mov	sp, r7
 800e9ec:	bd80      	pop	{r7, pc}
 800e9ee:	bf00      	nop
 800e9f0:	20002c0c 	.word	0x20002c0c
 800e9f4:	40021000 	.word	0x40021000
 800e9f8:	48000400 	.word	0x48000400
 800e9fc:	40003800 	.word	0x40003800

0800ea00 <Sensor_IO_SPI_CS_Init_All>:

uint8_t Sensor_IO_SPI_CS_Init_All(void)
{
 800ea00:	b580      	push	{r7, lr}
 800ea02:	b08a      	sub	sp, #40	@ 0x28
 800ea04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Set all the pins before init to avoid glitch */
  HAL_GPIO_WritePin(SENSORTILE_LSM6DSM_SPI_CS_Port, SENSORTILE_LSM6DSM_SPI_CS_Pin, GPIO_PIN_SET);
 800ea06:	2201      	movs	r2, #1
 800ea08:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800ea0c:	4842      	ldr	r0, [pc, #264]	@ (800eb18 <Sensor_IO_SPI_CS_Init_All+0x118>)
 800ea0e:	f002 fe99 	bl	8011744 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SENSORTILE_LSM303AGR_X_SPI_CS_Port, SENSORTILE_LSM303AGR_X_SPI_CS_Pin, GPIO_PIN_SET);
 800ea12:	2201      	movs	r2, #1
 800ea14:	2110      	movs	r1, #16
 800ea16:	4841      	ldr	r0, [pc, #260]	@ (800eb1c <Sensor_IO_SPI_CS_Init_All+0x11c>)
 800ea18:	f002 fe94 	bl	8011744 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SENSORTILE_LSM303AGR_M_SPI_CS_Port, SENSORTILE_LSM303AGR_M_SPI_CS_Pin, GPIO_PIN_SET);
 800ea1c:	2201      	movs	r2, #1
 800ea1e:	2102      	movs	r1, #2
 800ea20:	483d      	ldr	r0, [pc, #244]	@ (800eb18 <Sensor_IO_SPI_CS_Init_All+0x118>)
 800ea22:	f002 fe8f 	bl	8011744 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SENSORTILE_LPS22HB_SPI_CS_Port, SENSORTILE_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 800ea26:	2201      	movs	r2, #1
 800ea28:	2108      	movs	r1, #8
 800ea2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800ea2e:	f002 fe89 	bl	8011744 <HAL_GPIO_WritePin>
  
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800ea32:	2303      	movs	r3, #3
 800ea34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ea36:	2300      	movs	r3, #0
 800ea38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ea3a:	2301      	movs	r3, #1
 800ea3c:	61bb      	str	r3, [r7, #24]
  
  SENSORTILE_LSM6DSM_SPI_CS_GPIO_CLK_ENABLE();
 800ea3e:	4b38      	ldr	r3, [pc, #224]	@ (800eb20 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800ea40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ea42:	4a37      	ldr	r2, [pc, #220]	@ (800eb20 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800ea44:	f043 0302 	orr.w	r3, r3, #2
 800ea48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ea4a:	4b35      	ldr	r3, [pc, #212]	@ (800eb20 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800ea4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ea4e:	f003 0302 	and.w	r3, r3, #2
 800ea52:	613b      	str	r3, [r7, #16]
 800ea54:	693b      	ldr	r3, [r7, #16]
  GPIO_InitStruct.Pin = SENSORTILE_LSM6DSM_SPI_CS_Pin;
 800ea56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ea5a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SENSORTILE_LSM6DSM_SPI_CS_Port, &GPIO_InitStruct);
 800ea5c:	f107 0314 	add.w	r3, r7, #20
 800ea60:	4619      	mov	r1, r3
 800ea62:	482d      	ldr	r0, [pc, #180]	@ (800eb18 <Sensor_IO_SPI_CS_Init_All+0x118>)
 800ea64:	f002 fcc0 	bl	80113e8 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(SENSORTILE_LSM6DSM_SPI_CS_Port, SENSORTILE_LSM6DSM_SPI_CS_Pin, GPIO_PIN_SET);
 800ea68:	2201      	movs	r2, #1
 800ea6a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800ea6e:	482a      	ldr	r0, [pc, #168]	@ (800eb18 <Sensor_IO_SPI_CS_Init_All+0x118>)
 800ea70:	f002 fe68 	bl	8011744 <HAL_GPIO_WritePin>
  
  SENSORTILE_LSM303AGR_X_SPI_CS_GPIO_CLK_ENABLE();
 800ea74:	4b2a      	ldr	r3, [pc, #168]	@ (800eb20 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800ea76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ea78:	4a29      	ldr	r2, [pc, #164]	@ (800eb20 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800ea7a:	f043 0304 	orr.w	r3, r3, #4
 800ea7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ea80:	4b27      	ldr	r3, [pc, #156]	@ (800eb20 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800ea82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ea84:	f003 0304 	and.w	r3, r3, #4
 800ea88:	60fb      	str	r3, [r7, #12]
 800ea8a:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin = SENSORTILE_LSM303AGR_X_SPI_CS_Pin;
 800ea8c:	2310      	movs	r3, #16
 800ea8e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SENSORTILE_LSM303AGR_X_SPI_CS_Port, &GPIO_InitStruct);
 800ea90:	f107 0314 	add.w	r3, r7, #20
 800ea94:	4619      	mov	r1, r3
 800ea96:	4821      	ldr	r0, [pc, #132]	@ (800eb1c <Sensor_IO_SPI_CS_Init_All+0x11c>)
 800ea98:	f002 fca6 	bl	80113e8 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(SENSORTILE_LSM303AGR_X_SPI_CS_Port, SENSORTILE_LSM303AGR_X_SPI_CS_Pin, GPIO_PIN_SET);
 800ea9c:	2201      	movs	r2, #1
 800ea9e:	2110      	movs	r1, #16
 800eaa0:	481e      	ldr	r0, [pc, #120]	@ (800eb1c <Sensor_IO_SPI_CS_Init_All+0x11c>)
 800eaa2:	f002 fe4f 	bl	8011744 <HAL_GPIO_WritePin>
  
  SENSORTILE_LSM303AGR_M_SPI_CS_GPIO_CLK_ENABLE();
 800eaa6:	4b1e      	ldr	r3, [pc, #120]	@ (800eb20 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800eaa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eaaa:	4a1d      	ldr	r2, [pc, #116]	@ (800eb20 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800eaac:	f043 0302 	orr.w	r3, r3, #2
 800eab0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800eab2:	4b1b      	ldr	r3, [pc, #108]	@ (800eb20 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800eab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eab6:	f003 0302 	and.w	r3, r3, #2
 800eaba:	60bb      	str	r3, [r7, #8]
 800eabc:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStruct.Pin = SENSORTILE_LSM303AGR_M_SPI_CS_Pin;
 800eabe:	2302      	movs	r3, #2
 800eac0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SENSORTILE_LSM303AGR_M_SPI_CS_Port, &GPIO_InitStruct);
 800eac2:	f107 0314 	add.w	r3, r7, #20
 800eac6:	4619      	mov	r1, r3
 800eac8:	4813      	ldr	r0, [pc, #76]	@ (800eb18 <Sensor_IO_SPI_CS_Init_All+0x118>)
 800eaca:	f002 fc8d 	bl	80113e8 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(SENSORTILE_LSM303AGR_M_SPI_CS_Port, SENSORTILE_LSM303AGR_M_SPI_CS_Pin, GPIO_PIN_SET);
 800eace:	2201      	movs	r2, #1
 800ead0:	2102      	movs	r1, #2
 800ead2:	4811      	ldr	r0, [pc, #68]	@ (800eb18 <Sensor_IO_SPI_CS_Init_All+0x118>)
 800ead4:	f002 fe36 	bl	8011744 <HAL_GPIO_WritePin>
  
  SENSORTILE_LPS22HB_SPI_CS_GPIO_CLK_ENABLE();
 800ead8:	4b11      	ldr	r3, [pc, #68]	@ (800eb20 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800eada:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eadc:	4a10      	ldr	r2, [pc, #64]	@ (800eb20 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800eade:	f043 0301 	orr.w	r3, r3, #1
 800eae2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800eae4:	4b0e      	ldr	r3, [pc, #56]	@ (800eb20 <Sensor_IO_SPI_CS_Init_All+0x120>)
 800eae6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eae8:	f003 0301 	and.w	r3, r3, #1
 800eaec:	607b      	str	r3, [r7, #4]
 800eaee:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStruct.Pin = SENSORTILE_LPS22HB_SPI_CS_Pin;
 800eaf0:	2308      	movs	r3, #8
 800eaf2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SENSORTILE_LPS22HB_SPI_CS_Port, &GPIO_InitStruct);
 800eaf4:	f107 0314 	add.w	r3, r7, #20
 800eaf8:	4619      	mov	r1, r3
 800eafa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800eafe:	f002 fc73 	bl	80113e8 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(SENSORTILE_LPS22HB_SPI_CS_Port, SENSORTILE_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 800eb02:	2201      	movs	r2, #1
 800eb04:	2108      	movs	r1, #8
 800eb06:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800eb0a:	f002 fe1b 	bl	8011744 <HAL_GPIO_WritePin>

  return COMPONENT_OK;
 800eb0e:	2300      	movs	r3, #0
}
 800eb10:	4618      	mov	r0, r3
 800eb12:	3728      	adds	r7, #40	@ 0x28
 800eb14:	46bd      	mov	sp, r7
 800eb16:	bd80      	pop	{r7, pc}
 800eb18:	48000400 	.word	0x48000400
 800eb1c:	48000800 	.word	0x48000800
 800eb20:	40021000 	.word	0x40021000

0800eb24 <Sensor_IO_SPI_CS_Init>:

uint8_t Sensor_IO_SPI_CS_Init(void *handle)
{
 800eb24:	b580      	push	{r7, lr}
 800eb26:	b08c      	sub	sp, #48	@ 0x30
 800eb28:	af00      	add	r7, sp, #0
 800eb2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800eb30:	2303      	movs	r3, #3
 800eb32:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eb34:	2300      	movs	r3, #0
 800eb36:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800eb38:	2301      	movs	r3, #1
 800eb3a:	61fb      	str	r3, [r7, #28]
  
  switch(ctx->spiDevice)
 800eb3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb3e:	78db      	ldrb	r3, [r3, #3]
 800eb40:	2b03      	cmp	r3, #3
 800eb42:	d877      	bhi.n	800ec34 <Sensor_IO_SPI_CS_Init+0x110>
 800eb44:	a201      	add	r2, pc, #4	@ (adr r2, 800eb4c <Sensor_IO_SPI_CS_Init+0x28>)
 800eb46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb4a:	bf00      	nop
 800eb4c:	0800eb5d 	.word	0x0800eb5d
 800eb50:	0800eb95 	.word	0x0800eb95
 800eb54:	0800ebc9 	.word	0x0800ebc9
 800eb58:	0800ebfd 	.word	0x0800ebfd
  {
  case LSM6DSM:
    SENSORTILE_LSM6DSM_SPI_CS_GPIO_CLK_ENABLE();
 800eb5c:	4b39      	ldr	r3, [pc, #228]	@ (800ec44 <Sensor_IO_SPI_CS_Init+0x120>)
 800eb5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eb60:	4a38      	ldr	r2, [pc, #224]	@ (800ec44 <Sensor_IO_SPI_CS_Init+0x120>)
 800eb62:	f043 0302 	orr.w	r3, r3, #2
 800eb66:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800eb68:	4b36      	ldr	r3, [pc, #216]	@ (800ec44 <Sensor_IO_SPI_CS_Init+0x120>)
 800eb6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eb6c:	f003 0302 	and.w	r3, r3, #2
 800eb70:	617b      	str	r3, [r7, #20]
 800eb72:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = SENSORTILE_LSM6DSM_SPI_CS_Pin;
 800eb74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800eb78:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(SENSORTILE_LSM6DSM_SPI_CS_Port, SENSORTILE_LSM6DSM_SPI_CS_Pin, GPIO_PIN_SET);
 800eb7a:	2201      	movs	r2, #1
 800eb7c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800eb80:	4831      	ldr	r0, [pc, #196]	@ (800ec48 <Sensor_IO_SPI_CS_Init+0x124>)
 800eb82:	f002 fddf 	bl	8011744 <HAL_GPIO_WritePin>
    HAL_GPIO_Init(SENSORTILE_LSM6DSM_SPI_CS_Port, &GPIO_InitStruct);
 800eb86:	f107 0318 	add.w	r3, r7, #24
 800eb8a:	4619      	mov	r1, r3
 800eb8c:	482e      	ldr	r0, [pc, #184]	@ (800ec48 <Sensor_IO_SPI_CS_Init+0x124>)
 800eb8e:	f002 fc2b 	bl	80113e8 <HAL_GPIO_Init>
    break;
 800eb92:	e051      	b.n	800ec38 <Sensor_IO_SPI_CS_Init+0x114>
  case LSM303AGR_X:
    SENSORTILE_LSM303AGR_X_SPI_CS_GPIO_CLK_ENABLE();
 800eb94:	4b2b      	ldr	r3, [pc, #172]	@ (800ec44 <Sensor_IO_SPI_CS_Init+0x120>)
 800eb96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eb98:	4a2a      	ldr	r2, [pc, #168]	@ (800ec44 <Sensor_IO_SPI_CS_Init+0x120>)
 800eb9a:	f043 0304 	orr.w	r3, r3, #4
 800eb9e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800eba0:	4b28      	ldr	r3, [pc, #160]	@ (800ec44 <Sensor_IO_SPI_CS_Init+0x120>)
 800eba2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eba4:	f003 0304 	and.w	r3, r3, #4
 800eba8:	613b      	str	r3, [r7, #16]
 800ebaa:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SENSORTILE_LSM303AGR_X_SPI_CS_Pin;
 800ebac:	2310      	movs	r3, #16
 800ebae:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(SENSORTILE_LSM303AGR_X_SPI_CS_Port, SENSORTILE_LSM303AGR_X_SPI_CS_Pin, GPIO_PIN_SET);
 800ebb0:	2201      	movs	r2, #1
 800ebb2:	2110      	movs	r1, #16
 800ebb4:	4825      	ldr	r0, [pc, #148]	@ (800ec4c <Sensor_IO_SPI_CS_Init+0x128>)
 800ebb6:	f002 fdc5 	bl	8011744 <HAL_GPIO_WritePin>
    HAL_GPIO_Init(SENSORTILE_LSM303AGR_X_SPI_CS_Port, &GPIO_InitStruct);
 800ebba:	f107 0318 	add.w	r3, r7, #24
 800ebbe:	4619      	mov	r1, r3
 800ebc0:	4822      	ldr	r0, [pc, #136]	@ (800ec4c <Sensor_IO_SPI_CS_Init+0x128>)
 800ebc2:	f002 fc11 	bl	80113e8 <HAL_GPIO_Init>
    break;
 800ebc6:	e037      	b.n	800ec38 <Sensor_IO_SPI_CS_Init+0x114>
  case LSM303AGR_M:
    SENSORTILE_LSM303AGR_M_SPI_CS_GPIO_CLK_ENABLE();
 800ebc8:	4b1e      	ldr	r3, [pc, #120]	@ (800ec44 <Sensor_IO_SPI_CS_Init+0x120>)
 800ebca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ebcc:	4a1d      	ldr	r2, [pc, #116]	@ (800ec44 <Sensor_IO_SPI_CS_Init+0x120>)
 800ebce:	f043 0302 	orr.w	r3, r3, #2
 800ebd2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ebd4:	4b1b      	ldr	r3, [pc, #108]	@ (800ec44 <Sensor_IO_SPI_CS_Init+0x120>)
 800ebd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ebd8:	f003 0302 	and.w	r3, r3, #2
 800ebdc:	60fb      	str	r3, [r7, #12]
 800ebde:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SENSORTILE_LSM303AGR_M_SPI_CS_Pin;
 800ebe0:	2302      	movs	r3, #2
 800ebe2:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(SENSORTILE_LSM303AGR_M_SPI_CS_Port, SENSORTILE_LSM303AGR_M_SPI_CS_Pin, GPIO_PIN_SET);
 800ebe4:	2201      	movs	r2, #1
 800ebe6:	2102      	movs	r1, #2
 800ebe8:	4817      	ldr	r0, [pc, #92]	@ (800ec48 <Sensor_IO_SPI_CS_Init+0x124>)
 800ebea:	f002 fdab 	bl	8011744 <HAL_GPIO_WritePin>
    HAL_GPIO_Init(SENSORTILE_LSM303AGR_M_SPI_CS_Port, &GPIO_InitStruct);
 800ebee:	f107 0318 	add.w	r3, r7, #24
 800ebf2:	4619      	mov	r1, r3
 800ebf4:	4814      	ldr	r0, [pc, #80]	@ (800ec48 <Sensor_IO_SPI_CS_Init+0x124>)
 800ebf6:	f002 fbf7 	bl	80113e8 <HAL_GPIO_Init>
    break;
 800ebfa:	e01d      	b.n	800ec38 <Sensor_IO_SPI_CS_Init+0x114>
  case LPS22HB:
    SENSORTILE_LPS22HB_SPI_CS_GPIO_CLK_ENABLE();
 800ebfc:	4b11      	ldr	r3, [pc, #68]	@ (800ec44 <Sensor_IO_SPI_CS_Init+0x120>)
 800ebfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ec00:	4a10      	ldr	r2, [pc, #64]	@ (800ec44 <Sensor_IO_SPI_CS_Init+0x120>)
 800ec02:	f043 0301 	orr.w	r3, r3, #1
 800ec06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ec08:	4b0e      	ldr	r3, [pc, #56]	@ (800ec44 <Sensor_IO_SPI_CS_Init+0x120>)
 800ec0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ec0c:	f003 0301 	and.w	r3, r3, #1
 800ec10:	60bb      	str	r3, [r7, #8]
 800ec12:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SENSORTILE_LPS22HB_SPI_CS_Pin;
 800ec14:	2308      	movs	r3, #8
 800ec16:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(SENSORTILE_LPS22HB_SPI_CS_Port, SENSORTILE_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 800ec18:	2201      	movs	r2, #1
 800ec1a:	2108      	movs	r1, #8
 800ec1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800ec20:	f002 fd90 	bl	8011744 <HAL_GPIO_WritePin>
    HAL_GPIO_Init(SENSORTILE_LPS22HB_SPI_CS_Port, &GPIO_InitStruct);
 800ec24:	f107 0318 	add.w	r3, r7, #24
 800ec28:	4619      	mov	r1, r3
 800ec2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800ec2e:	f002 fbdb 	bl	80113e8 <HAL_GPIO_Init>
    break;
 800ec32:	e001      	b.n	800ec38 <Sensor_IO_SPI_CS_Init+0x114>
  default:
    return COMPONENT_NOT_IMPLEMENTED;
 800ec34:	2303      	movs	r3, #3
 800ec36:	e000      	b.n	800ec3a <Sensor_IO_SPI_CS_Init+0x116>
  }
  return COMPONENT_OK;
 800ec38:	2300      	movs	r3, #0
}
 800ec3a:	4618      	mov	r0, r3
 800ec3c:	3730      	adds	r7, #48	@ 0x30
 800ec3e:	46bd      	mov	sp, r7
 800ec40:	bd80      	pop	{r7, pc}
 800ec42:	bf00      	nop
 800ec44:	40021000 	.word	0x40021000
 800ec48:	48000400 	.word	0x48000400
 800ec4c:	48000800 	.word	0x48000800

0800ec50 <Sensor_IO_Write>:
 * @param  nBytesToWrite number of bytes to be written
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_Write( void *handle, uint8_t WriteAddr, uint8_t *pBuffer, uint16_t nBytesToWrite )
{
 800ec50:	b580      	push	{r7, lr}
 800ec52:	b086      	sub	sp, #24
 800ec54:	af00      	add	r7, sp, #0
 800ec56:	60f8      	str	r0, [r7, #12]
 800ec58:	607a      	str	r2, [r7, #4]
 800ec5a:	461a      	mov	r2, r3
 800ec5c:	460b      	mov	r3, r1
 800ec5e:	72fb      	strb	r3, [r7, #11]
 800ec60:	4613      	mov	r3, r2
 800ec62:	813b      	strh	r3, [r7, #8]
  
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800ec64:	68fb      	ldr	r3, [r7, #12]
 800ec66:	617b      	str	r3, [r7, #20]
  
  if(ctx->ifType == 0)
 800ec68:	697b      	ldr	r3, [r7, #20]
 800ec6a:	785b      	ldrb	r3, [r3, #1]
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	d112      	bne.n	800ec96 <Sensor_IO_Write+0x46>
  {
    
    if ( nBytesToWrite > 1 ) 
 800ec70:	893b      	ldrh	r3, [r7, #8]
 800ec72:	2b01      	cmp	r3, #1
 800ec74:	d907      	bls.n	800ec86 <Sensor_IO_Write+0x36>
    if (ctx->who_am_i == HTS221_WHO_AM_I_VAL)
 800ec76:	697b      	ldr	r3, [r7, #20]
 800ec78:	781b      	ldrb	r3, [r3, #0]
 800ec7a:	2bbc      	cmp	r3, #188	@ 0xbc
 800ec7c:	d103      	bne.n	800ec86 <Sensor_IO_Write+0x36>
        WriteAddr |= 0x80;  /* Enable I2C multi-bytes Write */
 800ec7e:	7afb      	ldrb	r3, [r7, #11]
 800ec80:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ec84:	72fb      	strb	r3, [r7, #11]
    
    return Sensor_IO_I2C_Write( handle, WriteAddr, pBuffer, nBytesToWrite );
 800ec86:	893b      	ldrh	r3, [r7, #8]
 800ec88:	7af9      	ldrb	r1, [r7, #11]
 800ec8a:	687a      	ldr	r2, [r7, #4]
 800ec8c:	68f8      	ldr	r0, [r7, #12]
 800ec8e:	f000 f822 	bl	800ecd6 <Sensor_IO_I2C_Write>
 800ec92:	4603      	mov	r3, r0
 800ec94:	e01b      	b.n	800ecce <Sensor_IO_Write+0x7e>
  }
  
  if(ctx->ifType == 1)
 800ec96:	697b      	ldr	r3, [r7, #20]
 800ec98:	785b      	ldrb	r3, [r3, #1]
 800ec9a:	2b01      	cmp	r3, #1
 800ec9c:	d116      	bne.n	800eccc <Sensor_IO_Write+0x7c>
  {
    if ( nBytesToWrite > 1 ) 
 800ec9e:	893b      	ldrh	r3, [r7, #8]
 800eca0:	2b01      	cmp	r3, #1
 800eca2:	d90a      	bls.n	800ecba <Sensor_IO_Write+0x6a>
    {
      switch(ctx->who_am_i)
 800eca4:	697b      	ldr	r3, [r7, #20]
 800eca6:	781b      	ldrb	r3, [r3, #0]
 800eca8:	2b33      	cmp	r3, #51	@ 0x33
 800ecaa:	d001      	beq.n	800ecb0 <Sensor_IO_Write+0x60>
 800ecac:	2b40      	cmp	r3, #64	@ 0x40
        {
          case LSM303AGR_ACC_WHO_AM_I: WriteAddr |= 0x40; break; /* Enable I2C multi-bytes Write */
          case LSM303AGR_MAG_WHO_AM_I: break;
 800ecae:	e005      	b.n	800ecbc <Sensor_IO_Write+0x6c>
          case LSM303AGR_ACC_WHO_AM_I: WriteAddr |= 0x40; break; /* Enable I2C multi-bytes Write */
 800ecb0:	7afb      	ldrb	r3, [r7, #11]
 800ecb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ecb6:	72fb      	strb	r3, [r7, #11]
 800ecb8:	e000      	b.n	800ecbc <Sensor_IO_Write+0x6c>
          default:;
 800ecba:	bf00      	nop
        }
    }
   return Sensor_IO_SPI_Write( handle, WriteAddr, pBuffer, nBytesToWrite );
 800ecbc:	893b      	ldrh	r3, [r7, #8]
 800ecbe:	7af9      	ldrb	r1, [r7, #11]
 800ecc0:	687a      	ldr	r2, [r7, #4]
 800ecc2:	68f8      	ldr	r0, [r7, #12]
 800ecc4:	f000 f87a 	bl	800edbc <Sensor_IO_SPI_Write>
 800ecc8:	4603      	mov	r3, r0
 800ecca:	e000      	b.n	800ecce <Sensor_IO_Write+0x7e>
  }
  
  return COMPONENT_ERROR;
 800eccc:	2301      	movs	r3, #1
}
 800ecce:	4618      	mov	r0, r3
 800ecd0:	3718      	adds	r7, #24
 800ecd2:	46bd      	mov	sp, r7
 800ecd4:	bd80      	pop	{r7, pc}

0800ecd6 <Sensor_IO_I2C_Write>:
 * @param  nBytesToWrite number of bytes to be written
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_I2C_Write( void *handle, uint8_t WriteAddr, uint8_t *pBuffer, uint16_t nBytesToWrite )
{
 800ecd6:	b580      	push	{r7, lr}
 800ecd8:	b086      	sub	sp, #24
 800ecda:	af00      	add	r7, sp, #0
 800ecdc:	60f8      	str	r0, [r7, #12]
 800ecde:	607a      	str	r2, [r7, #4]
 800ece0:	461a      	mov	r2, r3
 800ece2:	460b      	mov	r3, r1
 800ece4:	72fb      	strb	r3, [r7, #11]
 800ece6:	4613      	mov	r3, r2
 800ece8:	813b      	strh	r3, [r7, #8]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	617b      	str	r3, [r7, #20]

  
  return I2C_SENSORTILE_WriteData( ctx->address, WriteAddr, pBuffer, nBytesToWrite );
 800ecee:	697b      	ldr	r3, [r7, #20]
 800ecf0:	7898      	ldrb	r0, [r3, #2]
 800ecf2:	893b      	ldrh	r3, [r7, #8]
 800ecf4:	7af9      	ldrb	r1, [r7, #11]
 800ecf6:	687a      	ldr	r2, [r7, #4]
 800ecf8:	f000 fa66 	bl	800f1c8 <I2C_SENSORTILE_WriteData>
 800ecfc:	4603      	mov	r3, r0
}
 800ecfe:	4618      	mov	r0, r3
 800ed00:	3718      	adds	r7, #24
 800ed02:	46bd      	mov	sp, r7
 800ed04:	bd80      	pop	{r7, pc}

0800ed06 <Sensor_IO_Read>:
 * @param  nBytesToRead number of bytes to be read
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_Read( void *handle, uint8_t ReadAddr, uint8_t *pBuffer, uint16_t nBytesToRead )
{
 800ed06:	b580      	push	{r7, lr}
 800ed08:	b086      	sub	sp, #24
 800ed0a:	af00      	add	r7, sp, #0
 800ed0c:	60f8      	str	r0, [r7, #12]
 800ed0e:	607a      	str	r2, [r7, #4]
 800ed10:	461a      	mov	r2, r3
 800ed12:	460b      	mov	r3, r1
 800ed14:	72fb      	strb	r3, [r7, #11]
 800ed16:	4613      	mov	r3, r2
 800ed18:	813b      	strh	r3, [r7, #8]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	617b      	str	r3, [r7, #20]
  
  if(ctx->ifType == 0)
 800ed1e:	697b      	ldr	r3, [r7, #20]
 800ed20:	785b      	ldrb	r3, [r3, #1]
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d112      	bne.n	800ed4c <Sensor_IO_Read+0x46>
  {
     
  if ( nBytesToRead > 1 ) 
 800ed26:	893b      	ldrh	r3, [r7, #8]
 800ed28:	2b01      	cmp	r3, #1
 800ed2a:	d907      	bls.n	800ed3c <Sensor_IO_Read+0x36>
    if (ctx->who_am_i == HTS221_WHO_AM_I_VAL)
 800ed2c:	697b      	ldr	r3, [r7, #20]
 800ed2e:	781b      	ldrb	r3, [r3, #0]
 800ed30:	2bbc      	cmp	r3, #188	@ 0xbc
 800ed32:	d103      	bne.n	800ed3c <Sensor_IO_Read+0x36>
        ReadAddr |= 0x80;  /* Enable I2C multi-bytes Write */
 800ed34:	7afb      	ldrb	r3, [r7, #11]
 800ed36:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ed3a:	72fb      	strb	r3, [r7, #11]
  
    return Sensor_IO_I2C_Read( handle, ReadAddr, pBuffer, nBytesToRead );
 800ed3c:	893b      	ldrh	r3, [r7, #8]
 800ed3e:	7af9      	ldrb	r1, [r7, #11]
 800ed40:	687a      	ldr	r2, [r7, #4]
 800ed42:	68f8      	ldr	r0, [r7, #12]
 800ed44:	f000 f822 	bl	800ed8c <Sensor_IO_I2C_Read>
 800ed48:	4603      	mov	r3, r0
 800ed4a:	e01b      	b.n	800ed84 <Sensor_IO_Read+0x7e>
  }
  
  if(ctx->ifType == 1 )
 800ed4c:	697b      	ldr	r3, [r7, #20]
 800ed4e:	785b      	ldrb	r3, [r3, #1]
 800ed50:	2b01      	cmp	r3, #1
 800ed52:	d116      	bne.n	800ed82 <Sensor_IO_Read+0x7c>
  {
    if ( nBytesToRead > 1 ) {
 800ed54:	893b      	ldrh	r3, [r7, #8]
 800ed56:	2b01      	cmp	r3, #1
 800ed58:	d90a      	bls.n	800ed70 <Sensor_IO_Read+0x6a>
      switch(ctx->who_am_i)
 800ed5a:	697b      	ldr	r3, [r7, #20]
 800ed5c:	781b      	ldrb	r3, [r3, #0]
 800ed5e:	2b33      	cmp	r3, #51	@ 0x33
 800ed60:	d001      	beq.n	800ed66 <Sensor_IO_Read+0x60>
 800ed62:	2b40      	cmp	r3, #64	@ 0x40
        {
          case LSM303AGR_ACC_WHO_AM_I: ReadAddr |= 0x40; break; /* Enable I2C multi-bytes Write */
          case LSM303AGR_MAG_WHO_AM_I: break;
 800ed64:	e005      	b.n	800ed72 <Sensor_IO_Read+0x6c>
          case LSM303AGR_ACC_WHO_AM_I: ReadAddr |= 0x40; break; /* Enable I2C multi-bytes Write */
 800ed66:	7afb      	ldrb	r3, [r7, #11]
 800ed68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed6c:	72fb      	strb	r3, [r7, #11]
 800ed6e:	e000      	b.n	800ed72 <Sensor_IO_Read+0x6c>
          default:;
 800ed70:	bf00      	nop
        }
    }
   return Sensor_IO_SPI_Read( handle, ReadAddr, pBuffer, nBytesToRead );
 800ed72:	893b      	ldrh	r3, [r7, #8]
 800ed74:	7af9      	ldrb	r1, [r7, #11]
 800ed76:	687a      	ldr	r2, [r7, #4]
 800ed78:	68f8      	ldr	r0, [r7, #12]
 800ed7a:	f000 f84f 	bl	800ee1c <Sensor_IO_SPI_Read>
 800ed7e:	4603      	mov	r3, r0
 800ed80:	e000      	b.n	800ed84 <Sensor_IO_Read+0x7e>
  }
  
  return COMPONENT_ERROR;
 800ed82:	2301      	movs	r3, #1
}
 800ed84:	4618      	mov	r0, r3
 800ed86:	3718      	adds	r7, #24
 800ed88:	46bd      	mov	sp, r7
 800ed8a:	bd80      	pop	{r7, pc}

0800ed8c <Sensor_IO_I2C_Read>:
 * @param  nBytesToRead number of bytes to be read
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_I2C_Read( void *handle, uint8_t ReadAddr, uint8_t *pBuffer, uint16_t nBytesToRead )
{
 800ed8c:	b580      	push	{r7, lr}
 800ed8e:	b086      	sub	sp, #24
 800ed90:	af00      	add	r7, sp, #0
 800ed92:	60f8      	str	r0, [r7, #12]
 800ed94:	607a      	str	r2, [r7, #4]
 800ed96:	461a      	mov	r2, r3
 800ed98:	460b      	mov	r3, r1
 800ed9a:	72fb      	strb	r3, [r7, #11]
 800ed9c:	4613      	mov	r3, r2
 800ed9e:	813b      	strh	r3, [r7, #8]
  
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	617b      	str	r3, [r7, #20]
  

  return I2C_SENSORTILE_ReadData( ctx->address, ReadAddr, pBuffer, nBytesToRead );
 800eda4:	697b      	ldr	r3, [r7, #20]
 800eda6:	7898      	ldrb	r0, [r3, #2]
 800eda8:	893b      	ldrh	r3, [r7, #8]
 800edaa:	7af9      	ldrb	r1, [r7, #11]
 800edac:	687a      	ldr	r2, [r7, #4]
 800edae:	f000 fa3b 	bl	800f228 <I2C_SENSORTILE_ReadData>
 800edb2:	4603      	mov	r3, r0
}
 800edb4:	4618      	mov	r0, r3
 800edb6:	3718      	adds	r7, #24
 800edb8:	46bd      	mov	sp, r7
 800edba:	bd80      	pop	{r7, pc}

0800edbc <Sensor_IO_SPI_Write>:
 * @param  nBytesToWrite number of bytes to be written
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_SPI_Write( void *handle, uint8_t WriteAddr, uint8_t *pBuffer, uint16_t nBytesToWrite )
{
 800edbc:	b580      	push	{r7, lr}
 800edbe:	b086      	sub	sp, #24
 800edc0:	af00      	add	r7, sp, #0
 800edc2:	60f8      	str	r0, [r7, #12]
 800edc4:	607a      	str	r2, [r7, #4]
 800edc6:	461a      	mov	r2, r3
 800edc8:	460b      	mov	r3, r1
 800edca:	72fb      	strb	r3, [r7, #11]
 800edcc:	4613      	mov	r3, r2
 800edce:	813b      	strh	r3, [r7, #8]
  uint8_t i;
  
// Select the correct device
  Sensor_IO_SPI_CS_Enable(handle);
 800edd0:	68f8      	ldr	r0, [r7, #12]
 800edd2:	f000 f871 	bl	800eeb8 <Sensor_IO_SPI_CS_Enable>
  
  SPI_Write(&SPI_Sensor_Handle, WriteAddr);
 800edd6:	7afb      	ldrb	r3, [r7, #11]
 800edd8:	4619      	mov	r1, r3
 800edda:	480f      	ldr	r0, [pc, #60]	@ (800ee18 <Sensor_IO_SPI_Write+0x5c>)
 800eddc:	f000 f9a0 	bl	800f120 <SPI_Write>

  for(i=0;i<nBytesToWrite;i++)
 800ede0:	2300      	movs	r3, #0
 800ede2:	75fb      	strb	r3, [r7, #23]
 800ede4:	e00a      	b.n	800edfc <Sensor_IO_SPI_Write+0x40>
  {
    SPI_Write(&SPI_Sensor_Handle, pBuffer[i]);
 800ede6:	7dfb      	ldrb	r3, [r7, #23]
 800ede8:	687a      	ldr	r2, [r7, #4]
 800edea:	4413      	add	r3, r2
 800edec:	781b      	ldrb	r3, [r3, #0]
 800edee:	4619      	mov	r1, r3
 800edf0:	4809      	ldr	r0, [pc, #36]	@ (800ee18 <Sensor_IO_SPI_Write+0x5c>)
 800edf2:	f000 f995 	bl	800f120 <SPI_Write>
  for(i=0;i<nBytesToWrite;i++)
 800edf6:	7dfb      	ldrb	r3, [r7, #23]
 800edf8:	3301      	adds	r3, #1
 800edfa:	75fb      	strb	r3, [r7, #23]
 800edfc:	7dfb      	ldrb	r3, [r7, #23]
 800edfe:	b29b      	uxth	r3, r3
 800ee00:	893a      	ldrh	r2, [r7, #8]
 800ee02:	429a      	cmp	r2, r3
 800ee04:	d8ef      	bhi.n	800ede6 <Sensor_IO_SPI_Write+0x2a>
  }
// Deselect the device
  Sensor_IO_SPI_CS_Disable(handle);
 800ee06:	68f8      	ldr	r0, [r7, #12]
 800ee08:	f000 f890 	bl	800ef2c <Sensor_IO_SPI_CS_Disable>
  
  return COMPONENT_OK;
 800ee0c:	2300      	movs	r3, #0
}
 800ee0e:	4618      	mov	r0, r3
 800ee10:	3718      	adds	r7, #24
 800ee12:	46bd      	mov	sp, r7
 800ee14:	bd80      	pop	{r7, pc}
 800ee16:	bf00      	nop
 800ee18:	20002c0c 	.word	0x20002c0c

0800ee1c <Sensor_IO_SPI_Read>:
 * @param  nBytesToRead number of bytes to be read
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_SPI_Read( void *handle, uint8_t ReadAddr, uint8_t *pBuffer, uint16_t nBytesToRead )
{
 800ee1c:	b580      	push	{r7, lr}
 800ee1e:	b084      	sub	sp, #16
 800ee20:	af00      	add	r7, sp, #0
 800ee22:	60f8      	str	r0, [r7, #12]
 800ee24:	607a      	str	r2, [r7, #4]
 800ee26:	461a      	mov	r2, r3
 800ee28:	460b      	mov	r3, r1
 800ee2a:	72fb      	strb	r3, [r7, #11]
 800ee2c:	4613      	mov	r3, r2
 800ee2e:	813b      	strh	r3, [r7, #8]
  /* Select the correct device */
  Sensor_IO_SPI_CS_Enable(handle);
 800ee30:	68f8      	ldr	r0, [r7, #12]
 800ee32:	f000 f841 	bl	800eeb8 <Sensor_IO_SPI_CS_Enable>
  
  /* Write Reg Address */
  SPI_Write(&SPI_Sensor_Handle, ReadAddr | 0x80);
 800ee36:	7afb      	ldrb	r3, [r7, #11]
 800ee38:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ee3c:	b2db      	uxtb	r3, r3
 800ee3e:	4619      	mov	r1, r3
 800ee40:	481c      	ldr	r0, [pc, #112]	@ (800eeb4 <Sensor_IO_SPI_Read+0x98>)
 800ee42:	f000 f96d 	bl	800f120 <SPI_Write>

  /* Disable the SPI and change the data line to input */
  __HAL_SPI_DISABLE(&SPI_Sensor_Handle);
 800ee46:	4b1b      	ldr	r3, [pc, #108]	@ (800eeb4 <Sensor_IO_SPI_Read+0x98>)
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	681a      	ldr	r2, [r3, #0]
 800ee4c:	4b19      	ldr	r3, [pc, #100]	@ (800eeb4 <Sensor_IO_SPI_Read+0x98>)
 800ee4e:	681b      	ldr	r3, [r3, #0]
 800ee50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ee54:	601a      	str	r2, [r3, #0]
  SPI_1LINE_RX(&SPI_Sensor_Handle);
 800ee56:	4b17      	ldr	r3, [pc, #92]	@ (800eeb4 <Sensor_IO_SPI_Read+0x98>)
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	681a      	ldr	r2, [r3, #0]
 800ee5c:	4b15      	ldr	r3, [pc, #84]	@ (800eeb4 <Sensor_IO_SPI_Read+0x98>)
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ee64:	601a      	str	r2, [r3, #0]

  /* Check if we need to read one byte or more */
  if(nBytesToRead > 1U)
 800ee66:	893b      	ldrh	r3, [r7, #8]
 800ee68:	2b01      	cmp	r3, #1
 800ee6a:	d906      	bls.n	800ee7a <Sensor_IO_SPI_Read+0x5e>
  {
    SPI_Read_nBytes(&SPI_Sensor_Handle, pBuffer, nBytesToRead);
 800ee6c:	893b      	ldrh	r3, [r7, #8]
 800ee6e:	461a      	mov	r2, r3
 800ee70:	6879      	ldr	r1, [r7, #4]
 800ee72:	4810      	ldr	r0, [pc, #64]	@ (800eeb4 <Sensor_IO_SPI_Read+0x98>)
 800ee74:	f000 f8fd 	bl	800f072 <SPI_Read_nBytes>
 800ee78:	e003      	b.n	800ee82 <Sensor_IO_SPI_Read+0x66>
  }
  else
  {
    SPI_Read(&SPI_Sensor_Handle, pBuffer);
 800ee7a:	6879      	ldr	r1, [r7, #4]
 800ee7c:	480d      	ldr	r0, [pc, #52]	@ (800eeb4 <Sensor_IO_SPI_Read+0x98>)
 800ee7e:	f000 f8bd 	bl	800effc <SPI_Read>
  }
  
  /* Deselect the device */
  Sensor_IO_SPI_CS_Disable(handle);  
 800ee82:	68f8      	ldr	r0, [r7, #12]
 800ee84:	f000 f852 	bl	800ef2c <Sensor_IO_SPI_CS_Disable>
  
  /* Change the data line to output and enable the SPI */
  SPI_1LINE_TX(&SPI_Sensor_Handle);
 800ee88:	4b0a      	ldr	r3, [pc, #40]	@ (800eeb4 <Sensor_IO_SPI_Read+0x98>)
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	681a      	ldr	r2, [r3, #0]
 800ee8e:	4b09      	ldr	r3, [pc, #36]	@ (800eeb4 <Sensor_IO_SPI_Read+0x98>)
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ee96:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE(&SPI_Sensor_Handle);
 800ee98:	4b06      	ldr	r3, [pc, #24]	@ (800eeb4 <Sensor_IO_SPI_Read+0x98>)
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	681a      	ldr	r2, [r3, #0]
 800ee9e:	4b05      	ldr	r3, [pc, #20]	@ (800eeb4 <Sensor_IO_SPI_Read+0x98>)
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800eea6:	601a      	str	r2, [r3, #0]
  
  return COMPONENT_OK;
 800eea8:	2300      	movs	r3, #0
}
 800eeaa:	4618      	mov	r0, r3
 800eeac:	3710      	adds	r7, #16
 800eeae:	46bd      	mov	sp, r7
 800eeb0:	bd80      	pop	{r7, pc}
 800eeb2:	bf00      	nop
 800eeb4:	20002c0c 	.word	0x20002c0c

0800eeb8 <Sensor_IO_SPI_CS_Enable>:


uint8_t Sensor_IO_SPI_CS_Enable(void *handle)
{
 800eeb8:	b580      	push	{r7, lr}
 800eeba:	b084      	sub	sp, #16
 800eebc:	af00      	add	r7, sp, #0
 800eebe:	6078      	str	r0, [r7, #4]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	60fb      	str	r3, [r7, #12]
  
  switch(ctx->spiDevice)
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	78db      	ldrb	r3, [r3, #3]
 800eec8:	2b03      	cmp	r3, #3
 800eeca:	d825      	bhi.n	800ef18 <Sensor_IO_SPI_CS_Enable+0x60>
 800eecc:	a201      	add	r2, pc, #4	@ (adr r2, 800eed4 <Sensor_IO_SPI_CS_Enable+0x1c>)
 800eece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eed2:	bf00      	nop
 800eed4:	0800eee5 	.word	0x0800eee5
 800eed8:	0800eef3 	.word	0x0800eef3
 800eedc:	0800eeff 	.word	0x0800eeff
 800eee0:	0800ef0b 	.word	0x0800ef0b
  {
  case LSM6DSM:
    HAL_GPIO_WritePin(SENSORTILE_LSM6DSM_SPI_CS_Port, SENSORTILE_LSM6DSM_SPI_CS_Pin, GPIO_PIN_RESET);
 800eee4:	2200      	movs	r2, #0
 800eee6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800eeea:	480e      	ldr	r0, [pc, #56]	@ (800ef24 <Sensor_IO_SPI_CS_Enable+0x6c>)
 800eeec:	f002 fc2a 	bl	8011744 <HAL_GPIO_WritePin>
    break;
 800eef0:	e012      	b.n	800ef18 <Sensor_IO_SPI_CS_Enable+0x60>
  case LSM303AGR_X:
    HAL_GPIO_WritePin(SENSORTILE_LSM303AGR_X_SPI_CS_Port, SENSORTILE_LSM303AGR_X_SPI_CS_Pin, GPIO_PIN_RESET);
 800eef2:	2200      	movs	r2, #0
 800eef4:	2110      	movs	r1, #16
 800eef6:	480c      	ldr	r0, [pc, #48]	@ (800ef28 <Sensor_IO_SPI_CS_Enable+0x70>)
 800eef8:	f002 fc24 	bl	8011744 <HAL_GPIO_WritePin>
    break;
 800eefc:	e00c      	b.n	800ef18 <Sensor_IO_SPI_CS_Enable+0x60>
  case LSM303AGR_M:
    HAL_GPIO_WritePin(SENSORTILE_LSM303AGR_M_SPI_CS_Port, SENSORTILE_LSM303AGR_M_SPI_CS_Pin, GPIO_PIN_RESET);
 800eefe:	2200      	movs	r2, #0
 800ef00:	2102      	movs	r1, #2
 800ef02:	4808      	ldr	r0, [pc, #32]	@ (800ef24 <Sensor_IO_SPI_CS_Enable+0x6c>)
 800ef04:	f002 fc1e 	bl	8011744 <HAL_GPIO_WritePin>
    break;
 800ef08:	e006      	b.n	800ef18 <Sensor_IO_SPI_CS_Enable+0x60>
  case LPS22HB:
    HAL_GPIO_WritePin(SENSORTILE_LPS22HB_SPI_CS_Port, SENSORTILE_LPS22HB_SPI_CS_Pin, GPIO_PIN_RESET);
 800ef0a:	2200      	movs	r2, #0
 800ef0c:	2108      	movs	r1, #8
 800ef0e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800ef12:	f002 fc17 	bl	8011744 <HAL_GPIO_WritePin>
    break;
 800ef16:	bf00      	nop
  }
  return COMPONENT_OK;
 800ef18:	2300      	movs	r3, #0
}
 800ef1a:	4618      	mov	r0, r3
 800ef1c:	3710      	adds	r7, #16
 800ef1e:	46bd      	mov	sp, r7
 800ef20:	bd80      	pop	{r7, pc}
 800ef22:	bf00      	nop
 800ef24:	48000400 	.word	0x48000400
 800ef28:	48000800 	.word	0x48000800

0800ef2c <Sensor_IO_SPI_CS_Disable>:

uint8_t Sensor_IO_SPI_CS_Disable(void *handle)
{
 800ef2c:	b580      	push	{r7, lr}
 800ef2e:	b084      	sub	sp, #16
 800ef30:	af00      	add	r7, sp, #0
 800ef32:	6078      	str	r0, [r7, #4]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	60fb      	str	r3, [r7, #12]
  
  switch(ctx->spiDevice)
 800ef38:	68fb      	ldr	r3, [r7, #12]
 800ef3a:	78db      	ldrb	r3, [r3, #3]
 800ef3c:	2b03      	cmp	r3, #3
 800ef3e:	d825      	bhi.n	800ef8c <Sensor_IO_SPI_CS_Disable+0x60>
 800ef40:	a201      	add	r2, pc, #4	@ (adr r2, 800ef48 <Sensor_IO_SPI_CS_Disable+0x1c>)
 800ef42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef46:	bf00      	nop
 800ef48:	0800ef59 	.word	0x0800ef59
 800ef4c:	0800ef67 	.word	0x0800ef67
 800ef50:	0800ef73 	.word	0x0800ef73
 800ef54:	0800ef7f 	.word	0x0800ef7f
  {
  case LSM6DSM:
    HAL_GPIO_WritePin(SENSORTILE_LSM6DSM_SPI_CS_Port, SENSORTILE_LSM6DSM_SPI_CS_Pin, GPIO_PIN_SET);
 800ef58:	2201      	movs	r2, #1
 800ef5a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800ef5e:	480e      	ldr	r0, [pc, #56]	@ (800ef98 <Sensor_IO_SPI_CS_Disable+0x6c>)
 800ef60:	f002 fbf0 	bl	8011744 <HAL_GPIO_WritePin>
    break;
 800ef64:	e012      	b.n	800ef8c <Sensor_IO_SPI_CS_Disable+0x60>
  case LSM303AGR_X:
    HAL_GPIO_WritePin(SENSORTILE_LSM303AGR_X_SPI_CS_Port, SENSORTILE_LSM303AGR_X_SPI_CS_Pin, GPIO_PIN_SET);
 800ef66:	2201      	movs	r2, #1
 800ef68:	2110      	movs	r1, #16
 800ef6a:	480c      	ldr	r0, [pc, #48]	@ (800ef9c <Sensor_IO_SPI_CS_Disable+0x70>)
 800ef6c:	f002 fbea 	bl	8011744 <HAL_GPIO_WritePin>
    break;
 800ef70:	e00c      	b.n	800ef8c <Sensor_IO_SPI_CS_Disable+0x60>
  case LSM303AGR_M:
    HAL_GPIO_WritePin(SENSORTILE_LSM303AGR_M_SPI_CS_Port, SENSORTILE_LSM303AGR_M_SPI_CS_Pin, GPIO_PIN_SET);
 800ef72:	2201      	movs	r2, #1
 800ef74:	2102      	movs	r1, #2
 800ef76:	4808      	ldr	r0, [pc, #32]	@ (800ef98 <Sensor_IO_SPI_CS_Disable+0x6c>)
 800ef78:	f002 fbe4 	bl	8011744 <HAL_GPIO_WritePin>
    break;
 800ef7c:	e006      	b.n	800ef8c <Sensor_IO_SPI_CS_Disable+0x60>
  case LPS22HB:
    HAL_GPIO_WritePin(SENSORTILE_LPS22HB_SPI_CS_Port, SENSORTILE_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 800ef7e:	2201      	movs	r2, #1
 800ef80:	2108      	movs	r1, #8
 800ef82:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800ef86:	f002 fbdd 	bl	8011744 <HAL_GPIO_WritePin>
    break;
 800ef8a:	bf00      	nop
  }
  return COMPONENT_OK;
 800ef8c:	2300      	movs	r3, #0
}
 800ef8e:	4618      	mov	r0, r3
 800ef90:	3710      	adds	r7, #16
 800ef92:	46bd      	mov	sp, r7
 800ef94:	bd80      	pop	{r7, pc}
 800ef96:	bf00      	nop
 800ef98:	48000400 	.word	0x48000400
 800ef9c:	48000800 	.word	0x48000800

0800efa0 <LSM6DSM_Sensor_IO_ITConfig>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef LSM6DSM_Sensor_IO_ITConfig( void )
{
 800efa0:	b580      	push	{r7, lr}
 800efa2:	b086      	sub	sp, #24
 800efa4:	af00      	add	r7, sp, #0

  /* At the moment this feature is only implemented for LSM6DSM */
  GPIO_InitTypeDef GPIO_InitStructureInt2;
  
  /* Enable INT2 GPIO clock */
  LSM6DSM_INT2_GPIO_CLK_ENABLE();
 800efa6:	4b13      	ldr	r3, [pc, #76]	@ (800eff4 <LSM6DSM_Sensor_IO_ITConfig+0x54>)
 800efa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800efaa:	4a12      	ldr	r2, [pc, #72]	@ (800eff4 <LSM6DSM_Sensor_IO_ITConfig+0x54>)
 800efac:	f043 0301 	orr.w	r3, r3, #1
 800efb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800efb2:	4b10      	ldr	r3, [pc, #64]	@ (800eff4 <LSM6DSM_Sensor_IO_ITConfig+0x54>)
 800efb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800efb6:	f003 0301 	and.w	r3, r3, #1
 800efba:	603b      	str	r3, [r7, #0]
 800efbc:	683b      	ldr	r3, [r7, #0]
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructureInt2.Pin = LSM6DSM_INT2_PIN;
 800efbe:	2304      	movs	r3, #4
 800efc0:	607b      	str	r3, [r7, #4]
  GPIO_InitStructureInt2.Mode = GPIO_MODE_IT_RISING;
 800efc2:	4b0d      	ldr	r3, [pc, #52]	@ (800eff8 <LSM6DSM_Sensor_IO_ITConfig+0x58>)
 800efc4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructureInt2.Speed = GPIO_SPEED_FAST;
 800efc6:	2302      	movs	r3, #2
 800efc8:	613b      	str	r3, [r7, #16]
  GPIO_InitStructureInt2.Pull  = GPIO_NOPULL;
 800efca:	2300      	movs	r3, #0
 800efcc:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LSM6DSM_INT2_GPIO_PORT, &GPIO_InitStructureInt2);
 800efce:	1d3b      	adds	r3, r7, #4
 800efd0:	4619      	mov	r1, r3
 800efd2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800efd6:	f002 fa07 	bl	80113e8 <HAL_GPIO_Init>
  
  /* Enable and set EXTI Interrupt priority */
  HAL_NVIC_SetPriority(LSM6DSM_INT2_EXTI_IRQn, 0x00, 0x00);
 800efda:	2200      	movs	r2, #0
 800efdc:	2100      	movs	r1, #0
 800efde:	2008      	movs	r0, #8
 800efe0:	f002 f9cb 	bl	801137a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LSM6DSM_INT2_EXTI_IRQn);
 800efe4:	2008      	movs	r0, #8
 800efe6:	f002 f9e4 	bl	80113b2 <HAL_NVIC_EnableIRQ>
  
  return COMPONENT_OK;
 800efea:	2300      	movs	r3, #0
}
 800efec:	4618      	mov	r0, r3
 800efee:	3718      	adds	r7, #24
 800eff0:	46bd      	mov	sp, r7
 800eff2:	bd80      	pop	{r7, pc}
 800eff4:	40021000 	.word	0x40021000
 800eff8:	10110000 	.word	0x10110000

0800effc <SPI_Read>:
 * @param  xSpiHandle : SPI Handler.
 * @param  val : value.
 * @retval None
 */
void SPI_Read(SPI_HandleTypeDef* xSpiHandle, uint8_t *val)
{
 800effc:	b480      	push	{r7}
 800effe:	b083      	sub	sp, #12
 800f000:	af00      	add	r7, sp, #0
 800f002:	6078      	str	r0, [r7, #4]
 800f004:	6039      	str	r1, [r7, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800f006:	b672      	cpsid	i
}
 800f008:	bf00      	nop
  disabled after the first bit and before the latest bit */
  /* Interrupts should be disabled during this operation */
  
  __disable_irq();
  
  __HAL_SPI_ENABLE(xSpiHandle);
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	681a      	ldr	r2, [r3, #0]
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f018:	601a      	str	r2, [r3, #0]
  __asm("dsb\n");
 800f01a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 800f01e:	f3bf 8f4f 	dsb	sy
  __HAL_SPI_DISABLE(xSpiHandle);
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	681a      	ldr	r2, [r3, #0]
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	681b      	ldr	r3, [r3, #0]
 800f02c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f030:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800f032:	b662      	cpsie	i
}
 800f034:	bf00      	nop
  
  __enable_irq();
  
  while ((xSpiHandle->Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 800f036:	bf00      	nop
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	689b      	ldr	r3, [r3, #8]
 800f03e:	f003 0301 	and.w	r3, r3, #1
 800f042:	2b01      	cmp	r3, #1
 800f044:	d1f8      	bne.n	800f038 <SPI_Read+0x3c>
  /* read the received data */
  *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	681b      	ldr	r3, [r3, #0]
 800f04a:	330c      	adds	r3, #12
 800f04c:	781b      	ldrb	r3, [r3, #0]
 800f04e:	b2da      	uxtb	r2, r3
 800f050:	683b      	ldr	r3, [r7, #0]
 800f052:	701a      	strb	r2, [r3, #0]
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 800f054:	bf00      	nop
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	681b      	ldr	r3, [r3, #0]
 800f05a:	689b      	ldr	r3, [r3, #8]
 800f05c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f060:	2b80      	cmp	r3, #128	@ 0x80
 800f062:	d0f8      	beq.n	800f056 <SPI_Read+0x5a>
}
 800f064:	bf00      	nop
 800f066:	bf00      	nop
 800f068:	370c      	adds	r7, #12
 800f06a:	46bd      	mov	sp, r7
 800f06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f070:	4770      	bx	lr

0800f072 <SPI_Read_nBytes>:
 * @param  val: value.
 * @param  nBytesToRead: number of bytes to read.
 * @retval None
 */
void SPI_Read_nBytes(SPI_HandleTypeDef* xSpiHandle, uint8_t *val, uint16_t nBytesToRead)
{
 800f072:	b480      	push	{r7}
 800f074:	b085      	sub	sp, #20
 800f076:	af00      	add	r7, sp, #0
 800f078:	60f8      	str	r0, [r7, #12]
 800f07a:	60b9      	str	r1, [r7, #8]
 800f07c:	4613      	mov	r3, r2
 800f07e:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 800f080:	b672      	cpsid	i
}
 800f082:	bf00      	nop
  /* Interrupts should be disabled during this operation */
  __disable_irq();
  __HAL_SPI_ENABLE(xSpiHandle);
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	681a      	ldr	r2, [r3, #0]
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f092:	601a      	str	r2, [r3, #0]
  
  /* Transfer loop */
  while (nBytesToRead > 1U)
 800f094:	e013      	b.n	800f0be <SPI_Read_nBytes+0x4c>
  {
    /* Check the RXNE flag */
    if (xSpiHandle->Instance->SR & SPI_FLAG_RXNE)
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	681b      	ldr	r3, [r3, #0]
 800f09a:	689b      	ldr	r3, [r3, #8]
 800f09c:	f003 0301 	and.w	r3, r3, #1
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d00c      	beq.n	800f0be <SPI_Read_nBytes+0x4c>
    {
      /* read the received data */
      *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	330c      	adds	r3, #12
 800f0aa:	781b      	ldrb	r3, [r3, #0]
 800f0ac:	b2da      	uxtb	r2, r3
 800f0ae:	68bb      	ldr	r3, [r7, #8]
 800f0b0:	701a      	strb	r2, [r3, #0]
      val += sizeof(uint8_t);
 800f0b2:	68bb      	ldr	r3, [r7, #8]
 800f0b4:	3301      	adds	r3, #1
 800f0b6:	60bb      	str	r3, [r7, #8]
      nBytesToRead--;
 800f0b8:	88fb      	ldrh	r3, [r7, #6]
 800f0ba:	3b01      	subs	r3, #1
 800f0bc:	80fb      	strh	r3, [r7, #6]
  while (nBytesToRead > 1U)
 800f0be:	88fb      	ldrh	r3, [r7, #6]
 800f0c0:	2b01      	cmp	r3, #1
 800f0c2:	d8e8      	bhi.n	800f096 <SPI_Read_nBytes+0x24>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800f0c4:	f3bf 8f4f 	dsb	sy
}
 800f0c8:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800f0ca:	f3bf 8f4f 	dsb	sy
}
 800f0ce:	bf00      	nop
  disabled after the first bit and before the latest bit of the last Byte received */
  /* __DSB instruction are inserted to garantee that clock is Disabled in the right timeframe */
  
  __DSB();
  __DSB();
  __HAL_SPI_DISABLE(xSpiHandle);
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	681a      	ldr	r2, [r3, #0]
 800f0d6:	68fb      	ldr	r3, [r7, #12]
 800f0d8:	681b      	ldr	r3, [r3, #0]
 800f0da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f0de:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800f0e0:	b662      	cpsie	i
}
 800f0e2:	bf00      	nop
  
  __enable_irq();
  
  while ((xSpiHandle->Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 800f0e4:	bf00      	nop
 800f0e6:	68fb      	ldr	r3, [r7, #12]
 800f0e8:	681b      	ldr	r3, [r3, #0]
 800f0ea:	689b      	ldr	r3, [r3, #8]
 800f0ec:	f003 0301 	and.w	r3, r3, #1
 800f0f0:	2b01      	cmp	r3, #1
 800f0f2:	d1f8      	bne.n	800f0e6 <SPI_Read_nBytes+0x74>
  /* read the received data */
  *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	330c      	adds	r3, #12
 800f0fa:	781b      	ldrb	r3, [r3, #0]
 800f0fc:	b2da      	uxtb	r2, r3
 800f0fe:	68bb      	ldr	r3, [r7, #8]
 800f100:	701a      	strb	r2, [r3, #0]
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 800f102:	bf00      	nop
 800f104:	68fb      	ldr	r3, [r7, #12]
 800f106:	681b      	ldr	r3, [r3, #0]
 800f108:	689b      	ldr	r3, [r3, #8]
 800f10a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f10e:	2b80      	cmp	r3, #128	@ 0x80
 800f110:	d0f8      	beq.n	800f104 <SPI_Read_nBytes+0x92>
}
 800f112:	bf00      	nop
 800f114:	bf00      	nop
 800f116:	3714      	adds	r7, #20
 800f118:	46bd      	mov	sp, r7
 800f11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f11e:	4770      	bx	lr

0800f120 <SPI_Write>:
 * @param  xSpiHandle: SPI Handler.
 * @param  val: value.
 * @retval None
 */
void SPI_Write(SPI_HandleTypeDef* xSpiHandle, uint8_t val)
{
 800f120:	b480      	push	{r7}
 800f122:	b083      	sub	sp, #12
 800f124:	af00      	add	r7, sp, #0
 800f126:	6078      	str	r0, [r7, #4]
 800f128:	460b      	mov	r3, r1
 800f12a:	70fb      	strb	r3, [r7, #3]
  /* check TXE flag */
  while ((xSpiHandle->Instance->SR & SPI_FLAG_TXE) != SPI_FLAG_TXE);
 800f12c:	bf00      	nop
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	681b      	ldr	r3, [r3, #0]
 800f132:	689b      	ldr	r3, [r3, #8]
 800f134:	f003 0302 	and.w	r3, r3, #2
 800f138:	2b02      	cmp	r3, #2
 800f13a:	d1f8      	bne.n	800f12e <SPI_Write+0xe>
  
  /* Write the data */
  *((__IO uint8_t*) &xSpiHandle->Instance->DR) = val;
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	681b      	ldr	r3, [r3, #0]
 800f140:	330c      	adds	r3, #12
 800f142:	78fa      	ldrb	r2, [r7, #3]
 800f144:	701a      	strb	r2, [r3, #0]
  
  /* Wait BSY flag */
  while ((xSpiHandle->Instance->SR & SPI_FLAG_FTLVL) != SPI_FTLVL_EMPTY);
 800f146:	bf00      	nop
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	681b      	ldr	r3, [r3, #0]
 800f14c:	689b      	ldr	r3, [r3, #8]
 800f14e:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 800f152:	2b00      	cmp	r3, #0
 800f154:	d1f8      	bne.n	800f148 <SPI_Write+0x28>
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 800f156:	bf00      	nop
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	689b      	ldr	r3, [r3, #8]
 800f15e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f162:	2b80      	cmp	r3, #128	@ 0x80
 800f164:	d0f8      	beq.n	800f158 <SPI_Write+0x38>
}
 800f166:	bf00      	nop
 800f168:	bf00      	nop
 800f16a:	370c      	adds	r7, #12
 800f16c:	46bd      	mov	sp, r7
 800f16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f172:	4770      	bx	lr

0800f174 <I2C_SENSORTILE_Init>:
 * @param  None
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
static uint8_t I2C_SENSORTILE_Init( void )
{
 800f174:	b580      	push	{r7, lr}
 800f176:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState( &I2C_SENSORTILE_Handle) == HAL_I2C_STATE_RESET )
 800f178:	4810      	ldr	r0, [pc, #64]	@ (800f1bc <I2C_SENSORTILE_Init+0x48>)
 800f17a:	f002 fe2d 	bl	8011dd8 <HAL_I2C_GetState>
 800f17e:	4603      	mov	r3, r0
 800f180:	2b00      	cmp	r3, #0
 800f182:	d110      	bne.n	800f1a6 <I2C_SENSORTILE_Init+0x32>
  {  
    /* I2C_SENSORTILE peripheral configuration */
    I2C_SENSORTILE_Handle.Init.Timing = I2C_SENSORTILE_TIMING_100KHZ;   /* 100KHz */
 800f184:	4b0d      	ldr	r3, [pc, #52]	@ (800f1bc <I2C_SENSORTILE_Init+0x48>)
 800f186:	4a0e      	ldr	r2, [pc, #56]	@ (800f1c0 <I2C_SENSORTILE_Init+0x4c>)
 800f188:	605a      	str	r2, [r3, #4]
    I2C_SENSORTILE_Handle.Init.OwnAddress1    = 0x33;
 800f18a:	4b0c      	ldr	r3, [pc, #48]	@ (800f1bc <I2C_SENSORTILE_Init+0x48>)
 800f18c:	2233      	movs	r2, #51	@ 0x33
 800f18e:	609a      	str	r2, [r3, #8]
    I2C_SENSORTILE_Handle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800f190:	4b0a      	ldr	r3, [pc, #40]	@ (800f1bc <I2C_SENSORTILE_Init+0x48>)
 800f192:	2201      	movs	r2, #1
 800f194:	60da      	str	r2, [r3, #12]
    I2C_SENSORTILE_Handle.Instance            = SENSORTILE_I2C_ONBOARD_SENSORS;
 800f196:	4b09      	ldr	r3, [pc, #36]	@ (800f1bc <I2C_SENSORTILE_Init+0x48>)
 800f198:	4a0a      	ldr	r2, [pc, #40]	@ (800f1c4 <I2C_SENSORTILE_Init+0x50>)
 800f19a:	601a      	str	r2, [r3, #0]
    
    /* Init the I2C */
    I2C_SENSORTILE_MspInit();
 800f19c:	f000 f884 	bl	800f2a8 <I2C_SENSORTILE_MspInit>
    HAL_I2C_Init( &I2C_SENSORTILE_Handle );
 800f1a0:	4806      	ldr	r0, [pc, #24]	@ (800f1bc <I2C_SENSORTILE_Init+0x48>)
 800f1a2:	f002 faff 	bl	80117a4 <HAL_I2C_Init>
  }
  
  if( HAL_I2C_GetState( &I2C_SENSORTILE_Handle) == HAL_I2C_STATE_READY )
 800f1a6:	4805      	ldr	r0, [pc, #20]	@ (800f1bc <I2C_SENSORTILE_Init+0x48>)
 800f1a8:	f002 fe16 	bl	8011dd8 <HAL_I2C_GetState>
 800f1ac:	4603      	mov	r3, r0
 800f1ae:	2b20      	cmp	r3, #32
 800f1b0:	d101      	bne.n	800f1b6 <I2C_SENSORTILE_Init+0x42>
  {
    return 0;
 800f1b2:	2300      	movs	r3, #0
 800f1b4:	e000      	b.n	800f1b8 <I2C_SENSORTILE_Init+0x44>
  }
  else
  {
    return 1;
 800f1b6:	2301      	movs	r3, #1
  }
}
 800f1b8:	4618      	mov	r0, r3
 800f1ba:	bd80      	pop	{r7, pc}
 800f1bc:	20002bc0 	.word	0x20002bc0
 800f1c0:	10909cec 	.word	0x10909cec
 800f1c4:	40005c00 	.word	0x40005c00

0800f1c8 <I2C_SENSORTILE_WriteData>:
 * @param  Size Number of bytes to be written
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
static uint8_t I2C_SENSORTILE_WriteData( uint8_t Addr, uint8_t Reg, uint8_t* pBuffer, uint16_t Size )
{
 800f1c8:	b580      	push	{r7, lr}
 800f1ca:	b088      	sub	sp, #32
 800f1cc:	af04      	add	r7, sp, #16
 800f1ce:	603a      	str	r2, [r7, #0]
 800f1d0:	461a      	mov	r2, r3
 800f1d2:	4603      	mov	r3, r0
 800f1d4:	71fb      	strb	r3, [r7, #7]
 800f1d6:	460b      	mov	r3, r1
 800f1d8:	71bb      	strb	r3, [r7, #6]
 800f1da:	4613      	mov	r3, r2
 800f1dc:	80bb      	strh	r3, [r7, #4]

  HAL_StatusTypeDef status = HAL_OK;
 800f1de:	2300      	movs	r3, #0
 800f1e0:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write( &I2C_SENSORTILE_Handle, Addr, ( uint16_t )Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Size, I2C_SENSORTILE_Timeout );
 800f1e2:	79fb      	ldrb	r3, [r7, #7]
 800f1e4:	b299      	uxth	r1, r3
 800f1e6:	79bb      	ldrb	r3, [r7, #6]
 800f1e8:	b29a      	uxth	r2, r3
 800f1ea:	4b0d      	ldr	r3, [pc, #52]	@ (800f220 <I2C_SENSORTILE_WriteData+0x58>)
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	9302      	str	r3, [sp, #8]
 800f1f0:	88bb      	ldrh	r3, [r7, #4]
 800f1f2:	9301      	str	r3, [sp, #4]
 800f1f4:	683b      	ldr	r3, [r7, #0]
 800f1f6:	9300      	str	r3, [sp, #0]
 800f1f8:	2301      	movs	r3, #1
 800f1fa:	480a      	ldr	r0, [pc, #40]	@ (800f224 <I2C_SENSORTILE_WriteData+0x5c>)
 800f1fc:	f002 fba0 	bl	8011940 <HAL_I2C_Mem_Write>
 800f200:	4603      	mov	r3, r0
 800f202:	73fb      	strb	r3, [r7, #15]
                              
  /* Check the communication status */
  if( status != HAL_OK )
 800f204:	7bfb      	ldrb	r3, [r7, #15]
 800f206:	2b00      	cmp	r3, #0
 800f208:	d005      	beq.n	800f216 <I2C_SENSORTILE_WriteData+0x4e>
  {
  
    /* Execute user timeout callback */
    I2C_SENSORTILE_Error( Addr );
 800f20a:	79fb      	ldrb	r3, [r7, #7]
 800f20c:	4618      	mov	r0, r3
 800f20e:	f000 f83b 	bl	800f288 <I2C_SENSORTILE_Error>
    return 1;
 800f212:	2301      	movs	r3, #1
 800f214:	e000      	b.n	800f218 <I2C_SENSORTILE_WriteData+0x50>
  }
  else
  {
    return 0;
 800f216:	2300      	movs	r3, #0
  }
}
 800f218:	4618      	mov	r0, r3
 800f21a:	3710      	adds	r7, #16
 800f21c:	46bd      	mov	sp, r7
 800f21e:	bd80      	pop	{r7, pc}
 800f220:	200003dc 	.word	0x200003dc
 800f224:	20002bc0 	.word	0x20002bc0

0800f228 <I2C_SENSORTILE_ReadData>:
 * @param  Size Number of bytes to be read
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
static uint8_t I2C_SENSORTILE_ReadData( uint8_t Addr, uint8_t Reg, uint8_t* pBuffer, uint16_t Size )
{
 800f228:	b580      	push	{r7, lr}
 800f22a:	b088      	sub	sp, #32
 800f22c:	af04      	add	r7, sp, #16
 800f22e:	603a      	str	r2, [r7, #0]
 800f230:	461a      	mov	r2, r3
 800f232:	4603      	mov	r3, r0
 800f234:	71fb      	strb	r3, [r7, #7]
 800f236:	460b      	mov	r3, r1
 800f238:	71bb      	strb	r3, [r7, #6]
 800f23a:	4613      	mov	r3, r2
 800f23c:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f23e:	2300      	movs	r3, #0
 800f240:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Read( &I2C_SENSORTILE_Handle, Addr, ( uint16_t )Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Size, I2C_SENSORTILE_Timeout );
 800f242:	79fb      	ldrb	r3, [r7, #7]
 800f244:	b299      	uxth	r1, r3
 800f246:	79bb      	ldrb	r3, [r7, #6]
 800f248:	b29a      	uxth	r2, r3
 800f24a:	4b0d      	ldr	r3, [pc, #52]	@ (800f280 <I2C_SENSORTILE_ReadData+0x58>)
 800f24c:	681b      	ldr	r3, [r3, #0]
 800f24e:	9302      	str	r3, [sp, #8]
 800f250:	88bb      	ldrh	r3, [r7, #4]
 800f252:	9301      	str	r3, [sp, #4]
 800f254:	683b      	ldr	r3, [r7, #0]
 800f256:	9300      	str	r3, [sp, #0]
 800f258:	2301      	movs	r3, #1
 800f25a:	480a      	ldr	r0, [pc, #40]	@ (800f284 <I2C_SENSORTILE_ReadData+0x5c>)
 800f25c:	f002 fc96 	bl	8011b8c <HAL_I2C_Mem_Read>
 800f260:	4603      	mov	r3, r0
 800f262:	73fb      	strb	r3, [r7, #15]
                             
  /* Check the communication status */
  if( status != HAL_OK )
 800f264:	7bfb      	ldrb	r3, [r7, #15]
 800f266:	2b00      	cmp	r3, #0
 800f268:	d005      	beq.n	800f276 <I2C_SENSORTILE_ReadData+0x4e>
  {
    /* Execute user timeout callback */
    I2C_SENSORTILE_Error( Addr );
 800f26a:	79fb      	ldrb	r3, [r7, #7]
 800f26c:	4618      	mov	r0, r3
 800f26e:	f000 f80b 	bl	800f288 <I2C_SENSORTILE_Error>
    return 1;
 800f272:	2301      	movs	r3, #1
 800f274:	e000      	b.n	800f278 <I2C_SENSORTILE_ReadData+0x50>
  }
  else
  {
    return 0;
 800f276:	2300      	movs	r3, #0
  }
}
 800f278:	4618      	mov	r0, r3
 800f27a:	3710      	adds	r7, #16
 800f27c:	46bd      	mov	sp, r7
 800f27e:	bd80      	pop	{r7, pc}
 800f280:	200003dc 	.word	0x200003dc
 800f284:	20002bc0 	.word	0x20002bc0

0800f288 <I2C_SENSORTILE_Error>:
 * @brief  Manages error callback by re-initializing I2C
 * @param  Addr I2C Address
 * @retval None
 */
static void I2C_SENSORTILE_Error( uint8_t Addr )
{
 800f288:	b580      	push	{r7, lr}
 800f28a:	b082      	sub	sp, #8
 800f28c:	af00      	add	r7, sp, #0
 800f28e:	4603      	mov	r3, r0
 800f290:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C comunication bus */
  HAL_I2C_DeInit( &I2C_SENSORTILE_Handle );
 800f292:	4804      	ldr	r0, [pc, #16]	@ (800f2a4 <I2C_SENSORTILE_Error+0x1c>)
 800f294:	f002 fb11 	bl	80118ba <HAL_I2C_DeInit>
  
  /* Re-Initiaize the I2C comunication bus */
  I2C_SENSORTILE_Init();
 800f298:	f7ff ff6c 	bl	800f174 <I2C_SENSORTILE_Init>
}
 800f29c:	bf00      	nop
 800f29e:	3708      	adds	r7, #8
 800f2a0:	46bd      	mov	sp, r7
 800f2a2:	bd80      	pop	{r7, pc}
 800f2a4:	20002bc0 	.word	0x20002bc0

0800f2a8 <I2C_SENSORTILE_MspInit>:
 * @brief I2C MSP Initialization
 * @param None
 * @retval None
 */
static void I2C_SENSORTILE_MspInit( void )
{
 800f2a8:	b580      	push	{r7, lr}
 800f2aa:	b0aa      	sub	sp, #168	@ 0xa8
 800f2ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  RCC_PeriphCLKInitTypeDef  RCC_PeriphCLKInitStruct;
  
  /*##-1- Configure the I2C clock source. The clock is derived from the SYSCLK #*/
  RCC_PeriphCLKInitStruct.PeriphClockSelection = SENSORTILE_I2C_ONBOARD_SENSORS_RCC_PERIPHCLK;
 800f2ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800f2b2:	60fb      	str	r3, [r7, #12]
  RCC_PeriphCLKInitStruct.I2c3ClockSelection = SENSORTILE_I2C_ONBOARD_SENSORS_I2CCLKSOURCE;
 800f2b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800f2b8:	667b      	str	r3, [r7, #100]	@ 0x64
  HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 800f2ba:	f107 030c 	add.w	r3, r7, #12
 800f2be:	4618      	mov	r0, r3
 800f2c0:	f004 ff78 	bl	80141b4 <HAL_RCCEx_PeriphCLKConfig>
  
  /* Enable I2C GPIO clocks */
  SENSORTILE_I2C_ONBOARD_SENSORS_SCL_SDA_GPIO_CLK_ENABLE();
 800f2c4:	4b26      	ldr	r3, [pc, #152]	@ (800f360 <I2C_SENSORTILE_MspInit+0xb8>)
 800f2c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f2c8:	4a25      	ldr	r2, [pc, #148]	@ (800f360 <I2C_SENSORTILE_MspInit+0xb8>)
 800f2ca:	f043 0304 	orr.w	r3, r3, #4
 800f2ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f2d0:	4b23      	ldr	r3, [pc, #140]	@ (800f360 <I2C_SENSORTILE_MspInit+0xb8>)
 800f2d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f2d4:	f003 0304 	and.w	r3, r3, #4
 800f2d8:	60bb      	str	r3, [r7, #8]
 800f2da:	68bb      	ldr	r3, [r7, #8]
  
  /* I2C_SENSORTILE SCL and SDA pins configuration -------------------------------------*/
  GPIO_InitStruct.Pin        = SENSORTILE_I2C_ONBOARD_SENSORS_SCL_PIN | SENSORTILE_I2C_ONBOARD_SENSORS_SDA_PIN;
 800f2dc:	2303      	movs	r3, #3
 800f2de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Mode       = GPIO_MODE_AF_OD;
 800f2e2:	2312      	movs	r3, #18
 800f2e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Speed      = GPIO_SPEED_FAST;
 800f2e8:	2302      	movs	r3, #2
 800f2ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  GPIO_InitStruct.Pull       = GPIO_PULLUP;
 800f2ee:	2301      	movs	r3, #1
 800f2f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  GPIO_InitStruct.Alternate  = SENSORTILE_I2C_ONBOARD_SENSORS_SCL_SDA_AF;
 800f2f4:	2304      	movs	r3, #4
 800f2f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  
  HAL_GPIO_Init( SENSORTILE_I2C_ONBOARD_SENSORS_SCL_SDA_GPIO_PORT, &GPIO_InitStruct );
 800f2fa:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800f2fe:	4619      	mov	r1, r3
 800f300:	4818      	ldr	r0, [pc, #96]	@ (800f364 <I2C_SENSORTILE_MspInit+0xbc>)
 800f302:	f002 f871 	bl	80113e8 <HAL_GPIO_Init>
  
  /* Enable the I2C_SENSORTILE peripheral clock */
  SENSORTILE_I2C_ONBOARD_SENSORS_CLK_ENABLE();
 800f306:	4b16      	ldr	r3, [pc, #88]	@ (800f360 <I2C_SENSORTILE_MspInit+0xb8>)
 800f308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f30a:	4a15      	ldr	r2, [pc, #84]	@ (800f360 <I2C_SENSORTILE_MspInit+0xb8>)
 800f30c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800f310:	6593      	str	r3, [r2, #88]	@ 0x58
 800f312:	4b13      	ldr	r3, [pc, #76]	@ (800f360 <I2C_SENSORTILE_MspInit+0xb8>)
 800f314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f316:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f31a:	607b      	str	r3, [r7, #4]
 800f31c:	687b      	ldr	r3, [r7, #4]
  
  /* Force the I2C peripheral clock reset */
  SENSORTILE_I2C_ONBOARD_SENSORS_FORCE_RESET();
 800f31e:	4b10      	ldr	r3, [pc, #64]	@ (800f360 <I2C_SENSORTILE_MspInit+0xb8>)
 800f320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f322:	4a0f      	ldr	r2, [pc, #60]	@ (800f360 <I2C_SENSORTILE_MspInit+0xb8>)
 800f324:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800f328:	6393      	str	r3, [r2, #56]	@ 0x38
  
  /* Release the I2C peripheral clock reset */
  SENSORTILE_I2C_ONBOARD_SENSORS_RELEASE_RESET();
 800f32a:	4b0d      	ldr	r3, [pc, #52]	@ (800f360 <I2C_SENSORTILE_MspInit+0xb8>)
 800f32c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f32e:	4a0c      	ldr	r2, [pc, #48]	@ (800f360 <I2C_SENSORTILE_MspInit+0xb8>)
 800f330:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800f334:	6393      	str	r3, [r2, #56]	@ 0x38
  
  /* Enable and set I2C_SENSORTILE Interrupt to the highest priority */
  HAL_NVIC_SetPriority(SENSORTILE_I2C_ONBOARD_SENSORS_EV_IRQn, 0, 0);
 800f336:	2200      	movs	r2, #0
 800f338:	2100      	movs	r1, #0
 800f33a:	2048      	movs	r0, #72	@ 0x48
 800f33c:	f002 f81d 	bl	801137a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SENSORTILE_I2C_ONBOARD_SENSORS_EV_IRQn);
 800f340:	2048      	movs	r0, #72	@ 0x48
 800f342:	f002 f836 	bl	80113b2 <HAL_NVIC_EnableIRQ>
  
  /* Enable and set I2C_SENSORTILE Interrupt to the highest priority */
  HAL_NVIC_SetPriority(SENSORTILE_I2C_ONBOARD_SENSORS_ER_IRQn, 0, 0);
 800f346:	2200      	movs	r2, #0
 800f348:	2100      	movs	r1, #0
 800f34a:	2049      	movs	r0, #73	@ 0x49
 800f34c:	f002 f815 	bl	801137a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SENSORTILE_I2C_ONBOARD_SENSORS_ER_IRQn);
 800f350:	2049      	movs	r0, #73	@ 0x49
 800f352:	f002 f82e 	bl	80113b2 <HAL_NVIC_EnableIRQ>
}
 800f356:	bf00      	nop
 800f358:	37a8      	adds	r7, #168	@ 0xa8
 800f35a:	46bd      	mov	sp, r7
 800f35c:	bd80      	pop	{r7, pc}
 800f35e:	bf00      	nop
 800f360:	40021000 	.word	0x40021000
 800f364:	48000800 	.word	0x48000800

0800f368 <SD_IO_SPI_MspInit>:
  * @brief  Initializes SPI MSP.
  * @param  None
  * @retval None
  */
static void SD_IO_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800f368:	b580      	push	{r7, lr}
 800f36a:	b08c      	sub	sp, #48	@ 0x30
 800f36c:	af00      	add	r7, sp, #0
 800f36e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStructure;  
  
  /* Enable VddIO2 for GPIOG  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800f370:	4b2b      	ldr	r3, [pc, #172]	@ (800f420 <SD_IO_SPI_MspInit+0xb8>)
 800f372:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f374:	4a2a      	ldr	r2, [pc, #168]	@ (800f420 <SD_IO_SPI_MspInit+0xb8>)
 800f376:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f37a:	6593      	str	r3, [r2, #88]	@ 0x58
 800f37c:	4b28      	ldr	r3, [pc, #160]	@ (800f420 <SD_IO_SPI_MspInit+0xb8>)
 800f37e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f380:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f384:	61bb      	str	r3, [r7, #24]
 800f386:	69bb      	ldr	r3, [r7, #24]
  HAL_PWREx_EnableVddIO2();
 800f388:	f004 f8ec 	bl	8013564 <HAL_PWREx_EnableVddIO2>
  
  /*** Configure the GPIOs ***/  
  /* Enable GPIO clock */
  SENSORTILE_SD_SPI_SCK_GPIO_CLK_ENABLE();
 800f38c:	4b24      	ldr	r3, [pc, #144]	@ (800f420 <SD_IO_SPI_MspInit+0xb8>)
 800f38e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f390:	4a23      	ldr	r2, [pc, #140]	@ (800f420 <SD_IO_SPI_MspInit+0xb8>)
 800f392:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f396:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f398:	4b21      	ldr	r3, [pc, #132]	@ (800f420 <SD_IO_SPI_MspInit+0xb8>)
 800f39a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f39c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f3a0:	617b      	str	r3, [r7, #20]
 800f3a2:	697b      	ldr	r3, [r7, #20]
  SENSORTILE_SD_SPI_MISO_MOSI_GPIO_CLK_ENABLE();
 800f3a4:	4b1e      	ldr	r3, [pc, #120]	@ (800f420 <SD_IO_SPI_MspInit+0xb8>)
 800f3a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f3a8:	4a1d      	ldr	r2, [pc, #116]	@ (800f420 <SD_IO_SPI_MspInit+0xb8>)
 800f3aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f3ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f3b0:	4b1b      	ldr	r3, [pc, #108]	@ (800f420 <SD_IO_SPI_MspInit+0xb8>)
 800f3b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f3b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f3b8:	613b      	str	r3, [r7, #16]
 800f3ba:	693b      	ldr	r3, [r7, #16]
  
  /* configure SPI SCK */
  GPIO_InitStructure.Pin = SENSORTILE_SD_SPI_SCK_PIN;
 800f3bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f3c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 800f3c2:	2302      	movs	r3, #2
 800f3c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800f3c6:	2300      	movs	r3, #0
 800f3c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 800f3ca:	2303      	movs	r3, #3
 800f3cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate = SENSORTILE_SD_SPI_SCK_AF;
 800f3ce:	2306      	movs	r3, #6
 800f3d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(SENSORTILE_SD_SPI_SCK_GPIO_PORT, &GPIO_InitStructure);
 800f3d2:	f107 031c 	add.w	r3, r7, #28
 800f3d6:	4619      	mov	r1, r3
 800f3d8:	4812      	ldr	r0, [pc, #72]	@ (800f424 <SD_IO_SPI_MspInit+0xbc>)
 800f3da:	f002 f805 	bl	80113e8 <HAL_GPIO_Init>

  /* configure SPI MISO and MOSI */
  GPIO_InitStructure.Pin = (SENSORTILE_SD_SPI_MISO_PIN | SENSORTILE_SD_SPI_MOSI_PIN);
 800f3de:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800f3e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 800f3e4:	2302      	movs	r3, #2
 800f3e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800f3e8:	2300      	movs	r3, #0
 800f3ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 800f3ec:	2303      	movs	r3, #3
 800f3ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate = SENSORTILE_SD_SPI_MISO_MOSI_AF;
 800f3f0:	2306      	movs	r3, #6
 800f3f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(SENSORTILE_SD_SPI_MISO_MOSI_GPIO_PORT, &GPIO_InitStructure);
 800f3f4:	f107 031c 	add.w	r3, r7, #28
 800f3f8:	4619      	mov	r1, r3
 800f3fa:	480a      	ldr	r0, [pc, #40]	@ (800f424 <SD_IO_SPI_MspInit+0xbc>)
 800f3fc:	f001 fff4 	bl	80113e8 <HAL_GPIO_Init>

  /*** Configure the SPI peripheral ***/ 
  /* Enable SPI clock */
  SENSORTILE_SD_SPI_CLK_ENABLE();
 800f400:	4b07      	ldr	r3, [pc, #28]	@ (800f420 <SD_IO_SPI_MspInit+0xb8>)
 800f402:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f404:	4a06      	ldr	r2, [pc, #24]	@ (800f420 <SD_IO_SPI_MspInit+0xb8>)
 800f406:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f40a:	6593      	str	r3, [r2, #88]	@ 0x58
 800f40c:	4b04      	ldr	r3, [pc, #16]	@ (800f420 <SD_IO_SPI_MspInit+0xb8>)
 800f40e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f410:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800f414:	60fb      	str	r3, [r7, #12]
 800f416:	68fb      	ldr	r3, [r7, #12]
}
 800f418:	bf00      	nop
 800f41a:	3730      	adds	r7, #48	@ 0x30
 800f41c:	46bd      	mov	sp, r7
 800f41e:	bd80      	pop	{r7, pc}
 800f420:	40021000 	.word	0x40021000
 800f424:	48001800 	.word	0x48001800

0800f428 <SD_IO_SPI_Init_LS>:
* @brief  Initializes SPI HAL. Low baundrate for initializazion phase.
* @param  None
* @retval None
*/
static void SD_IO_SPI_Init_LS(void)
{
 800f428:	b580      	push	{r7, lr}
 800f42a:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SPI_SD_Handle) == HAL_SPI_STATE_RESET)
 800f42c:	481a      	ldr	r0, [pc, #104]	@ (800f498 <SD_IO_SPI_Init_LS+0x70>)
 800f42e:	f006 fb03 	bl	8015a38 <HAL_SPI_GetState>
 800f432:	4603      	mov	r3, r0
 800f434:	2b00      	cmp	r3, #0
 800f436:	d12c      	bne.n	800f492 <SD_IO_SPI_Init_LS+0x6a>
  {
    SPI_SD_Handle.Instance = SENSORTILE_SD_SPI;
 800f438:	4b17      	ldr	r3, [pc, #92]	@ (800f498 <SD_IO_SPI_Init_LS+0x70>)
 800f43a:	4a18      	ldr	r2, [pc, #96]	@ (800f49c <SD_IO_SPI_Init_LS+0x74>)
 800f43c:	601a      	str	r2, [r3, #0]
    SPI_SD_Handle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;    /* SPI baudrate is PCLK2/SPI_BaudRatePrescaler */
 800f43e:	4b16      	ldr	r3, [pc, #88]	@ (800f498 <SD_IO_SPI_Init_LS+0x70>)
 800f440:	2230      	movs	r2, #48	@ 0x30
 800f442:	61da      	str	r2, [r3, #28]
    SPI_SD_Handle.Init.Direction = SPI_DIRECTION_2LINES;
 800f444:	4b14      	ldr	r3, [pc, #80]	@ (800f498 <SD_IO_SPI_Init_LS+0x70>)
 800f446:	2200      	movs	r2, #0
 800f448:	609a      	str	r2, [r3, #8]
    SPI_SD_Handle.Init.CLKPhase = SPI_PHASE_2EDGE;
 800f44a:	4b13      	ldr	r3, [pc, #76]	@ (800f498 <SD_IO_SPI_Init_LS+0x70>)
 800f44c:	2201      	movs	r2, #1
 800f44e:	615a      	str	r2, [r3, #20]
    SPI_SD_Handle.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800f450:	4b11      	ldr	r3, [pc, #68]	@ (800f498 <SD_IO_SPI_Init_LS+0x70>)
 800f452:	2202      	movs	r2, #2
 800f454:	611a      	str	r2, [r3, #16]
    SPI_SD_Handle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800f456:	4b10      	ldr	r3, [pc, #64]	@ (800f498 <SD_IO_SPI_Init_LS+0x70>)
 800f458:	2200      	movs	r2, #0
 800f45a:	629a      	str	r2, [r3, #40]	@ 0x28
    SPI_SD_Handle.Init.CRCPolynomial = 7;
 800f45c:	4b0e      	ldr	r3, [pc, #56]	@ (800f498 <SD_IO_SPI_Init_LS+0x70>)
 800f45e:	2207      	movs	r2, #7
 800f460:	62da      	str	r2, [r3, #44]	@ 0x2c
    SPI_SD_Handle.Init.DataSize = SPI_DATASIZE_8BIT;
 800f462:	4b0d      	ldr	r3, [pc, #52]	@ (800f498 <SD_IO_SPI_Init_LS+0x70>)
 800f464:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800f468:	60da      	str	r2, [r3, #12]
    SPI_SD_Handle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800f46a:	4b0b      	ldr	r3, [pc, #44]	@ (800f498 <SD_IO_SPI_Init_LS+0x70>)
 800f46c:	2200      	movs	r2, #0
 800f46e:	621a      	str	r2, [r3, #32]
    SPI_SD_Handle.Init.NSS = SPI_NSS_SOFT;
 800f470:	4b09      	ldr	r3, [pc, #36]	@ (800f498 <SD_IO_SPI_Init_LS+0x70>)
 800f472:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f476:	619a      	str	r2, [r3, #24]
    SPI_SD_Handle.Init.TIMode = SPI_TIMODE_DISABLED;
 800f478:	4b07      	ldr	r3, [pc, #28]	@ (800f498 <SD_IO_SPI_Init_LS+0x70>)
 800f47a:	2200      	movs	r2, #0
 800f47c:	625a      	str	r2, [r3, #36]	@ 0x24
    SPI_SD_Handle.Init.Mode = SPI_MODE_MASTER;
 800f47e:	4b06      	ldr	r3, [pc, #24]	@ (800f498 <SD_IO_SPI_Init_LS+0x70>)
 800f480:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800f484:	605a      	str	r2, [r3, #4]
    
    SD_IO_SPI_MspInit(&SPI_SD_Handle);
 800f486:	4804      	ldr	r0, [pc, #16]	@ (800f498 <SD_IO_SPI_Init_LS+0x70>)
 800f488:	f7ff ff6e 	bl	800f368 <SD_IO_SPI_MspInit>
    HAL_SPI_Init(&SPI_SD_Handle);
 800f48c:	4802      	ldr	r0, [pc, #8]	@ (800f498 <SD_IO_SPI_Init_LS+0x70>)
 800f48e:	f005 fec4 	bl	801521a <HAL_SPI_Init>
  }
}
 800f492:	bf00      	nop
 800f494:	bd80      	pop	{r7, pc}
 800f496:	bf00      	nop
 800f498:	20002c70 	.word	0x20002c70
 800f49c:	40003c00 	.word	0x40003c00

0800f4a0 <SD_IO_SPI_Init>:
* @brief  Initializes SPI HAL. High baundrate
* @param  None
* @retval None
*/
static void SD_IO_SPI_Init(void)
{
 800f4a0:	b580      	push	{r7, lr}
 800f4a2:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SPI_SD_Handle) == HAL_SPI_STATE_RESET)
 800f4a4:	481a      	ldr	r0, [pc, #104]	@ (800f510 <SD_IO_SPI_Init+0x70>)
 800f4a6:	f006 fac7 	bl	8015a38 <HAL_SPI_GetState>
 800f4aa:	4603      	mov	r3, r0
 800f4ac:	2b00      	cmp	r3, #0
 800f4ae:	d12c      	bne.n	800f50a <SD_IO_SPI_Init+0x6a>
  {
    SPI_SD_Handle.Instance = SENSORTILE_SD_SPI;
 800f4b0:	4b17      	ldr	r3, [pc, #92]	@ (800f510 <SD_IO_SPI_Init+0x70>)
 800f4b2:	4a18      	ldr	r2, [pc, #96]	@ (800f514 <SD_IO_SPI_Init+0x74>)
 800f4b4:	601a      	str	r2, [r3, #0]
    SPI_SD_Handle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;    /* SPI baudrate is PCLK2/SPI_BaudRatePrescaler */
 800f4b6:	4b16      	ldr	r3, [pc, #88]	@ (800f510 <SD_IO_SPI_Init+0x70>)
 800f4b8:	2208      	movs	r2, #8
 800f4ba:	61da      	str	r2, [r3, #28]
    SPI_SD_Handle.Init.Direction = SPI_DIRECTION_2LINES;
 800f4bc:	4b14      	ldr	r3, [pc, #80]	@ (800f510 <SD_IO_SPI_Init+0x70>)
 800f4be:	2200      	movs	r2, #0
 800f4c0:	609a      	str	r2, [r3, #8]
    SPI_SD_Handle.Init.CLKPhase = SPI_PHASE_2EDGE;
 800f4c2:	4b13      	ldr	r3, [pc, #76]	@ (800f510 <SD_IO_SPI_Init+0x70>)
 800f4c4:	2201      	movs	r2, #1
 800f4c6:	615a      	str	r2, [r3, #20]
    SPI_SD_Handle.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800f4c8:	4b11      	ldr	r3, [pc, #68]	@ (800f510 <SD_IO_SPI_Init+0x70>)
 800f4ca:	2202      	movs	r2, #2
 800f4cc:	611a      	str	r2, [r3, #16]
    SPI_SD_Handle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800f4ce:	4b10      	ldr	r3, [pc, #64]	@ (800f510 <SD_IO_SPI_Init+0x70>)
 800f4d0:	2200      	movs	r2, #0
 800f4d2:	629a      	str	r2, [r3, #40]	@ 0x28
    SPI_SD_Handle.Init.CRCPolynomial = 7;
 800f4d4:	4b0e      	ldr	r3, [pc, #56]	@ (800f510 <SD_IO_SPI_Init+0x70>)
 800f4d6:	2207      	movs	r2, #7
 800f4d8:	62da      	str	r2, [r3, #44]	@ 0x2c
    SPI_SD_Handle.Init.DataSize = SPI_DATASIZE_8BIT;
 800f4da:	4b0d      	ldr	r3, [pc, #52]	@ (800f510 <SD_IO_SPI_Init+0x70>)
 800f4dc:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800f4e0:	60da      	str	r2, [r3, #12]
    SPI_SD_Handle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800f4e2:	4b0b      	ldr	r3, [pc, #44]	@ (800f510 <SD_IO_SPI_Init+0x70>)
 800f4e4:	2200      	movs	r2, #0
 800f4e6:	621a      	str	r2, [r3, #32]
    SPI_SD_Handle.Init.NSS = SPI_NSS_SOFT;
 800f4e8:	4b09      	ldr	r3, [pc, #36]	@ (800f510 <SD_IO_SPI_Init+0x70>)
 800f4ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f4ee:	619a      	str	r2, [r3, #24]
    SPI_SD_Handle.Init.TIMode = SPI_TIMODE_DISABLED;
 800f4f0:	4b07      	ldr	r3, [pc, #28]	@ (800f510 <SD_IO_SPI_Init+0x70>)
 800f4f2:	2200      	movs	r2, #0
 800f4f4:	625a      	str	r2, [r3, #36]	@ 0x24
    SPI_SD_Handle.Init.Mode = SPI_MODE_MASTER;
 800f4f6:	4b06      	ldr	r3, [pc, #24]	@ (800f510 <SD_IO_SPI_Init+0x70>)
 800f4f8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800f4fc:	605a      	str	r2, [r3, #4]
    
    SD_IO_SPI_MspInit(&SPI_SD_Handle);
 800f4fe:	4804      	ldr	r0, [pc, #16]	@ (800f510 <SD_IO_SPI_Init+0x70>)
 800f500:	f7ff ff32 	bl	800f368 <SD_IO_SPI_MspInit>
    HAL_SPI_Init(&SPI_SD_Handle);
 800f504:	4802      	ldr	r0, [pc, #8]	@ (800f510 <SD_IO_SPI_Init+0x70>)
 800f506:	f005 fe88 	bl	801521a <HAL_SPI_Init>
  }
}
 800f50a:	bf00      	nop
 800f50c:	bd80      	pop	{r7, pc}
 800f50e:	bf00      	nop
 800f510:	20002c70 	.word	0x20002c70
 800f514:	40003c00 	.word	0x40003c00

0800f518 <SD_IO_SPI_Read>:
  * @brief SPI Read 4 bytes from device
  * @param None
  * @retval Read data
*/
static uint32_t SD_IO_SPI_Read(void)
{
 800f518:	b580      	push	{r7, lr}
 800f51a:	b086      	sub	sp, #24
 800f51c:	af02      	add	r7, sp, #8
  HAL_StatusTypeDef status = HAL_OK;
 800f51e:	2300      	movs	r3, #0
 800f520:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue = 0;
 800f522:	2300      	movs	r3, #0
 800f524:	60bb      	str	r3, [r7, #8]
  uint32_t writevalue = 0xFFFFFFFF;
 800f526:	f04f 33ff 	mov.w	r3, #4294967295
 800f52a:	607b      	str	r3, [r7, #4]
  
  status = HAL_SPI_TransmitReceive(&SPI_SD_Handle, (uint8_t*) &writevalue, (uint8_t*) &readvalue, 1, SpixTimeout);
 800f52c:	4b0a      	ldr	r3, [pc, #40]	@ (800f558 <SD_IO_SPI_Read+0x40>)
 800f52e:	681b      	ldr	r3, [r3, #0]
 800f530:	f107 0208 	add.w	r2, r7, #8
 800f534:	1d39      	adds	r1, r7, #4
 800f536:	9300      	str	r3, [sp, #0]
 800f538:	2301      	movs	r3, #1
 800f53a:	4808      	ldr	r0, [pc, #32]	@ (800f55c <SD_IO_SPI_Read+0x44>)
 800f53c:	f006 f86b 	bl	8015616 <HAL_SPI_TransmitReceive>
 800f540:	4603      	mov	r3, r0
 800f542:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 800f544:	7bfb      	ldrb	r3, [r7, #15]
 800f546:	2b00      	cmp	r3, #0
 800f548:	d001      	beq.n	800f54e <SD_IO_SPI_Read+0x36>
  {
    /* Execute user timeout callback */
    SD_IO_SPI_Error();
 800f54a:	f000 f827 	bl	800f59c <SD_IO_SPI_Error>
  }

  return readvalue;
 800f54e:	68bb      	ldr	r3, [r7, #8]
}
 800f550:	4618      	mov	r0, r3
 800f552:	3710      	adds	r7, #16
 800f554:	46bd      	mov	sp, r7
 800f556:	bd80      	pop	{r7, pc}
 800f558:	200003e8 	.word	0x200003e8
 800f55c:	20002c70 	.word	0x20002c70

0800f560 <SD_IO_SPI_Write>:
  * @brief SPI Write a byte to device
  * @param Value: value to be written
  * @retval None
  */
static void SD_IO_SPI_Write(uint8_t Value)
{
 800f560:	b580      	push	{r7, lr}
 800f562:	b084      	sub	sp, #16
 800f564:	af00      	add	r7, sp, #0
 800f566:	4603      	mov	r3, r0
 800f568:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800f56a:	2300      	movs	r3, #0
 800f56c:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SPI_SD_Handle, (uint8_t*) &Value, 1, SpixTimeout);
 800f56e:	4b09      	ldr	r3, [pc, #36]	@ (800f594 <SD_IO_SPI_Write+0x34>)
 800f570:	681b      	ldr	r3, [r3, #0]
 800f572:	1df9      	adds	r1, r7, #7
 800f574:	2201      	movs	r2, #1
 800f576:	4808      	ldr	r0, [pc, #32]	@ (800f598 <SD_IO_SPI_Write+0x38>)
 800f578:	f005 ff23 	bl	80153c2 <HAL_SPI_Transmit>
 800f57c:	4603      	mov	r3, r0
 800f57e:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 800f580:	7bfb      	ldrb	r3, [r7, #15]
 800f582:	2b00      	cmp	r3, #0
 800f584:	d001      	beq.n	800f58a <SD_IO_SPI_Write+0x2a>
  {
    /* Execute user timeout callback */
    SD_IO_SPI_Error();
 800f586:	f000 f809 	bl	800f59c <SD_IO_SPI_Error>
  }
}
 800f58a:	bf00      	nop
 800f58c:	3710      	adds	r7, #16
 800f58e:	46bd      	mov	sp, r7
 800f590:	bd80      	pop	{r7, pc}
 800f592:	bf00      	nop
 800f594:	200003e8 	.word	0x200003e8
 800f598:	20002c70 	.word	0x20002c70

0800f59c <SD_IO_SPI_Error>:
  * @brief SPI error treatment function
  * @param None
  * @retval None
  */
static void SD_IO_SPI_Error (void)
{
 800f59c:	b580      	push	{r7, lr}
 800f59e:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SPI_SD_Handle);
 800f5a0:	4803      	ldr	r0, [pc, #12]	@ (800f5b0 <SD_IO_SPI_Error+0x14>)
 800f5a2:	f005 fed2 	bl	801534a <HAL_SPI_DeInit>
  
  /* Re- Initiaize the SPI communication BUS */
  SD_IO_SPI_Init();
 800f5a6:	f7ff ff7b 	bl	800f4a0 <SD_IO_SPI_Init>
}
 800f5aa:	bf00      	nop
 800f5ac:	bd80      	pop	{r7, pc}
 800f5ae:	bf00      	nop
 800f5b0:	20002c70 	.word	0x20002c70

0800f5b4 <SD_IO_Init>:
  *         data transfer).
  * @param  None
  * @retval None
  */
void SD_IO_Init(void)
{
 800f5b4:	b580      	push	{r7, lr}
 800f5b6:	b082      	sub	sp, #8
 800f5b8:	af00      	add	r7, sp, #0
  uint8_t counter;

  /* SD SPI Config */
  SD_IO_CS_Init();
 800f5ba:	f000 f83b 	bl	800f634 <SD_IO_CS_Init>
  
  /* SD SPI Config */
  SD_IO_SPI_Init();
 800f5be:	f7ff ff6f 	bl	800f4a0 <SD_IO_SPI_Init>
  
  SENSORTILE_SD_CS_HIGH();
 800f5c2:	2201      	movs	r2, #1
 800f5c4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800f5c8:	4809      	ldr	r0, [pc, #36]	@ (800f5f0 <SD_IO_Init+0x3c>)
 800f5ca:	f002 f8bb 	bl	8011744 <HAL_GPIO_WritePin>
  
  /* Send dummy byte 0xFF, 10 times with CS high */
  /* Rise CS and MOSI for 80 clocks cycles */
  for (counter = 0; counter <= 9; counter++)
 800f5ce:	2300      	movs	r3, #0
 800f5d0:	71fb      	strb	r3, [r7, #7]
 800f5d2:	e005      	b.n	800f5e0 <SD_IO_Init+0x2c>
  {
    /* Send dummy byte 0xFF */
    SD_IO_WriteByte(SENSORTILE_SD_DUMMY_BYTE);
 800f5d4:	20ff      	movs	r0, #255	@ 0xff
 800f5d6:	f000 f853 	bl	800f680 <SD_IO_WriteByte>
  for (counter = 0; counter <= 9; counter++)
 800f5da:	79fb      	ldrb	r3, [r7, #7]
 800f5dc:	3301      	adds	r3, #1
 800f5de:	71fb      	strb	r3, [r7, #7]
 800f5e0:	79fb      	ldrb	r3, [r7, #7]
 800f5e2:	2b09      	cmp	r3, #9
 800f5e4:	d9f6      	bls.n	800f5d4 <SD_IO_Init+0x20>
  }
}
 800f5e6:	bf00      	nop
 800f5e8:	bf00      	nop
 800f5ea:	3708      	adds	r7, #8
 800f5ec:	46bd      	mov	sp, r7
 800f5ee:	bd80      	pop	{r7, pc}
 800f5f0:	48001800 	.word	0x48001800

0800f5f4 <SD_IO_Init_LS>:
  *         data transfer). Low baundrate
  * @param  None
  * @retval None
  */
void SD_IO_Init_LS()
{ 
 800f5f4:	b580      	push	{r7, lr}
 800f5f6:	b082      	sub	sp, #8
 800f5f8:	af00      	add	r7, sp, #0
  uint8_t counter;

  /* SD SPI Config */
  SD_IO_CS_Init();
 800f5fa:	f000 f81b 	bl	800f634 <SD_IO_CS_Init>
  
  /* SD SPI Config */
  SD_IO_SPI_Init_LS();
 800f5fe:	f7ff ff13 	bl	800f428 <SD_IO_SPI_Init_LS>
  
  SENSORTILE_SD_CS_HIGH();
 800f602:	2201      	movs	r2, #1
 800f604:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800f608:	4809      	ldr	r0, [pc, #36]	@ (800f630 <SD_IO_Init_LS+0x3c>)
 800f60a:	f002 f89b 	bl	8011744 <HAL_GPIO_WritePin>
  
  /* Send dummy byte 0xFF, 10 times with CS high */
  /* Rise CS and MOSI for 80 clocks cycles */
  for (counter = 0; counter <= 9; counter++)
 800f60e:	2300      	movs	r3, #0
 800f610:	71fb      	strb	r3, [r7, #7]
 800f612:	e005      	b.n	800f620 <SD_IO_Init_LS+0x2c>
  {
    /* Send dummy byte 0xFF */
    SD_IO_WriteByte(SENSORTILE_SD_DUMMY_BYTE);
 800f614:	20ff      	movs	r0, #255	@ 0xff
 800f616:	f000 f833 	bl	800f680 <SD_IO_WriteByte>
  for (counter = 0; counter <= 9; counter++)
 800f61a:	79fb      	ldrb	r3, [r7, #7]
 800f61c:	3301      	adds	r3, #1
 800f61e:	71fb      	strb	r3, [r7, #7]
 800f620:	79fb      	ldrb	r3, [r7, #7]
 800f622:	2b09      	cmp	r3, #9
 800f624:	d9f6      	bls.n	800f614 <SD_IO_Init_LS+0x20>
  }
}
 800f626:	bf00      	nop
 800f628:	bf00      	nop
 800f62a:	3708      	adds	r7, #8
 800f62c:	46bd      	mov	sp, r7
 800f62e:	bd80      	pop	{r7, pc}
 800f630:	48001800 	.word	0x48001800

0800f634 <SD_IO_CS_Init>:

void SD_IO_CS_Init(void)
{
 800f634:	b580      	push	{r7, lr}
 800f636:	b086      	sub	sp, #24
 800f638:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* SD_CS_GPIO and SD_DETECT_GPIO Periph clock enable */
  SENSORTILE_SD_CS_GPIO_CLK_ENABLE();
 800f63a:	4b0f      	ldr	r3, [pc, #60]	@ (800f678 <SD_IO_CS_Init+0x44>)
 800f63c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f63e:	4a0e      	ldr	r2, [pc, #56]	@ (800f678 <SD_IO_CS_Init+0x44>)
 800f640:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f644:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f646:	4b0c      	ldr	r3, [pc, #48]	@ (800f678 <SD_IO_CS_Init+0x44>)
 800f648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f64a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f64e:	603b      	str	r3, [r7, #0]
 800f650:	683b      	ldr	r3, [r7, #0]

  /* Configure SD_CS_PIN pin: SD Card CS pin */
  GPIO_InitStructure.Pin = SENSORTILE_SD_CS_PIN;
 800f652:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800f656:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800f658:	2301      	movs	r3, #1
 800f65a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Pull = GPIO_PULLUP;
 800f65c:	2301      	movs	r3, #1
 800f65e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 800f660:	2303      	movs	r3, #3
 800f662:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(SENSORTILE_SD_CS_GPIO_PORT, &GPIO_InitStructure);
 800f664:	1d3b      	adds	r3, r7, #4
 800f666:	4619      	mov	r1, r3
 800f668:	4804      	ldr	r0, [pc, #16]	@ (800f67c <SD_IO_CS_Init+0x48>)
 800f66a:	f001 febd 	bl	80113e8 <HAL_GPIO_Init>
  
  /* SD chip select high */
//  SENSORTILE_SD_CS_HIGH();
}
 800f66e:	bf00      	nop
 800f670:	3718      	adds	r7, #24
 800f672:	46bd      	mov	sp, r7
 800f674:	bd80      	pop	{r7, pc}
 800f676:	bf00      	nop
 800f678:	40021000 	.word	0x40021000
 800f67c:	48001800 	.word	0x48001800

0800f680 <SD_IO_WriteByte>:
  * @brief  Writes a byte on the SD.
  * @param  Data: byte to send.
  * @retval None
  */
void SD_IO_WriteByte(uint8_t Data)
{
 800f680:	b580      	push	{r7, lr}
 800f682:	b082      	sub	sp, #8
 800f684:	af00      	add	r7, sp, #0
 800f686:	4603      	mov	r3, r0
 800f688:	71fb      	strb	r3, [r7, #7]
  /* Send the byte */
  SD_IO_SPI_Write(Data);
 800f68a:	79fb      	ldrb	r3, [r7, #7]
 800f68c:	4618      	mov	r0, r3
 800f68e:	f7ff ff67 	bl	800f560 <SD_IO_SPI_Write>
}
 800f692:	bf00      	nop
 800f694:	3708      	adds	r7, #8
 800f696:	46bd      	mov	sp, r7
 800f698:	bd80      	pop	{r7, pc}

0800f69a <SD_IO_ReadByte>:
  * @brief  Reads a byte from the SD.
  * @param  None
  * @retval The received byte.
  */
uint8_t SD_IO_ReadByte(void)
{
 800f69a:	b580      	push	{r7, lr}
 800f69c:	b082      	sub	sp, #8
 800f69e:	af00      	add	r7, sp, #0
  uint8_t data = 0;
 800f6a0:	2300      	movs	r3, #0
 800f6a2:	71fb      	strb	r3, [r7, #7]
  
  /* Get the received data */
  data = SD_IO_SPI_Read();
 800f6a4:	f7ff ff38 	bl	800f518 <SD_IO_SPI_Read>
 800f6a8:	4603      	mov	r3, r0
 800f6aa:	71fb      	strb	r3, [r7, #7]

  /* Return the shifted data */
  return data;
 800f6ac:	79fb      	ldrb	r3, [r7, #7]
}
 800f6ae:	4618      	mov	r0, r3
 800f6b0:	3708      	adds	r7, #8
 800f6b2:	46bd      	mov	sp, r7
 800f6b4:	bd80      	pop	{r7, pc}
	...

0800f6b8 <SD_IO_WriteCmd_wResp>:
  * @param  Crc: The CRC.
  * @param  Response: Expected response from the SD card
  * @retval  HAL_StatusTypeDef HAL Status
  */
uint8_t SD_IO_WriteCmd_wResp(uint8_t Cmd, uint32_t Arg, uint8_t Crc)
{
 800f6b8:	b580      	push	{r7, lr}
 800f6ba:	b086      	sub	sp, #24
 800f6bc:	af00      	add	r7, sp, #0
 800f6be:	4603      	mov	r3, r0
 800f6c0:	6039      	str	r1, [r7, #0]
 800f6c2:	71fb      	strb	r3, [r7, #7]
 800f6c4:	4613      	mov	r3, r2
 800f6c6:	71bb      	strb	r3, [r7, #6]
  uint32_t n = 0x00, resp;
 800f6c8:	2300      	movs	r3, #0
 800f6ca:	617b      	str	r3, [r7, #20]
  uint8_t frame[6];

  /* Prepare Frame to send */
  frame[0] = (Cmd | 0x40); /* Construct byte 1 */
 800f6cc:	79fb      	ldrb	r3, [r7, #7]
 800f6ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f6d2:	b2db      	uxtb	r3, r3
 800f6d4:	723b      	strb	r3, [r7, #8]
  frame[1] = (uint8_t)(Arg >> 24); /* Construct byte 2 */
 800f6d6:	683b      	ldr	r3, [r7, #0]
 800f6d8:	0e1b      	lsrs	r3, r3, #24
 800f6da:	b2db      	uxtb	r3, r3
 800f6dc:	727b      	strb	r3, [r7, #9]
  frame[2] = (uint8_t)(Arg >> 16); /* Construct byte 3 */
 800f6de:	683b      	ldr	r3, [r7, #0]
 800f6e0:	0c1b      	lsrs	r3, r3, #16
 800f6e2:	b2db      	uxtb	r3, r3
 800f6e4:	72bb      	strb	r3, [r7, #10]
  frame[3] = (uint8_t)(Arg >> 8); /* Construct byte 4 */
 800f6e6:	683b      	ldr	r3, [r7, #0]
 800f6e8:	0a1b      	lsrs	r3, r3, #8
 800f6ea:	b2db      	uxtb	r3, r3
 800f6ec:	72fb      	strb	r3, [r7, #11]
  frame[4] = (uint8_t)(Arg); /* Construct byte 5 */
 800f6ee:	683b      	ldr	r3, [r7, #0]
 800f6f0:	b2db      	uxtb	r3, r3
 800f6f2:	733b      	strb	r3, [r7, #12]
  frame[5] = (Crc); /* Construct CRC: byte 6 */
 800f6f4:	79bb      	ldrb	r3, [r7, #6]
 800f6f6:	737b      	strb	r3, [r7, #13]
  
  /* SD chip select low */
  SENSORTILE_SD_CS_LOW();
 800f6f8:	2200      	movs	r2, #0
 800f6fa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800f6fe:	4815      	ldr	r0, [pc, #84]	@ (800f754 <SD_IO_WriteCmd_wResp+0x9c>)
 800f700:	f002 f820 	bl	8011744 <HAL_GPIO_WritePin>
    
  /* Send Frame */
  for (n = 0; n < 6; n++)
 800f704:	2300      	movs	r3, #0
 800f706:	617b      	str	r3, [r7, #20]
 800f708:	e00a      	b.n	800f720 <SD_IO_WriteCmd_wResp+0x68>
  {
    SD_IO_WriteByte(frame[n]); /* Send the Cmd bytes */
 800f70a:	f107 0208 	add.w	r2, r7, #8
 800f70e:	697b      	ldr	r3, [r7, #20]
 800f710:	4413      	add	r3, r2
 800f712:	781b      	ldrb	r3, [r3, #0]
 800f714:	4618      	mov	r0, r3
 800f716:	f7ff ffb3 	bl	800f680 <SD_IO_WriteByte>
  for (n = 0; n < 6; n++)
 800f71a:	697b      	ldr	r3, [r7, #20]
 800f71c:	3301      	adds	r3, #1
 800f71e:	617b      	str	r3, [r7, #20]
 800f720:	697b      	ldr	r3, [r7, #20]
 800f722:	2b05      	cmp	r3, #5
 800f724:	d9f1      	bls.n	800f70a <SD_IO_WriteCmd_wResp+0x52>
  }

  n = 10; /* Wait for response (10 bytes max) */
 800f726:	230a      	movs	r3, #10
 800f728:	617b      	str	r3, [r7, #20]
  do {
    resp = SD_IO_ReadByte();
 800f72a:	f7ff ffb6 	bl	800f69a <SD_IO_ReadByte>
 800f72e:	4603      	mov	r3, r0
 800f730:	613b      	str	r3, [r7, #16]
  } while ((resp & 0x80) && --n);
 800f732:	693b      	ldr	r3, [r7, #16]
 800f734:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f738:	2b00      	cmp	r3, #0
 800f73a:	d005      	beq.n	800f748 <SD_IO_WriteCmd_wResp+0x90>
 800f73c:	697b      	ldr	r3, [r7, #20]
 800f73e:	3b01      	subs	r3, #1
 800f740:	617b      	str	r3, [r7, #20]
 800f742:	697b      	ldr	r3, [r7, #20]
 800f744:	2b00      	cmp	r3, #0
 800f746:	d1f0      	bne.n	800f72a <SD_IO_WriteCmd_wResp+0x72>
  
  return resp;	/* Return received response */
 800f748:	693b      	ldr	r3, [r7, #16]
 800f74a:	b2db      	uxtb	r3, r3
}
 800f74c:	4618      	mov	r0, r3
 800f74e:	3718      	adds	r7, #24
 800f750:	46bd      	mov	sp, r7
 800f752:	bd80      	pop	{r7, pc}
 800f754:	48001800 	.word	0x48001800

0800f758 <SD_IO_WriteCmd>:
  * @param  Crc: The CRC.
  * @param  Response: Expected response from the SD card
  * @retval  HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef SD_IO_WriteCmd(uint8_t Cmd, uint32_t Arg, uint8_t Crc, uint8_t Response)
{
 800f758:	b580      	push	{r7, lr}
 800f75a:	b086      	sub	sp, #24
 800f75c:	af00      	add	r7, sp, #0
 800f75e:	6039      	str	r1, [r7, #0]
 800f760:	4611      	mov	r1, r2
 800f762:	461a      	mov	r2, r3
 800f764:	4603      	mov	r3, r0
 800f766:	71fb      	strb	r3, [r7, #7]
 800f768:	460b      	mov	r3, r1
 800f76a:	71bb      	strb	r3, [r7, #6]
 800f76c:	4613      	mov	r3, r2
 800f76e:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0x00;
 800f770:	2300      	movs	r3, #0
 800f772:	617b      	str	r3, [r7, #20]
  uint8_t frame[6];

  /* Prepare Frame to send */
  frame[0] = (Cmd | 0x40); /* Construct byte 1 */
 800f774:	79fb      	ldrb	r3, [r7, #7]
 800f776:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f77a:	b2db      	uxtb	r3, r3
 800f77c:	733b      	strb	r3, [r7, #12]
  frame[1] = (uint8_t)(Arg >> 24); /* Construct byte 2 */
 800f77e:	683b      	ldr	r3, [r7, #0]
 800f780:	0e1b      	lsrs	r3, r3, #24
 800f782:	b2db      	uxtb	r3, r3
 800f784:	737b      	strb	r3, [r7, #13]
  frame[2] = (uint8_t)(Arg >> 16); /* Construct byte 3 */
 800f786:	683b      	ldr	r3, [r7, #0]
 800f788:	0c1b      	lsrs	r3, r3, #16
 800f78a:	b2db      	uxtb	r3, r3
 800f78c:	73bb      	strb	r3, [r7, #14]
  frame[3] = (uint8_t)(Arg >> 8); /* Construct byte 4 */
 800f78e:	683b      	ldr	r3, [r7, #0]
 800f790:	0a1b      	lsrs	r3, r3, #8
 800f792:	b2db      	uxtb	r3, r3
 800f794:	73fb      	strb	r3, [r7, #15]
  frame[4] = (uint8_t)(Arg); /* Construct byte 5 */
 800f796:	683b      	ldr	r3, [r7, #0]
 800f798:	b2db      	uxtb	r3, r3
 800f79a:	743b      	strb	r3, [r7, #16]
  frame[5] = (Crc); /* Construct CRC: byte 6 */
 800f79c:	79bb      	ldrb	r3, [r7, #6]
 800f79e:	747b      	strb	r3, [r7, #17]
  
  /* SD chip select low */
  SENSORTILE_SD_CS_LOW();
 800f7a0:	2200      	movs	r2, #0
 800f7a2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800f7a6:	4811      	ldr	r0, [pc, #68]	@ (800f7ec <SD_IO_WriteCmd+0x94>)
 800f7a8:	f001 ffcc 	bl	8011744 <HAL_GPIO_WritePin>
    
  /* Send Frame */
  for (counter = 0; counter < 6; counter++)
 800f7ac:	2300      	movs	r3, #0
 800f7ae:	617b      	str	r3, [r7, #20]
 800f7b0:	e00a      	b.n	800f7c8 <SD_IO_WriteCmd+0x70>
  {
    SD_IO_WriteByte(frame[counter]); /* Send the Cmd bytes */
 800f7b2:	f107 020c 	add.w	r2, r7, #12
 800f7b6:	697b      	ldr	r3, [r7, #20]
 800f7b8:	4413      	add	r3, r2
 800f7ba:	781b      	ldrb	r3, [r3, #0]
 800f7bc:	4618      	mov	r0, r3
 800f7be:	f7ff ff5f 	bl	800f680 <SD_IO_WriteByte>
  for (counter = 0; counter < 6; counter++)
 800f7c2:	697b      	ldr	r3, [r7, #20]
 800f7c4:	3301      	adds	r3, #1
 800f7c6:	617b      	str	r3, [r7, #20]
 800f7c8:	697b      	ldr	r3, [r7, #20]
 800f7ca:	2b05      	cmp	r3, #5
 800f7cc:	d9f1      	bls.n	800f7b2 <SD_IO_WriteCmd+0x5a>
  }

  if(Response != SENSORTILE_SD_NO_RESPONSE_EXPECTED)
 800f7ce:	797b      	ldrb	r3, [r7, #5]
 800f7d0:	2b80      	cmp	r3, #128	@ 0x80
 800f7d2:	d005      	beq.n	800f7e0 <SD_IO_WriteCmd+0x88>
  {
    return SD_IO_WaitResponse(Response);
 800f7d4:	797b      	ldrb	r3, [r7, #5]
 800f7d6:	4618      	mov	r0, r3
 800f7d8:	f000 f80a 	bl	800f7f0 <SD_IO_WaitResponse>
 800f7dc:	4603      	mov	r3, r0
 800f7de:	e000      	b.n	800f7e2 <SD_IO_WriteCmd+0x8a>
  }
  
  return HAL_OK;
 800f7e0:	2300      	movs	r3, #0
}
 800f7e2:	4618      	mov	r0, r3
 800f7e4:	3718      	adds	r7, #24
 800f7e6:	46bd      	mov	sp, r7
 800f7e8:	bd80      	pop	{r7, pc}
 800f7ea:	bf00      	nop
 800f7ec:	48001800 	.word	0x48001800

0800f7f0 <SD_IO_WaitResponse>:
  * @brief  Waits response from the SD card
  * @param  Response: Expected response from the SD card
  * @retval  HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef SD_IO_WaitResponse(uint8_t Response)
{
 800f7f0:	b580      	push	{r7, lr}
 800f7f2:	b084      	sub	sp, #16
 800f7f4:	af00      	add	r7, sp, #0
 800f7f6:	4603      	mov	r3, r0
 800f7f8:	71fb      	strb	r3, [r7, #7]
  uint32_t timeout = 0xFF;
 800f7fa:	23ff      	movs	r3, #255	@ 0xff
 800f7fc:	60fb      	str	r3, [r7, #12]

  /* Check if response is got or a timeout is happen */
  while ((SD_IO_ReadByte() != Response) && timeout)
 800f7fe:	e002      	b.n	800f806 <SD_IO_WaitResponse+0x16>
  {
    timeout--;
 800f800:	68fb      	ldr	r3, [r7, #12]
 800f802:	3b01      	subs	r3, #1
 800f804:	60fb      	str	r3, [r7, #12]
  while ((SD_IO_ReadByte() != Response) && timeout)
 800f806:	f7ff ff48 	bl	800f69a <SD_IO_ReadByte>
 800f80a:	4603      	mov	r3, r0
 800f80c:	461a      	mov	r2, r3
 800f80e:	79fb      	ldrb	r3, [r7, #7]
 800f810:	4293      	cmp	r3, r2
 800f812:	d002      	beq.n	800f81a <SD_IO_WaitResponse+0x2a>
 800f814:	68fb      	ldr	r3, [r7, #12]
 800f816:	2b00      	cmp	r3, #0
 800f818:	d1f2      	bne.n	800f800 <SD_IO_WaitResponse+0x10>
  }

  if (timeout == 0)
 800f81a:	68fb      	ldr	r3, [r7, #12]
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d101      	bne.n	800f824 <SD_IO_WaitResponse+0x34>
  {
    /* After time out */
    return HAL_TIMEOUT;
 800f820:	2303      	movs	r3, #3
 800f822:	e000      	b.n	800f826 <SD_IO_WaitResponse+0x36>
  }
  else
  {
    /* Right response got */
    return HAL_OK;
 800f824:	2300      	movs	r3, #0
  }
}
 800f826:	4618      	mov	r0, r3
 800f828:	3710      	adds	r7, #16
 800f82a:	46bd      	mov	sp, r7
 800f82c:	bd80      	pop	{r7, pc}
	...

0800f830 <SD_IO_WriteDummy>:
  * @brief  Sends dummy byte with CS High
  * @param  None
  * @retval None
  */
void SD_IO_WriteDummy(void)
{
 800f830:	b580      	push	{r7, lr}
 800f832:	af00      	add	r7, sp, #0
    /* SD chip select high */
    SENSORTILE_SD_CS_HIGH();
 800f834:	2201      	movs	r2, #1
 800f836:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800f83a:	4804      	ldr	r0, [pc, #16]	@ (800f84c <SD_IO_WriteDummy+0x1c>)
 800f83c:	f001 ff82 	bl	8011744 <HAL_GPIO_WritePin>
    
    /* Send Dummy byte 0xFF */
    SD_IO_WriteByte(SENSORTILE_SD_DUMMY_BYTE);
 800f840:	20ff      	movs	r0, #255	@ 0xff
 800f842:	f7ff ff1d 	bl	800f680 <SD_IO_WriteByte>
}
 800f846:	bf00      	nop
 800f848:	bd80      	pop	{r7, pc}
 800f84a:	bf00      	nop
 800f84c:	48001800 	.word	0x48001800

0800f850 <BSP_ACCELERO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Init( ACCELERO_ID_t id, void **handle )
{
 800f850:	b580      	push	{r7, lr}
 800f852:	b082      	sub	sp, #8
 800f854:	af00      	add	r7, sp, #0
 800f856:	4603      	mov	r3, r0
 800f858:	6039      	str	r1, [r7, #0]
 800f85a:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 800f85c:	683b      	ldr	r3, [r7, #0]
 800f85e:	2200      	movs	r2, #0
 800f860:	601a      	str	r2, [r3, #0]
  
  switch(id)
 800f862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f866:	2b00      	cmp	r3, #0
 800f868:	d00f      	beq.n	800f88a <BSP_ACCELERO_Init+0x3a>
 800f86a:	2b01      	cmp	r3, #1
 800f86c:	d015      	beq.n	800f89a <BSP_ACCELERO_Init+0x4a>
  {
    case ACCELERO_SENSORS_AUTO:
    default:
    {  
      /* Try to init the LSM6DSM before */
      if(BSP_LSM6DSM_ACCELERO_Init(handle) == COMPONENT_ERROR )
 800f86e:	6838      	ldr	r0, [r7, #0]
 800f870:	f000 f826 	bl	800f8c0 <BSP_LSM6DSM_ACCELERO_Init>
 800f874:	4603      	mov	r3, r0
 800f876:	2b01      	cmp	r3, #1
 800f878:	d117      	bne.n	800f8aa <BSP_ACCELERO_Init+0x5a>
      {
        /* Normally it must not happen */
        /* Try to init the LSM303AGR accelerometer */
        if( BSP_LSM303AGR_ACCELERO_Init(handle) == COMPONENT_ERROR )
 800f87a:	6838      	ldr	r0, [r7, #0]
 800f87c:	f000 f8c0 	bl	800fa00 <BSP_LSM303AGR_ACCELERO_Init>
 800f880:	4603      	mov	r3, r0
 800f882:	2b01      	cmp	r3, #1
 800f884:	d111      	bne.n	800f8aa <BSP_ACCELERO_Init+0x5a>
        {
          return COMPONENT_ERROR;
 800f886:	2301      	movs	r3, #1
 800f888:	e015      	b.n	800f8b6 <BSP_ACCELERO_Init+0x66>
      }
      break;
    }
    case LSM6DSM_X_0:
    {
      if( BSP_LSM6DSM_ACCELERO_Init(handle) == COMPONENT_ERROR )
 800f88a:	6838      	ldr	r0, [r7, #0]
 800f88c:	f000 f818 	bl	800f8c0 <BSP_LSM6DSM_ACCELERO_Init>
 800f890:	4603      	mov	r3, r0
 800f892:	2b01      	cmp	r3, #1
 800f894:	d10b      	bne.n	800f8ae <BSP_ACCELERO_Init+0x5e>
      {
        return COMPONENT_ERROR;
 800f896:	2301      	movs	r3, #1
 800f898:	e00d      	b.n	800f8b6 <BSP_ACCELERO_Init+0x66>
      }
      break;
    }
    case LSM303AGR_X_0:
    {
      if( BSP_LSM303AGR_ACCELERO_Init(handle) == COMPONENT_ERROR )
 800f89a:	6838      	ldr	r0, [r7, #0]
 800f89c:	f000 f8b0 	bl	800fa00 <BSP_LSM303AGR_ACCELERO_Init>
 800f8a0:	4603      	mov	r3, r0
 800f8a2:	2b01      	cmp	r3, #1
 800f8a4:	d105      	bne.n	800f8b2 <BSP_ACCELERO_Init+0x62>
      {
        return COMPONENT_ERROR;
 800f8a6:	2301      	movs	r3, #1
 800f8a8:	e005      	b.n	800f8b6 <BSP_ACCELERO_Init+0x66>
      break;
 800f8aa:	bf00      	nop
 800f8ac:	e002      	b.n	800f8b4 <BSP_ACCELERO_Init+0x64>
      break;
 800f8ae:	bf00      	nop
 800f8b0:	e000      	b.n	800f8b4 <BSP_ACCELERO_Init+0x64>
      }
      break;
 800f8b2:	bf00      	nop
    }
  }
  
  return COMPONENT_OK;
 800f8b4:	2300      	movs	r3, #0
}
 800f8b6:	4618      	mov	r0, r3
 800f8b8:	3708      	adds	r7, #8
 800f8ba:	46bd      	mov	sp, r7
 800f8bc:	bd80      	pop	{r7, pc}
	...

0800f8c0 <BSP_LSM6DSM_ACCELERO_Init>:

static DrvStatusTypeDef BSP_LSM6DSM_ACCELERO_Init( void **handle )
{
 800f8c0:	b580      	push	{r7, lr}
 800f8c2:	b084      	sub	sp, #16
 800f8c4:	af00      	add	r7, sp, #0
 800f8c6:	6078      	str	r0, [r7, #4]
  ACCELERO_Drv_t *driver = NULL;
 800f8c8:	2300      	movs	r3, #0
 800f8ca:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x0C;
 800f8cc:	230c      	movs	r3, #12
 800f8ce:	72fb      	strb	r3, [r7, #11]
    
  if(ACCELERO_SensorHandle[ LSM6DSM_X_0 ].isInitialized == 1)
 800f8d0:	4b45      	ldr	r3, [pc, #276]	@ (800f9e8 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f8d2:	795b      	ldrb	r3, [r3, #5]
 800f8d4:	2b01      	cmp	r3, #1
 800f8d6:	d101      	bne.n	800f8dc <BSP_LSM6DSM_ACCELERO_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 800f8d8:	2301      	movs	r3, #1
 800f8da:	e080      	b.n	800f9de <BSP_LSM6DSM_ACCELERO_Init+0x11e>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 800f8dc:	f7ff f804 	bl	800e8e8 <Sensor_IO_SPI_Init>
 800f8e0:	4603      	mov	r3, r0
 800f8e2:	2b01      	cmp	r3, #1
 800f8e4:	d101      	bne.n	800f8ea <BSP_LSM6DSM_ACCELERO_Init+0x2a>
  {
    return COMPONENT_ERROR;
 800f8e6:	2301      	movs	r3, #1
 800f8e8:	e079      	b.n	800f9de <BSP_LSM6DSM_ACCELERO_Init+0x11e>
  }
  
  /* Setup sensor handle. */
  ACCELERO_SensorHandle[ LSM6DSM_X_0 ].who_am_i      = LSM6DSM_ACC_GYRO_WHO_AM_I;
 800f8ea:	4b3f      	ldr	r3, [pc, #252]	@ (800f9e8 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f8ec:	226a      	movs	r2, #106	@ 0x6a
 800f8ee:	701a      	strb	r2, [r3, #0]
  ACCELERO_SensorHandle[ LSM6DSM_X_0 ].ifType        = 1; // SPI interface
 800f8f0:	4b3d      	ldr	r3, [pc, #244]	@ (800f9e8 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f8f2:	2201      	movs	r2, #1
 800f8f4:	705a      	strb	r2, [r3, #1]
  ACCELERO_SensorHandle[ LSM6DSM_X_0 ].address       = LSM6DSM_ACC_GYRO_I2C_ADDRESS_HIGH;
 800f8f6:	4b3c      	ldr	r3, [pc, #240]	@ (800f9e8 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f8f8:	22d6      	movs	r2, #214	@ 0xd6
 800f8fa:	709a      	strb	r2, [r3, #2]
  ACCELERO_SensorHandle[ LSM6DSM_X_0 ].spiDevice     = LSM6DSM;
 800f8fc:	4b3a      	ldr	r3, [pc, #232]	@ (800f9e8 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f8fe:	2200      	movs	r2, #0
 800f900:	70da      	strb	r2, [r3, #3]
  ACCELERO_SensorHandle[ LSM6DSM_X_0 ].instance      = LSM6DSM_X_0;
 800f902:	4b39      	ldr	r3, [pc, #228]	@ (800f9e8 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f904:	2200      	movs	r2, #0
 800f906:	711a      	strb	r2, [r3, #4]
  ACCELERO_SensorHandle[ LSM6DSM_X_0 ].isInitialized = 0;
 800f908:	4b37      	ldr	r3, [pc, #220]	@ (800f9e8 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f90a:	2200      	movs	r2, #0
 800f90c:	715a      	strb	r2, [r3, #5]
  ACCELERO_SensorHandle[ LSM6DSM_X_0 ].isEnabled     = 0;
 800f90e:	4b36      	ldr	r3, [pc, #216]	@ (800f9e8 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f910:	2200      	movs	r2, #0
 800f912:	719a      	strb	r2, [r3, #6]
  ACCELERO_SensorHandle[ LSM6DSM_X_0 ].isCombo       = 1;
 800f914:	4b34      	ldr	r3, [pc, #208]	@ (800f9e8 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f916:	2201      	movs	r2, #1
 800f918:	71da      	strb	r2, [r3, #7]
  ACCELERO_SensorHandle[ LSM6DSM_X_0 ].pData         = ( void * )&ACCELERO_Data[ LSM6DSM_X_0 ];
 800f91a:	4b33      	ldr	r3, [pc, #204]	@ (800f9e8 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f91c:	4a33      	ldr	r2, [pc, #204]	@ (800f9ec <BSP_LSM6DSM_ACCELERO_Init+0x12c>)
 800f91e:	609a      	str	r2, [r3, #8]
  ACCELERO_SensorHandle[ LSM6DSM_X_0 ].pVTable       = ( void * )&LSM6DSM_X_Drv;
 800f920:	4b31      	ldr	r3, [pc, #196]	@ (800f9e8 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f922:	4a33      	ldr	r2, [pc, #204]	@ (800f9f0 <BSP_LSM6DSM_ACCELERO_Init+0x130>)
 800f924:	60da      	str	r2, [r3, #12]
  ACCELERO_SensorHandle[ LSM6DSM_X_0 ].pExtVTable    = ( void * )&LSM6DSM_X_ExtDrv;
 800f926:	4b30      	ldr	r3, [pc, #192]	@ (800f9e8 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f928:	4a32      	ldr	r2, [pc, #200]	@ (800f9f4 <BSP_LSM6DSM_ACCELERO_Init+0x134>)
 800f92a:	611a      	str	r2, [r3, #16]
 
  LSM6DSM_X_0_Data.comboData = &LSM6DSM_Combo_Data[0];
 800f92c:	4b32      	ldr	r3, [pc, #200]	@ (800f9f8 <BSP_LSM6DSM_ACCELERO_Init+0x138>)
 800f92e:	4a33      	ldr	r2, [pc, #204]	@ (800f9fc <BSP_LSM6DSM_ACCELERO_Init+0x13c>)
 800f930:	601a      	str	r2, [r3, #0]
  ACCELERO_Data[ LSM6DSM_X_0 ].pComponentData = ( void * )&LSM6DSM_X_0_Data;
 800f932:	4b2e      	ldr	r3, [pc, #184]	@ (800f9ec <BSP_LSM6DSM_ACCELERO_Init+0x12c>)
 800f934:	4a30      	ldr	r2, [pc, #192]	@ (800f9f8 <BSP_LSM6DSM_ACCELERO_Init+0x138>)
 800f936:	601a      	str	r2, [r3, #0]
  ACCELERO_Data[ LSM6DSM_X_0 ].pExtData       = 0;
 800f938:	4b2c      	ldr	r3, [pc, #176]	@ (800f9ec <BSP_LSM6DSM_ACCELERO_Init+0x12c>)
 800f93a:	2200      	movs	r2, #0
 800f93c:	605a      	str	r2, [r3, #4]
  
  *handle = (void *)&ACCELERO_SensorHandle[ LSM6DSM_X_0 ];
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	4a29      	ldr	r2, [pc, #164]	@ (800f9e8 <BSP_LSM6DSM_ACCELERO_Init+0x128>)
 800f942:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	681b      	ldr	r3, [r3, #0]
 800f948:	4618      	mov	r0, r3
 800f94a:	f7ff f8eb 	bl	800eb24 <Sensor_IO_SPI_CS_Init>
  
  if(LSM6DSM_Combo_Data[0].isGyroInitialized == 0)
 800f94e:	4b2b      	ldr	r3, [pc, #172]	@ (800f9fc <BSP_LSM6DSM_ACCELERO_Init+0x13c>)
 800f950:	785b      	ldrb	r3, [r3, #1]
 800f952:	2b00      	cmp	r3, #0
 800f954:	d10c      	bne.n	800f970 <BSP_LSM6DSM_ACCELERO_Init+0xb0>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LSM6DSM_ACC_GYRO_CTRL3_C, &data, 1) )
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	6818      	ldr	r0, [r3, #0]
 800f95a:	f107 020b 	add.w	r2, r7, #11
 800f95e:	2301      	movs	r3, #1
 800f960:	2112      	movs	r1, #18
 800f962:	f7ff f975 	bl	800ec50 <Sensor_IO_Write>
 800f966:	4603      	mov	r3, r0
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d001      	beq.n	800f970 <BSP_LSM6DSM_ACCELERO_Init+0xb0>
    {
      return COMPONENT_ERROR;
 800f96c:	2301      	movs	r3, #1
 800f96e:	e036      	b.n	800f9de <BSP_LSM6DSM_ACCELERO_Init+0x11e>
    }
  }
 
  driver = ( ACCELERO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	68db      	ldr	r3, [r3, #12]
 800f976:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 800f978:	68fb      	ldr	r3, [r7, #12]
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	2b00      	cmp	r3, #0
 800f97e:	d10b      	bne.n	800f998 <BSP_LSM6DSM_ACCELERO_Init+0xd8>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	681b      	ldr	r3, [r3, #0]
 800f984:	2214      	movs	r2, #20
 800f986:	2100      	movs	r1, #0
 800f988:	4618      	mov	r0, r3
 800f98a:	f00a fac0 	bl	8019f0e <memset>
    *handle = NULL;
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	2200      	movs	r2, #0
 800f992:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800f994:	2301      	movs	r3, #1
 800f996:	e022      	b.n	800f9de <BSP_LSM6DSM_ACCELERO_Init+0x11e>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 800f998:	68fb      	ldr	r3, [r7, #12]
 800f99a:	681b      	ldr	r3, [r3, #0]
 800f99c:	687a      	ldr	r2, [r7, #4]
 800f99e:	6812      	ldr	r2, [r2, #0]
 800f9a0:	4610      	mov	r0, r2
 800f9a2:	4798      	blx	r3
 800f9a4:	4603      	mov	r3, r0
 800f9a6:	2b01      	cmp	r3, #1
 800f9a8:	d10b      	bne.n	800f9c2 <BSP_LSM6DSM_ACCELERO_Init+0x102>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	681b      	ldr	r3, [r3, #0]
 800f9ae:	2214      	movs	r2, #20
 800f9b0:	2100      	movs	r1, #0
 800f9b2:	4618      	mov	r0, r3
 800f9b4:	f00a faab 	bl	8019f0e <memset>
    *handle = NULL;
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	2200      	movs	r2, #0
 800f9bc:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800f9be:	2301      	movs	r3, #1
 800f9c0:	e00d      	b.n	800f9de <BSP_LSM6DSM_ACCELERO_Init+0x11e>
  }
  
  /* Disable I2C interface */
  if ( LSM6DSM_ACC_GYRO_W_I2C_DISABLE( *handle, LSM6DSM_ACC_GYRO_I2C_DISABLE_SPI_ONLY ) == MEMS_ERROR )
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	681b      	ldr	r3, [r3, #0]
 800f9c6:	2104      	movs	r1, #4
 800f9c8:	4618      	mov	r0, r3
 800f9ca:	f7fa ff06 	bl	800a7da <LSM6DSM_ACC_GYRO_W_I2C_DISABLE>
 800f9ce:	4603      	mov	r3, r0
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	d101      	bne.n	800f9d8 <BSP_LSM6DSM_ACCELERO_Init+0x118>
  {
    return COMPONENT_ERROR;
 800f9d4:	2301      	movs	r3, #1
 800f9d6:	e002      	b.n	800f9de <BSP_LSM6DSM_ACCELERO_Init+0x11e>
  }
  
  /* Configure interrupt lines for LSM6DSM */
  LSM6DSM_Sensor_IO_ITConfig();
 800f9d8:	f7ff fae2 	bl	800efa0 <LSM6DSM_Sensor_IO_ITConfig>
  
  return COMPONENT_OK;
 800f9dc:	2300      	movs	r3, #0
}
 800f9de:	4618      	mov	r0, r3
 800f9e0:	3710      	adds	r7, #16
 800f9e2:	46bd      	mov	sp, r7
 800f9e4:	bd80      	pop	{r7, pc}
 800f9e6:	bf00      	nop
 800f9e8:	20002cd4 	.word	0x20002cd4
 800f9ec:	20002cfc 	.word	0x20002cfc
 800f9f0:	200002e0 	.word	0x200002e0
 800f9f4:	2000024c 	.word	0x2000024c
 800f9f8:	20002d0c 	.word	0x20002d0c
 800f9fc:	20002bbc 	.word	0x20002bbc

0800fa00 <BSP_LSM303AGR_ACCELERO_Init>:

static DrvStatusTypeDef BSP_LSM303AGR_ACCELERO_Init( void **handle )
{
 800fa00:	b580      	push	{r7, lr}
 800fa02:	b084      	sub	sp, #16
 800fa04:	af00      	add	r7, sp, #0
 800fa06:	6078      	str	r0, [r7, #4]
  ACCELERO_Drv_t *driver = NULL;
 800fa08:	2300      	movs	r3, #0
 800fa0a:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x01;
 800fa0c:	2301      	movs	r3, #1
 800fa0e:	72fb      	strb	r3, [r7, #11]
    
  if(ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isInitialized == 1)
 800fa10:	4b3e      	ldr	r3, [pc, #248]	@ (800fb0c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa12:	7e5b      	ldrb	r3, [r3, #25]
 800fa14:	2b01      	cmp	r3, #1
 800fa16:	d101      	bne.n	800fa1c <BSP_LSM303AGR_ACCELERO_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 800fa18:	2301      	movs	r3, #1
 800fa1a:	e073      	b.n	800fb04 <BSP_LSM303AGR_ACCELERO_Init+0x104>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 800fa1c:	f7fe ff64 	bl	800e8e8 <Sensor_IO_SPI_Init>
 800fa20:	4603      	mov	r3, r0
 800fa22:	2b01      	cmp	r3, #1
 800fa24:	d101      	bne.n	800fa2a <BSP_LSM303AGR_ACCELERO_Init+0x2a>
  {
    return COMPONENT_ERROR;
 800fa26:	2301      	movs	r3, #1
 800fa28:	e06c      	b.n	800fb04 <BSP_LSM303AGR_ACCELERO_Init+0x104>
  }
  
  /* Setup sensor handle. */
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].who_am_i      = LSM303AGR_ACC_WHO_AM_I;
 800fa2a:	4b38      	ldr	r3, [pc, #224]	@ (800fb0c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa2c:	2233      	movs	r2, #51	@ 0x33
 800fa2e:	751a      	strb	r2, [r3, #20]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].ifType        = 1; // SPI interface
 800fa30:	4b36      	ldr	r3, [pc, #216]	@ (800fb0c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa32:	2201      	movs	r2, #1
 800fa34:	755a      	strb	r2, [r3, #21]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].address       = LSM303AGR_ACC_I2C_ADDRESS;
 800fa36:	4b35      	ldr	r3, [pc, #212]	@ (800fb0c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa38:	2232      	movs	r2, #50	@ 0x32
 800fa3a:	759a      	strb	r2, [r3, #22]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].spiDevice     = LSM303AGR_X;
 800fa3c:	4b33      	ldr	r3, [pc, #204]	@ (800fb0c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa3e:	2201      	movs	r2, #1
 800fa40:	75da      	strb	r2, [r3, #23]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].instance      = LSM303AGR_X_0;
 800fa42:	4b32      	ldr	r3, [pc, #200]	@ (800fb0c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa44:	2201      	movs	r2, #1
 800fa46:	761a      	strb	r2, [r3, #24]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isInitialized = 0;
 800fa48:	4b30      	ldr	r3, [pc, #192]	@ (800fb0c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa4a:	2200      	movs	r2, #0
 800fa4c:	765a      	strb	r2, [r3, #25]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isEnabled     = 0;
 800fa4e:	4b2f      	ldr	r3, [pc, #188]	@ (800fb0c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa50:	2200      	movs	r2, #0
 800fa52:	769a      	strb	r2, [r3, #26]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isCombo       = 1;
 800fa54:	4b2d      	ldr	r3, [pc, #180]	@ (800fb0c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa56:	2201      	movs	r2, #1
 800fa58:	76da      	strb	r2, [r3, #27]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pData         = ( void * )&ACCELERO_Data[ LSM303AGR_X_0 ];
 800fa5a:	4b2c      	ldr	r3, [pc, #176]	@ (800fb0c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa5c:	4a2c      	ldr	r2, [pc, #176]	@ (800fb10 <BSP_LSM303AGR_ACCELERO_Init+0x110>)
 800fa5e:	61da      	str	r2, [r3, #28]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pVTable       = ( void * )&LSM303AGR_X_Drv;
 800fa60:	4b2a      	ldr	r3, [pc, #168]	@ (800fb0c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa62:	4a2c      	ldr	r2, [pc, #176]	@ (800fb14 <BSP_LSM303AGR_ACCELERO_Init+0x114>)
 800fa64:	621a      	str	r2, [r3, #32]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pExtVTable    = 0;
 800fa66:	4b29      	ldr	r3, [pc, #164]	@ (800fb0c <BSP_LSM303AGR_ACCELERO_Init+0x10c>)
 800fa68:	2200      	movs	r2, #0
 800fa6a:	625a      	str	r2, [r3, #36]	@ 0x24

  LSM303AGR_X_0_Data.comboData = &LSM303AGR_Combo_Data[0];  
 800fa6c:	4b2a      	ldr	r3, [pc, #168]	@ (800fb18 <BSP_LSM303AGR_ACCELERO_Init+0x118>)
 800fa6e:	4a2b      	ldr	r2, [pc, #172]	@ (800fb1c <BSP_LSM303AGR_ACCELERO_Init+0x11c>)
 800fa70:	601a      	str	r2, [r3, #0]
  ACCELERO_Data[ LSM303AGR_X_0 ].pComponentData = ( void * )&LSM303AGR_X_0_Data;
 800fa72:	4b2b      	ldr	r3, [pc, #172]	@ (800fb20 <BSP_LSM303AGR_ACCELERO_Init+0x120>)
 800fa74:	4a28      	ldr	r2, [pc, #160]	@ (800fb18 <BSP_LSM303AGR_ACCELERO_Init+0x118>)
 800fa76:	609a      	str	r2, [r3, #8]
  ACCELERO_Data[ LSM303AGR_X_0 ].pExtData       = 0;
 800fa78:	4b29      	ldr	r3, [pc, #164]	@ (800fb20 <BSP_LSM303AGR_ACCELERO_Init+0x120>)
 800fa7a:	2200      	movs	r2, #0
 800fa7c:	60da      	str	r2, [r3, #12]
  
  *handle = (void *)&ACCELERO_SensorHandle[ LSM303AGR_X_0 ];
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	4a28      	ldr	r2, [pc, #160]	@ (800fb24 <BSP_LSM303AGR_ACCELERO_Init+0x124>)
 800fa82:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	681b      	ldr	r3, [r3, #0]
 800fa88:	4618      	mov	r0, r3
 800fa8a:	f7ff f84b 	bl	800eb24 <Sensor_IO_SPI_CS_Init>

  if(LSM303AGR_Combo_Data[0].isMagInitialized == 0)
 800fa8e:	4b23      	ldr	r3, [pc, #140]	@ (800fb1c <BSP_LSM303AGR_ACCELERO_Init+0x11c>)
 800fa90:	785b      	ldrb	r3, [r3, #1]
 800fa92:	2b00      	cmp	r3, #0
 800fa94:	d10c      	bne.n	800fab0 <BSP_LSM303AGR_ACCELERO_Init+0xb0>
  {  
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LSM303AGR_ACC_CTRL_REG4, &data, 1) )
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	6818      	ldr	r0, [r3, #0]
 800fa9a:	f107 020b 	add.w	r2, r7, #11
 800fa9e:	2301      	movs	r3, #1
 800faa0:	2123      	movs	r1, #35	@ 0x23
 800faa2:	f7ff f8d5 	bl	800ec50 <Sensor_IO_Write>
 800faa6:	4603      	mov	r3, r0
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	d001      	beq.n	800fab0 <BSP_LSM303AGR_ACCELERO_Init+0xb0>
    {
      return COMPONENT_ERROR;
 800faac:	2301      	movs	r3, #1
 800faae:	e029      	b.n	800fb04 <BSP_LSM303AGR_ACCELERO_Init+0x104>
    }
  }
 
  driver = ( ACCELERO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	681b      	ldr	r3, [r3, #0]
 800fab4:	68db      	ldr	r3, [r3, #12]
 800fab6:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 800fab8:	68fb      	ldr	r3, [r7, #12]
 800faba:	681b      	ldr	r3, [r3, #0]
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	d10b      	bne.n	800fad8 <BSP_LSM303AGR_ACCELERO_Init+0xd8>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	681b      	ldr	r3, [r3, #0]
 800fac4:	2214      	movs	r2, #20
 800fac6:	2100      	movs	r1, #0
 800fac8:	4618      	mov	r0, r3
 800faca:	f00a fa20 	bl	8019f0e <memset>
    *handle = NULL;
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	2200      	movs	r2, #0
 800fad2:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800fad4:	2301      	movs	r3, #1
 800fad6:	e015      	b.n	800fb04 <BSP_LSM303AGR_ACCELERO_Init+0x104>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 800fad8:	68fb      	ldr	r3, [r7, #12]
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	687a      	ldr	r2, [r7, #4]
 800fade:	6812      	ldr	r2, [r2, #0]
 800fae0:	4610      	mov	r0, r2
 800fae2:	4798      	blx	r3
 800fae4:	4603      	mov	r3, r0
 800fae6:	2b01      	cmp	r3, #1
 800fae8:	d10b      	bne.n	800fb02 <BSP_LSM303AGR_ACCELERO_Init+0x102>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	681b      	ldr	r3, [r3, #0]
 800faee:	2214      	movs	r2, #20
 800faf0:	2100      	movs	r1, #0
 800faf2:	4618      	mov	r0, r3
 800faf4:	f00a fa0b 	bl	8019f0e <memset>
    *handle = NULL;
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	2200      	movs	r2, #0
 800fafc:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800fafe:	2301      	movs	r3, #1
 800fb00:	e000      	b.n	800fb04 <BSP_LSM303AGR_ACCELERO_Init+0x104>
  }
  
  return COMPONENT_OK;
 800fb02:	2300      	movs	r3, #0
}
 800fb04:	4618      	mov	r0, r3
 800fb06:	3710      	adds	r7, #16
 800fb08:	46bd      	mov	sp, r7
 800fb0a:	bd80      	pop	{r7, pc}
 800fb0c:	20002cd4 	.word	0x20002cd4
 800fb10:	20002d04 	.word	0x20002d04
 800fb14:	200001b4 	.word	0x200001b4
 800fb18:	20002d14 	.word	0x20002d14
 800fb1c:	20002bb8 	.word	0x20002bb8
 800fb20:	20002cfc 	.word	0x20002cfc
 800fb24:	20002ce8 	.word	0x20002ce8

0800fb28 <BSP_ACCELERO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Sensor_Enable( void *handle )
{
 800fb28:	b580      	push	{r7, lr}
 800fb2a:	b084      	sub	sp, #16
 800fb2c:	af00      	add	r7, sp, #0
 800fb2e:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 800fb34:	2300      	movs	r3, #0
 800fb36:	60bb      	str	r3, [r7, #8]
  
  if(ctx == NULL)
 800fb38:	68fb      	ldr	r3, [r7, #12]
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d101      	bne.n	800fb42 <BSP_ACCELERO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 800fb3e:	2301      	movs	r3, #1
 800fb40:	e012      	b.n	800fb68 <BSP_ACCELERO_Sensor_Enable+0x40>
  }
  
  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 800fb42:	68fb      	ldr	r3, [r7, #12]
 800fb44:	68db      	ldr	r3, [r3, #12]
 800fb46:	60bb      	str	r3, [r7, #8]
  
  if ( driver->Sensor_Enable == NULL )
 800fb48:	68bb      	ldr	r3, [r7, #8]
 800fb4a:	689b      	ldr	r3, [r3, #8]
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	d101      	bne.n	800fb54 <BSP_ACCELERO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 800fb50:	2301      	movs	r3, #1
 800fb52:	e009      	b.n	800fb68 <BSP_ACCELERO_Sensor_Enable+0x40>
  }
  
  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 800fb54:	68bb      	ldr	r3, [r7, #8]
 800fb56:	689b      	ldr	r3, [r3, #8]
 800fb58:	68f8      	ldr	r0, [r7, #12]
 800fb5a:	4798      	blx	r3
 800fb5c:	4603      	mov	r3, r0
 800fb5e:	2b01      	cmp	r3, #1
 800fb60:	d101      	bne.n	800fb66 <BSP_ACCELERO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 800fb62:	2301      	movs	r3, #1
 800fb64:	e000      	b.n	800fb68 <BSP_ACCELERO_Sensor_Enable+0x40>
  }
  
  return COMPONENT_OK;
 800fb66:	2300      	movs	r3, #0
}
 800fb68:	4618      	mov	r0, r3
 800fb6a:	3710      	adds	r7, #16
 800fb6c:	46bd      	mov	sp, r7
 800fb6e:	bd80      	pop	{r7, pc}

0800fb70 <BSP_ACCELERO_IsInitialized>:
 * @param status the pointer to the initialization status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_IsInitialized( void *handle, uint8_t *status )
{
 800fb70:	b480      	push	{r7}
 800fb72:	b085      	sub	sp, #20
 800fb74:	af00      	add	r7, sp, #0
 800fb76:	6078      	str	r0, [r7, #4]
 800fb78:	6039      	str	r1, [r7, #0]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	60fb      	str	r3, [r7, #12]
  
  if(ctx == NULL)
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	d101      	bne.n	800fb88 <BSP_ACCELERO_IsInitialized+0x18>
  {
    return COMPONENT_ERROR;
 800fb84:	2301      	movs	r3, #1
 800fb86:	e009      	b.n	800fb9c <BSP_ACCELERO_IsInitialized+0x2c>
  }
  
  if ( status == NULL )
 800fb88:	683b      	ldr	r3, [r7, #0]
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d101      	bne.n	800fb92 <BSP_ACCELERO_IsInitialized+0x22>
  {
    return COMPONENT_ERROR;
 800fb8e:	2301      	movs	r3, #1
 800fb90:	e004      	b.n	800fb9c <BSP_ACCELERO_IsInitialized+0x2c>
  }
  
  *status = ctx->isInitialized;
 800fb92:	68fb      	ldr	r3, [r7, #12]
 800fb94:	795a      	ldrb	r2, [r3, #5]
 800fb96:	683b      	ldr	r3, [r7, #0]
 800fb98:	701a      	strb	r2, [r3, #0]
  
  return COMPONENT_OK;
 800fb9a:	2300      	movs	r3, #0
}
 800fb9c:	4618      	mov	r0, r3
 800fb9e:	3714      	adds	r7, #20
 800fba0:	46bd      	mov	sp, r7
 800fba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fba6:	4770      	bx	lr

0800fba8 <BSP_ACCELERO_Get_Instance>:
 * @param instance the pointer to the device instance
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Get_Instance( void *handle, uint8_t *instance )
{
 800fba8:	b480      	push	{r7}
 800fbaa:	b085      	sub	sp, #20
 800fbac:	af00      	add	r7, sp, #0
 800fbae:	6078      	str	r0, [r7, #4]
 800fbb0:	6039      	str	r1, [r7, #0]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	60fb      	str	r3, [r7, #12]
  
  if(ctx == NULL)
 800fbb6:	68fb      	ldr	r3, [r7, #12]
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d101      	bne.n	800fbc0 <BSP_ACCELERO_Get_Instance+0x18>
  {
    return COMPONENT_ERROR;
 800fbbc:	2301      	movs	r3, #1
 800fbbe:	e009      	b.n	800fbd4 <BSP_ACCELERO_Get_Instance+0x2c>
  }
  
  if ( instance == NULL )
 800fbc0:	683b      	ldr	r3, [r7, #0]
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	d101      	bne.n	800fbca <BSP_ACCELERO_Get_Instance+0x22>
  {
    return COMPONENT_ERROR;
 800fbc6:	2301      	movs	r3, #1
 800fbc8:	e004      	b.n	800fbd4 <BSP_ACCELERO_Get_Instance+0x2c>
  }
  
  *instance = ctx->instance;
 800fbca:	68fb      	ldr	r3, [r7, #12]
 800fbcc:	791a      	ldrb	r2, [r3, #4]
 800fbce:	683b      	ldr	r3, [r7, #0]
 800fbd0:	701a      	strb	r2, [r3, #0]
  
  return COMPONENT_OK;
 800fbd2:	2300      	movs	r3, #0
}
 800fbd4:	4618      	mov	r0, r3
 800fbd6:	3714      	adds	r7, #20
 800fbd8:	46bd      	mov	sp, r7
 800fbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbde:	4770      	bx	lr

0800fbe0 <BSP_ACCELERO_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written [mg]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Get_Axes( void *handle, SensorAxes_t *acceleration )
{
 800fbe0:	b580      	push	{r7, lr}
 800fbe2:	b084      	sub	sp, #16
 800fbe4:	af00      	add	r7, sp, #0
 800fbe6:	6078      	str	r0, [r7, #4]
 800fbe8:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 800fbee:	2300      	movs	r3, #0
 800fbf0:	60bb      	str	r3, [r7, #8]
  
  if(ctx == NULL)
 800fbf2:	68fb      	ldr	r3, [r7, #12]
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d101      	bne.n	800fbfc <BSP_ACCELERO_Get_Axes+0x1c>
  {
    return COMPONENT_ERROR;
 800fbf8:	2301      	movs	r3, #1
 800fbfa:	e018      	b.n	800fc2e <BSP_ACCELERO_Get_Axes+0x4e>
  }
  
  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 800fbfc:	68fb      	ldr	r3, [r7, #12]
 800fbfe:	68db      	ldr	r3, [r3, #12]
 800fc00:	60bb      	str	r3, [r7, #8]
  
  if(acceleration == NULL)
 800fc02:	683b      	ldr	r3, [r7, #0]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d101      	bne.n	800fc0c <BSP_ACCELERO_Get_Axes+0x2c>
  {
    return COMPONENT_ERROR;
 800fc08:	2301      	movs	r3, #1
 800fc0a:	e010      	b.n	800fc2e <BSP_ACCELERO_Get_Axes+0x4e>
  }
  
  if ( driver->Get_Axes == NULL )
 800fc0c:	68bb      	ldr	r3, [r7, #8]
 800fc0e:	699b      	ldr	r3, [r3, #24]
 800fc10:	2b00      	cmp	r3, #0
 800fc12:	d101      	bne.n	800fc18 <BSP_ACCELERO_Get_Axes+0x38>
  {
    return COMPONENT_ERROR;
 800fc14:	2301      	movs	r3, #1
 800fc16:	e00a      	b.n	800fc2e <BSP_ACCELERO_Get_Axes+0x4e>
  }
  
  if ( driver->Get_Axes( ctx, acceleration ) == COMPONENT_ERROR )
 800fc18:	68bb      	ldr	r3, [r7, #8]
 800fc1a:	699b      	ldr	r3, [r3, #24]
 800fc1c:	6839      	ldr	r1, [r7, #0]
 800fc1e:	68f8      	ldr	r0, [r7, #12]
 800fc20:	4798      	blx	r3
 800fc22:	4603      	mov	r3, r0
 800fc24:	2b01      	cmp	r3, #1
 800fc26:	d101      	bne.n	800fc2c <BSP_ACCELERO_Get_Axes+0x4c>
  {
    return COMPONENT_ERROR;
 800fc28:	2301      	movs	r3, #1
 800fc2a:	e000      	b.n	800fc2e <BSP_ACCELERO_Get_Axes+0x4e>
  }
  
  return COMPONENT_OK;
 800fc2c:	2300      	movs	r3, #0
}
 800fc2e:	4618      	mov	r0, r3
 800fc30:	3710      	adds	r7, #16
 800fc32:	46bd      	mov	sp, r7
 800fc34:	bd80      	pop	{r7, pc}

0800fc36 <BSP_ACCELERO_Enable_Double_Tap_Detection_Ext>:
 * @note  This function sets the LSM6DS3 accelerometer ODR to 416Hz and the LSM6DS3 accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Enable_Double_Tap_Detection_Ext( void *handle )
{
 800fc36:	b580      	push	{r7, lr}
 800fc38:	b084      	sub	sp, #16
 800fc3a:	af00      	add	r7, sp, #0
 800fc3c:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	60fb      	str	r3, [r7, #12]
  
  if(ctx == NULL)
 800fc42:	68fb      	ldr	r3, [r7, #12]
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d101      	bne.n	800fc4c <BSP_ACCELERO_Enable_Double_Tap_Detection_Ext+0x16>
  {
    return COMPONENT_ERROR;
 800fc48:	2301      	movs	r3, #1
 800fc4a:	e019      	b.n	800fc80 <BSP_ACCELERO_Enable_Double_Tap_Detection_Ext+0x4a>
  }
  
  if ( ctx->pExtVTable == NULL )
 800fc4c:	68fb      	ldr	r3, [r7, #12]
 800fc4e:	691b      	ldr	r3, [r3, #16]
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d101      	bne.n	800fc58 <BSP_ACCELERO_Enable_Double_Tap_Detection_Ext+0x22>
  {
    return COMPONENT_ERROR;
 800fc54:	2301      	movs	r3, #1
 800fc56:	e013      	b.n	800fc80 <BSP_ACCELERO_Enable_Double_Tap_Detection_Ext+0x4a>
  }
  
  /* At the moment this feature is only implemented for LSM6DS3 */
  if ( ctx->who_am_i == LSM6DSM_ACC_GYRO_WHO_AM_I )
 800fc58:	68fb      	ldr	r3, [r7, #12]
 800fc5a:	781b      	ldrb	r3, [r3, #0]
 800fc5c:	2b6a      	cmp	r3, #106	@ 0x6a
 800fc5e:	d10e      	bne.n	800fc7e <BSP_ACCELERO_Enable_Double_Tap_Detection_Ext+0x48>
  {
    LSM6DSM_X_ExtDrv_t *extDriver = ( LSM6DSM_X_ExtDrv_t * )ctx->pExtVTable;
 800fc60:	68fb      	ldr	r3, [r7, #12]
 800fc62:	691b      	ldr	r3, [r3, #16]
 800fc64:	60bb      	str	r3, [r7, #8]
    
    if ( extDriver->Enable_Double_Tap_Detection == NULL )
 800fc66:	68bb      	ldr	r3, [r7, #8]
 800fc68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fc6a:	2b00      	cmp	r3, #0
 800fc6c:	d101      	bne.n	800fc72 <BSP_ACCELERO_Enable_Double_Tap_Detection_Ext+0x3c>
    {
      return COMPONENT_ERROR;
 800fc6e:	2301      	movs	r3, #1
 800fc70:	e006      	b.n	800fc80 <BSP_ACCELERO_Enable_Double_Tap_Detection_Ext+0x4a>
    }
    
    else
    {
      return extDriver->Enable_Double_Tap_Detection( ctx );
 800fc72:	68bb      	ldr	r3, [r7, #8]
 800fc74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fc76:	68f8      	ldr	r0, [r7, #12]
 800fc78:	4798      	blx	r3
 800fc7a:	4603      	mov	r3, r0
 800fc7c:	e000      	b.n	800fc80 <BSP_ACCELERO_Enable_Double_Tap_Detection_Ext+0x4a>
    }
  }
  
  else
  {
    return COMPONENT_ERROR;
 800fc7e:	2301      	movs	r3, #1
  }
}
 800fc80:	4618      	mov	r0, r3
 800fc82:	3710      	adds	r7, #16
 800fc84:	46bd      	mov	sp, r7
 800fc86:	bd80      	pop	{r7, pc}

0800fc88 <BSP_ACCELERO_Set_Tap_Threshold_Ext>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Set_Tap_Threshold_Ext( void *handle, uint8_t thr )
{
 800fc88:	b580      	push	{r7, lr}
 800fc8a:	b084      	sub	sp, #16
 800fc8c:	af00      	add	r7, sp, #0
 800fc8e:	6078      	str	r0, [r7, #4]
 800fc90:	460b      	mov	r3, r1
 800fc92:	70fb      	strb	r3, [r7, #3]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	60fb      	str	r3, [r7, #12]
  
  if(ctx == NULL)
 800fc98:	68fb      	ldr	r3, [r7, #12]
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d101      	bne.n	800fca2 <BSP_ACCELERO_Set_Tap_Threshold_Ext+0x1a>
  {
    return COMPONENT_ERROR;
 800fc9e:	2301      	movs	r3, #1
 800fca0:	e01b      	b.n	800fcda <BSP_ACCELERO_Set_Tap_Threshold_Ext+0x52>
  }
  
  if ( ctx->pExtVTable == NULL )
 800fca2:	68fb      	ldr	r3, [r7, #12]
 800fca4:	691b      	ldr	r3, [r3, #16]
 800fca6:	2b00      	cmp	r3, #0
 800fca8:	d101      	bne.n	800fcae <BSP_ACCELERO_Set_Tap_Threshold_Ext+0x26>
  {
    return COMPONENT_ERROR;
 800fcaa:	2301      	movs	r3, #1
 800fcac:	e015      	b.n	800fcda <BSP_ACCELERO_Set_Tap_Threshold_Ext+0x52>
  }
  
  /* At the moment this feature is only implemented for LSM6DS3 */
  if ( ctx->who_am_i == LSM6DSM_ACC_GYRO_WHO_AM_I )
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	781b      	ldrb	r3, [r3, #0]
 800fcb2:	2b6a      	cmp	r3, #106	@ 0x6a
 800fcb4:	d110      	bne.n	800fcd8 <BSP_ACCELERO_Set_Tap_Threshold_Ext+0x50>
  {
    LSM6DSM_X_ExtDrv_t *extDriver = ( LSM6DSM_X_ExtDrv_t * )ctx->pExtVTable;
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	691b      	ldr	r3, [r3, #16]
 800fcba:	60bb      	str	r3, [r7, #8]
    
    if ( extDriver->Set_Tap_Threshold == NULL )
 800fcbc:	68bb      	ldr	r3, [r7, #8]
 800fcbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	d101      	bne.n	800fcc8 <BSP_ACCELERO_Set_Tap_Threshold_Ext+0x40>
    {
      return COMPONENT_ERROR;
 800fcc4:	2301      	movs	r3, #1
 800fcc6:	e008      	b.n	800fcda <BSP_ACCELERO_Set_Tap_Threshold_Ext+0x52>
    }
    
    else
    {
      return extDriver->Set_Tap_Threshold( ctx, thr );
 800fcc8:	68bb      	ldr	r3, [r7, #8]
 800fcca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fccc:	78fa      	ldrb	r2, [r7, #3]
 800fcce:	4611      	mov	r1, r2
 800fcd0:	68f8      	ldr	r0, [r7, #12]
 800fcd2:	4798      	blx	r3
 800fcd4:	4603      	mov	r3, r0
 800fcd6:	e000      	b.n	800fcda <BSP_ACCELERO_Set_Tap_Threshold_Ext+0x52>
    }
  }
  
  else
  {
    return COMPONENT_ERROR;
 800fcd8:	2301      	movs	r3, #1
  }
}
 800fcda:	4618      	mov	r0, r3
 800fcdc:	3710      	adds	r7, #16
 800fcde:	46bd      	mov	sp, r7
 800fce0:	bd80      	pop	{r7, pc}
	...

0800fce4 <BSP_GG_Init>:
 * @param handle pointer to the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GG_Init( void **handle )
{
 800fce4:	b580      	push	{r7, lr}
 800fce6:	b084      	sub	sp, #16
 800fce8:	af00      	add	r7, sp, #0
 800fcea:	6078      	str	r0, [r7, #4]
  GG_Drv_t *driver = NULL;
 800fcec:	2300      	movs	r3, #0
 800fcee:	60fb      	str	r3, [r7, #12]
  
  if(GG_SensorHandle[ STC3115_0 ].isInitialized == 1)
 800fcf0:	4b32      	ldr	r3, [pc, #200]	@ (800fdbc <BSP_GG_Init+0xd8>)
 800fcf2:	795b      	ldrb	r3, [r3, #5]
 800fcf4:	2b01      	cmp	r3, #1
 800fcf6:	d101      	bne.n	800fcfc <BSP_GG_Init+0x18>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 800fcf8:	2301      	movs	r3, #1
 800fcfa:	e05a      	b.n	800fdb2 <BSP_GG_Init+0xce>
  }
  
  if ( Sensor_IO_I2C_Init() == COMPONENT_ERROR )
 800fcfc:	f7fe fde8 	bl	800e8d0 <Sensor_IO_I2C_Init>
 800fd00:	4603      	mov	r3, r0
 800fd02:	2b01      	cmp	r3, #1
 800fd04:	d101      	bne.n	800fd0a <BSP_GG_Init+0x26>
  {
    return COMPONENT_ERROR;
 800fd06:	2301      	movs	r3, #1
 800fd08:	e053      	b.n	800fdb2 <BSP_GG_Init+0xce>
  }
  
  /* Setup sensor handle. */
  GG_SensorHandle[ STC3115_0 ].who_am_i      = STC3115_ID;
 800fd0a:	4b2c      	ldr	r3, [pc, #176]	@ (800fdbc <BSP_GG_Init+0xd8>)
 800fd0c:	2214      	movs	r2, #20
 800fd0e:	701a      	strb	r2, [r3, #0]
  GG_SensorHandle[ STC3115_0 ].ifType        = 0; // SPI interface
 800fd10:	4b2a      	ldr	r3, [pc, #168]	@ (800fdbc <BSP_GG_Init+0xd8>)
 800fd12:	2200      	movs	r2, #0
 800fd14:	705a      	strb	r2, [r3, #1]
  GG_SensorHandle[ STC3115_0 ].address       = STC3115_SLAVE_ADDRESS;
 800fd16:	4b29      	ldr	r3, [pc, #164]	@ (800fdbc <BSP_GG_Init+0xd8>)
 800fd18:	22e0      	movs	r2, #224	@ 0xe0
 800fd1a:	709a      	strb	r2, [r3, #2]
  GG_SensorHandle[ STC3115_0 ].spiDevice     = 0;
 800fd1c:	4b27      	ldr	r3, [pc, #156]	@ (800fdbc <BSP_GG_Init+0xd8>)
 800fd1e:	2200      	movs	r2, #0
 800fd20:	70da      	strb	r2, [r3, #3]
  GG_SensorHandle[ STC3115_0 ].instance      = STC3115_0;
 800fd22:	4b26      	ldr	r3, [pc, #152]	@ (800fdbc <BSP_GG_Init+0xd8>)
 800fd24:	2200      	movs	r2, #0
 800fd26:	711a      	strb	r2, [r3, #4]
  GG_SensorHandle[ STC3115_0 ].isInitialized = 0;
 800fd28:	4b24      	ldr	r3, [pc, #144]	@ (800fdbc <BSP_GG_Init+0xd8>)
 800fd2a:	2200      	movs	r2, #0
 800fd2c:	715a      	strb	r2, [r3, #5]
  GG_SensorHandle[ STC3115_0 ].isEnabled     = 0;
 800fd2e:	4b23      	ldr	r3, [pc, #140]	@ (800fdbc <BSP_GG_Init+0xd8>)
 800fd30:	2200      	movs	r2, #0
 800fd32:	719a      	strb	r2, [r3, #6]
  GG_SensorHandle[ STC3115_0 ].isCombo       = 1;
 800fd34:	4b21      	ldr	r3, [pc, #132]	@ (800fdbc <BSP_GG_Init+0xd8>)
 800fd36:	2201      	movs	r2, #1
 800fd38:	71da      	strb	r2, [r3, #7]
  GG_SensorHandle[ STC3115_0 ].pData         = ( void * )&GG_Data[ STC3115_0 ];
 800fd3a:	4b20      	ldr	r3, [pc, #128]	@ (800fdbc <BSP_GG_Init+0xd8>)
 800fd3c:	4a20      	ldr	r2, [pc, #128]	@ (800fdc0 <BSP_GG_Init+0xdc>)
 800fd3e:	609a      	str	r2, [r3, #8]
  GG_SensorHandle[ STC3115_0 ].pVTable       = ( void * )&STC3115_Drv;
 800fd40:	4b1e      	ldr	r3, [pc, #120]	@ (800fdbc <BSP_GG_Init+0xd8>)
 800fd42:	4a20      	ldr	r2, [pc, #128]	@ (800fdc4 <BSP_GG_Init+0xe0>)
 800fd44:	60da      	str	r2, [r3, #12]
  GG_SensorHandle[ STC3115_0 ].pExtVTable    = 0;
 800fd46:	4b1d      	ldr	r3, [pc, #116]	@ (800fdbc <BSP_GG_Init+0xd8>)
 800fd48:	2200      	movs	r2, #0
 800fd4a:	611a      	str	r2, [r3, #16]
      
  GG_Data[ STC3115_0 ].pComponentData = ( void * )&STC3115_0_Data;
 800fd4c:	4b1c      	ldr	r3, [pc, #112]	@ (800fdc0 <BSP_GG_Init+0xdc>)
 800fd4e:	4a1e      	ldr	r2, [pc, #120]	@ (800fdc8 <BSP_GG_Init+0xe4>)
 800fd50:	601a      	str	r2, [r3, #0]
  GG_Data[ STC3115_0 ].pExtData       = 0;
 800fd52:	4b1b      	ldr	r3, [pc, #108]	@ (800fdc0 <BSP_GG_Init+0xdc>)
 800fd54:	2200      	movs	r2, #0
 800fd56:	605a      	str	r2, [r3, #4]
      
  *handle = (void *)&GG_SensorHandle[ STC3115_0 ];
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	4a18      	ldr	r2, [pc, #96]	@ (800fdbc <BSP_GG_Init+0xd8>)
 800fd5c:	601a      	str	r2, [r3, #0]
//  *handle = (void *)GG_SensorHandle;
  
  driver = ( GG_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	681b      	ldr	r3, [r3, #0]
 800fd62:	68db      	ldr	r3, [r3, #12]
 800fd64:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 800fd66:	68fb      	ldr	r3, [r7, #12]
 800fd68:	681b      	ldr	r3, [r3, #0]
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d10b      	bne.n	800fd86 <BSP_GG_Init+0xa2>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	681b      	ldr	r3, [r3, #0]
 800fd72:	2214      	movs	r2, #20
 800fd74:	2100      	movs	r1, #0
 800fd76:	4618      	mov	r0, r3
 800fd78:	f00a f8c9 	bl	8019f0e <memset>
    *handle = NULL;
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	2200      	movs	r2, #0
 800fd80:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800fd82:	2301      	movs	r3, #1
 800fd84:	e015      	b.n	800fdb2 <BSP_GG_Init+0xce>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 800fd86:	68fb      	ldr	r3, [r7, #12]
 800fd88:	681b      	ldr	r3, [r3, #0]
 800fd8a:	687a      	ldr	r2, [r7, #4]
 800fd8c:	6812      	ldr	r2, [r2, #0]
 800fd8e:	4610      	mov	r0, r2
 800fd90:	4798      	blx	r3
 800fd92:	4603      	mov	r3, r0
 800fd94:	2b01      	cmp	r3, #1
 800fd96:	d10b      	bne.n	800fdb0 <BSP_GG_Init+0xcc>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	2214      	movs	r2, #20
 800fd9e:	2100      	movs	r1, #0
 800fda0:	4618      	mov	r0, r3
 800fda2:	f00a f8b4 	bl	8019f0e <memset>
    *handle = NULL;
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	2200      	movs	r2, #0
 800fdaa:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800fdac:	2301      	movs	r3, #1
 800fdae:	e000      	b.n	800fdb2 <BSP_GG_Init+0xce>
  }

  return COMPONENT_OK;
 800fdb0:	2300      	movs	r3, #0
}
 800fdb2:	4618      	mov	r0, r3
 800fdb4:	3710      	adds	r7, #16
 800fdb6:	46bd      	mov	sp, r7
 800fdb8:	bd80      	pop	{r7, pc}
 800fdba:	bf00      	nop
 800fdbc:	20002d1c 	.word	0x20002d1c
 800fdc0:	20002d30 	.word	0x20002d30
 800fdc4:	20000380 	.word	0x20000380
 800fdc8:	20002d38 	.word	0x20002d38

0800fdcc <BSP_GYRO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Init( GYRO_ID_t id, void **handle )
{
 800fdcc:	b580      	push	{r7, lr}
 800fdce:	b082      	sub	sp, #8
 800fdd0:	af00      	add	r7, sp, #0
 800fdd2:	4603      	mov	r3, r0
 800fdd4:	6039      	str	r1, [r7, #0]
 800fdd6:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 800fdd8:	683b      	ldr	r3, [r7, #0]
 800fdda:	2200      	movs	r2, #0
 800fddc:	601a      	str	r2, [r3, #0]
  
  switch(id)
 800fdde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	d007      	beq.n	800fdf6 <BSP_GYRO_Init+0x2a>
  {
    case GYRO_SENSORS_AUTO:
    default:
    {
      if( BSP_LSM6DSM_GYRO_Init(handle) == COMPONENT_ERROR )
 800fde6:	6838      	ldr	r0, [r7, #0]
 800fde8:	f000 f816 	bl	800fe18 <BSP_LSM6DSM_GYRO_Init>
 800fdec:	4603      	mov	r3, r0
 800fdee:	2b01      	cmp	r3, #1
 800fdf0:	d109      	bne.n	800fe06 <BSP_GYRO_Init+0x3a>
      {
        return COMPONENT_ERROR;
 800fdf2:	2301      	movs	r3, #1
 800fdf4:	e00b      	b.n	800fe0e <BSP_GYRO_Init+0x42>
      }
      break;
    }
    case LSM6DSM_G_0:
    {
      if( BSP_LSM6DSM_GYRO_Init(handle) == COMPONENT_ERROR )
 800fdf6:	6838      	ldr	r0, [r7, #0]
 800fdf8:	f000 f80e 	bl	800fe18 <BSP_LSM6DSM_GYRO_Init>
 800fdfc:	4603      	mov	r3, r0
 800fdfe:	2b01      	cmp	r3, #1
 800fe00:	d103      	bne.n	800fe0a <BSP_GYRO_Init+0x3e>
      {
        return COMPONENT_ERROR;
 800fe02:	2301      	movs	r3, #1
 800fe04:	e003      	b.n	800fe0e <BSP_GYRO_Init+0x42>
      break;
 800fe06:	bf00      	nop
 800fe08:	e000      	b.n	800fe0c <BSP_GYRO_Init+0x40>
      }
      break;
 800fe0a:	bf00      	nop
    }
  }
  
  return COMPONENT_OK;
 800fe0c:	2300      	movs	r3, #0
}
 800fe0e:	4618      	mov	r0, r3
 800fe10:	3708      	adds	r7, #8
 800fe12:	46bd      	mov	sp, r7
 800fe14:	bd80      	pop	{r7, pc}
	...

0800fe18 <BSP_LSM6DSM_GYRO_Init>:



static DrvStatusTypeDef BSP_LSM6DSM_GYRO_Init( void **handle )
{
 800fe18:	b580      	push	{r7, lr}
 800fe1a:	b084      	sub	sp, #16
 800fe1c:	af00      	add	r7, sp, #0
 800fe1e:	6078      	str	r0, [r7, #4]
  GYRO_Drv_t *driver = NULL;
 800fe20:	2300      	movs	r3, #0
 800fe22:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x0C;
 800fe24:	230c      	movs	r3, #12
 800fe26:	72fb      	strb	r3, [r7, #11]
  
  if(GYRO_SensorHandle[ LSM6DSM_G_0 ].isInitialized == 1)
 800fe28:	4b44      	ldr	r3, [pc, #272]	@ (800ff3c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fe2a:	795b      	ldrb	r3, [r3, #5]
 800fe2c:	2b01      	cmp	r3, #1
 800fe2e:	d101      	bne.n	800fe34 <BSP_LSM6DSM_GYRO_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 800fe30:	2301      	movs	r3, #1
 800fe32:	e07e      	b.n	800ff32 <BSP_LSM6DSM_GYRO_Init+0x11a>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 800fe34:	f7fe fd58 	bl	800e8e8 <Sensor_IO_SPI_Init>
 800fe38:	4603      	mov	r3, r0
 800fe3a:	2b01      	cmp	r3, #1
 800fe3c:	d101      	bne.n	800fe42 <BSP_LSM6DSM_GYRO_Init+0x2a>
  {
    return COMPONENT_ERROR;
 800fe3e:	2301      	movs	r3, #1
 800fe40:	e077      	b.n	800ff32 <BSP_LSM6DSM_GYRO_Init+0x11a>
  }
  
  /* Setup sensor handle. */
  /* Gyroscope - sensor 0 */
  GYRO_SensorHandle[ LSM6DSM_G_0 ].who_am_i      = LSM6DSM_ACC_GYRO_WHO_AM_I;
 800fe42:	4b3e      	ldr	r3, [pc, #248]	@ (800ff3c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fe44:	226a      	movs	r2, #106	@ 0x6a
 800fe46:	701a      	strb	r2, [r3, #0]
  GYRO_SensorHandle[ LSM6DSM_G_0 ].ifType        = 1; // SPI interface
 800fe48:	4b3c      	ldr	r3, [pc, #240]	@ (800ff3c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fe4a:	2201      	movs	r2, #1
 800fe4c:	705a      	strb	r2, [r3, #1]
  GYRO_SensorHandle[ LSM6DSM_G_0 ].address       = LSM6DSM_ACC_GYRO_I2C_ADDRESS_HIGH;
 800fe4e:	4b3b      	ldr	r3, [pc, #236]	@ (800ff3c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fe50:	22d6      	movs	r2, #214	@ 0xd6
 800fe52:	709a      	strb	r2, [r3, #2]
  GYRO_SensorHandle[ LSM6DSM_G_0 ].spiDevice     = LSM6DSM;
 800fe54:	4b39      	ldr	r3, [pc, #228]	@ (800ff3c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fe56:	2200      	movs	r2, #0
 800fe58:	70da      	strb	r2, [r3, #3]
  GYRO_SensorHandle[ LSM6DSM_G_0 ].instance      = LSM6DSM_G_0;
 800fe5a:	4b38      	ldr	r3, [pc, #224]	@ (800ff3c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fe5c:	2200      	movs	r2, #0
 800fe5e:	711a      	strb	r2, [r3, #4]
  GYRO_SensorHandle[ LSM6DSM_G_0 ].isInitialized = 0;
 800fe60:	4b36      	ldr	r3, [pc, #216]	@ (800ff3c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fe62:	2200      	movs	r2, #0
 800fe64:	715a      	strb	r2, [r3, #5]
  GYRO_SensorHandle[ LSM6DSM_G_0 ].isEnabled     = 0;
 800fe66:	4b35      	ldr	r3, [pc, #212]	@ (800ff3c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fe68:	2200      	movs	r2, #0
 800fe6a:	719a      	strb	r2, [r3, #6]
  GYRO_SensorHandle[ LSM6DSM_G_0 ].isCombo       = 1;
 800fe6c:	4b33      	ldr	r3, [pc, #204]	@ (800ff3c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fe6e:	2201      	movs	r2, #1
 800fe70:	71da      	strb	r2, [r3, #7]
  GYRO_SensorHandle[ LSM6DSM_G_0 ].pData         = ( void * )&GYRO_Data[ LSM6DSM_G_0 ];
 800fe72:	4b32      	ldr	r3, [pc, #200]	@ (800ff3c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fe74:	4a32      	ldr	r2, [pc, #200]	@ (800ff40 <BSP_LSM6DSM_GYRO_Init+0x128>)
 800fe76:	609a      	str	r2, [r3, #8]
  GYRO_SensorHandle[ LSM6DSM_G_0 ].pVTable       = ( void * )&LSM6DSM_G_Drv;
 800fe78:	4b30      	ldr	r3, [pc, #192]	@ (800ff3c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fe7a:	4a32      	ldr	r2, [pc, #200]	@ (800ff44 <BSP_LSM6DSM_GYRO_Init+0x12c>)
 800fe7c:	60da      	str	r2, [r3, #12]
  GYRO_SensorHandle[ LSM6DSM_G_0 ].pExtVTable    = 0;
 800fe7e:	4b2f      	ldr	r3, [pc, #188]	@ (800ff3c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fe80:	2200      	movs	r2, #0
 800fe82:	611a      	str	r2, [r3, #16]

  LSM6DSM_G_0_Data.comboData = &LSM6DSM_Combo_Data[0];
 800fe84:	4b30      	ldr	r3, [pc, #192]	@ (800ff48 <BSP_LSM6DSM_GYRO_Init+0x130>)
 800fe86:	4a31      	ldr	r2, [pc, #196]	@ (800ff4c <BSP_LSM6DSM_GYRO_Init+0x134>)
 800fe88:	601a      	str	r2, [r3, #0]
  GYRO_Data[ LSM6DSM_G_0 ].pComponentData = ( void * )&LSM6DSM_G_0_Data;
 800fe8a:	4b2d      	ldr	r3, [pc, #180]	@ (800ff40 <BSP_LSM6DSM_GYRO_Init+0x128>)
 800fe8c:	4a2e      	ldr	r2, [pc, #184]	@ (800ff48 <BSP_LSM6DSM_GYRO_Init+0x130>)
 800fe8e:	601a      	str	r2, [r3, #0]
  GYRO_Data[ LSM6DSM_G_0 ].pExtData       = 0;
 800fe90:	4b2b      	ldr	r3, [pc, #172]	@ (800ff40 <BSP_LSM6DSM_GYRO_Init+0x128>)
 800fe92:	2200      	movs	r2, #0
 800fe94:	605a      	str	r2, [r3, #4]
  
  *handle = (void *)&GYRO_SensorHandle[ LSM6DSM_G_0 ];
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	4a28      	ldr	r2, [pc, #160]	@ (800ff3c <BSP_LSM6DSM_GYRO_Init+0x124>)
 800fe9a:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	681b      	ldr	r3, [r3, #0]
 800fea0:	4618      	mov	r0, r3
 800fea2:	f7fe fe3f 	bl	800eb24 <Sensor_IO_SPI_CS_Init>
  
  if(LSM6DSM_Combo_Data[0].isAccInitialized == 0)
 800fea6:	4b29      	ldr	r3, [pc, #164]	@ (800ff4c <BSP_LSM6DSM_GYRO_Init+0x134>)
 800fea8:	781b      	ldrb	r3, [r3, #0]
 800feaa:	2b00      	cmp	r3, #0
 800feac:	d10c      	bne.n	800fec8 <BSP_LSM6DSM_GYRO_Init+0xb0>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LSM6DSM_ACC_GYRO_CTRL3_C, &data, 1) )
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	6818      	ldr	r0, [r3, #0]
 800feb2:	f107 020b 	add.w	r2, r7, #11
 800feb6:	2301      	movs	r3, #1
 800feb8:	2112      	movs	r1, #18
 800feba:	f7fe fec9 	bl	800ec50 <Sensor_IO_Write>
 800febe:	4603      	mov	r3, r0
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	d001      	beq.n	800fec8 <BSP_LSM6DSM_GYRO_Init+0xb0>
    {
      return COMPONENT_ERROR;
 800fec4:	2301      	movs	r3, #1
 800fec6:	e034      	b.n	800ff32 <BSP_LSM6DSM_GYRO_Init+0x11a>
    }
  }
  
  driver = ( GYRO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	681b      	ldr	r3, [r3, #0]
 800fecc:	68db      	ldr	r3, [r3, #12]
 800fece:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 800fed0:	68fb      	ldr	r3, [r7, #12]
 800fed2:	681b      	ldr	r3, [r3, #0]
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d10b      	bne.n	800fef0 <BSP_LSM6DSM_GYRO_Init+0xd8>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	2214      	movs	r2, #20
 800fede:	2100      	movs	r1, #0
 800fee0:	4618      	mov	r0, r3
 800fee2:	f00a f814 	bl	8019f0e <memset>
    *handle = NULL;
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	2200      	movs	r2, #0
 800feea:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800feec:	2301      	movs	r3, #1
 800feee:	e020      	b.n	800ff32 <BSP_LSM6DSM_GYRO_Init+0x11a>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 800fef0:	68fb      	ldr	r3, [r7, #12]
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	687a      	ldr	r2, [r7, #4]
 800fef6:	6812      	ldr	r2, [r2, #0]
 800fef8:	4610      	mov	r0, r2
 800fefa:	4798      	blx	r3
 800fefc:	4603      	mov	r3, r0
 800fefe:	2b01      	cmp	r3, #1
 800ff00:	d10b      	bne.n	800ff1a <BSP_LSM6DSM_GYRO_Init+0x102>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	681b      	ldr	r3, [r3, #0]
 800ff06:	2214      	movs	r2, #20
 800ff08:	2100      	movs	r1, #0
 800ff0a:	4618      	mov	r0, r3
 800ff0c:	f009 ffff 	bl	8019f0e <memset>
    *handle = NULL;
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	2200      	movs	r2, #0
 800ff14:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800ff16:	2301      	movs	r3, #1
 800ff18:	e00b      	b.n	800ff32 <BSP_LSM6DSM_GYRO_Init+0x11a>
  }
  
  /* Disable I2C interface */
  if ( LSM6DSM_ACC_GYRO_W_I2C_DISABLE( *handle, LSM6DSM_ACC_GYRO_I2C_DISABLE_SPI_ONLY ) == MEMS_ERROR )
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	681b      	ldr	r3, [r3, #0]
 800ff1e:	2104      	movs	r1, #4
 800ff20:	4618      	mov	r0, r3
 800ff22:	f7fa fc5a 	bl	800a7da <LSM6DSM_ACC_GYRO_W_I2C_DISABLE>
 800ff26:	4603      	mov	r3, r0
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	d101      	bne.n	800ff30 <BSP_LSM6DSM_GYRO_Init+0x118>
  {
    return COMPONENT_ERROR;
 800ff2c:	2301      	movs	r3, #1
 800ff2e:	e000      	b.n	800ff32 <BSP_LSM6DSM_GYRO_Init+0x11a>
  }
  
  return COMPONENT_OK;
 800ff30:	2300      	movs	r3, #0
}
 800ff32:	4618      	mov	r0, r3
 800ff34:	3710      	adds	r7, #16
 800ff36:	46bd      	mov	sp, r7
 800ff38:	bd80      	pop	{r7, pc}
 800ff3a:	bf00      	nop
 800ff3c:	20002da4 	.word	0x20002da4
 800ff40:	20002db8 	.word	0x20002db8
 800ff44:	20000330 	.word	0x20000330
 800ff48:	20002dc0 	.word	0x20002dc0
 800ff4c:	20002bbc 	.word	0x20002bbc

0800ff50 <BSP_GYRO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Sensor_Enable( void *handle )
{
 800ff50:	b580      	push	{r7, lr}
 800ff52:	b084      	sub	sp, #16
 800ff54:	af00      	add	r7, sp, #0
 800ff56:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	60fb      	str	r3, [r7, #12]
  GYRO_Drv_t *driver = NULL;
 800ff5c:	2300      	movs	r3, #0
 800ff5e:	60bb      	str	r3, [r7, #8]
  
  if(ctx == NULL)
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	d101      	bne.n	800ff6a <BSP_GYRO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 800ff66:	2301      	movs	r3, #1
 800ff68:	e012      	b.n	800ff90 <BSP_GYRO_Sensor_Enable+0x40>
  }
  
  driver = ( GYRO_Drv_t * )ctx->pVTable;
 800ff6a:	68fb      	ldr	r3, [r7, #12]
 800ff6c:	68db      	ldr	r3, [r3, #12]
 800ff6e:	60bb      	str	r3, [r7, #8]
  
  if ( driver->Sensor_Enable == NULL )
 800ff70:	68bb      	ldr	r3, [r7, #8]
 800ff72:	689b      	ldr	r3, [r3, #8]
 800ff74:	2b00      	cmp	r3, #0
 800ff76:	d101      	bne.n	800ff7c <BSP_GYRO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 800ff78:	2301      	movs	r3, #1
 800ff7a:	e009      	b.n	800ff90 <BSP_GYRO_Sensor_Enable+0x40>
  }
  
  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 800ff7c:	68bb      	ldr	r3, [r7, #8]
 800ff7e:	689b      	ldr	r3, [r3, #8]
 800ff80:	68f8      	ldr	r0, [r7, #12]
 800ff82:	4798      	blx	r3
 800ff84:	4603      	mov	r3, r0
 800ff86:	2b01      	cmp	r3, #1
 800ff88:	d101      	bne.n	800ff8e <BSP_GYRO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 800ff8a:	2301      	movs	r3, #1
 800ff8c:	e000      	b.n	800ff90 <BSP_GYRO_Sensor_Enable+0x40>
  }
  
  return COMPONENT_OK;
 800ff8e:	2300      	movs	r3, #0
}
 800ff90:	4618      	mov	r0, r3
 800ff92:	3710      	adds	r7, #16
 800ff94:	46bd      	mov	sp, r7
 800ff96:	bd80      	pop	{r7, pc}

0800ff98 <BSP_HUMIDITY_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_HUMIDITY_Init( HUMIDITY_ID_t id, void **handle )
{
 800ff98:	b580      	push	{r7, lr}
 800ff9a:	b082      	sub	sp, #8
 800ff9c:	af00      	add	r7, sp, #0
 800ff9e:	4603      	mov	r3, r0
 800ffa0:	6039      	str	r1, [r7, #0]
 800ffa2:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 800ffa4:	683b      	ldr	r3, [r7, #0]
 800ffa6:	2200      	movs	r2, #0
 800ffa8:	601a      	str	r2, [r3, #0]
  
  switch(id)
 800ffaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d007      	beq.n	800ffc2 <BSP_HUMIDITY_Init+0x2a>
  {
    case HUMIDITY_SENSORS_AUTO:
    default:
    {
      if( BSP_HTS221_HUMIDITY_Init(handle)  == COMPONENT_ERROR )
 800ffb2:	6838      	ldr	r0, [r7, #0]
 800ffb4:	f000 f816 	bl	800ffe4 <BSP_HTS221_HUMIDITY_Init>
 800ffb8:	4603      	mov	r3, r0
 800ffba:	2b01      	cmp	r3, #1
 800ffbc:	d109      	bne.n	800ffd2 <BSP_HUMIDITY_Init+0x3a>
      {
        return COMPONENT_ERROR;
 800ffbe:	2301      	movs	r3, #1
 800ffc0:	e00b      	b.n	800ffda <BSP_HUMIDITY_Init+0x42>
      }
      break;
    }
    case HTS221_H_0:
    {
      if( BSP_HTS221_HUMIDITY_Init(handle)  == COMPONENT_ERROR )
 800ffc2:	6838      	ldr	r0, [r7, #0]
 800ffc4:	f000 f80e 	bl	800ffe4 <BSP_HTS221_HUMIDITY_Init>
 800ffc8:	4603      	mov	r3, r0
 800ffca:	2b01      	cmp	r3, #1
 800ffcc:	d103      	bne.n	800ffd6 <BSP_HUMIDITY_Init+0x3e>
      {
        return COMPONENT_ERROR;
 800ffce:	2301      	movs	r3, #1
 800ffd0:	e003      	b.n	800ffda <BSP_HUMIDITY_Init+0x42>
      break;
 800ffd2:	bf00      	nop
 800ffd4:	e000      	b.n	800ffd8 <BSP_HUMIDITY_Init+0x40>
      }
      break;
 800ffd6:	bf00      	nop
    }
  }
  
  return COMPONENT_OK;
 800ffd8:	2300      	movs	r3, #0
}
 800ffda:	4618      	mov	r0, r3
 800ffdc:	3708      	adds	r7, #8
 800ffde:	46bd      	mov	sp, r7
 800ffe0:	bd80      	pop	{r7, pc}
	...

0800ffe4 <BSP_HTS221_HUMIDITY_Init>:



static DrvStatusTypeDef BSP_HTS221_HUMIDITY_Init( void **handle )
{
 800ffe4:	b580      	push	{r7, lr}
 800ffe6:	b084      	sub	sp, #16
 800ffe8:	af00      	add	r7, sp, #0
 800ffea:	6078      	str	r0, [r7, #4]
  HUMIDITY_Drv_t *driver = NULL;
 800ffec:	2300      	movs	r3, #0
 800ffee:	60fb      	str	r3, [r7, #12]
  
  if(HUMIDITY_SensorHandle[ HTS221_H_0 ].isInitialized == 1)
 800fff0:	4b32      	ldr	r3, [pc, #200]	@ (80100bc <BSP_HTS221_HUMIDITY_Init+0xd8>)
 800fff2:	795b      	ldrb	r3, [r3, #5]
 800fff4:	2b01      	cmp	r3, #1
 800fff6:	d101      	bne.n	800fffc <BSP_HTS221_HUMIDITY_Init+0x18>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 800fff8:	2301      	movs	r3, #1
 800fffa:	e05a      	b.n	80100b2 <BSP_HTS221_HUMIDITY_Init+0xce>
  }
  
  if ( Sensor_IO_I2C_Init() == COMPONENT_ERROR )
 800fffc:	f7fe fc68 	bl	800e8d0 <Sensor_IO_I2C_Init>
 8010000:	4603      	mov	r3, r0
 8010002:	2b01      	cmp	r3, #1
 8010004:	d101      	bne.n	801000a <BSP_HTS221_HUMIDITY_Init+0x26>
  {
    return COMPONENT_ERROR;
 8010006:	2301      	movs	r3, #1
 8010008:	e053      	b.n	80100b2 <BSP_HTS221_HUMIDITY_Init+0xce>
  }
  
  /* Setup sensor handle. */
  HUMIDITY_SensorHandle[ HTS221_H_0 ].who_am_i      = HTS221_WHO_AM_I_VAL;
 801000a:	4b2c      	ldr	r3, [pc, #176]	@ (80100bc <BSP_HTS221_HUMIDITY_Init+0xd8>)
 801000c:	22bc      	movs	r2, #188	@ 0xbc
 801000e:	701a      	strb	r2, [r3, #0]
  HUMIDITY_SensorHandle[ HTS221_H_0 ].ifType        = 0; // I2C interface
 8010010:	4b2a      	ldr	r3, [pc, #168]	@ (80100bc <BSP_HTS221_HUMIDITY_Init+0xd8>)
 8010012:	2200      	movs	r2, #0
 8010014:	705a      	strb	r2, [r3, #1]
  HUMIDITY_SensorHandle[ HTS221_H_0 ].address       = HTS221_ADDRESS_DEFAULT;
 8010016:	4b29      	ldr	r3, [pc, #164]	@ (80100bc <BSP_HTS221_HUMIDITY_Init+0xd8>)
 8010018:	22be      	movs	r2, #190	@ 0xbe
 801001a:	709a      	strb	r2, [r3, #2]
  HUMIDITY_SensorHandle[ HTS221_H_0 ].instance      = HTS221_H_0;
 801001c:	4b27      	ldr	r3, [pc, #156]	@ (80100bc <BSP_HTS221_HUMIDITY_Init+0xd8>)
 801001e:	2200      	movs	r2, #0
 8010020:	711a      	strb	r2, [r3, #4]
  HUMIDITY_SensorHandle[ HTS221_H_0 ].isInitialized = 0;
 8010022:	4b26      	ldr	r3, [pc, #152]	@ (80100bc <BSP_HTS221_HUMIDITY_Init+0xd8>)
 8010024:	2200      	movs	r2, #0
 8010026:	715a      	strb	r2, [r3, #5]
  HUMIDITY_SensorHandle[ HTS221_H_0 ].isEnabled     = 0;
 8010028:	4b24      	ldr	r3, [pc, #144]	@ (80100bc <BSP_HTS221_HUMIDITY_Init+0xd8>)
 801002a:	2200      	movs	r2, #0
 801002c:	719a      	strb	r2, [r3, #6]
  HUMIDITY_SensorHandle[ HTS221_H_0 ].isCombo       = 1;
 801002e:	4b23      	ldr	r3, [pc, #140]	@ (80100bc <BSP_HTS221_HUMIDITY_Init+0xd8>)
 8010030:	2201      	movs	r2, #1
 8010032:	71da      	strb	r2, [r3, #7]
  HUMIDITY_SensorHandle[ HTS221_H_0 ].pData         = ( void * )&HUMIDITY_Data[ HTS221_H_0 ];
 8010034:	4b21      	ldr	r3, [pc, #132]	@ (80100bc <BSP_HTS221_HUMIDITY_Init+0xd8>)
 8010036:	4a22      	ldr	r2, [pc, #136]	@ (80100c0 <BSP_HTS221_HUMIDITY_Init+0xdc>)
 8010038:	609a      	str	r2, [r3, #8]
  HUMIDITY_SensorHandle[ HTS221_H_0 ].pVTable       = ( void * )&HTS221_H_Drv;
 801003a:	4b20      	ldr	r3, [pc, #128]	@ (80100bc <BSP_HTS221_HUMIDITY_Init+0xd8>)
 801003c:	4a21      	ldr	r2, [pc, #132]	@ (80100c4 <BSP_HTS221_HUMIDITY_Init+0xe0>)
 801003e:	60da      	str	r2, [r3, #12]
  HUMIDITY_SensorHandle[ HTS221_H_0 ].pExtVTable    = 0;
 8010040:	4b1e      	ldr	r3, [pc, #120]	@ (80100bc <BSP_HTS221_HUMIDITY_Init+0xd8>)
 8010042:	2200      	movs	r2, #0
 8010044:	611a      	str	r2, [r3, #16]
  
  HTS221_H_0_Data.comboData = &HTS221_Combo_Data[0];
 8010046:	4b20      	ldr	r3, [pc, #128]	@ (80100c8 <BSP_HTS221_HUMIDITY_Init+0xe4>)
 8010048:	4a20      	ldr	r2, [pc, #128]	@ (80100cc <BSP_HTS221_HUMIDITY_Init+0xe8>)
 801004a:	601a      	str	r2, [r3, #0]
  HUMIDITY_Data[ HTS221_H_0 ].pComponentData = ( void * )&HTS221_H_0_Data;
 801004c:	4b1c      	ldr	r3, [pc, #112]	@ (80100c0 <BSP_HTS221_HUMIDITY_Init+0xdc>)
 801004e:	4a1e      	ldr	r2, [pc, #120]	@ (80100c8 <BSP_HTS221_HUMIDITY_Init+0xe4>)
 8010050:	601a      	str	r2, [r3, #0]
  HUMIDITY_Data[ HTS221_H_0 ].pExtData       = 0;
 8010052:	4b1b      	ldr	r3, [pc, #108]	@ (80100c0 <BSP_HTS221_HUMIDITY_Init+0xdc>)
 8010054:	2200      	movs	r2, #0
 8010056:	605a      	str	r2, [r3, #4]
  
  *handle = (void *)&HUMIDITY_SensorHandle[ HTS221_H_0 ];
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	4a18      	ldr	r2, [pc, #96]	@ (80100bc <BSP_HTS221_HUMIDITY_Init+0xd8>)
 801005c:	601a      	str	r2, [r3, #0]
  
  driver = ( HUMIDITY_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	681b      	ldr	r3, [r3, #0]
 8010062:	68db      	ldr	r3, [r3, #12]
 8010064:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 8010066:	68fb      	ldr	r3, [r7, #12]
 8010068:	681b      	ldr	r3, [r3, #0]
 801006a:	2b00      	cmp	r3, #0
 801006c:	d10b      	bne.n	8010086 <BSP_HTS221_HUMIDITY_Init+0xa2>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	681b      	ldr	r3, [r3, #0]
 8010072:	2214      	movs	r2, #20
 8010074:	2100      	movs	r1, #0
 8010076:	4618      	mov	r0, r3
 8010078:	f009 ff49 	bl	8019f0e <memset>
    *handle = NULL;
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	2200      	movs	r2, #0
 8010080:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8010082:	2301      	movs	r3, #1
 8010084:	e015      	b.n	80100b2 <BSP_HTS221_HUMIDITY_Init+0xce>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8010086:	68fb      	ldr	r3, [r7, #12]
 8010088:	681b      	ldr	r3, [r3, #0]
 801008a:	687a      	ldr	r2, [r7, #4]
 801008c:	6812      	ldr	r2, [r2, #0]
 801008e:	4610      	mov	r0, r2
 8010090:	4798      	blx	r3
 8010092:	4603      	mov	r3, r0
 8010094:	2b01      	cmp	r3, #1
 8010096:	d10b      	bne.n	80100b0 <BSP_HTS221_HUMIDITY_Init+0xcc>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	681b      	ldr	r3, [r3, #0]
 801009c:	2214      	movs	r2, #20
 801009e:	2100      	movs	r1, #0
 80100a0:	4618      	mov	r0, r3
 80100a2:	f009 ff34 	bl	8019f0e <memset>
    *handle = NULL;
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	2200      	movs	r2, #0
 80100aa:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 80100ac:	2301      	movs	r3, #1
 80100ae:	e000      	b.n	80100b2 <BSP_HTS221_HUMIDITY_Init+0xce>
  }
  
  return COMPONENT_OK;
 80100b0:	2300      	movs	r3, #0
}
 80100b2:	4618      	mov	r0, r3
 80100b4:	3710      	adds	r7, #16
 80100b6:	46bd      	mov	sp, r7
 80100b8:	bd80      	pop	{r7, pc}
 80100ba:	bf00      	nop
 80100bc:	20002dc8 	.word	0x20002dc8
 80100c0:	20002ddc 	.word	0x20002ddc
 80100c4:	2000006c 	.word	0x2000006c
 80100c8:	20002de4 	.word	0x20002de4
 80100cc:	20002bac 	.word	0x20002bac

080100d0 <BSP_HUMIDITY_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_HUMIDITY_Sensor_Enable( void *handle )
{
 80100d0:	b580      	push	{r7, lr}
 80100d2:	b084      	sub	sp, #16
 80100d4:	af00      	add	r7, sp, #0
 80100d6:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	60fb      	str	r3, [r7, #12]
  HUMIDITY_Drv_t *driver = NULL;
 80100dc:	2300      	movs	r3, #0
 80100de:	60bb      	str	r3, [r7, #8]
  
  if(ctx == NULL)
 80100e0:	68fb      	ldr	r3, [r7, #12]
 80100e2:	2b00      	cmp	r3, #0
 80100e4:	d101      	bne.n	80100ea <BSP_HUMIDITY_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 80100e6:	2301      	movs	r3, #1
 80100e8:	e012      	b.n	8010110 <BSP_HUMIDITY_Sensor_Enable+0x40>
  }
  
  driver = ( HUMIDITY_Drv_t * )ctx->pVTable;
 80100ea:	68fb      	ldr	r3, [r7, #12]
 80100ec:	68db      	ldr	r3, [r3, #12]
 80100ee:	60bb      	str	r3, [r7, #8]
  
  if ( driver->Sensor_Enable == NULL )
 80100f0:	68bb      	ldr	r3, [r7, #8]
 80100f2:	689b      	ldr	r3, [r3, #8]
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d101      	bne.n	80100fc <BSP_HUMIDITY_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 80100f8:	2301      	movs	r3, #1
 80100fa:	e009      	b.n	8010110 <BSP_HUMIDITY_Sensor_Enable+0x40>
  }
  
  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 80100fc:	68bb      	ldr	r3, [r7, #8]
 80100fe:	689b      	ldr	r3, [r3, #8]
 8010100:	68f8      	ldr	r0, [r7, #12]
 8010102:	4798      	blx	r3
 8010104:	4603      	mov	r3, r0
 8010106:	2b01      	cmp	r3, #1
 8010108:	d101      	bne.n	801010e <BSP_HUMIDITY_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 801010a:	2301      	movs	r3, #1
 801010c:	e000      	b.n	8010110 <BSP_HUMIDITY_Sensor_Enable+0x40>
  }
  
  return COMPONENT_OK;
 801010e:	2300      	movs	r3, #0
}
 8010110:	4618      	mov	r0, r3
 8010112:	3710      	adds	r7, #16
 8010114:	46bd      	mov	sp, r7
 8010116:	bd80      	pop	{r7, pc}

08010118 <BSP_MAGNETO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Init( MAGNETO_ID_t id, void **handle )
{
 8010118:	b580      	push	{r7, lr}
 801011a:	b082      	sub	sp, #8
 801011c:	af00      	add	r7, sp, #0
 801011e:	4603      	mov	r3, r0
 8010120:	6039      	str	r1, [r7, #0]
 8010122:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 8010124:	683b      	ldr	r3, [r7, #0]
 8010126:	2200      	movs	r2, #0
 8010128:	601a      	str	r2, [r3, #0]
  
  switch(id)
 801012a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801012e:	2b00      	cmp	r3, #0
 8010130:	d007      	beq.n	8010142 <BSP_MAGNETO_Init+0x2a>
  {
    case MAGNETO_SENSORS_AUTO:
    default:
    {
      if( BSP_LSM303AGR_MAGNETO_Init(handle)  == COMPONENT_ERROR )
 8010132:	6838      	ldr	r0, [r7, #0]
 8010134:	f000 f816 	bl	8010164 <BSP_LSM303AGR_MAGNETO_Init>
 8010138:	4603      	mov	r3, r0
 801013a:	2b01      	cmp	r3, #1
 801013c:	d109      	bne.n	8010152 <BSP_MAGNETO_Init+0x3a>
      {
        return COMPONENT_ERROR;
 801013e:	2301      	movs	r3, #1
 8010140:	e00b      	b.n	801015a <BSP_MAGNETO_Init+0x42>
      }
      break;
    }
    case LSM303AGR_M_0:
    {
      if( BSP_LSM303AGR_MAGNETO_Init(handle)  == COMPONENT_ERROR )
 8010142:	6838      	ldr	r0, [r7, #0]
 8010144:	f000 f80e 	bl	8010164 <BSP_LSM303AGR_MAGNETO_Init>
 8010148:	4603      	mov	r3, r0
 801014a:	2b01      	cmp	r3, #1
 801014c:	d103      	bne.n	8010156 <BSP_MAGNETO_Init+0x3e>
      {
        return COMPONENT_ERROR;
 801014e:	2301      	movs	r3, #1
 8010150:	e003      	b.n	801015a <BSP_MAGNETO_Init+0x42>
      break;
 8010152:	bf00      	nop
 8010154:	e000      	b.n	8010158 <BSP_MAGNETO_Init+0x40>
      }
      break;
 8010156:	bf00      	nop
    }
  }
  
  return COMPONENT_OK;
 8010158:	2300      	movs	r3, #0
}
 801015a:	4618      	mov	r0, r3
 801015c:	3708      	adds	r7, #8
 801015e:	46bd      	mov	sp, r7
 8010160:	bd80      	pop	{r7, pc}
	...

08010164 <BSP_LSM303AGR_MAGNETO_Init>:


static DrvStatusTypeDef BSP_LSM303AGR_MAGNETO_Init( void **handle )
{
 8010164:	b580      	push	{r7, lr}
 8010166:	b084      	sub	sp, #16
 8010168:	af00      	add	r7, sp, #0
 801016a:	6078      	str	r0, [r7, #4]
  MAGNETO_Drv_t *driver = NULL;
 801016c:	2300      	movs	r3, #0
 801016e:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x01;
 8010170:	2301      	movs	r3, #1
 8010172:	72fb      	strb	r3, [r7, #11]
  
  if(MAGNETO_SensorHandle[ LSM303AGR_M_0 ].isInitialized == 1)
 8010174:	4b44      	ldr	r3, [pc, #272]	@ (8010288 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 8010176:	795b      	ldrb	r3, [r3, #5]
 8010178:	2b01      	cmp	r3, #1
 801017a:	d101      	bne.n	8010180 <BSP_LSM303AGR_MAGNETO_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 801017c:	2301      	movs	r3, #1
 801017e:	e07e      	b.n	801027e <BSP_LSM303AGR_MAGNETO_Init+0x11a>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 8010180:	f7fe fbb2 	bl	800e8e8 <Sensor_IO_SPI_Init>
 8010184:	4603      	mov	r3, r0
 8010186:	2b01      	cmp	r3, #1
 8010188:	d101      	bne.n	801018e <BSP_LSM303AGR_MAGNETO_Init+0x2a>
  {
    return COMPONENT_ERROR;
 801018a:	2301      	movs	r3, #1
 801018c:	e077      	b.n	801027e <BSP_LSM303AGR_MAGNETO_Init+0x11a>
  }
  
  /* Setup sensor handle. */
  MAGNETO_SensorHandle[ LSM303AGR_M_0 ].who_am_i      = LSM303AGR_MAG_WHO_AM_I;
 801018e:	4b3e      	ldr	r3, [pc, #248]	@ (8010288 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 8010190:	2240      	movs	r2, #64	@ 0x40
 8010192:	701a      	strb	r2, [r3, #0]
  MAGNETO_SensorHandle[ LSM303AGR_M_0 ].ifType        = 1; // SPI interface
 8010194:	4b3c      	ldr	r3, [pc, #240]	@ (8010288 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 8010196:	2201      	movs	r2, #1
 8010198:	705a      	strb	r2, [r3, #1]
  MAGNETO_SensorHandle[ LSM303AGR_M_0 ].address       = LSM303AGR_MAG_I2C_ADDRESS;
 801019a:	4b3b      	ldr	r3, [pc, #236]	@ (8010288 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 801019c:	223c      	movs	r2, #60	@ 0x3c
 801019e:	709a      	strb	r2, [r3, #2]
  MAGNETO_SensorHandle[ LSM303AGR_M_0 ].spiDevice     = LSM303AGR_M;
 80101a0:	4b39      	ldr	r3, [pc, #228]	@ (8010288 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 80101a2:	2202      	movs	r2, #2
 80101a4:	70da      	strb	r2, [r3, #3]
  MAGNETO_SensorHandle[ LSM303AGR_M_0 ].instance      = LSM303AGR_M_0;
 80101a6:	4b38      	ldr	r3, [pc, #224]	@ (8010288 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 80101a8:	2200      	movs	r2, #0
 80101aa:	711a      	strb	r2, [r3, #4]
  MAGNETO_SensorHandle[ LSM303AGR_M_0 ].isInitialized = 0;
 80101ac:	4b36      	ldr	r3, [pc, #216]	@ (8010288 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 80101ae:	2200      	movs	r2, #0
 80101b0:	715a      	strb	r2, [r3, #5]
  MAGNETO_SensorHandle[ LSM303AGR_M_0 ].isEnabled     = 0;
 80101b2:	4b35      	ldr	r3, [pc, #212]	@ (8010288 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 80101b4:	2200      	movs	r2, #0
 80101b6:	719a      	strb	r2, [r3, #6]
  MAGNETO_SensorHandle[ LSM303AGR_M_0 ].isCombo       = 0;
 80101b8:	4b33      	ldr	r3, [pc, #204]	@ (8010288 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 80101ba:	2200      	movs	r2, #0
 80101bc:	71da      	strb	r2, [r3, #7]
  MAGNETO_SensorHandle[ LSM303AGR_M_0 ].pData         = ( void * )&MAGNETO_Data[ LSM303AGR_M_0 ];
 80101be:	4b32      	ldr	r3, [pc, #200]	@ (8010288 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 80101c0:	4a32      	ldr	r2, [pc, #200]	@ (801028c <BSP_LSM303AGR_MAGNETO_Init+0x128>)
 80101c2:	609a      	str	r2, [r3, #8]
  MAGNETO_SensorHandle[ LSM303AGR_M_0 ].pVTable       = ( void * )&LSM303AGR_M_Drv;
 80101c4:	4b30      	ldr	r3, [pc, #192]	@ (8010288 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 80101c6:	4a32      	ldr	r2, [pc, #200]	@ (8010290 <BSP_LSM303AGR_MAGNETO_Init+0x12c>)
 80101c8:	60da      	str	r2, [r3, #12]
  MAGNETO_SensorHandle[ LSM303AGR_M_0 ].pExtVTable    = 0;
 80101ca:	4b2f      	ldr	r3, [pc, #188]	@ (8010288 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 80101cc:	2200      	movs	r2, #0
 80101ce:	611a      	str	r2, [r3, #16]

  LSM303AGR_M_0_Data.comboData = &LSM303AGR_Combo_Data[0];  
 80101d0:	4b30      	ldr	r3, [pc, #192]	@ (8010294 <BSP_LSM303AGR_MAGNETO_Init+0x130>)
 80101d2:	4a31      	ldr	r2, [pc, #196]	@ (8010298 <BSP_LSM303AGR_MAGNETO_Init+0x134>)
 80101d4:	601a      	str	r2, [r3, #0]
  MAGNETO_Data[ LSM303AGR_M_0 ].pComponentData = ( void * )&LSM303AGR_M_0_Data;
 80101d6:	4b2d      	ldr	r3, [pc, #180]	@ (801028c <BSP_LSM303AGR_MAGNETO_Init+0x128>)
 80101d8:	4a2e      	ldr	r2, [pc, #184]	@ (8010294 <BSP_LSM303AGR_MAGNETO_Init+0x130>)
 80101da:	601a      	str	r2, [r3, #0]
  MAGNETO_Data[ LSM303AGR_M_0 ].pExtData       = 0;
 80101dc:	4b2b      	ldr	r3, [pc, #172]	@ (801028c <BSP_LSM303AGR_MAGNETO_Init+0x128>)
 80101de:	2200      	movs	r2, #0
 80101e0:	605a      	str	r2, [r3, #4]
  
  *handle = (void *)&MAGNETO_SensorHandle[ LSM303AGR_M_0 ];
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	4a28      	ldr	r2, [pc, #160]	@ (8010288 <BSP_LSM303AGR_MAGNETO_Init+0x124>)
 80101e6:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	681b      	ldr	r3, [r3, #0]
 80101ec:	4618      	mov	r0, r3
 80101ee:	f7fe fc99 	bl	800eb24 <Sensor_IO_SPI_CS_Init>
  
  if(LSM303AGR_Combo_Data[0].isAccInitialized == 0)
 80101f2:	4b29      	ldr	r3, [pc, #164]	@ (8010298 <BSP_LSM303AGR_MAGNETO_Init+0x134>)
 80101f4:	781b      	ldrb	r3, [r3, #0]
 80101f6:	2b00      	cmp	r3, #0
 80101f8:	d10c      	bne.n	8010214 <BSP_LSM303AGR_MAGNETO_Init+0xb0>
  {  
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, 0X23, &data, 1) )
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	6818      	ldr	r0, [r3, #0]
 80101fe:	f107 020b 	add.w	r2, r7, #11
 8010202:	2301      	movs	r3, #1
 8010204:	2123      	movs	r1, #35	@ 0x23
 8010206:	f7fe fd23 	bl	800ec50 <Sensor_IO_Write>
 801020a:	4603      	mov	r3, r0
 801020c:	2b00      	cmp	r3, #0
 801020e:	d001      	beq.n	8010214 <BSP_LSM303AGR_MAGNETO_Init+0xb0>
    {
      return COMPONENT_ERROR;
 8010210:	2301      	movs	r3, #1
 8010212:	e034      	b.n	801027e <BSP_LSM303AGR_MAGNETO_Init+0x11a>
    }
  }
  
  driver = ( MAGNETO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	681b      	ldr	r3, [r3, #0]
 8010218:	68db      	ldr	r3, [r3, #12]
 801021a:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 801021c:	68fb      	ldr	r3, [r7, #12]
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	2b00      	cmp	r3, #0
 8010222:	d10b      	bne.n	801023c <BSP_LSM303AGR_MAGNETO_Init+0xd8>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	681b      	ldr	r3, [r3, #0]
 8010228:	2214      	movs	r2, #20
 801022a:	2100      	movs	r1, #0
 801022c:	4618      	mov	r0, r3
 801022e:	f009 fe6e 	bl	8019f0e <memset>
    *handle = NULL;
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	2200      	movs	r2, #0
 8010236:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8010238:	2301      	movs	r3, #1
 801023a:	e020      	b.n	801027e <BSP_LSM303AGR_MAGNETO_Init+0x11a>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 801023c:	68fb      	ldr	r3, [r7, #12]
 801023e:	681b      	ldr	r3, [r3, #0]
 8010240:	687a      	ldr	r2, [r7, #4]
 8010242:	6812      	ldr	r2, [r2, #0]
 8010244:	4610      	mov	r0, r2
 8010246:	4798      	blx	r3
 8010248:	4603      	mov	r3, r0
 801024a:	2b01      	cmp	r3, #1
 801024c:	d10b      	bne.n	8010266 <BSP_LSM303AGR_MAGNETO_Init+0x102>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	681b      	ldr	r3, [r3, #0]
 8010252:	2214      	movs	r2, #20
 8010254:	2100      	movs	r1, #0
 8010256:	4618      	mov	r0, r3
 8010258:	f009 fe59 	bl	8019f0e <memset>
    *handle = NULL;
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	2200      	movs	r2, #0
 8010260:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8010262:	2301      	movs	r3, #1
 8010264:	e00b      	b.n	801027e <BSP_LSM303AGR_MAGNETO_Init+0x11a>
  }

  /* Disable I2C interface */
  if ( LSM303AGR_MAG_W_I2C_DIS( *handle, LSM303AGR_MAG_I2C_DISABLED ) == MEMS_ERROR )
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	681b      	ldr	r3, [r3, #0]
 801026a:	2120      	movs	r1, #32
 801026c:	4618      	mov	r0, r3
 801026e:	f7f9 fd11 	bl	8009c94 <LSM303AGR_MAG_W_I2C_DIS>
 8010272:	4603      	mov	r3, r0
 8010274:	2b00      	cmp	r3, #0
 8010276:	d101      	bne.n	801027c <BSP_LSM303AGR_MAGNETO_Init+0x118>
  {
    return COMPONENT_ERROR;
 8010278:	2301      	movs	r3, #1
 801027a:	e000      	b.n	801027e <BSP_LSM303AGR_MAGNETO_Init+0x11a>
  }
  
  return COMPONENT_OK;
 801027c:	2300      	movs	r3, #0
}
 801027e:	4618      	mov	r0, r3
 8010280:	3710      	adds	r7, #16
 8010282:	46bd      	mov	sp, r7
 8010284:	bd80      	pop	{r7, pc}
 8010286:	bf00      	nop
 8010288:	20002de8 	.word	0x20002de8
 801028c:	20002dfc 	.word	0x20002dfc
 8010290:	20000204 	.word	0x20000204
 8010294:	20002e04 	.word	0x20002e04
 8010298:	20002bb8 	.word	0x20002bb8

0801029c <BSP_MAGNETO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Sensor_Enable( void *handle )
{
 801029c:	b580      	push	{r7, lr}
 801029e:	b084      	sub	sp, #16
 80102a0:	af00      	add	r7, sp, #0
 80102a2:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	60fb      	str	r3, [r7, #12]
  MAGNETO_Drv_t *driver = NULL;
 80102a8:	2300      	movs	r3, #0
 80102aa:	60bb      	str	r3, [r7, #8]
  
  if(ctx == NULL)
 80102ac:	68fb      	ldr	r3, [r7, #12]
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d101      	bne.n	80102b6 <BSP_MAGNETO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 80102b2:	2301      	movs	r3, #1
 80102b4:	e012      	b.n	80102dc <BSP_MAGNETO_Sensor_Enable+0x40>
  }
  
  driver = ( MAGNETO_Drv_t * )ctx->pVTable;
 80102b6:	68fb      	ldr	r3, [r7, #12]
 80102b8:	68db      	ldr	r3, [r3, #12]
 80102ba:	60bb      	str	r3, [r7, #8]
  
  if ( driver->Sensor_Enable == NULL )
 80102bc:	68bb      	ldr	r3, [r7, #8]
 80102be:	689b      	ldr	r3, [r3, #8]
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d101      	bne.n	80102c8 <BSP_MAGNETO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 80102c4:	2301      	movs	r3, #1
 80102c6:	e009      	b.n	80102dc <BSP_MAGNETO_Sensor_Enable+0x40>
  }
  
  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 80102c8:	68bb      	ldr	r3, [r7, #8]
 80102ca:	689b      	ldr	r3, [r3, #8]
 80102cc:	68f8      	ldr	r0, [r7, #12]
 80102ce:	4798      	blx	r3
 80102d0:	4603      	mov	r3, r0
 80102d2:	2b01      	cmp	r3, #1
 80102d4:	d101      	bne.n	80102da <BSP_MAGNETO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 80102d6:	2301      	movs	r3, #1
 80102d8:	e000      	b.n	80102dc <BSP_MAGNETO_Sensor_Enable+0x40>
  }
  
  return COMPONENT_OK;
 80102da:	2300      	movs	r3, #0
}
 80102dc:	4618      	mov	r0, r3
 80102de:	3710      	adds	r7, #16
 80102e0:	46bd      	mov	sp, r7
 80102e2:	bd80      	pop	{r7, pc}

080102e4 <BSP_PRESSURE_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_Init( PRESSURE_ID_t id, void **handle )
{
 80102e4:	b580      	push	{r7, lr}
 80102e6:	b082      	sub	sp, #8
 80102e8:	af00      	add	r7, sp, #0
 80102ea:	4603      	mov	r3, r0
 80102ec:	6039      	str	r1, [r7, #0]
 80102ee:	71fb      	strb	r3, [r7, #7]
  *handle = NULL;
 80102f0:	683b      	ldr	r3, [r7, #0]
 80102f2:	2200      	movs	r2, #0
 80102f4:	601a      	str	r2, [r3, #0]
  
  switch(id)
 80102f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80102fa:	2b00      	cmp	r3, #0
 80102fc:	d007      	beq.n	801030e <BSP_PRESSURE_Init+0x2a>
  {
    case PRESSURE_SENSORS_AUTO:
    default:
    {
      if( BSP_LPS22HB_PRESSURE_Init(handle) == COMPONENT_ERROR )
 80102fe:	6838      	ldr	r0, [r7, #0]
 8010300:	f000 f816 	bl	8010330 <BSP_LPS22HB_PRESSURE_Init>
 8010304:	4603      	mov	r3, r0
 8010306:	2b01      	cmp	r3, #1
 8010308:	d109      	bne.n	801031e <BSP_PRESSURE_Init+0x3a>
      {
        return COMPONENT_ERROR;
 801030a:	2301      	movs	r3, #1
 801030c:	e00b      	b.n	8010326 <BSP_PRESSURE_Init+0x42>
      }
      break;
    }
    case LPS22HB_P_0:
    {
      if( BSP_LPS22HB_PRESSURE_Init(handle) == COMPONENT_ERROR )
 801030e:	6838      	ldr	r0, [r7, #0]
 8010310:	f000 f80e 	bl	8010330 <BSP_LPS22HB_PRESSURE_Init>
 8010314:	4603      	mov	r3, r0
 8010316:	2b01      	cmp	r3, #1
 8010318:	d103      	bne.n	8010322 <BSP_PRESSURE_Init+0x3e>
      {
        return COMPONENT_ERROR;
 801031a:	2301      	movs	r3, #1
 801031c:	e003      	b.n	8010326 <BSP_PRESSURE_Init+0x42>
      break;
 801031e:	bf00      	nop
 8010320:	e000      	b.n	8010324 <BSP_PRESSURE_Init+0x40>
      }
      break;
 8010322:	bf00      	nop
    }
  }
  
  return COMPONENT_OK;
 8010324:	2300      	movs	r3, #0
}
 8010326:	4618      	mov	r0, r3
 8010328:	3708      	adds	r7, #8
 801032a:	46bd      	mov	sp, r7
 801032c:	bd80      	pop	{r7, pc}
	...

08010330 <BSP_LPS22HB_PRESSURE_Init>:

static DrvStatusTypeDef BSP_LPS22HB_PRESSURE_Init( void **handle )
{
 8010330:	b580      	push	{r7, lr}
 8010332:	b084      	sub	sp, #16
 8010334:	af00      	add	r7, sp, #0
 8010336:	6078      	str	r0, [r7, #4]
  PRESSURE_Drv_t *driver = NULL;
 8010338:	2300      	movs	r3, #0
 801033a:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x01;
 801033c:	2301      	movs	r3, #1
 801033e:	72fb      	strb	r3, [r7, #11]
  
  if(PRESSURE_SensorHandle[ LPS22HB_P_0 ].isInitialized == 1)
 8010340:	4b52      	ldr	r3, [pc, #328]	@ (801048c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8010342:	795b      	ldrb	r3, [r3, #5]
 8010344:	2b01      	cmp	r3, #1
 8010346:	d101      	bne.n	801034c <BSP_LPS22HB_PRESSURE_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8010348:	2301      	movs	r3, #1
 801034a:	e09b      	b.n	8010484 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 801034c:	f7fe facc 	bl	800e8e8 <Sensor_IO_SPI_Init>
 8010350:	4603      	mov	r3, r0
 8010352:	2b01      	cmp	r3, #1
 8010354:	d101      	bne.n	801035a <BSP_LPS22HB_PRESSURE_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8010356:	2301      	movs	r3, #1
 8010358:	e094      	b.n	8010484 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  /* Setup sensor handle. */
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].who_am_i      = LPS22HB_WHO_AM_I_VAL;
 801035a:	4b4c      	ldr	r3, [pc, #304]	@ (801048c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 801035c:	22b1      	movs	r2, #177	@ 0xb1
 801035e:	701a      	strb	r2, [r3, #0]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].ifType        = 1; // SPI interface
 8010360:	4b4a      	ldr	r3, [pc, #296]	@ (801048c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8010362:	2201      	movs	r2, #1
 8010364:	705a      	strb	r2, [r3, #1]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].address       = LPS22HB_ADDRESS_HIGH;
 8010366:	4b49      	ldr	r3, [pc, #292]	@ (801048c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8010368:	22ba      	movs	r2, #186	@ 0xba
 801036a:	709a      	strb	r2, [r3, #2]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].spiDevice     = LPS22HB;
 801036c:	4b47      	ldr	r3, [pc, #284]	@ (801048c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 801036e:	2203      	movs	r2, #3
 8010370:	70da      	strb	r2, [r3, #3]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].instance      = LPS22HB_P_0;
 8010372:	4b46      	ldr	r3, [pc, #280]	@ (801048c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8010374:	2200      	movs	r2, #0
 8010376:	711a      	strb	r2, [r3, #4]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isInitialized = 0;
 8010378:	4b44      	ldr	r3, [pc, #272]	@ (801048c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 801037a:	2200      	movs	r2, #0
 801037c:	715a      	strb	r2, [r3, #5]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isEnabled     = 0;
 801037e:	4b43      	ldr	r3, [pc, #268]	@ (801048c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8010380:	2200      	movs	r2, #0
 8010382:	719a      	strb	r2, [r3, #6]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isCombo       = 1;
 8010384:	4b41      	ldr	r3, [pc, #260]	@ (801048c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8010386:	2201      	movs	r2, #1
 8010388:	71da      	strb	r2, [r3, #7]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pData         = ( void * )&PRESSURE_Data[ LPS22HB_P_0 ];
 801038a:	4b40      	ldr	r3, [pc, #256]	@ (801048c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 801038c:	4a40      	ldr	r2, [pc, #256]	@ (8010490 <BSP_LPS22HB_PRESSURE_Init+0x160>)
 801038e:	609a      	str	r2, [r3, #8]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pVTable       = ( void * )&LPS22HB_P_Drv;
 8010390:	4b3e      	ldr	r3, [pc, #248]	@ (801048c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8010392:	4a40      	ldr	r2, [pc, #256]	@ (8010494 <BSP_LPS22HB_PRESSURE_Init+0x164>)
 8010394:	60da      	str	r2, [r3, #12]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pExtVTable    = 0;
 8010396:	4b3d      	ldr	r3, [pc, #244]	@ (801048c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8010398:	2200      	movs	r2, #0
 801039a:	611a      	str	r2, [r3, #16]
      
  LPS22HB_P_0_Data.comboData = &LPS22HB_Combo_Data[0];
 801039c:	4b3e      	ldr	r3, [pc, #248]	@ (8010498 <BSP_LPS22HB_PRESSURE_Init+0x168>)
 801039e:	4a3f      	ldr	r2, [pc, #252]	@ (801049c <BSP_LPS22HB_PRESSURE_Init+0x16c>)
 80103a0:	601a      	str	r2, [r3, #0]
  PRESSURE_Data[ LPS22HB_P_0 ].pComponentData = ( void * )&LPS22HB_P_0_Data;
 80103a2:	4b3b      	ldr	r3, [pc, #236]	@ (8010490 <BSP_LPS22HB_PRESSURE_Init+0x160>)
 80103a4:	4a3c      	ldr	r2, [pc, #240]	@ (8010498 <BSP_LPS22HB_PRESSURE_Init+0x168>)
 80103a6:	601a      	str	r2, [r3, #0]
  PRESSURE_Data[ LPS22HB_P_0 ].pExtData       = 0;
 80103a8:	4b39      	ldr	r3, [pc, #228]	@ (8010490 <BSP_LPS22HB_PRESSURE_Init+0x160>)
 80103aa:	2200      	movs	r2, #0
 80103ac:	605a      	str	r2, [r3, #4]
      
  *handle = (void *)&PRESSURE_SensorHandle[ LPS22HB_P_0 ];
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	4a36      	ldr	r2, [pc, #216]	@ (801048c <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 80103b2:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	681b      	ldr	r3, [r3, #0]
 80103b8:	4618      	mov	r0, r3
 80103ba:	f7fe fbb3 	bl	800eb24 <Sensor_IO_SPI_CS_Init>
  
  if(LPS22HB_Combo_Data[0].isTempInitialized == 0)
 80103be:	4b37      	ldr	r3, [pc, #220]	@ (801049c <BSP_LPS22HB_PRESSURE_Init+0x16c>)
 80103c0:	785b      	ldrb	r3, [r3, #1]
 80103c2:	2b00      	cmp	r3, #0
 80103c4:	d129      	bne.n	801041a <BSP_LPS22HB_PRESSURE_Init+0xea>
  {
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	6818      	ldr	r0, [r3, #0]
 80103ca:	f107 020b 	add.w	r2, r7, #11
 80103ce:	2301      	movs	r3, #1
 80103d0:	2110      	movs	r1, #16
 80103d2:	f7fe fc3d 	bl	800ec50 <Sensor_IO_Write>
 80103d6:	4603      	mov	r3, r0
 80103d8:	2b00      	cmp	r3, #0
 80103da:	d001      	beq.n	80103e0 <BSP_LPS22HB_PRESSURE_Init+0xb0>
    {
      return COMPONENT_ERROR;
 80103dc:	2301      	movs	r3, #1
 80103de:	e051      	b.n	8010484 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
    
    if(LPS22HB_SwResetAndMemoryBoot(*handle))
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	681b      	ldr	r3, [r3, #0]
 80103e4:	4618      	mov	r0, r3
 80103e6:	f7f6 ff34 	bl	8007252 <LPS22HB_SwResetAndMemoryBoot>
 80103ea:	4603      	mov	r3, r0
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d001      	beq.n	80103f4 <BSP_LPS22HB_PRESSURE_Init+0xc4>
    {
      return COMPONENT_ERROR;
 80103f0:	2301      	movs	r3, #1
 80103f2:	e047      	b.n	8010484 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
    
    HAL_Delay(1000);
 80103f4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80103f8:	f000 fed0 	bl	801119c <HAL_Delay>
    
    data = 0x01;
 80103fc:	2301      	movs	r3, #1
 80103fe:	72fb      	strb	r3, [r7, #11]
    
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	6818      	ldr	r0, [r3, #0]
 8010404:	f107 020b 	add.w	r2, r7, #11
 8010408:	2301      	movs	r3, #1
 801040a:	2110      	movs	r1, #16
 801040c:	f7fe fc20 	bl	800ec50 <Sensor_IO_Write>
 8010410:	4603      	mov	r3, r0
 8010412:	2b00      	cmp	r3, #0
 8010414:	d001      	beq.n	801041a <BSP_LPS22HB_PRESSURE_Init+0xea>
    {
      return COMPONENT_ERROR;
 8010416:	2301      	movs	r3, #1
 8010418:	e034      	b.n	8010484 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
  }
  
  driver = ( PRESSURE_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	681b      	ldr	r3, [r3, #0]
 801041e:	68db      	ldr	r3, [r3, #12]
 8010420:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 8010422:	68fb      	ldr	r3, [r7, #12]
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	2b00      	cmp	r3, #0
 8010428:	d10b      	bne.n	8010442 <BSP_LPS22HB_PRESSURE_Init+0x112>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	681b      	ldr	r3, [r3, #0]
 801042e:	2214      	movs	r2, #20
 8010430:	2100      	movs	r1, #0
 8010432:	4618      	mov	r0, r3
 8010434:	f009 fd6b 	bl	8019f0e <memset>
    *handle = NULL;
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	2200      	movs	r2, #0
 801043c:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 801043e:	2301      	movs	r3, #1
 8010440:	e020      	b.n	8010484 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8010442:	68fb      	ldr	r3, [r7, #12]
 8010444:	681b      	ldr	r3, [r3, #0]
 8010446:	687a      	ldr	r2, [r7, #4]
 8010448:	6812      	ldr	r2, [r2, #0]
 801044a:	4610      	mov	r0, r2
 801044c:	4798      	blx	r3
 801044e:	4603      	mov	r3, r0
 8010450:	2b01      	cmp	r3, #1
 8010452:	d10b      	bne.n	801046c <BSP_LPS22HB_PRESSURE_Init+0x13c>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	681b      	ldr	r3, [r3, #0]
 8010458:	2214      	movs	r2, #20
 801045a:	2100      	movs	r1, #0
 801045c:	4618      	mov	r0, r3
 801045e:	f009 fd56 	bl	8019f0e <memset>
    *handle = NULL;
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	2200      	movs	r2, #0
 8010466:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8010468:	2301      	movs	r3, #1
 801046a:	e00b      	b.n	8010484 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  /* Disable I2C interface */
  if ( LPS22HB_Set_I2C( *handle, LPS22HB_DISABLE ) == LPS22HB_ERROR )
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	681b      	ldr	r3, [r3, #0]
 8010470:	2100      	movs	r1, #0
 8010472:	4618      	mov	r0, r3
 8010474:	f7f6 ffa9 	bl	80073ca <LPS22HB_Set_I2C>
 8010478:	4603      	mov	r3, r0
 801047a:	2b01      	cmp	r3, #1
 801047c:	d101      	bne.n	8010482 <BSP_LPS22HB_PRESSURE_Init+0x152>
  {
    return COMPONENT_ERROR;
 801047e:	2301      	movs	r3, #1
 8010480:	e000      	b.n	8010484 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }

  return COMPONENT_OK;
 8010482:	2300      	movs	r3, #0
}
 8010484:	4618      	mov	r0, r3
 8010486:	3710      	adds	r7, #16
 8010488:	46bd      	mov	sp, r7
 801048a:	bd80      	pop	{r7, pc}
 801048c:	20002e08 	.word	0x20002e08
 8010490:	20002e1c 	.word	0x20002e1c
 8010494:	200000d4 	.word	0x200000d4
 8010498:	20002e24 	.word	0x20002e24
 801049c:	20002bb0 	.word	0x20002bb0

080104a0 <BSP_PRESSURE_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_Sensor_Enable( void *handle )
{
 80104a0:	b580      	push	{r7, lr}
 80104a2:	b084      	sub	sp, #16
 80104a4:	af00      	add	r7, sp, #0
 80104a6:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	60fb      	str	r3, [r7, #12]
  PRESSURE_Drv_t *driver = NULL;
 80104ac:	2300      	movs	r3, #0
 80104ae:	60bb      	str	r3, [r7, #8]
  
  if(ctx == NULL)
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	2b00      	cmp	r3, #0
 80104b4:	d101      	bne.n	80104ba <BSP_PRESSURE_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 80104b6:	2301      	movs	r3, #1
 80104b8:	e012      	b.n	80104e0 <BSP_PRESSURE_Sensor_Enable+0x40>
  }
  
  driver = ( PRESSURE_Drv_t * )ctx->pVTable;
 80104ba:	68fb      	ldr	r3, [r7, #12]
 80104bc:	68db      	ldr	r3, [r3, #12]
 80104be:	60bb      	str	r3, [r7, #8]
  
  if ( driver->Sensor_Enable == NULL )
 80104c0:	68bb      	ldr	r3, [r7, #8]
 80104c2:	689b      	ldr	r3, [r3, #8]
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	d101      	bne.n	80104cc <BSP_PRESSURE_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 80104c8:	2301      	movs	r3, #1
 80104ca:	e009      	b.n	80104e0 <BSP_PRESSURE_Sensor_Enable+0x40>
  }
  
  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 80104cc:	68bb      	ldr	r3, [r7, #8]
 80104ce:	689b      	ldr	r3, [r3, #8]
 80104d0:	68f8      	ldr	r0, [r7, #12]
 80104d2:	4798      	blx	r3
 80104d4:	4603      	mov	r3, r0
 80104d6:	2b01      	cmp	r3, #1
 80104d8:	d101      	bne.n	80104de <BSP_PRESSURE_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 80104da:	2301      	movs	r3, #1
 80104dc:	e000      	b.n	80104e0 <BSP_PRESSURE_Sensor_Enable+0x40>
  }
  
  return COMPONENT_OK;
 80104de:	2300      	movs	r3, #0
}
 80104e0:	4618      	mov	r0, r3
 80104e2:	3710      	adds	r7, #16
 80104e4:	46bd      	mov	sp, r7
 80104e6:	bd80      	pop	{r7, pc}

080104e8 <BSP_SD_Init>:
  * @retval The SD Response: 
  *         - MSD_ERROR : Sequence failed
  *         - MSD_OK    : Sequence succeed
  */
uint8_t BSP_SD_Init(void)
{ 
 80104e8:	b580      	push	{r7, lr}
 80104ea:	af00      	add	r7, sp, #0
  /* Configure IO functionalities for SD pin */
  SD_IO_Init_LS();
 80104ec:	f7ff f882 	bl	800f5f4 <SD_IO_Init_LS>
  
  if(SD_GoIdleState() == MSD_ERROR)
 80104f0:	f000 fbc2 	bl	8010c78 <SD_GoIdleState>
 80104f4:	4603      	mov	r3, r0
 80104f6:	2b01      	cmp	r3, #1
 80104f8:	d104      	bne.n	8010504 <BSP_SD_Init+0x1c>
  {
    SdStatus = SD_NOT_PRESENT;
 80104fa:	4b0a      	ldr	r3, [pc, #40]	@ (8010524 <BSP_SD_Init+0x3c>)
 80104fc:	2200      	movs	r2, #0
 80104fe:	701a      	strb	r2, [r3, #0]
    return MSD_ERROR;
 8010500:	2301      	movs	r3, #1
 8010502:	e00c      	b.n	801051e <BSP_SD_Init+0x36>
  }
  else
  {
    SdStatus = SD_PRESENT;
 8010504:	4b07      	ldr	r3, [pc, #28]	@ (8010524 <BSP_SD_Init+0x3c>)
 8010506:	2201      	movs	r2, #1
 8010508:	701a      	strb	r2, [r3, #0]
    
    if(SD_CardType != HIGH_CAPACITY_SD_CARD)
 801050a:	4b07      	ldr	r3, [pc, #28]	@ (8010528 <BSP_SD_Init+0x40>)
 801050c:	781b      	ldrb	r3, [r3, #0]
 801050e:	b2db      	uxtb	r3, r3
 8010510:	2b02      	cmp	r3, #2
 8010512:	d001      	beq.n	8010518 <BSP_SD_Init+0x30>
    {
      /* SD Card type not supported. Please use SDHC Card */
      return MSD_ERROR;
 8010514:	2301      	movs	r3, #1
 8010516:	e002      	b.n	801051e <BSP_SD_Init+0x36>
    }
    
    SD_IO_Init();
 8010518:	f7ff f84c 	bl	800f5b4 <SD_IO_Init>
    return MSD_OK;
 801051c:	2300      	movs	r3, #0
  }
}
 801051e:	4618      	mov	r0, r3
 8010520:	bd80      	pop	{r7, pc}
 8010522:	bf00      	nop
 8010524:	200003ec 	.word	0x200003ec
 8010528:	20002e28 	.word	0x20002e28

0801052c <BSP_SD_GetCardInfo>:
  * @retval The SD Response:
  *         - MSD_ERROR : Sequence failed
  *         - MSD_OK    : Sequence succeed
  */
uint8_t BSP_SD_GetCardInfo(SD_CardInfo *pCardInfo)
{
 801052c:	b580      	push	{r7, lr}
 801052e:	b084      	sub	sp, #16
 8010530:	af00      	add	r7, sp, #0
 8010532:	6078      	str	r0, [r7, #4]
  uint8_t status = MSD_ERROR;
 8010534:	2301      	movs	r3, #1
 8010536:	73fb      	strb	r3, [r7, #15]

  SD_GetCSDRegister(&(pCardInfo->Csd));
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	4618      	mov	r0, r3
 801053c:	f000 f91e 	bl	801077c <SD_GetCSDRegister>
  status = SD_GetCIDRegister(&(pCardInfo->Cid));
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	332c      	adds	r3, #44	@ 0x2c
 8010544:	4618      	mov	r0, r3
 8010546:	f000 fa7f 	bl	8010a48 <SD_GetCIDRegister>
 801054a:	4603      	mov	r3, r0
 801054c:	73fb      	strb	r3, [r7, #15]
  pCardInfo->CardCapacity = (pCardInfo->Csd.DeviceSize + 1) ;
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	691b      	ldr	r3, [r3, #16]
 8010552:	1c5a      	adds	r2, r3, #1
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	645a      	str	r2, [r3, #68]	@ 0x44
  pCardInfo->CardCapacity *= (1 << (pCardInfo->Csd.DeviceSizeMul + 2));
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	7e1b      	ldrb	r3, [r3, #24]
 801055c:	b2db      	uxtb	r3, r3
 801055e:	3302      	adds	r3, #2
 8010560:	2201      	movs	r2, #1
 8010562:	409a      	lsls	r2, r3
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010568:	fb03 f202 	mul.w	r2, r3, r2
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	645a      	str	r2, [r3, #68]	@ 0x44
  pCardInfo->CardBlockSize = 1 << (pCardInfo->Csd.RdBlockLen);
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	7a1b      	ldrb	r3, [r3, #8]
 8010574:	b2db      	uxtb	r3, r3
 8010576:	461a      	mov	r2, r3
 8010578:	2301      	movs	r3, #1
 801057a:	4093      	lsls	r3, r2
 801057c:	461a      	mov	r2, r3
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	649a      	str	r2, [r3, #72]	@ 0x48
  pCardInfo->CardCapacity *= pCardInfo->CardBlockSize;
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010586:	687a      	ldr	r2, [r7, #4]
 8010588:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 801058a:	fb03 f202 	mul.w	r2, r3, r2
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Returns the reponse */
  return status;
 8010592:	7bfb      	ldrb	r3, [r7, #15]
}
 8010594:	4618      	mov	r0, r3
 8010596:	3710      	adds	r7, #16
 8010598:	46bd      	mov	sp, r7
 801059a:	bd80      	pop	{r7, pc}

0801059c <BSP_SD_ReadBlocks>:
  * @param  BlockSize: SD card data block size, that should be 512
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @retval SD status
  */
uint8_t BSP_SD_ReadBlocks(uint32_t* p32Data, uint64_t Sector, uint16_t BlockSize, uint32_t NumberOfBlocks)
{
 801059c:	b580      	push	{r7, lr}
 801059e:	b088      	sub	sp, #32
 80105a0:	af00      	add	r7, sp, #0
 80105a2:	60f8      	str	r0, [r7, #12]
 80105a4:	e9c7 2300 	strd	r2, r3, [r7]
  uint32_t counter = 0, offset = 0;
 80105a8:	2300      	movs	r3, #0
 80105aa:	61fb      	str	r3, [r7, #28]
 80105ac:	2300      	movs	r3, #0
 80105ae:	61bb      	str	r3, [r7, #24]
  uint8_t rvalue = MSD_ERROR;
 80105b0:	2301      	movs	r3, #1
 80105b2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pData = (uint8_t *)p32Data;
 80105b4:	68fb      	ldr	r3, [r7, #12]
 80105b6:	613b      	str	r3, [r7, #16]
  
  /* Send CMD16 (SD_CMD_SET_BLOCKLEN) to set the size of the block and 
     Check if the SD acknowledged the set block length command: R1 response (0x00: no errors) */
  if (SD_IO_WriteCmd(SD_CMD_SET_BLOCKLEN, BlockSize, 0xFF, SD_RESPONSE_NO_ERROR) != HAL_OK)
 80105b8:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 80105ba:	2300      	movs	r3, #0
 80105bc:	22ff      	movs	r2, #255	@ 0xff
 80105be:	2010      	movs	r0, #16
 80105c0:	f7ff f8ca 	bl	800f758 <SD_IO_WriteCmd>
 80105c4:	4603      	mov	r3, r0
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	d001      	beq.n	80105ce <BSP_SD_ReadBlocks+0x32>
  {
    return MSD_ERROR;
 80105ca:	2301      	movs	r3, #1
 80105cc:	e057      	b.n	801067e <BSP_SD_ReadBlocks+0xe2>
  }

  if(SD_CardType != HIGH_CAPACITY_SD_CARD)
 80105ce:	4b2e      	ldr	r3, [pc, #184]	@ (8010688 <BSP_SD_ReadBlocks+0xec>)
 80105d0:	781b      	ldrb	r3, [r3, #0]
 80105d2:	b2db      	uxtb	r3, r3
 80105d4:	2b02      	cmp	r3, #2
 80105d6:	d04a      	beq.n	801066e <BSP_SD_ReadBlocks+0xd2>
  {
    Sector *= 512;
 80105d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80105dc:	f04f 0200 	mov.w	r2, #0
 80105e0:	f04f 0300 	mov.w	r3, #0
 80105e4:	024b      	lsls	r3, r1, #9
 80105e6:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 80105ea:	0242      	lsls	r2, r0, #9
 80105ec:	e9c7 2300 	strd	r2, r3, [r7]
  }
  
  /* Data transfer */
  while (NumberOfBlocks--)
 80105f0:	e03d      	b.n	801066e <BSP_SD_ReadBlocks+0xd2>
  {
    /* Send dummy byte: 8 Clock pulses of delay */
    SD_IO_WriteDummy();
 80105f2:	f7ff f91d 	bl	800f830 <SD_IO_WriteDummy>

    /* Send CMD17 (SD_CMD_READ_SINGLE_BLOCK) to read one block */
    /* Check if the SD acknowledged the read block command: R1 response (0x00: no errors) */
    if (SD_IO_WriteCmd(SD_CMD_READ_SINGLE_BLOCK, Sector + offset, 0xFF, SD_RESPONSE_NO_ERROR) != HAL_OK)
 80105f6:	683a      	ldr	r2, [r7, #0]
 80105f8:	69bb      	ldr	r3, [r7, #24]
 80105fa:	18d1      	adds	r1, r2, r3
 80105fc:	2300      	movs	r3, #0
 80105fe:	22ff      	movs	r2, #255	@ 0xff
 8010600:	2011      	movs	r0, #17
 8010602:	f7ff f8a9 	bl	800f758 <SD_IO_WriteCmd>
 8010606:	4603      	mov	r3, r0
 8010608:	2b00      	cmp	r3, #0
 801060a:	d001      	beq.n	8010610 <BSP_SD_ReadBlocks+0x74>
    {
      return MSD_ERROR;
 801060c:	2301      	movs	r3, #1
 801060e:	e036      	b.n	801067e <BSP_SD_ReadBlocks+0xe2>
    }

    /* Now look for the data token to signify the start of the data */
    if (SD_IO_WaitResponse(SD_START_DATA_SINGLE_BLOCK_READ) == HAL_OK)
 8010610:	20fe      	movs	r0, #254	@ 0xfe
 8010612:	f7ff f8ed 	bl	800f7f0 <SD_IO_WaitResponse>
 8010616:	4603      	mov	r3, r0
 8010618:	2b00      	cmp	r3, #0
 801061a:	d126      	bne.n	801066a <BSP_SD_ReadBlocks+0xce>
    {
      /* Read the SD block data : read NumByteToRead data */
      for (counter = 0; counter < BlockSize; counter++)
 801061c:	2300      	movs	r3, #0
 801061e:	61fb      	str	r3, [r7, #28]
 8010620:	e00b      	b.n	801063a <BSP_SD_ReadBlocks+0x9e>
      {
        /* Read the pointed data */
        *pData = SD_IO_ReadByte();
 8010622:	f7ff f83a 	bl	800f69a <SD_IO_ReadByte>
 8010626:	4603      	mov	r3, r0
 8010628:	461a      	mov	r2, r3
 801062a:	693b      	ldr	r3, [r7, #16]
 801062c:	701a      	strb	r2, [r3, #0]
        /* Point to the next location where the byte read will be saved */
        pData++;
 801062e:	693b      	ldr	r3, [r7, #16]
 8010630:	3301      	adds	r3, #1
 8010632:	613b      	str	r3, [r7, #16]
      for (counter = 0; counter < BlockSize; counter++)
 8010634:	69fb      	ldr	r3, [r7, #28]
 8010636:	3301      	adds	r3, #1
 8010638:	61fb      	str	r3, [r7, #28]
 801063a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801063c:	69fa      	ldr	r2, [r7, #28]
 801063e:	429a      	cmp	r2, r3
 8010640:	d3ef      	bcc.n	8010622 <BSP_SD_ReadBlocks+0x86>
      }
      
      /* Set next write address */
      if(SD_CardType != HIGH_CAPACITY_SD_CARD)
 8010642:	4b11      	ldr	r3, [pc, #68]	@ (8010688 <BSP_SD_ReadBlocks+0xec>)
 8010644:	781b      	ldrb	r3, [r3, #0]
 8010646:	b2db      	uxtb	r3, r3
 8010648:	2b02      	cmp	r3, #2
 801064a:	d004      	beq.n	8010656 <BSP_SD_ReadBlocks+0xba>
      {
        offset += BlockSize;
 801064c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801064e:	69ba      	ldr	r2, [r7, #24]
 8010650:	4413      	add	r3, r2
 8010652:	61bb      	str	r3, [r7, #24]
 8010654:	e002      	b.n	801065c <BSP_SD_ReadBlocks+0xc0>
      }
      else
      {
        offset += 1;
 8010656:	69bb      	ldr	r3, [r7, #24]
 8010658:	3301      	adds	r3, #1
 801065a:	61bb      	str	r3, [r7, #24]
      }
      /* get CRC bytes (not really needed by us, but required by SD) */
      SD_IO_ReadByte();
 801065c:	f7ff f81d 	bl	800f69a <SD_IO_ReadByte>
      SD_IO_ReadByte();
 8010660:	f7ff f81b 	bl	800f69a <SD_IO_ReadByte>
      /* Set response value to success */
      rvalue = MSD_OK;
 8010664:	2300      	movs	r3, #0
 8010666:	75fb      	strb	r3, [r7, #23]
 8010668:	e001      	b.n	801066e <BSP_SD_ReadBlocks+0xd2>
    }
    else
    {
      /* Set response value to failure */
      rvalue = MSD_ERROR;
 801066a:	2301      	movs	r3, #1
 801066c:	75fb      	strb	r3, [r7, #23]
  while (NumberOfBlocks--)
 801066e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010670:	1e5a      	subs	r2, r3, #1
 8010672:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010674:	2b00      	cmp	r3, #0
 8010676:	d1bc      	bne.n	80105f2 <BSP_SD_ReadBlocks+0x56>
    }
  }
  
  /* Send dummy byte: 8 Clock pulses of delay */
  SD_IO_WriteDummy();
 8010678:	f7ff f8da 	bl	800f830 <SD_IO_WriteDummy>
  /* Returns the reponse */
  return rvalue;
 801067c:	7dfb      	ldrb	r3, [r7, #23]
}
 801067e:	4618      	mov	r0, r3
 8010680:	3720      	adds	r7, #32
 8010682:	46bd      	mov	sp, r7
 8010684:	bd80      	pop	{r7, pc}
 8010686:	bf00      	nop
 8010688:	20002e28 	.word	0x20002e28

0801068c <BSP_SD_WriteBlocks>:
  * @param  BlockSize: SD card data block size, that should be 512
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
uint8_t BSP_SD_WriteBlocks(uint32_t* p32Data, uint64_t Sector, uint16_t BlockSize, uint32_t NumberOfBlocks)
{
 801068c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8010690:	b088      	sub	sp, #32
 8010692:	af00      	add	r7, sp, #0
 8010694:	60f8      	str	r0, [r7, #12]
 8010696:	e9c7 2300 	strd	r2, r3, [r7]
  uint32_t counter = 0, offset = 0;
 801069a:	2300      	movs	r3, #0
 801069c:	61fb      	str	r3, [r7, #28]
 801069e:	2300      	movs	r3, #0
 80106a0:	61bb      	str	r3, [r7, #24]
  uint8_t rvalue = MSD_ERROR;
 80106a2:	2301      	movs	r3, #1
 80106a4:	75fb      	strb	r3, [r7, #23]
  uint8_t *pData = (uint8_t *)p32Data;
 80106a6:	68fb      	ldr	r3, [r7, #12]
 80106a8:	613b      	str	r3, [r7, #16]
  
  if(SD_CardType != HIGH_CAPACITY_SD_CARD)
 80106aa:	4b33      	ldr	r3, [pc, #204]	@ (8010778 <BSP_SD_WriteBlocks+0xec>)
 80106ac:	781b      	ldrb	r3, [r3, #0]
 80106ae:	b2db      	uxtb	r3, r3
 80106b0:	2b02      	cmp	r3, #2
 80106b2:	d054      	beq.n	801075e <BSP_SD_WriteBlocks+0xd2>
  {
    Sector *= BlockSize;
 80106b4:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80106b6:	2200      	movs	r2, #0
 80106b8:	4698      	mov	r8, r3
 80106ba:	4691      	mov	r9, r2
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	fb08 f203 	mul.w	r2, r8, r3
 80106c2:	683b      	ldr	r3, [r7, #0]
 80106c4:	fb09 f303 	mul.w	r3, r9, r3
 80106c8:	4413      	add	r3, r2
 80106ca:	683a      	ldr	r2, [r7, #0]
 80106cc:	fba2 4508 	umull	r4, r5, r2, r8
 80106d0:	442b      	add	r3, r5
 80106d2:	461d      	mov	r5, r3
 80106d4:	e9c7 4500 	strd	r4, r5, [r7]
 80106d8:	e9c7 4500 	strd	r4, r5, [r7]
  }
  
  /* Data transfer */
  while (NumberOfBlocks--)
 80106dc:	e03f      	b.n	801075e <BSP_SD_WriteBlocks+0xd2>
  {
    /* Send CMD24 (SD_CMD_WRITE_SINGLE_BLOCK) to write blocks  and
       Check if the SD acknowledged the write block command: R1 response (0x00: no errors) */
    if (SD_IO_WriteCmd(SD_CMD_WRITE_SINGLE_BLOCK, Sector + offset, 0xFF, SD_RESPONSE_NO_ERROR) != HAL_OK)
 80106de:	683a      	ldr	r2, [r7, #0]
 80106e0:	69bb      	ldr	r3, [r7, #24]
 80106e2:	18d1      	adds	r1, r2, r3
 80106e4:	2300      	movs	r3, #0
 80106e6:	22ff      	movs	r2, #255	@ 0xff
 80106e8:	2018      	movs	r0, #24
 80106ea:	f7ff f835 	bl	800f758 <SD_IO_WriteCmd>
 80106ee:	4603      	mov	r3, r0
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	d001      	beq.n	80106f8 <BSP_SD_WriteBlocks+0x6c>
    {
      return MSD_ERROR;
 80106f4:	2301      	movs	r3, #1
 80106f6:	e03a      	b.n	801076e <BSP_SD_WriteBlocks+0xe2>
    }

    /* Send dummy byte */
    SD_IO_WriteByte(SD_DUMMY_BYTE);
 80106f8:	20ff      	movs	r0, #255	@ 0xff
 80106fa:	f7fe ffc1 	bl	800f680 <SD_IO_WriteByte>

    /* Send the data token to signify the start of the data */
    SD_IO_WriteByte(SD_START_DATA_SINGLE_BLOCK_WRITE);
 80106fe:	20fe      	movs	r0, #254	@ 0xfe
 8010700:	f7fe ffbe 	bl	800f680 <SD_IO_WriteByte>

    /* Write the block data to SD : write count data by block */
    for (counter = 0; counter < BlockSize; counter++)
 8010704:	2300      	movs	r3, #0
 8010706:	61fb      	str	r3, [r7, #28]
 8010708:	e00a      	b.n	8010720 <BSP_SD_WriteBlocks+0x94>
    {
      /* Send the pointed byte */
      SD_IO_WriteByte(*pData);
 801070a:	693b      	ldr	r3, [r7, #16]
 801070c:	781b      	ldrb	r3, [r3, #0]
 801070e:	4618      	mov	r0, r3
 8010710:	f7fe ffb6 	bl	800f680 <SD_IO_WriteByte>
      
      /* Point to the next location where the byte read will be saved */
      pData++;
 8010714:	693b      	ldr	r3, [r7, #16]
 8010716:	3301      	adds	r3, #1
 8010718:	613b      	str	r3, [r7, #16]
    for (counter = 0; counter < BlockSize; counter++)
 801071a:	69fb      	ldr	r3, [r7, #28]
 801071c:	3301      	adds	r3, #1
 801071e:	61fb      	str	r3, [r7, #28]
 8010720:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8010722:	69fa      	ldr	r2, [r7, #28]
 8010724:	429a      	cmp	r2, r3
 8010726:	d3f0      	bcc.n	801070a <BSP_SD_WriteBlocks+0x7e>
    }

    /* Set next write address */
    if(SD_CardType != HIGH_CAPACITY_SD_CARD)
 8010728:	4b13      	ldr	r3, [pc, #76]	@ (8010778 <BSP_SD_WriteBlocks+0xec>)
 801072a:	781b      	ldrb	r3, [r3, #0]
 801072c:	b2db      	uxtb	r3, r3
 801072e:	2b02      	cmp	r3, #2
 8010730:	d004      	beq.n	801073c <BSP_SD_WriteBlocks+0xb0>
    {
      offset += BlockSize;
 8010732:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8010734:	69ba      	ldr	r2, [r7, #24]
 8010736:	4413      	add	r3, r2
 8010738:	61bb      	str	r3, [r7, #24]
 801073a:	e002      	b.n	8010742 <BSP_SD_WriteBlocks+0xb6>
    }
    else
    {
      offset += 1;
 801073c:	69bb      	ldr	r3, [r7, #24]
 801073e:	3301      	adds	r3, #1
 8010740:	61bb      	str	r3, [r7, #24]
    }

    /* Put CRC bytes (not really needed by us, but required by SD) */
    SD_IO_ReadByte();
 8010742:	f7fe ffaa 	bl	800f69a <SD_IO_ReadByte>
    SD_IO_ReadByte();
 8010746:	f7fe ffa8 	bl	800f69a <SD_IO_ReadByte>

    /* Read data response */
    if (SD_GetDataResponse() == SD_DATA_OK)
 801074a:	f000 fa54 	bl	8010bf6 <SD_GetDataResponse>
 801074e:	4603      	mov	r3, r0
 8010750:	2b05      	cmp	r3, #5
 8010752:	d102      	bne.n	801075a <BSP_SD_WriteBlocks+0xce>
    {
      /* Set response value to success */
      rvalue = MSD_OK;
 8010754:	2300      	movs	r3, #0
 8010756:	75fb      	strb	r3, [r7, #23]
 8010758:	e001      	b.n	801075e <BSP_SD_WriteBlocks+0xd2>
    }
    else
    {
      /* Set response value to failure */
      rvalue = MSD_ERROR;
 801075a:	2301      	movs	r3, #1
 801075c:	75fb      	strb	r3, [r7, #23]
  while (NumberOfBlocks--)
 801075e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010760:	1e5a      	subs	r2, r3, #1
 8010762:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8010764:	2b00      	cmp	r3, #0
 8010766:	d1ba      	bne.n	80106de <BSP_SD_WriteBlocks+0x52>
    }
  }

  /* Send dummy byte: 8 Clock pulses of delay */
  SD_IO_WriteDummy();
 8010768:	f7ff f862 	bl	800f830 <SD_IO_WriteDummy>

  /* Returns the reponse */
  return rvalue;
 801076c:	7dfb      	ldrb	r3, [r7, #23]
}
 801076e:	4618      	mov	r0, r3
 8010770:	3720      	adds	r7, #32
 8010772:	46bd      	mov	sp, r7
 8010774:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8010778:	20002e28 	.word	0x20002e28

0801077c <SD_GetCSDRegister>:
  *         read-block transaction.
  * @param  Csd: pointer on an SCD register structure
  * @retval SD status
  */
uint8_t SD_GetCSDRegister(SD_CSD* Csd)
{
 801077c:	b580      	push	{r7, lr}
 801077e:	b088      	sub	sp, #32
 8010780:	af00      	add	r7, sp, #0
 8010782:	6078      	str	r0, [r7, #4]
  uint32_t counter = 0;
 8010784:	2300      	movs	r3, #0
 8010786:	61fb      	str	r3, [r7, #28]
  uint8_t rvalue = MSD_ERROR;
 8010788:	2301      	movs	r3, #1
 801078a:	76fb      	strb	r3, [r7, #27]
  uint8_t CSD_Tab[16];

  /* Send CMD9 (CSD register) or CMD10(CSD register) and Wait for response in the R1 format (0x00 is no errors) */
  if (SD_IO_WriteCmd(SD_CMD_SEND_CSD, 0, 0xFF, SD_RESPONSE_NO_ERROR) == HAL_OK)
 801078c:	2300      	movs	r3, #0
 801078e:	22ff      	movs	r2, #255	@ 0xff
 8010790:	2100      	movs	r1, #0
 8010792:	2009      	movs	r0, #9
 8010794:	f7fe ffe0 	bl	800f758 <SD_IO_WriteCmd>
 8010798:	4603      	mov	r3, r0
 801079a:	2b00      	cmp	r3, #0
 801079c:	d120      	bne.n	80107e0 <SD_GetCSDRegister+0x64>
  {
    if (SD_IO_WaitResponse(SD_START_DATA_SINGLE_BLOCK_READ) == HAL_OK)
 801079e:	20fe      	movs	r0, #254	@ 0xfe
 80107a0:	f7ff f826 	bl	800f7f0 <SD_IO_WaitResponse>
 80107a4:	4603      	mov	r3, r0
 80107a6:	2b00      	cmp	r3, #0
 80107a8:	d11a      	bne.n	80107e0 <SD_GetCSDRegister+0x64>
    {
      for (counter = 0; counter < 16; counter++)
 80107aa:	2300      	movs	r3, #0
 80107ac:	61fb      	str	r3, [r7, #28]
 80107ae:	e00c      	b.n	80107ca <SD_GetCSDRegister+0x4e>
      {
        /* Store CSD register value on CSD_Tab */
        CSD_Tab[counter] = SD_IO_ReadByte();
 80107b0:	f7fe ff73 	bl	800f69a <SD_IO_ReadByte>
 80107b4:	4603      	mov	r3, r0
 80107b6:	4619      	mov	r1, r3
 80107b8:	f107 0208 	add.w	r2, r7, #8
 80107bc:	69fb      	ldr	r3, [r7, #28]
 80107be:	4413      	add	r3, r2
 80107c0:	460a      	mov	r2, r1
 80107c2:	701a      	strb	r2, [r3, #0]
      for (counter = 0; counter < 16; counter++)
 80107c4:	69fb      	ldr	r3, [r7, #28]
 80107c6:	3301      	adds	r3, #1
 80107c8:	61fb      	str	r3, [r7, #28]
 80107ca:	69fb      	ldr	r3, [r7, #28]
 80107cc:	2b0f      	cmp	r3, #15
 80107ce:	d9ef      	bls.n	80107b0 <SD_GetCSDRegister+0x34>
      }

      /* Get CRC bytes (not really needed by us, but required by SD) */
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 80107d0:	20ff      	movs	r0, #255	@ 0xff
 80107d2:	f7fe ff55 	bl	800f680 <SD_IO_WriteByte>
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 80107d6:	20ff      	movs	r0, #255	@ 0xff
 80107d8:	f7fe ff52 	bl	800f680 <SD_IO_WriteByte>

      /* Set response value to success */
      rvalue = MSD_OK;
 80107dc:	2300      	movs	r3, #0
 80107de:	76fb      	strb	r3, [r7, #27]
    }
  }
  /* Send dummy byte: 8 Clock pulses of delay */
  SD_IO_WriteDummy();
 80107e0:	f7ff f826 	bl	800f830 <SD_IO_WriteDummy>

  if(rvalue == SD_RESPONSE_NO_ERROR)
 80107e4:	7efb      	ldrb	r3, [r7, #27]
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	f040 8129 	bne.w	8010a3e <SD_GetCSDRegister+0x2c2>
  {
    /* Byte 0 */
    Csd->CSDStruct = (CSD_Tab[0] & 0xC0) >> 6;
 80107ec:	7a3b      	ldrb	r3, [r7, #8]
 80107ee:	099b      	lsrs	r3, r3, #6
 80107f0:	b2da      	uxtb	r2, r3
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	701a      	strb	r2, [r3, #0]
    Csd->SysSpecVersion = (CSD_Tab[0] & 0x3C) >> 2;
 80107f6:	7a3b      	ldrb	r3, [r7, #8]
 80107f8:	109b      	asrs	r3, r3, #2
 80107fa:	b2db      	uxtb	r3, r3
 80107fc:	f003 030f 	and.w	r3, r3, #15
 8010800:	b2da      	uxtb	r2, r3
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	705a      	strb	r2, [r3, #1]
    Csd->Reserved1 = CSD_Tab[0] & 0x03;
 8010806:	7a3b      	ldrb	r3, [r7, #8]
 8010808:	f003 0303 	and.w	r3, r3, #3
 801080c:	b2da      	uxtb	r2, r3
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	709a      	strb	r2, [r3, #2]

    /* Byte 1 */
    Csd->TAAC = CSD_Tab[1];
 8010812:	7a7a      	ldrb	r2, [r7, #9]
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	70da      	strb	r2, [r3, #3]

    /* Byte 2 */
    Csd->NSAC = CSD_Tab[2];
 8010818:	7aba      	ldrb	r2, [r7, #10]
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	711a      	strb	r2, [r3, #4]

    /* Byte 3 */
    Csd->MaxBusClkFrec = CSD_Tab[3];
 801081e:	7afa      	ldrb	r2, [r7, #11]
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	715a      	strb	r2, [r3, #5]

    /* Byte 4 */
    Csd->CardComdClasses = CSD_Tab[4] << 4;
 8010824:	7b3b      	ldrb	r3, [r7, #12]
 8010826:	011b      	lsls	r3, r3, #4
 8010828:	b29a      	uxth	r2, r3
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	80da      	strh	r2, [r3, #6]

    /* Byte 5 */
    Csd->CardComdClasses |= (CSD_Tab[5] & 0xF0) >> 4;
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	88db      	ldrh	r3, [r3, #6]
 8010832:	b29b      	uxth	r3, r3
 8010834:	7b7a      	ldrb	r2, [r7, #13]
 8010836:	0912      	lsrs	r2, r2, #4
 8010838:	b2d2      	uxtb	r2, r2
 801083a:	4313      	orrs	r3, r2
 801083c:	b29a      	uxth	r2, r3
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	80da      	strh	r2, [r3, #6]
    Csd->RdBlockLen = CSD_Tab[5] & 0x0F;
 8010842:	7b7b      	ldrb	r3, [r7, #13]
 8010844:	f003 030f 	and.w	r3, r3, #15
 8010848:	b2da      	uxtb	r2, r3
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	721a      	strb	r2, [r3, #8]

    /* Byte 6 */
    Csd->PartBlockRead = (CSD_Tab[6] & 0x80) >> 7;
 801084e:	7bbb      	ldrb	r3, [r7, #14]
 8010850:	09db      	lsrs	r3, r3, #7
 8010852:	b2da      	uxtb	r2, r3
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	725a      	strb	r2, [r3, #9]
    Csd->WrBlockMisalign = (CSD_Tab[6] & 0x40) >> 6;
 8010858:	7bbb      	ldrb	r3, [r7, #14]
 801085a:	119b      	asrs	r3, r3, #6
 801085c:	b2db      	uxtb	r3, r3
 801085e:	f003 0301 	and.w	r3, r3, #1
 8010862:	b2da      	uxtb	r2, r3
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	729a      	strb	r2, [r3, #10]
    Csd->RdBlockMisalign = (CSD_Tab[6] & 0x20) >> 5;
 8010868:	7bbb      	ldrb	r3, [r7, #14]
 801086a:	115b      	asrs	r3, r3, #5
 801086c:	b2db      	uxtb	r3, r3
 801086e:	f003 0301 	and.w	r3, r3, #1
 8010872:	b2da      	uxtb	r2, r3
 8010874:	687b      	ldr	r3, [r7, #4]
 8010876:	72da      	strb	r2, [r3, #11]
    Csd->DSRImpl = (CSD_Tab[6] & 0x10) >> 4;
 8010878:	7bbb      	ldrb	r3, [r7, #14]
 801087a:	111b      	asrs	r3, r3, #4
 801087c:	b2db      	uxtb	r3, r3
 801087e:	f003 0301 	and.w	r3, r3, #1
 8010882:	b2da      	uxtb	r2, r3
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	731a      	strb	r2, [r3, #12]
    Csd->Reserved2 = 0; /*!< Reserved */
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	2200      	movs	r2, #0
 801088c:	735a      	strb	r2, [r3, #13]

    Csd->DeviceSize = (CSD_Tab[6] & 0x03) << 10;
 801088e:	7bbb      	ldrb	r3, [r7, #14]
 8010890:	029b      	lsls	r3, r3, #10
 8010892:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	611a      	str	r2, [r3, #16]

    /* Byte 7 */
    Csd->DeviceSize |= (CSD_Tab[7]) << 2;
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	691a      	ldr	r2, [r3, #16]
 801089e:	7bfb      	ldrb	r3, [r7, #15]
 80108a0:	009b      	lsls	r3, r3, #2
 80108a2:	431a      	orrs	r2, r3
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	611a      	str	r2, [r3, #16]

    /* Byte 8 */
    Csd->DeviceSize |= (CSD_Tab[8] & 0xC0) >> 6;
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	691b      	ldr	r3, [r3, #16]
 80108ac:	7c3a      	ldrb	r2, [r7, #16]
 80108ae:	0992      	lsrs	r2, r2, #6
 80108b0:	b2d2      	uxtb	r2, r2
 80108b2:	431a      	orrs	r2, r3
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	611a      	str	r2, [r3, #16]

    Csd->MaxRdCurrentVDDMin = (CSD_Tab[8] & 0x38) >> 3;
 80108b8:	7c3b      	ldrb	r3, [r7, #16]
 80108ba:	10db      	asrs	r3, r3, #3
 80108bc:	b2db      	uxtb	r3, r3
 80108be:	f003 0307 	and.w	r3, r3, #7
 80108c2:	b2da      	uxtb	r2, r3
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	751a      	strb	r2, [r3, #20]
    Csd->MaxRdCurrentVDDMax = (CSD_Tab[8] & 0x07);
 80108c8:	7c3b      	ldrb	r3, [r7, #16]
 80108ca:	f003 0307 	and.w	r3, r3, #7
 80108ce:	b2da      	uxtb	r2, r3
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	755a      	strb	r2, [r3, #21]

    /* Byte 9 */
    Csd->MaxWrCurrentVDDMin = (CSD_Tab[9] & 0xE0) >> 5;
 80108d4:	7c7b      	ldrb	r3, [r7, #17]
 80108d6:	095b      	lsrs	r3, r3, #5
 80108d8:	b2da      	uxtb	r2, r3
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	759a      	strb	r2, [r3, #22]
    Csd->MaxWrCurrentVDDMax = (CSD_Tab[9] & 0x1C) >> 2;
 80108de:	7c7b      	ldrb	r3, [r7, #17]
 80108e0:	109b      	asrs	r3, r3, #2
 80108e2:	b2db      	uxtb	r3, r3
 80108e4:	f003 0307 	and.w	r3, r3, #7
 80108e8:	b2da      	uxtb	r2, r3
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	75da      	strb	r2, [r3, #23]
    Csd->DeviceSizeMul = (CSD_Tab[9] & 0x03) << 1;
 80108ee:	7c7b      	ldrb	r3, [r7, #17]
 80108f0:	005b      	lsls	r3, r3, #1
 80108f2:	b2db      	uxtb	r3, r3
 80108f4:	f003 0306 	and.w	r3, r3, #6
 80108f8:	b2da      	uxtb	r2, r3
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	761a      	strb	r2, [r3, #24]
    /* Byte 10 */
    Csd->DeviceSizeMul |= (CSD_Tab[10] & 0x80) >> 7;
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	7e1b      	ldrb	r3, [r3, #24]
 8010902:	b2da      	uxtb	r2, r3
 8010904:	7cbb      	ldrb	r3, [r7, #18]
 8010906:	09db      	lsrs	r3, r3, #7
 8010908:	b2db      	uxtb	r3, r3
 801090a:	4313      	orrs	r3, r2
 801090c:	b2da      	uxtb	r2, r3
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	761a      	strb	r2, [r3, #24]
      
    Csd->EraseGrSize = (CSD_Tab[10] & 0x40) >> 6;
 8010912:	7cbb      	ldrb	r3, [r7, #18]
 8010914:	119b      	asrs	r3, r3, #6
 8010916:	b2db      	uxtb	r3, r3
 8010918:	f003 0301 	and.w	r3, r3, #1
 801091c:	b2da      	uxtb	r2, r3
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	765a      	strb	r2, [r3, #25]
    Csd->EraseGrMul = (CSD_Tab[10] & 0x3F) << 1;
 8010922:	7cbb      	ldrb	r3, [r7, #18]
 8010924:	005b      	lsls	r3, r3, #1
 8010926:	b2db      	uxtb	r3, r3
 8010928:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 801092c:	b2da      	uxtb	r2, r3
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	769a      	strb	r2, [r3, #26]

    /* Byte 11 */
    Csd->EraseGrMul |= (CSD_Tab[11] & 0x80) >> 7;
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	7e9b      	ldrb	r3, [r3, #26]
 8010936:	b2da      	uxtb	r2, r3
 8010938:	7cfb      	ldrb	r3, [r7, #19]
 801093a:	09db      	lsrs	r3, r3, #7
 801093c:	b2db      	uxtb	r3, r3
 801093e:	4313      	orrs	r3, r2
 8010940:	b2da      	uxtb	r2, r3
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	769a      	strb	r2, [r3, #26]
    Csd->WrProtectGrSize = (CSD_Tab[11] & 0x7F);
 8010946:	7cfb      	ldrb	r3, [r7, #19]
 8010948:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801094c:	b2da      	uxtb	r2, r3
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	76da      	strb	r2, [r3, #27]

    /* Byte 12 */
    Csd->WrProtectGrEnable = (CSD_Tab[12] & 0x80) >> 7;
 8010952:	7d3b      	ldrb	r3, [r7, #20]
 8010954:	09db      	lsrs	r3, r3, #7
 8010956:	b2da      	uxtb	r2, r3
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	771a      	strb	r2, [r3, #28]
    Csd->ManDeflECC = (CSD_Tab[12] & 0x60) >> 5;
 801095c:	7d3b      	ldrb	r3, [r7, #20]
 801095e:	115b      	asrs	r3, r3, #5
 8010960:	b2db      	uxtb	r3, r3
 8010962:	f003 0303 	and.w	r3, r3, #3
 8010966:	b2da      	uxtb	r2, r3
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	775a      	strb	r2, [r3, #29]
    Csd->WrSpeedFact = (CSD_Tab[12] & 0x1C) >> 2;
 801096c:	7d3b      	ldrb	r3, [r7, #20]
 801096e:	109b      	asrs	r3, r3, #2
 8010970:	b2db      	uxtb	r3, r3
 8010972:	f003 0307 	and.w	r3, r3, #7
 8010976:	b2da      	uxtb	r2, r3
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	779a      	strb	r2, [r3, #30]
    Csd->MaxWrBlockLen = (CSD_Tab[12] & 0x03) << 2;
 801097c:	7d3b      	ldrb	r3, [r7, #20]
 801097e:	009b      	lsls	r3, r3, #2
 8010980:	b2db      	uxtb	r3, r3
 8010982:	f003 030c 	and.w	r3, r3, #12
 8010986:	b2da      	uxtb	r2, r3
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	77da      	strb	r2, [r3, #31]

    /* Byte 13 */
    Csd->MaxWrBlockLen |= (CSD_Tab[13] & 0xC0) >> 6;
 801098c:	687b      	ldr	r3, [r7, #4]
 801098e:	7fdb      	ldrb	r3, [r3, #31]
 8010990:	b2da      	uxtb	r2, r3
 8010992:	7d7b      	ldrb	r3, [r7, #21]
 8010994:	099b      	lsrs	r3, r3, #6
 8010996:	b2db      	uxtb	r3, r3
 8010998:	4313      	orrs	r3, r2
 801099a:	b2da      	uxtb	r2, r3
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	77da      	strb	r2, [r3, #31]
    Csd->WriteBlockPaPartial = (CSD_Tab[13] & 0x20) >> 5;
 80109a0:	7d7b      	ldrb	r3, [r7, #21]
 80109a2:	115b      	asrs	r3, r3, #5
 80109a4:	b2db      	uxtb	r3, r3
 80109a6:	f003 0301 	and.w	r3, r3, #1
 80109aa:	b2da      	uxtb	r2, r3
 80109ac:	687b      	ldr	r3, [r7, #4]
 80109ae:	f883 2020 	strb.w	r2, [r3, #32]
    Csd->Reserved3 = 0;
 80109b2:	687b      	ldr	r3, [r7, #4]
 80109b4:	2200      	movs	r2, #0
 80109b6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    Csd->ContentProtectAppli = (CSD_Tab[13] & 0x01);
 80109ba:	7d7b      	ldrb	r3, [r7, #21]
 80109bc:	f003 0301 	and.w	r3, r3, #1
 80109c0:	b2da      	uxtb	r2, r3
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    /* Byte 14 */
    Csd->FileFormatGrouop = (CSD_Tab[14] & 0x80) >> 7;
 80109c8:	7dbb      	ldrb	r3, [r7, #22]
 80109ca:	09db      	lsrs	r3, r3, #7
 80109cc:	b2da      	uxtb	r2, r3
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    Csd->CopyFlag = (CSD_Tab[14] & 0x40) >> 6;
 80109d4:	7dbb      	ldrb	r3, [r7, #22]
 80109d6:	119b      	asrs	r3, r3, #6
 80109d8:	b2db      	uxtb	r3, r3
 80109da:	f003 0301 	and.w	r3, r3, #1
 80109de:	b2da      	uxtb	r2, r3
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    Csd->PermWrProtect = (CSD_Tab[14] & 0x20) >> 5;
 80109e6:	7dbb      	ldrb	r3, [r7, #22]
 80109e8:	115b      	asrs	r3, r3, #5
 80109ea:	b2db      	uxtb	r3, r3
 80109ec:	f003 0301 	and.w	r3, r3, #1
 80109f0:	b2da      	uxtb	r2, r3
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    Csd->TempWrProtect = (CSD_Tab[14] & 0x10) >> 4;
 80109f8:	7dbb      	ldrb	r3, [r7, #22]
 80109fa:	111b      	asrs	r3, r3, #4
 80109fc:	b2db      	uxtb	r3, r3
 80109fe:	f003 0301 	and.w	r3, r3, #1
 8010a02:	b2da      	uxtb	r2, r3
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    Csd->FileFormat = (CSD_Tab[14] & 0x0C) >> 2;
 8010a0a:	7dbb      	ldrb	r3, [r7, #22]
 8010a0c:	109b      	asrs	r3, r3, #2
 8010a0e:	b2db      	uxtb	r3, r3
 8010a10:	f003 0303 	and.w	r3, r3, #3
 8010a14:	b2da      	uxtb	r2, r3
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
    Csd->ECC = (CSD_Tab[14] & 0x03);
 8010a1c:	7dbb      	ldrb	r3, [r7, #22]
 8010a1e:	f003 0303 	and.w	r3, r3, #3
 8010a22:	b2da      	uxtb	r2, r3
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    /* Byte 15 */
    Csd->CSD_CRC = (CSD_Tab[15] & 0xFE) >> 1;
 8010a2a:	7dfb      	ldrb	r3, [r7, #23]
 8010a2c:	085b      	lsrs	r3, r3, #1
 8010a2e:	b2da      	uxtb	r2, r3
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    Csd->Reserved4 = 1;
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	2201      	movs	r2, #1
 8010a3a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  }
  /* Return the reponse */
  return rvalue;
 8010a3e:	7efb      	ldrb	r3, [r7, #27]
}
 8010a40:	4618      	mov	r0, r3
 8010a42:	3720      	adds	r7, #32
 8010a44:	46bd      	mov	sp, r7
 8010a46:	bd80      	pop	{r7, pc}

08010a48 <SD_GetCIDRegister>:
  *         read-block transaction.
  * @param  Cid: pointer on an CID register structure
  * @retval SD status
  */
static uint8_t SD_GetCIDRegister(SD_CID* Cid)
{
 8010a48:	b580      	push	{r7, lr}
 8010a4a:	b088      	sub	sp, #32
 8010a4c:	af00      	add	r7, sp, #0
 8010a4e:	6078      	str	r0, [r7, #4]
  uint32_t counter = 0;
 8010a50:	2300      	movs	r3, #0
 8010a52:	61fb      	str	r3, [r7, #28]
  uint8_t rvalue = MSD_ERROR;
 8010a54:	2301      	movs	r3, #1
 8010a56:	76fb      	strb	r3, [r7, #27]
  uint8_t CID_Tab[16];
  
  /* Send CMD10 (CID register) and Wait for response in the R1 format (0x00 is no errors) */
  if (SD_IO_WriteCmd(SD_CMD_SEND_CID, 0, 0xFF, SD_RESPONSE_NO_ERROR) == HAL_OK)
 8010a58:	2300      	movs	r3, #0
 8010a5a:	22ff      	movs	r2, #255	@ 0xff
 8010a5c:	2100      	movs	r1, #0
 8010a5e:	200a      	movs	r0, #10
 8010a60:	f7fe fe7a 	bl	800f758 <SD_IO_WriteCmd>
 8010a64:	4603      	mov	r3, r0
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	d120      	bne.n	8010aac <SD_GetCIDRegister+0x64>
  {
    if (SD_IO_WaitResponse(SD_START_DATA_SINGLE_BLOCK_READ) == HAL_OK)
 8010a6a:	20fe      	movs	r0, #254	@ 0xfe
 8010a6c:	f7fe fec0 	bl	800f7f0 <SD_IO_WaitResponse>
 8010a70:	4603      	mov	r3, r0
 8010a72:	2b00      	cmp	r3, #0
 8010a74:	d11a      	bne.n	8010aac <SD_GetCIDRegister+0x64>
    {
      /* Store CID register value on CID_Tab */
      for (counter = 0; counter < 16; counter++)
 8010a76:	2300      	movs	r3, #0
 8010a78:	61fb      	str	r3, [r7, #28]
 8010a7a:	e00c      	b.n	8010a96 <SD_GetCIDRegister+0x4e>
      {
        CID_Tab[counter] = SD_IO_ReadByte();
 8010a7c:	f7fe fe0d 	bl	800f69a <SD_IO_ReadByte>
 8010a80:	4603      	mov	r3, r0
 8010a82:	4619      	mov	r1, r3
 8010a84:	f107 0208 	add.w	r2, r7, #8
 8010a88:	69fb      	ldr	r3, [r7, #28]
 8010a8a:	4413      	add	r3, r2
 8010a8c:	460a      	mov	r2, r1
 8010a8e:	701a      	strb	r2, [r3, #0]
      for (counter = 0; counter < 16; counter++)
 8010a90:	69fb      	ldr	r3, [r7, #28]
 8010a92:	3301      	adds	r3, #1
 8010a94:	61fb      	str	r3, [r7, #28]
 8010a96:	69fb      	ldr	r3, [r7, #28]
 8010a98:	2b0f      	cmp	r3, #15
 8010a9a:	d9ef      	bls.n	8010a7c <SD_GetCIDRegister+0x34>
      }

      /* Get CRC bytes (not really needed by us, but required by SD) */
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 8010a9c:	20ff      	movs	r0, #255	@ 0xff
 8010a9e:	f7fe fdef 	bl	800f680 <SD_IO_WriteByte>
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 8010aa2:	20ff      	movs	r0, #255	@ 0xff
 8010aa4:	f7fe fdec 	bl	800f680 <SD_IO_WriteByte>

      /* Set response value to success */
      rvalue = MSD_OK;
 8010aa8:	2300      	movs	r3, #0
 8010aaa:	76fb      	strb	r3, [r7, #27]
    }
  }

  /* Send dummy byte: 8 Clock pulses of delay */
  SD_IO_WriteDummy();
 8010aac:	f7fe fec0 	bl	800f830 <SD_IO_WriteDummy>

  if(rvalue == MSD_OK)
 8010ab0:	7efb      	ldrb	r3, [r7, #27]
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d167      	bne.n	8010b86 <SD_GetCIDRegister+0x13e>
  {
    /* Byte 0 */
    Cid->ManufacturerID = CID_Tab[0];
 8010ab6:	7a3a      	ldrb	r2, [r7, #8]
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	701a      	strb	r2, [r3, #0]

    /* Byte 1 */
    Cid->OEM_AppliID = CID_Tab[1] << 8;
 8010abc:	7a7b      	ldrb	r3, [r7, #9]
 8010abe:	021b      	lsls	r3, r3, #8
 8010ac0:	b29a      	uxth	r2, r3
 8010ac2:	687b      	ldr	r3, [r7, #4]
 8010ac4:	805a      	strh	r2, [r3, #2]

    /* Byte 2 */
    Cid->OEM_AppliID |= CID_Tab[2];
 8010ac6:	687b      	ldr	r3, [r7, #4]
 8010ac8:	885b      	ldrh	r3, [r3, #2]
 8010aca:	b29b      	uxth	r3, r3
 8010acc:	7aba      	ldrb	r2, [r7, #10]
 8010ace:	4313      	orrs	r3, r2
 8010ad0:	b29a      	uxth	r2, r3
 8010ad2:	687b      	ldr	r3, [r7, #4]
 8010ad4:	805a      	strh	r2, [r3, #2]

    /* Byte 3 */
    Cid->ProdName1 = CID_Tab[3] << 24;
 8010ad6:	7afb      	ldrb	r3, [r7, #11]
 8010ad8:	061a      	lsls	r2, r3, #24
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	605a      	str	r2, [r3, #4]

    /* Byte 4 */
    Cid->ProdName1 |= CID_Tab[4] << 16;
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	685a      	ldr	r2, [r3, #4]
 8010ae2:	7b3b      	ldrb	r3, [r7, #12]
 8010ae4:	041b      	lsls	r3, r3, #16
 8010ae6:	431a      	orrs	r2, r3
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	605a      	str	r2, [r3, #4]

    /* Byte 5 */
    Cid->ProdName1 |= CID_Tab[5] << 8;
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	685a      	ldr	r2, [r3, #4]
 8010af0:	7b7b      	ldrb	r3, [r7, #13]
 8010af2:	021b      	lsls	r3, r3, #8
 8010af4:	431a      	orrs	r2, r3
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	605a      	str	r2, [r3, #4]

    /* Byte 6 */
    Cid->ProdName1 |= CID_Tab[6];
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	685b      	ldr	r3, [r3, #4]
 8010afe:	7bba      	ldrb	r2, [r7, #14]
 8010b00:	431a      	orrs	r2, r3
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	605a      	str	r2, [r3, #4]

    /* Byte 7 */
    Cid->ProdName2 = CID_Tab[7];
 8010b06:	7bfa      	ldrb	r2, [r7, #15]
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	721a      	strb	r2, [r3, #8]

    /* Byte 8 */
    Cid->ProdRev = CID_Tab[8];
 8010b0c:	7c3a      	ldrb	r2, [r7, #16]
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	725a      	strb	r2, [r3, #9]

    /* Byte 9 */
    Cid->ProdSN = CID_Tab[9] << 24;
 8010b12:	7c7b      	ldrb	r3, [r7, #17]
 8010b14:	061a      	lsls	r2, r3, #24
 8010b16:	687b      	ldr	r3, [r7, #4]
 8010b18:	60da      	str	r2, [r3, #12]

    /* Byte 10 */
    Cid->ProdSN |= CID_Tab[10] << 16;
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	68da      	ldr	r2, [r3, #12]
 8010b1e:	7cbb      	ldrb	r3, [r7, #18]
 8010b20:	041b      	lsls	r3, r3, #16
 8010b22:	431a      	orrs	r2, r3
 8010b24:	687b      	ldr	r3, [r7, #4]
 8010b26:	60da      	str	r2, [r3, #12]

    /* Byte 11 */
    Cid->ProdSN |= CID_Tab[11] << 8;
 8010b28:	687b      	ldr	r3, [r7, #4]
 8010b2a:	68da      	ldr	r2, [r3, #12]
 8010b2c:	7cfb      	ldrb	r3, [r7, #19]
 8010b2e:	021b      	lsls	r3, r3, #8
 8010b30:	431a      	orrs	r2, r3
 8010b32:	687b      	ldr	r3, [r7, #4]
 8010b34:	60da      	str	r2, [r3, #12]

    /* Byte 12 */
    Cid->ProdSN |= CID_Tab[12];
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	68db      	ldr	r3, [r3, #12]
 8010b3a:	7d3a      	ldrb	r2, [r7, #20]
 8010b3c:	431a      	orrs	r2, r3
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	60da      	str	r2, [r3, #12]

    /* Byte 13 */
    Cid->Reserved1 |= (CID_Tab[13] & 0xF0) >> 4;
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	7c1b      	ldrb	r3, [r3, #16]
 8010b46:	b2da      	uxtb	r2, r3
 8010b48:	7d7b      	ldrb	r3, [r7, #21]
 8010b4a:	091b      	lsrs	r3, r3, #4
 8010b4c:	b2db      	uxtb	r3, r3
 8010b4e:	4313      	orrs	r3, r2
 8010b50:	b2da      	uxtb	r2, r3
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	741a      	strb	r2, [r3, #16]
    Cid->ManufactDate = (CID_Tab[13] & 0x0F) << 8;
 8010b56:	7d7b      	ldrb	r3, [r7, #21]
 8010b58:	021b      	lsls	r3, r3, #8
 8010b5a:	b29b      	uxth	r3, r3
 8010b5c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8010b60:	b29a      	uxth	r2, r3
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	825a      	strh	r2, [r3, #18]

    /* Byte 14 */
    Cid->ManufactDate |= CID_Tab[14];
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	8a5b      	ldrh	r3, [r3, #18]
 8010b6a:	b29b      	uxth	r3, r3
 8010b6c:	7dba      	ldrb	r2, [r7, #22]
 8010b6e:	4313      	orrs	r3, r2
 8010b70:	b29a      	uxth	r2, r3
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	825a      	strh	r2, [r3, #18]

    /* Byte 15 */
    Cid->CID_CRC = (CID_Tab[15] & 0xFE) >> 1;
 8010b76:	7dfb      	ldrb	r3, [r7, #23]
 8010b78:	085b      	lsrs	r3, r3, #1
 8010b7a:	b2da      	uxtb	r2, r3
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	751a      	strb	r2, [r3, #20]
    Cid->Reserved2 = 1;
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	2201      	movs	r2, #1
 8010b84:	755a      	strb	r2, [r3, #21]
  }
  /* Return the reponse */
  return rvalue;
 8010b86:	7efb      	ldrb	r3, [r7, #27]
}
 8010b88:	4618      	mov	r0, r3
 8010b8a:	3720      	adds	r7, #32
 8010b8c:	46bd      	mov	sp, r7
 8010b8e:	bd80      	pop	{r7, pc}

08010b90 <SD_SendCmd_wResp>:
  * @param  Crc: The CRC.
  * @param  Response: Expected response from the SD card
  * @retval SD status
  */
static uint8_t SD_SendCmd_wResp(uint8_t Cmd, uint32_t Arg, uint8_t Crc)
{
 8010b90:	b580      	push	{r7, lr}
 8010b92:	b082      	sub	sp, #8
 8010b94:	af00      	add	r7, sp, #0
 8010b96:	4603      	mov	r3, r0
 8010b98:	6039      	str	r1, [r7, #0]
 8010b9a:	71fb      	strb	r3, [r7, #7]
 8010b9c:	4613      	mov	r3, r2
 8010b9e:	71bb      	strb	r3, [r7, #6]
  return SD_IO_WriteCmd_wResp(Cmd, Arg, Crc);
 8010ba0:	79ba      	ldrb	r2, [r7, #6]
 8010ba2:	79fb      	ldrb	r3, [r7, #7]
 8010ba4:	6839      	ldr	r1, [r7, #0]
 8010ba6:	4618      	mov	r0, r3
 8010ba8:	f7fe fd86 	bl	800f6b8 <SD_IO_WriteCmd_wResp>
 8010bac:	4603      	mov	r3, r0
}
 8010bae:	4618      	mov	r0, r3
 8010bb0:	3708      	adds	r7, #8
 8010bb2:	46bd      	mov	sp, r7
 8010bb4:	bd80      	pop	{r7, pc}

08010bb6 <SD_SendCmd>:
  * @param  Crc: The CRC.
  * @param  Response: Expected response from the SD card
  * @retval SD status
  */
static uint8_t SD_SendCmd(uint8_t Cmd, uint32_t Arg, uint8_t Crc, uint8_t Response)
{
 8010bb6:	b580      	push	{r7, lr}
 8010bb8:	b084      	sub	sp, #16
 8010bba:	af00      	add	r7, sp, #0
 8010bbc:	6039      	str	r1, [r7, #0]
 8010bbe:	4611      	mov	r1, r2
 8010bc0:	461a      	mov	r2, r3
 8010bc2:	4603      	mov	r3, r0
 8010bc4:	71fb      	strb	r3, [r7, #7]
 8010bc6:	460b      	mov	r3, r1
 8010bc8:	71bb      	strb	r3, [r7, #6]
 8010bca:	4613      	mov	r3, r2
 8010bcc:	717b      	strb	r3, [r7, #5]
  uint8_t status = MSD_ERROR;
 8010bce:	2301      	movs	r3, #1
 8010bd0:	73fb      	strb	r3, [r7, #15]
  
  if(SD_IO_WriteCmd(Cmd, Arg, Crc, Response) == HAL_OK)
 8010bd2:	797b      	ldrb	r3, [r7, #5]
 8010bd4:	79ba      	ldrb	r2, [r7, #6]
 8010bd6:	79f8      	ldrb	r0, [r7, #7]
 8010bd8:	6839      	ldr	r1, [r7, #0]
 8010bda:	f7fe fdbd 	bl	800f758 <SD_IO_WriteCmd>
 8010bde:	4603      	mov	r3, r0
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d101      	bne.n	8010be8 <SD_SendCmd+0x32>
  {
    status = MSD_OK;
 8010be4:	2300      	movs	r3, #0
 8010be6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Send Dummy Byte */
  SD_IO_WriteDummy();
 8010be8:	f7fe fe22 	bl	800f830 <SD_IO_WriteDummy>

  return status;
 8010bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8010bee:	4618      	mov	r0, r3
 8010bf0:	3710      	adds	r7, #16
 8010bf2:	46bd      	mov	sp, r7
 8010bf4:	bd80      	pop	{r7, pc}

08010bf6 <SD_GetDataResponse>:
  *         - status 101: Data rejected due to a crc error
  *         - status 110: Data rejected due to a Write error.
  *         - status 111: Data rejected due to other error.
  */
static SD_Info SD_GetDataResponse(void)
{
 8010bf6:	b580      	push	{r7, lr}
 8010bf8:	b082      	sub	sp, #8
 8010bfa:	af00      	add	r7, sp, #0
  uint32_t counter = 0;
 8010bfc:	2300      	movs	r3, #0
 8010bfe:	607b      	str	r3, [r7, #4]
  SD_Info response, rvalue;

  while (counter <= 64)
 8010c00:	e021      	b.n	8010c46 <SD_GetDataResponse+0x50>
  {
    /* Read response */
    response = (SD_Info)SD_IO_ReadByte();
 8010c02:	f7fe fd4a 	bl	800f69a <SD_IO_ReadByte>
 8010c06:	4603      	mov	r3, r0
 8010c08:	70fb      	strb	r3, [r7, #3]
    /* Mask unused bits */
    response &= 0x1F;
 8010c0a:	78fb      	ldrb	r3, [r7, #3]
 8010c0c:	f003 031f 	and.w	r3, r3, #31
 8010c10:	70fb      	strb	r3, [r7, #3]
    switch (response)
 8010c12:	78fb      	ldrb	r3, [r7, #3]
 8010c14:	2b0d      	cmp	r3, #13
 8010c16:	d00b      	beq.n	8010c30 <SD_GetDataResponse+0x3a>
 8010c18:	2b0d      	cmp	r3, #13
 8010c1a:	dc0b      	bgt.n	8010c34 <SD_GetDataResponse+0x3e>
 8010c1c:	2b05      	cmp	r3, #5
 8010c1e:	d002      	beq.n	8010c26 <SD_GetDataResponse+0x30>
 8010c20:	2b0b      	cmp	r3, #11
 8010c22:	d003      	beq.n	8010c2c <SD_GetDataResponse+0x36>
 8010c24:	e006      	b.n	8010c34 <SD_GetDataResponse+0x3e>
    {
      case SD_DATA_OK:
      {
        rvalue = SD_DATA_OK;
 8010c26:	2305      	movs	r3, #5
 8010c28:	70bb      	strb	r3, [r7, #2]
        break;
 8010c2a:	e006      	b.n	8010c3a <SD_GetDataResponse+0x44>
      }
      case SD_DATA_CRC_ERROR:
        return SD_DATA_CRC_ERROR;
 8010c2c:	230b      	movs	r3, #11
 8010c2e:	e016      	b.n	8010c5e <SD_GetDataResponse+0x68>
      case SD_DATA_WRITE_ERROR:
        return SD_DATA_WRITE_ERROR;
 8010c30:	230d      	movs	r3, #13
 8010c32:	e014      	b.n	8010c5e <SD_GetDataResponse+0x68>
      default:
      {
        rvalue = SD_DATA_OTHER_ERROR;
 8010c34:	23ff      	movs	r3, #255	@ 0xff
 8010c36:	70bb      	strb	r3, [r7, #2]
        break;
 8010c38:	bf00      	nop
      }
    }
    /* Exit loop in case of data ok */
    if (rvalue == SD_DATA_OK)
 8010c3a:	78bb      	ldrb	r3, [r7, #2]
 8010c3c:	2b05      	cmp	r3, #5
 8010c3e:	d006      	beq.n	8010c4e <SD_GetDataResponse+0x58>
      break;
    /* Increment loop counter */
    counter++;
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	3301      	adds	r3, #1
 8010c44:	607b      	str	r3, [r7, #4]
  while (counter <= 64)
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	2b40      	cmp	r3, #64	@ 0x40
 8010c4a:	d9da      	bls.n	8010c02 <SD_GetDataResponse+0xc>
 8010c4c:	e000      	b.n	8010c50 <SD_GetDataResponse+0x5a>
      break;
 8010c4e:	bf00      	nop
  }

  /* Wait null data */
  while (SD_IO_ReadByte() == 0);
 8010c50:	bf00      	nop
 8010c52:	f7fe fd22 	bl	800f69a <SD_IO_ReadByte>
 8010c56:	4603      	mov	r3, r0
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	d0fa      	beq.n	8010c52 <SD_GetDataResponse+0x5c>

  /* Return response */
  return response;
 8010c5c:	78fb      	ldrb	r3, [r7, #3]
}
 8010c5e:	4618      	mov	r0, r3
 8010c60:	3708      	adds	r7, #8
 8010c62:	46bd      	mov	sp, r7
 8010c64:	bd80      	pop	{r7, pc}

08010c66 <BSP_SD_GetStatus>:
  * @brief  Returns the SD status.
  * @param  None
  * @retval The SD status.
  */
uint8_t BSP_SD_GetStatus(void)
{
 8010c66:	b480      	push	{r7}
 8010c68:	af00      	add	r7, sp, #0
  return MSD_OK;
 8010c6a:	2300      	movs	r3, #0
}
 8010c6c:	4618      	mov	r0, r3
 8010c6e:	46bd      	mov	sp, r7
 8010c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c74:	4770      	bx	lr
	...

08010c78 <SD_GoIdleState>:
  * @brief  Put SD in Idle state.
  * @param  None
  * @retval SD status
  */
static uint8_t SD_GoIdleState(void)
{
 8010c78:	b590      	push	{r4, r7, lr}
 8010c7a:	b083      	sub	sp, #12
 8010c7c:	af00      	add	r7, sp, #0
  uint8_t n, resp[4];
  
  /* Send CMD0 (SD_CMD_GO_IDLE_STATE) to put SD in SPI mode and 
     Wait for In Idle State Response (R1 Format) equal to 0x01 */
  if (SD_SendCmd(SD_CMD_GO_IDLE_STATE, 0, 0x95, SD_IN_IDLE_STATE) != MSD_OK)
 8010c7e:	2301      	movs	r3, #1
 8010c80:	2295      	movs	r2, #149	@ 0x95
 8010c82:	2100      	movs	r1, #0
 8010c84:	2000      	movs	r0, #0
 8010c86:	f7ff ff96 	bl	8010bb6 <SD_SendCmd>
 8010c8a:	4603      	mov	r3, r0
 8010c8c:	2b00      	cmp	r3, #0
 8010c8e:	d001      	beq.n	8010c94 <SD_GoIdleState+0x1c>
  {
    /* No Idle State Response: return an error */
    return MSD_ERROR;
 8010c90:	2301      	movs	r3, #1
 8010c92:	e070      	b.n	8010d76 <SD_GoIdleState+0xfe>
  }

  /* Send CMD8 */
  if(SD_SendCmd_wResp(SD_CMD_HS_SEND_EXT_CSD, 0x000001AA, 0x87) == 1)  /* SDv2? */
 8010c94:	2287      	movs	r2, #135	@ 0x87
 8010c96:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8010c9a:	2008      	movs	r0, #8
 8010c9c:	f7ff ff78 	bl	8010b90 <SD_SendCmd_wResp>
 8010ca0:	4603      	mov	r3, r0
 8010ca2:	2b01      	cmp	r3, #1
 8010ca4:	d161      	bne.n	8010d6a <SD_GoIdleState+0xf2>
  {
    for (n = 0; n < 4; n++)
 8010ca6:	2300      	movs	r3, #0
 8010ca8:	71fb      	strb	r3, [r7, #7]
 8010caa:	e00c      	b.n	8010cc6 <SD_GoIdleState+0x4e>
    {
      resp[n] = SD_IO_ReadByte();	/* Get 32 bit return value of R7 resp */
 8010cac:	79fc      	ldrb	r4, [r7, #7]
 8010cae:	f7fe fcf4 	bl	800f69a <SD_IO_ReadByte>
 8010cb2:	4603      	mov	r3, r0
 8010cb4:	461a      	mov	r2, r3
 8010cb6:	f104 0308 	add.w	r3, r4, #8
 8010cba:	443b      	add	r3, r7
 8010cbc:	f803 2c08 	strb.w	r2, [r3, #-8]
    for (n = 0; n < 4; n++)
 8010cc0:	79fb      	ldrb	r3, [r7, #7]
 8010cc2:	3301      	adds	r3, #1
 8010cc4:	71fb      	strb	r3, [r7, #7]
 8010cc6:	79fb      	ldrb	r3, [r7, #7]
 8010cc8:	2b03      	cmp	r3, #3
 8010cca:	d9ef      	bls.n	8010cac <SD_GoIdleState+0x34>
    }
    SD_IO_WriteDummy();
 8010ccc:	f7fe fdb0 	bl	800f830 <SD_IO_WriteDummy>
    
    if (resp[2] == 0x01 && resp[3] == 0xAA)  /* the card supports vcc of 2.7-3.6V? */
 8010cd0:	78bb      	ldrb	r3, [r7, #2]
 8010cd2:	2b01      	cmp	r3, #1
 8010cd4:	d14c      	bne.n	8010d70 <SD_GoIdleState+0xf8>
 8010cd6:	78fb      	ldrb	r3, [r7, #3]
 8010cd8:	2baa      	cmp	r3, #170	@ 0xaa
 8010cda:	d149      	bne.n	8010d70 <SD_GoIdleState+0xf8>
    {	
      do /* Wait for end of initialization with ACMD41(HCS) */
      {
        HAL_Delay(100);
 8010cdc:	2064      	movs	r0, #100	@ 0x64
 8010cde:	f000 fa5d 	bl	801119c <HAL_Delay>
        if(SD_SendCmd(SD_CMD_APP_CMD, 0, 0xFF, 1) != MSD_OK) /* CMD55 because following command id SD Card Specific */
 8010ce2:	2301      	movs	r3, #1
 8010ce4:	22ff      	movs	r2, #255	@ 0xff
 8010ce6:	2100      	movs	r1, #0
 8010ce8:	2037      	movs	r0, #55	@ 0x37
 8010cea:	f7ff ff64 	bl	8010bb6 <SD_SendCmd>
 8010cee:	4603      	mov	r3, r0
 8010cf0:	2b00      	cmp	r3, #0
 8010cf2:	d001      	beq.n	8010cf8 <SD_GoIdleState+0x80>
        {
          return MSD_ERROR;
 8010cf4:	2301      	movs	r3, #1
 8010cf6:	e03e      	b.n	8010d76 <SD_GoIdleState+0xfe>
        }
      } while(SD_SendCmd(SD_CMD_SD_APP_OP_COND, 1UL << 30, 0xFF, SD_RESPONSE_NO_ERROR) != MSD_OK); /* ACMD41 */
 8010cf8:	2300      	movs	r3, #0
 8010cfa:	22ff      	movs	r2, #255	@ 0xff
 8010cfc:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8010d00:	2029      	movs	r0, #41	@ 0x29
 8010d02:	f7ff ff58 	bl	8010bb6 <SD_SendCmd>
 8010d06:	4603      	mov	r3, r0
 8010d08:	2b00      	cmp	r3, #0
 8010d0a:	d1e7      	bne.n	8010cdc <SD_GoIdleState+0x64>
      
      HAL_Delay(10);
 8010d0c:	200a      	movs	r0, #10
 8010d0e:	f000 fa45 	bl	801119c <HAL_Delay>
      
      /* Read OCR register with CMD58 and check CCS flag (bit 30) */
      resp[0] = SD_SendCmd_wResp(SD_CMD_SDMMC_READ_OCR, 0, 0xFF);
 8010d12:	22ff      	movs	r2, #255	@ 0xff
 8010d14:	2100      	movs	r1, #0
 8010d16:	203a      	movs	r0, #58	@ 0x3a
 8010d18:	f7ff ff3a 	bl	8010b90 <SD_SendCmd_wResp>
 8010d1c:	4603      	mov	r3, r0
 8010d1e:	703b      	strb	r3, [r7, #0]
      if(resp[0] == 0)
 8010d20:	783b      	ldrb	r3, [r7, #0]
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	d11e      	bne.n	8010d64 <SD_GoIdleState+0xec>
      {
        for (n = 0; n < 4; n++)
 8010d26:	2300      	movs	r3, #0
 8010d28:	71fb      	strb	r3, [r7, #7]
 8010d2a:	e00c      	b.n	8010d46 <SD_GoIdleState+0xce>
        {
          resp[n] = SD_IO_ReadByte();	/* Get 32 bit return value of R7 resp */
 8010d2c:	79fc      	ldrb	r4, [r7, #7]
 8010d2e:	f7fe fcb4 	bl	800f69a <SD_IO_ReadByte>
 8010d32:	4603      	mov	r3, r0
 8010d34:	461a      	mov	r2, r3
 8010d36:	f104 0308 	add.w	r3, r4, #8
 8010d3a:	443b      	add	r3, r7
 8010d3c:	f803 2c08 	strb.w	r2, [r3, #-8]
        for (n = 0; n < 4; n++)
 8010d40:	79fb      	ldrb	r3, [r7, #7]
 8010d42:	3301      	adds	r3, #1
 8010d44:	71fb      	strb	r3, [r7, #7]
 8010d46:	79fb      	ldrb	r3, [r7, #7]
 8010d48:	2b03      	cmp	r3, #3
 8010d4a:	d9ef      	bls.n	8010d2c <SD_GoIdleState+0xb4>
        }
        if(resp[0]&0x40)
 8010d4c:	783b      	ldrb	r3, [r7, #0]
 8010d4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	d003      	beq.n	8010d5e <SD_GoIdleState+0xe6>
        {
          SD_CardType = HIGH_CAPACITY_SD_CARD;  /* Card id SDv2 and High Capacity */
 8010d56:	4b0a      	ldr	r3, [pc, #40]	@ (8010d80 <SD_GoIdleState+0x108>)
 8010d58:	2202      	movs	r2, #2
 8010d5a:	701a      	strb	r2, [r3, #0]
 8010d5c:	e002      	b.n	8010d64 <SD_GoIdleState+0xec>
        }
        else
        {
          SD_CardType = STD_CAPACITY_SD_CARD_V2_0;  /* Card id SDv2 */
 8010d5e:	4b08      	ldr	r3, [pc, #32]	@ (8010d80 <SD_GoIdleState+0x108>)
 8010d60:	2201      	movs	r2, #1
 8010d62:	701a      	strb	r2, [r3, #0]
        }
      }
      SD_IO_WriteDummy();
 8010d64:	f7fe fd64 	bl	800f830 <SD_IO_WriteDummy>
 8010d68:	e002      	b.n	8010d70 <SD_GoIdleState+0xf8>
    }
  }
  else /* Not SDv2 card */
  {
    SD_CardType = STD_CAPACITY_SD_CARD_V1_1;
 8010d6a:	4b05      	ldr	r3, [pc, #20]	@ (8010d80 <SD_GoIdleState+0x108>)
 8010d6c:	2200      	movs	r2, #0
 8010d6e:	701a      	strb	r2, [r3, #0]
  }
  
  SD_IO_WriteDummy();
 8010d70:	f7fe fd5e 	bl	800f830 <SD_IO_WriteDummy>
  return MSD_OK;
 8010d74:	2300      	movs	r3, #0
}
 8010d76:	4618      	mov	r0, r3
 8010d78:	370c      	adds	r7, #12
 8010d7a:	46bd      	mov	sp, r7
 8010d7c:	bd90      	pop	{r4, r7, pc}
 8010d7e:	bf00      	nop
 8010d80:	20002e28 	.word	0x20002e28

08010d84 <BSP_TEMPERATURE_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_TEMPERATURE_Init( TEMPERATURE_ID_t id, void **handle )
{
 8010d84:	b580      	push	{r7, lr}
 8010d86:	b082      	sub	sp, #8
 8010d88:	af00      	add	r7, sp, #0
 8010d8a:	4603      	mov	r3, r0
 8010d8c:	6039      	str	r1, [r7, #0]
 8010d8e:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 8010d90:	683b      	ldr	r3, [r7, #0]
 8010d92:	2200      	movs	r2, #0
 8010d94:	601a      	str	r2, [r3, #0]
  
  switch(id)
 8010d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010d9a:	2b00      	cmp	r3, #0
 8010d9c:	d00f      	beq.n	8010dbe <BSP_TEMPERATURE_Init+0x3a>
 8010d9e:	2b01      	cmp	r3, #1
 8010da0:	d015      	beq.n	8010dce <BSP_TEMPERATURE_Init+0x4a>
  {
    case TEMPERATURE_SENSORS_AUTO:
    default:
    {
      /* Try to init the HTS221 on motherboard before */
      if(BSP_HTS221_TEMPERATURE_Init(handle) == COMPONENT_ERROR )
 8010da2:	6838      	ldr	r0, [r7, #0]
 8010da4:	f000 f8d2 	bl	8010f4c <BSP_HTS221_TEMPERATURE_Init>
 8010da8:	4603      	mov	r3, r0
 8010daa:	2b01      	cmp	r3, #1
 8010dac:	d117      	bne.n	8010dde <BSP_TEMPERATURE_Init+0x5a>
      {
        if( BSP_LPS22HB_TEMPERATURE_Init(handle) == COMPONENT_ERROR )
 8010dae:	6838      	ldr	r0, [r7, #0]
 8010db0:	f000 f820 	bl	8010df4 <BSP_LPS22HB_TEMPERATURE_Init>
 8010db4:	4603      	mov	r3, r0
 8010db6:	2b01      	cmp	r3, #1
 8010db8:	d111      	bne.n	8010dde <BSP_TEMPERATURE_Init+0x5a>
        {
          return COMPONENT_ERROR;
 8010dba:	2301      	movs	r3, #1
 8010dbc:	e015      	b.n	8010dea <BSP_TEMPERATURE_Init+0x66>
      }
      break;
    }
    case LPS22HB_T_0:
    {
      if(BSP_LPS22HB_TEMPERATURE_Init(handle) == COMPONENT_ERROR )
 8010dbe:	6838      	ldr	r0, [r7, #0]
 8010dc0:	f000 f818 	bl	8010df4 <BSP_LPS22HB_TEMPERATURE_Init>
 8010dc4:	4603      	mov	r3, r0
 8010dc6:	2b01      	cmp	r3, #1
 8010dc8:	d10b      	bne.n	8010de2 <BSP_TEMPERATURE_Init+0x5e>
      {
        return COMPONENT_ERROR;
 8010dca:	2301      	movs	r3, #1
 8010dcc:	e00d      	b.n	8010dea <BSP_TEMPERATURE_Init+0x66>
      }
      break;
    }
    case HTS221_T_0:
    {
      if(BSP_HTS221_TEMPERATURE_Init(handle) == COMPONENT_ERROR )
 8010dce:	6838      	ldr	r0, [r7, #0]
 8010dd0:	f000 f8bc 	bl	8010f4c <BSP_HTS221_TEMPERATURE_Init>
 8010dd4:	4603      	mov	r3, r0
 8010dd6:	2b01      	cmp	r3, #1
 8010dd8:	d105      	bne.n	8010de6 <BSP_TEMPERATURE_Init+0x62>
      {
        return COMPONENT_ERROR;
 8010dda:	2301      	movs	r3, #1
 8010ddc:	e005      	b.n	8010dea <BSP_TEMPERATURE_Init+0x66>
      break;
 8010dde:	bf00      	nop
 8010de0:	e002      	b.n	8010de8 <BSP_TEMPERATURE_Init+0x64>
      break;
 8010de2:	bf00      	nop
 8010de4:	e000      	b.n	8010de8 <BSP_TEMPERATURE_Init+0x64>
      }
      break;
 8010de6:	bf00      	nop
    }
  }
  
  return COMPONENT_OK;
 8010de8:	2300      	movs	r3, #0
}
 8010dea:	4618      	mov	r0, r3
 8010dec:	3708      	adds	r7, #8
 8010dee:	46bd      	mov	sp, r7
 8010df0:	bd80      	pop	{r7, pc}
	...

08010df4 <BSP_LPS22HB_TEMPERATURE_Init>:



static DrvStatusTypeDef BSP_LPS22HB_TEMPERATURE_Init( void **handle )
{
 8010df4:	b580      	push	{r7, lr}
 8010df6:	b084      	sub	sp, #16
 8010df8:	af00      	add	r7, sp, #0
 8010dfa:	6078      	str	r0, [r7, #4]
  TEMPERATURE_Drv_t *driver = NULL;
 8010dfc:	2300      	movs	r3, #0
 8010dfe:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x01;
 8010e00:	2301      	movs	r3, #1
 8010e02:	72fb      	strb	r3, [r7, #11]
  
  if(TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isInitialized == 1)
 8010e04:	4b4c      	ldr	r3, [pc, #304]	@ (8010f38 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e06:	795b      	ldrb	r3, [r3, #5]
 8010e08:	2b01      	cmp	r3, #1
 8010e0a:	d101      	bne.n	8010e10 <BSP_LPS22HB_TEMPERATURE_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8010e0c:	2301      	movs	r3, #1
 8010e0e:	e08f      	b.n	8010f30 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 8010e10:	f7fd fd6a 	bl	800e8e8 <Sensor_IO_SPI_Init>
 8010e14:	4603      	mov	r3, r0
 8010e16:	2b01      	cmp	r3, #1
 8010e18:	d101      	bne.n	8010e1e <BSP_LPS22HB_TEMPERATURE_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8010e1a:	2301      	movs	r3, #1
 8010e1c:	e088      	b.n	8010f30 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  /* Setup sensor handle. */
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].who_am_i      = LPS22HB_WHO_AM_I_VAL;
 8010e1e:	4b46      	ldr	r3, [pc, #280]	@ (8010f38 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e20:	22b1      	movs	r2, #177	@ 0xb1
 8010e22:	701a      	strb	r2, [r3, #0]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].ifType        = 1; // SPI interface
 8010e24:	4b44      	ldr	r3, [pc, #272]	@ (8010f38 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e26:	2201      	movs	r2, #1
 8010e28:	705a      	strb	r2, [r3, #1]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].address       = LPS22HB_ADDRESS_HIGH;
 8010e2a:	4b43      	ldr	r3, [pc, #268]	@ (8010f38 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e2c:	22ba      	movs	r2, #186	@ 0xba
 8010e2e:	709a      	strb	r2, [r3, #2]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].spiDevice     = LPS22HB;
 8010e30:	4b41      	ldr	r3, [pc, #260]	@ (8010f38 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e32:	2203      	movs	r2, #3
 8010e34:	70da      	strb	r2, [r3, #3]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].instance      = LPS22HB_T_0;
 8010e36:	4b40      	ldr	r3, [pc, #256]	@ (8010f38 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e38:	2200      	movs	r2, #0
 8010e3a:	711a      	strb	r2, [r3, #4]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isInitialized = 0;
 8010e3c:	4b3e      	ldr	r3, [pc, #248]	@ (8010f38 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e3e:	2200      	movs	r2, #0
 8010e40:	715a      	strb	r2, [r3, #5]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isEnabled     = 0;
 8010e42:	4b3d      	ldr	r3, [pc, #244]	@ (8010f38 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e44:	2200      	movs	r2, #0
 8010e46:	719a      	strb	r2, [r3, #6]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isCombo       = 1;
 8010e48:	4b3b      	ldr	r3, [pc, #236]	@ (8010f38 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e4a:	2201      	movs	r2, #1
 8010e4c:	71da      	strb	r2, [r3, #7]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].pData         = ( void * )&TEMPERATURE_Data[ LPS22HB_T_0 ];
 8010e4e:	4b3a      	ldr	r3, [pc, #232]	@ (8010f38 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e50:	4a3a      	ldr	r2, [pc, #232]	@ (8010f3c <BSP_LPS22HB_TEMPERATURE_Init+0x148>)
 8010e52:	609a      	str	r2, [r3, #8]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].pVTable       = ( void * )&LPS22HB_T_Drv;
 8010e54:	4b38      	ldr	r3, [pc, #224]	@ (8010f38 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e56:	4a3a      	ldr	r2, [pc, #232]	@ (8010f40 <BSP_LPS22HB_TEMPERATURE_Init+0x14c>)
 8010e58:	60da      	str	r2, [r3, #12]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].pExtVTable    = 0;
 8010e5a:	4b37      	ldr	r3, [pc, #220]	@ (8010f38 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e5c:	2200      	movs	r2, #0
 8010e5e:	611a      	str	r2, [r3, #16]
      
  LPS22HB_T_0_Data.comboData = &LPS22HB_Combo_Data[0];
 8010e60:	4b38      	ldr	r3, [pc, #224]	@ (8010f44 <BSP_LPS22HB_TEMPERATURE_Init+0x150>)
 8010e62:	4a39      	ldr	r2, [pc, #228]	@ (8010f48 <BSP_LPS22HB_TEMPERATURE_Init+0x154>)
 8010e64:	601a      	str	r2, [r3, #0]
  TEMPERATURE_Data[ LPS22HB_T_0 ].pComponentData = ( void * )&LPS22HB_T_0_Data;
 8010e66:	4b35      	ldr	r3, [pc, #212]	@ (8010f3c <BSP_LPS22HB_TEMPERATURE_Init+0x148>)
 8010e68:	4a36      	ldr	r2, [pc, #216]	@ (8010f44 <BSP_LPS22HB_TEMPERATURE_Init+0x150>)
 8010e6a:	601a      	str	r2, [r3, #0]
  TEMPERATURE_Data[ LPS22HB_T_0 ].pExtData       = 0;
 8010e6c:	4b33      	ldr	r3, [pc, #204]	@ (8010f3c <BSP_LPS22HB_TEMPERATURE_Init+0x148>)
 8010e6e:	2200      	movs	r2, #0
 8010e70:	605a      	str	r2, [r3, #4]
      
  *handle = (void *)&TEMPERATURE_SensorHandle[ LPS22HB_T_0 ];
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	4a30      	ldr	r2, [pc, #192]	@ (8010f38 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8010e76:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	681b      	ldr	r3, [r3, #0]
 8010e7c:	4618      	mov	r0, r3
 8010e7e:	f7fd fe51 	bl	800eb24 <Sensor_IO_SPI_CS_Init>
  
  if(LPS22HB_Combo_Data[0].isPressInitialized == 0)
 8010e82:	4b31      	ldr	r3, [pc, #196]	@ (8010f48 <BSP_LPS22HB_TEMPERATURE_Init+0x154>)
 8010e84:	781b      	ldrb	r3, [r3, #0]
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d128      	bne.n	8010edc <BSP_LPS22HB_TEMPERATURE_Init+0xe8>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	6818      	ldr	r0, [r3, #0]
 8010e8e:	f107 020b 	add.w	r2, r7, #11
 8010e92:	2301      	movs	r3, #1
 8010e94:	2110      	movs	r1, #16
 8010e96:	f7fd fedb 	bl	800ec50 <Sensor_IO_Write>
 8010e9a:	4603      	mov	r3, r0
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d001      	beq.n	8010ea4 <BSP_LPS22HB_TEMPERATURE_Init+0xb0>
    {
      return COMPONENT_ERROR;
 8010ea0:	2301      	movs	r3, #1
 8010ea2:	e045      	b.n	8010f30 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
    }
    
    if(LPS22HB_SwResetAndMemoryBoot(*handle))
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	681b      	ldr	r3, [r3, #0]
 8010ea8:	4618      	mov	r0, r3
 8010eaa:	f7f6 f9d2 	bl	8007252 <LPS22HB_SwResetAndMemoryBoot>
 8010eae:	4603      	mov	r3, r0
 8010eb0:	2b00      	cmp	r3, #0
 8010eb2:	d001      	beq.n	8010eb8 <BSP_LPS22HB_TEMPERATURE_Init+0xc4>
    {
      return COMPONENT_ERROR;
 8010eb4:	2301      	movs	r3, #1
 8010eb6:	e03b      	b.n	8010f30 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
    }
    
    HAL_Delay(100);
 8010eb8:	2064      	movs	r0, #100	@ 0x64
 8010eba:	f000 f96f 	bl	801119c <HAL_Delay>
    
    data = 0x01;
 8010ebe:	2301      	movs	r3, #1
 8010ec0:	72fb      	strb	r3, [r7, #11]
    
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	6818      	ldr	r0, [r3, #0]
 8010ec6:	f107 020b 	add.w	r2, r7, #11
 8010eca:	2301      	movs	r3, #1
 8010ecc:	2110      	movs	r1, #16
 8010ece:	f7fd febf 	bl	800ec50 <Sensor_IO_Write>
 8010ed2:	4603      	mov	r3, r0
 8010ed4:	2b00      	cmp	r3, #0
 8010ed6:	d001      	beq.n	8010edc <BSP_LPS22HB_TEMPERATURE_Init+0xe8>
    {
      return COMPONENT_ERROR;
 8010ed8:	2301      	movs	r3, #1
 8010eda:	e029      	b.n	8010f30 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
    }
  }
  
  driver = ( TEMPERATURE_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	681b      	ldr	r3, [r3, #0]
 8010ee0:	68db      	ldr	r3, [r3, #12]
 8010ee2:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 8010ee4:	68fb      	ldr	r3, [r7, #12]
 8010ee6:	681b      	ldr	r3, [r3, #0]
 8010ee8:	2b00      	cmp	r3, #0
 8010eea:	d10b      	bne.n	8010f04 <BSP_LPS22HB_TEMPERATURE_Init+0x110>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	681b      	ldr	r3, [r3, #0]
 8010ef0:	2214      	movs	r2, #20
 8010ef2:	2100      	movs	r1, #0
 8010ef4:	4618      	mov	r0, r3
 8010ef6:	f009 f80a 	bl	8019f0e <memset>
    *handle = NULL;
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	2200      	movs	r2, #0
 8010efe:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8010f00:	2301      	movs	r3, #1
 8010f02:	e015      	b.n	8010f30 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8010f04:	68fb      	ldr	r3, [r7, #12]
 8010f06:	681b      	ldr	r3, [r3, #0]
 8010f08:	687a      	ldr	r2, [r7, #4]
 8010f0a:	6812      	ldr	r2, [r2, #0]
 8010f0c:	4610      	mov	r0, r2
 8010f0e:	4798      	blx	r3
 8010f10:	4603      	mov	r3, r0
 8010f12:	2b01      	cmp	r3, #1
 8010f14:	d10b      	bne.n	8010f2e <BSP_LPS22HB_TEMPERATURE_Init+0x13a>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	681b      	ldr	r3, [r3, #0]
 8010f1a:	2214      	movs	r2, #20
 8010f1c:	2100      	movs	r1, #0
 8010f1e:	4618      	mov	r0, r3
 8010f20:	f008 fff5 	bl	8019f0e <memset>
    *handle = NULL;
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	2200      	movs	r2, #0
 8010f28:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8010f2a:	2301      	movs	r3, #1
 8010f2c:	e000      	b.n	8010f30 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  return COMPONENT_OK;
 8010f2e:	2300      	movs	r3, #0
  
}
 8010f30:	4618      	mov	r0, r3
 8010f32:	3710      	adds	r7, #16
 8010f34:	46bd      	mov	sp, r7
 8010f36:	bd80      	pop	{r7, pc}
 8010f38:	20002e2c 	.word	0x20002e2c
 8010f3c:	20002e54 	.word	0x20002e54
 8010f40:	20000108 	.word	0x20000108
 8010f44:	20002e64 	.word	0x20002e64
 8010f48:	20002bb0 	.word	0x20002bb0

08010f4c <BSP_HTS221_TEMPERATURE_Init>:



static DrvStatusTypeDef BSP_HTS221_TEMPERATURE_Init( void **handle )
{
 8010f4c:	b580      	push	{r7, lr}
 8010f4e:	b084      	sub	sp, #16
 8010f50:	af00      	add	r7, sp, #0
 8010f52:	6078      	str	r0, [r7, #4]
  TEMPERATURE_Drv_t *driver = NULL;
 8010f54:	2300      	movs	r3, #0
 8010f56:	60fb      	str	r3, [r7, #12]
  
  if(TEMPERATURE_SensorHandle[ HTS221_T_0 ].isInitialized == 1)
 8010f58:	4b32      	ldr	r3, [pc, #200]	@ (8011024 <BSP_HTS221_TEMPERATURE_Init+0xd8>)
 8010f5a:	7e5b      	ldrb	r3, [r3, #25]
 8010f5c:	2b01      	cmp	r3, #1
 8010f5e:	d101      	bne.n	8010f64 <BSP_HTS221_TEMPERATURE_Init+0x18>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8010f60:	2301      	movs	r3, #1
 8010f62:	e05a      	b.n	801101a <BSP_HTS221_TEMPERATURE_Init+0xce>
  }
  
  if ( Sensor_IO_I2C_Init() == COMPONENT_ERROR )
 8010f64:	f7fd fcb4 	bl	800e8d0 <Sensor_IO_I2C_Init>
 8010f68:	4603      	mov	r3, r0
 8010f6a:	2b01      	cmp	r3, #1
 8010f6c:	d101      	bne.n	8010f72 <BSP_HTS221_TEMPERATURE_Init+0x26>
  {
    return COMPONENT_ERROR;
 8010f6e:	2301      	movs	r3, #1
 8010f70:	e053      	b.n	801101a <BSP_HTS221_TEMPERATURE_Init+0xce>
  }
  
  /* Setup sensor handle. */
  TEMPERATURE_SensorHandle[ HTS221_T_0 ].who_am_i      = HTS221_WHO_AM_I_VAL;
 8010f72:	4b2c      	ldr	r3, [pc, #176]	@ (8011024 <BSP_HTS221_TEMPERATURE_Init+0xd8>)
 8010f74:	22bc      	movs	r2, #188	@ 0xbc
 8010f76:	751a      	strb	r2, [r3, #20]
  TEMPERATURE_SensorHandle[ HTS221_T_0 ].ifType        = 0; // I2C interface
 8010f78:	4b2a      	ldr	r3, [pc, #168]	@ (8011024 <BSP_HTS221_TEMPERATURE_Init+0xd8>)
 8010f7a:	2200      	movs	r2, #0
 8010f7c:	755a      	strb	r2, [r3, #21]
  TEMPERATURE_SensorHandle[ HTS221_T_0 ].address       = HTS221_ADDRESS_DEFAULT;
 8010f7e:	4b29      	ldr	r3, [pc, #164]	@ (8011024 <BSP_HTS221_TEMPERATURE_Init+0xd8>)
 8010f80:	22be      	movs	r2, #190	@ 0xbe
 8010f82:	759a      	strb	r2, [r3, #22]
  TEMPERATURE_SensorHandle[ HTS221_T_0 ].instance      = HTS221_T_0;
 8010f84:	4b27      	ldr	r3, [pc, #156]	@ (8011024 <BSP_HTS221_TEMPERATURE_Init+0xd8>)
 8010f86:	2201      	movs	r2, #1
 8010f88:	761a      	strb	r2, [r3, #24]
  TEMPERATURE_SensorHandle[ HTS221_T_0 ].isInitialized = 0;
 8010f8a:	4b26      	ldr	r3, [pc, #152]	@ (8011024 <BSP_HTS221_TEMPERATURE_Init+0xd8>)
 8010f8c:	2200      	movs	r2, #0
 8010f8e:	765a      	strb	r2, [r3, #25]
  TEMPERATURE_SensorHandle[ HTS221_T_0 ].isEnabled     = 0;
 8010f90:	4b24      	ldr	r3, [pc, #144]	@ (8011024 <BSP_HTS221_TEMPERATURE_Init+0xd8>)
 8010f92:	2200      	movs	r2, #0
 8010f94:	769a      	strb	r2, [r3, #26]
  TEMPERATURE_SensorHandle[ HTS221_T_0 ].isCombo       = 1;
 8010f96:	4b23      	ldr	r3, [pc, #140]	@ (8011024 <BSP_HTS221_TEMPERATURE_Init+0xd8>)
 8010f98:	2201      	movs	r2, #1
 8010f9a:	76da      	strb	r2, [r3, #27]
  TEMPERATURE_SensorHandle[ HTS221_T_0 ].pData         = ( void * )&TEMPERATURE_Data[ HTS221_T_0 ];
 8010f9c:	4b21      	ldr	r3, [pc, #132]	@ (8011024 <BSP_HTS221_TEMPERATURE_Init+0xd8>)
 8010f9e:	4a22      	ldr	r2, [pc, #136]	@ (8011028 <BSP_HTS221_TEMPERATURE_Init+0xdc>)
 8010fa0:	61da      	str	r2, [r3, #28]
  TEMPERATURE_SensorHandle[ HTS221_T_0 ].pVTable       = ( void * )&HTS221_T_Drv;
 8010fa2:	4b20      	ldr	r3, [pc, #128]	@ (8011024 <BSP_HTS221_TEMPERATURE_Init+0xd8>)
 8010fa4:	4a21      	ldr	r2, [pc, #132]	@ (801102c <BSP_HTS221_TEMPERATURE_Init+0xe0>)
 8010fa6:	621a      	str	r2, [r3, #32]
  TEMPERATURE_SensorHandle[ HTS221_T_0 ].pExtVTable    = 0;
 8010fa8:	4b1e      	ldr	r3, [pc, #120]	@ (8011024 <BSP_HTS221_TEMPERATURE_Init+0xd8>)
 8010faa:	2200      	movs	r2, #0
 8010fac:	625a      	str	r2, [r3, #36]	@ 0x24
  
  HTS221_T_0_Data.comboData = &HTS221_Combo_Data[0];
 8010fae:	4b20      	ldr	r3, [pc, #128]	@ (8011030 <BSP_HTS221_TEMPERATURE_Init+0xe4>)
 8010fb0:	4a20      	ldr	r2, [pc, #128]	@ (8011034 <BSP_HTS221_TEMPERATURE_Init+0xe8>)
 8010fb2:	601a      	str	r2, [r3, #0]
  TEMPERATURE_Data[ HTS221_T_0 ].pComponentData = ( void * )&HTS221_T_0_Data;
 8010fb4:	4b20      	ldr	r3, [pc, #128]	@ (8011038 <BSP_HTS221_TEMPERATURE_Init+0xec>)
 8010fb6:	4a1e      	ldr	r2, [pc, #120]	@ (8011030 <BSP_HTS221_TEMPERATURE_Init+0xe4>)
 8010fb8:	609a      	str	r2, [r3, #8]
  TEMPERATURE_Data[ HTS221_T_0 ].pExtData       = 0;
 8010fba:	4b1f      	ldr	r3, [pc, #124]	@ (8011038 <BSP_HTS221_TEMPERATURE_Init+0xec>)
 8010fbc:	2200      	movs	r2, #0
 8010fbe:	60da      	str	r2, [r3, #12]
  
  *handle = (void *)&TEMPERATURE_SensorHandle[ HTS221_T_0 ];
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	4a1e      	ldr	r2, [pc, #120]	@ (801103c <BSP_HTS221_TEMPERATURE_Init+0xf0>)
 8010fc4:	601a      	str	r2, [r3, #0]
  
  driver = ( TEMPERATURE_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	681b      	ldr	r3, [r3, #0]
 8010fca:	68db      	ldr	r3, [r3, #12]
 8010fcc:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 8010fce:	68fb      	ldr	r3, [r7, #12]
 8010fd0:	681b      	ldr	r3, [r3, #0]
 8010fd2:	2b00      	cmp	r3, #0
 8010fd4:	d10b      	bne.n	8010fee <BSP_HTS221_TEMPERATURE_Init+0xa2>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8010fd6:	687b      	ldr	r3, [r7, #4]
 8010fd8:	681b      	ldr	r3, [r3, #0]
 8010fda:	2214      	movs	r2, #20
 8010fdc:	2100      	movs	r1, #0
 8010fde:	4618      	mov	r0, r3
 8010fe0:	f008 ff95 	bl	8019f0e <memset>
    *handle = NULL;
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	2200      	movs	r2, #0
 8010fe8:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8010fea:	2301      	movs	r3, #1
 8010fec:	e015      	b.n	801101a <BSP_HTS221_TEMPERATURE_Init+0xce>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8010fee:	68fb      	ldr	r3, [r7, #12]
 8010ff0:	681b      	ldr	r3, [r3, #0]
 8010ff2:	687a      	ldr	r2, [r7, #4]
 8010ff4:	6812      	ldr	r2, [r2, #0]
 8010ff6:	4610      	mov	r0, r2
 8010ff8:	4798      	blx	r3
 8010ffa:	4603      	mov	r3, r0
 8010ffc:	2b01      	cmp	r3, #1
 8010ffe:	d10b      	bne.n	8011018 <BSP_HTS221_TEMPERATURE_Init+0xcc>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	681b      	ldr	r3, [r3, #0]
 8011004:	2214      	movs	r2, #20
 8011006:	2100      	movs	r1, #0
 8011008:	4618      	mov	r0, r3
 801100a:	f008 ff80 	bl	8019f0e <memset>
    *handle = NULL;
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	2200      	movs	r2, #0
 8011012:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8011014:	2301      	movs	r3, #1
 8011016:	e000      	b.n	801101a <BSP_HTS221_TEMPERATURE_Init+0xce>
  }
  
  return COMPONENT_OK;
 8011018:	2300      	movs	r3, #0
}
 801101a:	4618      	mov	r0, r3
 801101c:	3710      	adds	r7, #16
 801101e:	46bd      	mov	sp, r7
 8011020:	bd80      	pop	{r7, pc}
 8011022:	bf00      	nop
 8011024:	20002e2c 	.word	0x20002e2c
 8011028:	20002e5c 	.word	0x20002e5c
 801102c:	200000a0 	.word	0x200000a0
 8011030:	20002e68 	.word	0x20002e68
 8011034:	20002bac 	.word	0x20002bac
 8011038:	20002e54 	.word	0x20002e54
 801103c:	20002e40 	.word	0x20002e40

08011040 <BSP_TEMPERATURE_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_TEMPERATURE_Sensor_Enable( void *handle )
{
 8011040:	b580      	push	{r7, lr}
 8011042:	b084      	sub	sp, #16
 8011044:	af00      	add	r7, sp, #0
 8011046:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	60fb      	str	r3, [r7, #12]
  TEMPERATURE_Drv_t *driver = NULL;
 801104c:	2300      	movs	r3, #0
 801104e:	60bb      	str	r3, [r7, #8]
  
  if(ctx == NULL)
 8011050:	68fb      	ldr	r3, [r7, #12]
 8011052:	2b00      	cmp	r3, #0
 8011054:	d101      	bne.n	801105a <BSP_TEMPERATURE_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 8011056:	2301      	movs	r3, #1
 8011058:	e012      	b.n	8011080 <BSP_TEMPERATURE_Sensor_Enable+0x40>
  }
  
  driver = ( TEMPERATURE_Drv_t * )ctx->pVTable;
 801105a:	68fb      	ldr	r3, [r7, #12]
 801105c:	68db      	ldr	r3, [r3, #12]
 801105e:	60bb      	str	r3, [r7, #8]
  
  if ( driver->Sensor_Enable == NULL )
 8011060:	68bb      	ldr	r3, [r7, #8]
 8011062:	689b      	ldr	r3, [r3, #8]
 8011064:	2b00      	cmp	r3, #0
 8011066:	d101      	bne.n	801106c <BSP_TEMPERATURE_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8011068:	2301      	movs	r3, #1
 801106a:	e009      	b.n	8011080 <BSP_TEMPERATURE_Sensor_Enable+0x40>
  }
  
  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 801106c:	68bb      	ldr	r3, [r7, #8]
 801106e:	689b      	ldr	r3, [r3, #8]
 8011070:	68f8      	ldr	r0, [r7, #12]
 8011072:	4798      	blx	r3
 8011074:	4603      	mov	r3, r0
 8011076:	2b01      	cmp	r3, #1
 8011078:	d101      	bne.n	801107e <BSP_TEMPERATURE_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 801107a:	2301      	movs	r3, #1
 801107c:	e000      	b.n	8011080 <BSP_TEMPERATURE_Sensor_Enable+0x40>
  }
  
  return COMPONENT_OK;
 801107e:	2300      	movs	r3, #0
}
 8011080:	4618      	mov	r0, r3
 8011082:	3710      	adds	r7, #16
 8011084:	46bd      	mov	sp, r7
 8011086:	bd80      	pop	{r7, pc}

08011088 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8011088:	b480      	push	{r7}
 801108a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 801108c:	4b16      	ldr	r3, [pc, #88]	@ (80110e8 <SystemInit+0x60>)
 801108e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011092:	4a15      	ldr	r2, [pc, #84]	@ (80110e8 <SystemInit+0x60>)
 8011094:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8011098:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 801109c:	4b13      	ldr	r3, [pc, #76]	@ (80110ec <SystemInit+0x64>)
 801109e:	681b      	ldr	r3, [r3, #0]
 80110a0:	4a12      	ldr	r2, [pc, #72]	@ (80110ec <SystemInit+0x64>)
 80110a2:	f043 0301 	orr.w	r3, r3, #1
 80110a6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80110a8:	4b10      	ldr	r3, [pc, #64]	@ (80110ec <SystemInit+0x64>)
 80110aa:	2200      	movs	r2, #0
 80110ac:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 80110ae:	4b0f      	ldr	r3, [pc, #60]	@ (80110ec <SystemInit+0x64>)
 80110b0:	681b      	ldr	r3, [r3, #0]
 80110b2:	4a0e      	ldr	r2, [pc, #56]	@ (80110ec <SystemInit+0x64>)
 80110b4:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80110b8:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80110bc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000;
 80110be:	4b0b      	ldr	r3, [pc, #44]	@ (80110ec <SystemInit+0x64>)
 80110c0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80110c4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80110c6:	4b09      	ldr	r3, [pc, #36]	@ (80110ec <SystemInit+0x64>)
 80110c8:	681b      	ldr	r3, [r3, #0]
 80110ca:	4a08      	ldr	r2, [pc, #32]	@ (80110ec <SystemInit+0x64>)
 80110cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80110d0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80110d2:	4b06      	ldr	r3, [pc, #24]	@ (80110ec <SystemInit+0x64>)
 80110d4:	2200      	movs	r2, #0
 80110d6:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80110d8:	4b03      	ldr	r3, [pc, #12]	@ (80110e8 <SystemInit+0x60>)
 80110da:	4a05      	ldr	r2, [pc, #20]	@ (80110f0 <SystemInit+0x68>)
 80110dc:	609a      	str	r2, [r3, #8]
#endif
}
 80110de:	bf00      	nop
 80110e0:	46bd      	mov	sp, r7
 80110e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110e6:	4770      	bx	lr
 80110e8:	e000ed00 	.word	0xe000ed00
 80110ec:	40021000 	.word	0x40021000
 80110f0:	08004000 	.word	0x08004000

080110f4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80110f4:	b580      	push	{r7, lr}
 80110f6:	af00      	add	r7, sp, #0
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80110f8:	4b08      	ldr	r3, [pc, #32]	@ (801111c <HAL_Init+0x28>)
 80110fa:	681b      	ldr	r3, [r3, #0]
 80110fc:	4a07      	ldr	r2, [pc, #28]	@ (801111c <HAL_Init+0x28>)
 80110fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011102:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8011104:	2003      	movs	r0, #3
 8011106:	f000 f92d 	bl	8011364 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 801110a:	200f      	movs	r0, #15
 801110c:	f000 f810 	bl	8011130 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8011110:	f000 f806 	bl	8011120 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8011114:	2300      	movs	r3, #0
}
 8011116:	4618      	mov	r0, r3
 8011118:	bd80      	pop	{r7, pc}
 801111a:	bf00      	nop
 801111c:	40022000 	.word	0x40022000

08011120 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8011120:	b480      	push	{r7}
 8011122:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8011124:	bf00      	nop
 8011126:	46bd      	mov	sp, r7
 8011128:	f85d 7b04 	ldr.w	r7, [sp], #4
 801112c:	4770      	bx	lr
	...

08011130 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8011130:	b580      	push	{r7, lr}
 8011132:	b082      	sub	sp, #8
 8011134:	af00      	add	r7, sp, #0
 8011136:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8011138:	4b09      	ldr	r3, [pc, #36]	@ (8011160 <HAL_InitTick+0x30>)
 801113a:	681b      	ldr	r3, [r3, #0]
 801113c:	4a09      	ldr	r2, [pc, #36]	@ (8011164 <HAL_InitTick+0x34>)
 801113e:	fba2 2303 	umull	r2, r3, r2, r3
 8011142:	099b      	lsrs	r3, r3, #6
 8011144:	4618      	mov	r0, r3
 8011146:	f000 f942 	bl	80113ce <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 801114a:	2200      	movs	r2, #0
 801114c:	6879      	ldr	r1, [r7, #4]
 801114e:	f04f 30ff 	mov.w	r0, #4294967295
 8011152:	f000 f912 	bl	801137a <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 8011156:	2300      	movs	r3, #0
}
 8011158:	4618      	mov	r0, r3
 801115a:	3708      	adds	r7, #8
 801115c:	46bd      	mov	sp, r7
 801115e:	bd80      	pop	{r7, pc}
 8011160:	200003f0 	.word	0x200003f0
 8011164:	10624dd3 	.word	0x10624dd3

08011168 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8011168:	b480      	push	{r7}
 801116a:	af00      	add	r7, sp, #0
  uwTick++;
 801116c:	4b04      	ldr	r3, [pc, #16]	@ (8011180 <HAL_IncTick+0x18>)
 801116e:	681b      	ldr	r3, [r3, #0]
 8011170:	3301      	adds	r3, #1
 8011172:	4a03      	ldr	r2, [pc, #12]	@ (8011180 <HAL_IncTick+0x18>)
 8011174:	6013      	str	r3, [r2, #0]
}
 8011176:	bf00      	nop
 8011178:	46bd      	mov	sp, r7
 801117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801117e:	4770      	bx	lr
 8011180:	20002e6c 	.word	0x20002e6c

08011184 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8011184:	b480      	push	{r7}
 8011186:	af00      	add	r7, sp, #0
  return uwTick;
 8011188:	4b03      	ldr	r3, [pc, #12]	@ (8011198 <HAL_GetTick+0x14>)
 801118a:	681b      	ldr	r3, [r3, #0]
}
 801118c:	4618      	mov	r0, r3
 801118e:	46bd      	mov	sp, r7
 8011190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011194:	4770      	bx	lr
 8011196:	bf00      	nop
 8011198:	20002e6c 	.word	0x20002e6c

0801119c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 801119c:	b580      	push	{r7, lr}
 801119e:	b084      	sub	sp, #16
 80111a0:	af00      	add	r7, sp, #0
 80111a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80111a4:	2300      	movs	r3, #0
 80111a6:	60fb      	str	r3, [r7, #12]
  tickstart = HAL_GetTick();
 80111a8:	f7ff ffec 	bl	8011184 <HAL_GetTick>
 80111ac:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 80111ae:	bf00      	nop
 80111b0:	f7ff ffe8 	bl	8011184 <HAL_GetTick>
 80111b4:	4602      	mov	r2, r0
 80111b6:	68fb      	ldr	r3, [r7, #12]
 80111b8:	1ad3      	subs	r3, r2, r3
 80111ba:	687a      	ldr	r2, [r7, #4]
 80111bc:	429a      	cmp	r2, r3
 80111be:	d8f7      	bhi.n	80111b0 <HAL_Delay+0x14>
  {
  }
}
 80111c0:	bf00      	nop
 80111c2:	bf00      	nop
 80111c4:	3710      	adds	r7, #16
 80111c6:	46bd      	mov	sp, r7
 80111c8:	bd80      	pop	{r7, pc}
	...

080111cc <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80111cc:	b480      	push	{r7}
 80111ce:	b085      	sub	sp, #20
 80111d0:	af00      	add	r7, sp, #0
 80111d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	f003 0307 	and.w	r3, r3, #7
 80111da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80111dc:	4b0c      	ldr	r3, [pc, #48]	@ (8011210 <NVIC_SetPriorityGrouping+0x44>)
 80111de:	68db      	ldr	r3, [r3, #12]
 80111e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80111e2:	68ba      	ldr	r2, [r7, #8]
 80111e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80111e8:	4013      	ands	r3, r2
 80111ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80111ec:	68fb      	ldr	r3, [r7, #12]
 80111ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80111f0:	68bb      	ldr	r3, [r7, #8]
 80111f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80111f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80111f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80111fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80111fe:	4a04      	ldr	r2, [pc, #16]	@ (8011210 <NVIC_SetPriorityGrouping+0x44>)
 8011200:	68bb      	ldr	r3, [r7, #8]
 8011202:	60d3      	str	r3, [r2, #12]
}
 8011204:	bf00      	nop
 8011206:	3714      	adds	r7, #20
 8011208:	46bd      	mov	sp, r7
 801120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801120e:	4770      	bx	lr
 8011210:	e000ed00 	.word	0xe000ed00

08011214 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8011214:	b480      	push	{r7}
 8011216:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8011218:	4b04      	ldr	r3, [pc, #16]	@ (801122c <NVIC_GetPriorityGrouping+0x18>)
 801121a:	68db      	ldr	r3, [r3, #12]
 801121c:	0a1b      	lsrs	r3, r3, #8
 801121e:	f003 0307 	and.w	r3, r3, #7
}
 8011222:	4618      	mov	r0, r3
 8011224:	46bd      	mov	sp, r7
 8011226:	f85d 7b04 	ldr.w	r7, [sp], #4
 801122a:	4770      	bx	lr
 801122c:	e000ed00 	.word	0xe000ed00

08011230 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8011230:	b480      	push	{r7}
 8011232:	b083      	sub	sp, #12
 8011234:	af00      	add	r7, sp, #0
 8011236:	4603      	mov	r3, r0
 8011238:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 801123a:	79fb      	ldrb	r3, [r7, #7]
 801123c:	f003 021f 	and.w	r2, r3, #31
 8011240:	4907      	ldr	r1, [pc, #28]	@ (8011260 <NVIC_EnableIRQ+0x30>)
 8011242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011246:	095b      	lsrs	r3, r3, #5
 8011248:	2001      	movs	r0, #1
 801124a:	fa00 f202 	lsl.w	r2, r0, r2
 801124e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8011252:	bf00      	nop
 8011254:	370c      	adds	r7, #12
 8011256:	46bd      	mov	sp, r7
 8011258:	f85d 7b04 	ldr.w	r7, [sp], #4
 801125c:	4770      	bx	lr
 801125e:	bf00      	nop
 8011260:	e000e100 	.word	0xe000e100

08011264 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8011264:	b480      	push	{r7}
 8011266:	b083      	sub	sp, #12
 8011268:	af00      	add	r7, sp, #0
 801126a:	4603      	mov	r3, r0
 801126c:	6039      	str	r1, [r7, #0]
 801126e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8011270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011274:	2b00      	cmp	r3, #0
 8011276:	da0b      	bge.n	8011290 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8011278:	683b      	ldr	r3, [r7, #0]
 801127a:	b2da      	uxtb	r2, r3
 801127c:	490c      	ldr	r1, [pc, #48]	@ (80112b0 <NVIC_SetPriority+0x4c>)
 801127e:	79fb      	ldrb	r3, [r7, #7]
 8011280:	f003 030f 	and.w	r3, r3, #15
 8011284:	3b04      	subs	r3, #4
 8011286:	0112      	lsls	r2, r2, #4
 8011288:	b2d2      	uxtb	r2, r2
 801128a:	440b      	add	r3, r1
 801128c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 801128e:	e009      	b.n	80112a4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8011290:	683b      	ldr	r3, [r7, #0]
 8011292:	b2da      	uxtb	r2, r3
 8011294:	4907      	ldr	r1, [pc, #28]	@ (80112b4 <NVIC_SetPriority+0x50>)
 8011296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801129a:	0112      	lsls	r2, r2, #4
 801129c:	b2d2      	uxtb	r2, r2
 801129e:	440b      	add	r3, r1
 80112a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80112a4:	bf00      	nop
 80112a6:	370c      	adds	r7, #12
 80112a8:	46bd      	mov	sp, r7
 80112aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112ae:	4770      	bx	lr
 80112b0:	e000ed00 	.word	0xe000ed00
 80112b4:	e000e100 	.word	0xe000e100

080112b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80112b8:	b480      	push	{r7}
 80112ba:	b089      	sub	sp, #36	@ 0x24
 80112bc:	af00      	add	r7, sp, #0
 80112be:	60f8      	str	r0, [r7, #12]
 80112c0:	60b9      	str	r1, [r7, #8]
 80112c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80112c4:	68fb      	ldr	r3, [r7, #12]
 80112c6:	f003 0307 	and.w	r3, r3, #7
 80112ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80112cc:	69fb      	ldr	r3, [r7, #28]
 80112ce:	f1c3 0307 	rsb	r3, r3, #7
 80112d2:	2b04      	cmp	r3, #4
 80112d4:	bf28      	it	cs
 80112d6:	2304      	movcs	r3, #4
 80112d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80112da:	69fb      	ldr	r3, [r7, #28]
 80112dc:	3304      	adds	r3, #4
 80112de:	2b06      	cmp	r3, #6
 80112e0:	d902      	bls.n	80112e8 <NVIC_EncodePriority+0x30>
 80112e2:	69fb      	ldr	r3, [r7, #28]
 80112e4:	3b03      	subs	r3, #3
 80112e6:	e000      	b.n	80112ea <NVIC_EncodePriority+0x32>
 80112e8:	2300      	movs	r3, #0
 80112ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80112ec:	f04f 32ff 	mov.w	r2, #4294967295
 80112f0:	69bb      	ldr	r3, [r7, #24]
 80112f2:	fa02 f303 	lsl.w	r3, r2, r3
 80112f6:	43da      	mvns	r2, r3
 80112f8:	68bb      	ldr	r3, [r7, #8]
 80112fa:	401a      	ands	r2, r3
 80112fc:	697b      	ldr	r3, [r7, #20]
 80112fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8011300:	f04f 31ff 	mov.w	r1, #4294967295
 8011304:	697b      	ldr	r3, [r7, #20]
 8011306:	fa01 f303 	lsl.w	r3, r1, r3
 801130a:	43d9      	mvns	r1, r3
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8011310:	4313      	orrs	r3, r2
         );
}
 8011312:	4618      	mov	r0, r3
 8011314:	3724      	adds	r7, #36	@ 0x24
 8011316:	46bd      	mov	sp, r7
 8011318:	f85d 7b04 	ldr.w	r7, [sp], #4
 801131c:	4770      	bx	lr
	...

08011320 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8011320:	b580      	push	{r7, lr}
 8011322:	b082      	sub	sp, #8
 8011324:	af00      	add	r7, sp, #0
 8011326:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	3b01      	subs	r3, #1
 801132c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011330:	d301      	bcc.n	8011336 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8011332:	2301      	movs	r3, #1
 8011334:	e00f      	b.n	8011356 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8011336:	4a0a      	ldr	r2, [pc, #40]	@ (8011360 <SysTick_Config+0x40>)
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	3b01      	subs	r3, #1
 801133c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 801133e:	210f      	movs	r1, #15
 8011340:	f04f 30ff 	mov.w	r0, #4294967295
 8011344:	f7ff ff8e 	bl	8011264 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8011348:	4b05      	ldr	r3, [pc, #20]	@ (8011360 <SysTick_Config+0x40>)
 801134a:	2200      	movs	r2, #0
 801134c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 801134e:	4b04      	ldr	r3, [pc, #16]	@ (8011360 <SysTick_Config+0x40>)
 8011350:	2207      	movs	r2, #7
 8011352:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8011354:	2300      	movs	r3, #0
}
 8011356:	4618      	mov	r0, r3
 8011358:	3708      	adds	r7, #8
 801135a:	46bd      	mov	sp, r7
 801135c:	bd80      	pop	{r7, pc}
 801135e:	bf00      	nop
 8011360:	e000e010 	.word	0xe000e010

08011364 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8011364:	b580      	push	{r7, lr}
 8011366:	b082      	sub	sp, #8
 8011368:	af00      	add	r7, sp, #0
 801136a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 801136c:	6878      	ldr	r0, [r7, #4]
 801136e:	f7ff ff2d 	bl	80111cc <NVIC_SetPriorityGrouping>
}
 8011372:	bf00      	nop
 8011374:	3708      	adds	r7, #8
 8011376:	46bd      	mov	sp, r7
 8011378:	bd80      	pop	{r7, pc}

0801137a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 801137a:	b580      	push	{r7, lr}
 801137c:	b086      	sub	sp, #24
 801137e:	af00      	add	r7, sp, #0
 8011380:	4603      	mov	r3, r0
 8011382:	60b9      	str	r1, [r7, #8]
 8011384:	607a      	str	r2, [r7, #4]
 8011386:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8011388:	2300      	movs	r3, #0
 801138a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 801138c:	f7ff ff42 	bl	8011214 <NVIC_GetPriorityGrouping>
 8011390:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8011392:	687a      	ldr	r2, [r7, #4]
 8011394:	68b9      	ldr	r1, [r7, #8]
 8011396:	6978      	ldr	r0, [r7, #20]
 8011398:	f7ff ff8e 	bl	80112b8 <NVIC_EncodePriority>
 801139c:	4602      	mov	r2, r0
 801139e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80113a2:	4611      	mov	r1, r2
 80113a4:	4618      	mov	r0, r3
 80113a6:	f7ff ff5d 	bl	8011264 <NVIC_SetPriority>
}
 80113aa:	bf00      	nop
 80113ac:	3718      	adds	r7, #24
 80113ae:	46bd      	mov	sp, r7
 80113b0:	bd80      	pop	{r7, pc}

080113b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80113b2:	b580      	push	{r7, lr}
 80113b4:	b082      	sub	sp, #8
 80113b6:	af00      	add	r7, sp, #0
 80113b8:	4603      	mov	r3, r0
 80113ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80113bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80113c0:	4618      	mov	r0, r3
 80113c2:	f7ff ff35 	bl	8011230 <NVIC_EnableIRQ>
}
 80113c6:	bf00      	nop
 80113c8:	3708      	adds	r7, #8
 80113ca:	46bd      	mov	sp, r7
 80113cc:	bd80      	pop	{r7, pc}

080113ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80113ce:	b580      	push	{r7, lr}
 80113d0:	b082      	sub	sp, #8
 80113d2:	af00      	add	r7, sp, #0
 80113d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80113d6:	6878      	ldr	r0, [r7, #4]
 80113d8:	f7ff ffa2 	bl	8011320 <SysTick_Config>
 80113dc:	4603      	mov	r3, r0
}
 80113de:	4618      	mov	r0, r3
 80113e0:	3708      	adds	r7, #8
 80113e2:	46bd      	mov	sp, r7
 80113e4:	bd80      	pop	{r7, pc}
	...

080113e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80113e8:	b480      	push	{r7}
 80113ea:	b087      	sub	sp, #28
 80113ec:	af00      	add	r7, sp, #0
 80113ee:	6078      	str	r0, [r7, #4]
 80113f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80113f2:	2300      	movs	r3, #0
 80113f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80113f6:	2300      	movs	r3, #0
 80113f8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80113fa:	2300      	movs	r3, #0
 80113fc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80113fe:	e17f      	b.n	8011700 <HAL_GPIO_Init+0x318>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8011400:	683b      	ldr	r3, [r7, #0]
 8011402:	681a      	ldr	r2, [r3, #0]
 8011404:	2101      	movs	r1, #1
 8011406:	697b      	ldr	r3, [r7, #20]
 8011408:	fa01 f303 	lsl.w	r3, r1, r3
 801140c:	4013      	ands	r3, r2
 801140e:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8011410:	68fb      	ldr	r3, [r7, #12]
 8011412:	2b00      	cmp	r3, #0
 8011414:	f000 8171 	beq.w	80116fa <HAL_GPIO_Init+0x312>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8011418:	683b      	ldr	r3, [r7, #0]
 801141a:	685b      	ldr	r3, [r3, #4]
 801141c:	2b02      	cmp	r3, #2
 801141e:	d003      	beq.n	8011428 <HAL_GPIO_Init+0x40>
 8011420:	683b      	ldr	r3, [r7, #0]
 8011422:	685b      	ldr	r3, [r3, #4]
 8011424:	2b12      	cmp	r3, #18
 8011426:	d123      	bne.n	8011470 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8011428:	697b      	ldr	r3, [r7, #20]
 801142a:	08da      	lsrs	r2, r3, #3
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	3208      	adds	r2, #8
 8011430:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011434:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8011436:	697b      	ldr	r3, [r7, #20]
 8011438:	f003 0307 	and.w	r3, r3, #7
 801143c:	009b      	lsls	r3, r3, #2
 801143e:	220f      	movs	r2, #15
 8011440:	fa02 f303 	lsl.w	r3, r2, r3
 8011444:	43db      	mvns	r3, r3
 8011446:	693a      	ldr	r2, [r7, #16]
 8011448:	4013      	ands	r3, r2
 801144a:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 801144c:	683b      	ldr	r3, [r7, #0]
 801144e:	691a      	ldr	r2, [r3, #16]
 8011450:	697b      	ldr	r3, [r7, #20]
 8011452:	f003 0307 	and.w	r3, r3, #7
 8011456:	009b      	lsls	r3, r3, #2
 8011458:	fa02 f303 	lsl.w	r3, r2, r3
 801145c:	693a      	ldr	r2, [r7, #16]
 801145e:	4313      	orrs	r3, r2
 8011460:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8011462:	697b      	ldr	r3, [r7, #20]
 8011464:	08da      	lsrs	r2, r3, #3
 8011466:	687b      	ldr	r3, [r7, #4]
 8011468:	3208      	adds	r2, #8
 801146a:	6939      	ldr	r1, [r7, #16]
 801146c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	681b      	ldr	r3, [r3, #0]
 8011474:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8011476:	697b      	ldr	r3, [r7, #20]
 8011478:	005b      	lsls	r3, r3, #1
 801147a:	2203      	movs	r2, #3
 801147c:	fa02 f303 	lsl.w	r3, r2, r3
 8011480:	43db      	mvns	r3, r3
 8011482:	693a      	ldr	r2, [r7, #16]
 8011484:	4013      	ands	r3, r2
 8011486:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8011488:	683b      	ldr	r3, [r7, #0]
 801148a:	685b      	ldr	r3, [r3, #4]
 801148c:	f003 0203 	and.w	r2, r3, #3
 8011490:	697b      	ldr	r3, [r7, #20]
 8011492:	005b      	lsls	r3, r3, #1
 8011494:	fa02 f303 	lsl.w	r3, r2, r3
 8011498:	693a      	ldr	r2, [r7, #16]
 801149a:	4313      	orrs	r3, r2
 801149c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	693a      	ldr	r2, [r7, #16]
 80114a2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80114a4:	683b      	ldr	r3, [r7, #0]
 80114a6:	685b      	ldr	r3, [r3, #4]
 80114a8:	2b01      	cmp	r3, #1
 80114aa:	d00b      	beq.n	80114c4 <HAL_GPIO_Init+0xdc>
 80114ac:	683b      	ldr	r3, [r7, #0]
 80114ae:	685b      	ldr	r3, [r3, #4]
 80114b0:	2b02      	cmp	r3, #2
 80114b2:	d007      	beq.n	80114c4 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80114b4:	683b      	ldr	r3, [r7, #0]
 80114b6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80114b8:	2b11      	cmp	r3, #17
 80114ba:	d003      	beq.n	80114c4 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80114bc:	683b      	ldr	r3, [r7, #0]
 80114be:	685b      	ldr	r3, [r3, #4]
 80114c0:	2b12      	cmp	r3, #18
 80114c2:	d130      	bne.n	8011526 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	689b      	ldr	r3, [r3, #8]
 80114c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 80114ca:	697b      	ldr	r3, [r7, #20]
 80114cc:	005b      	lsls	r3, r3, #1
 80114ce:	2203      	movs	r2, #3
 80114d0:	fa02 f303 	lsl.w	r3, r2, r3
 80114d4:	43db      	mvns	r3, r3
 80114d6:	693a      	ldr	r2, [r7, #16]
 80114d8:	4013      	ands	r3, r2
 80114da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2));
 80114dc:	683b      	ldr	r3, [r7, #0]
 80114de:	68da      	ldr	r2, [r3, #12]
 80114e0:	697b      	ldr	r3, [r7, #20]
 80114e2:	005b      	lsls	r3, r3, #1
 80114e4:	fa02 f303 	lsl.w	r3, r2, r3
 80114e8:	693a      	ldr	r2, [r7, #16]
 80114ea:	4313      	orrs	r3, r2
 80114ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80114ee:	687b      	ldr	r3, [r7, #4]
 80114f0:	693a      	ldr	r2, [r7, #16]
 80114f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80114f4:	687b      	ldr	r3, [r7, #4]
 80114f6:	685b      	ldr	r3, [r3, #4]
 80114f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80114fa:	2201      	movs	r2, #1
 80114fc:	697b      	ldr	r3, [r7, #20]
 80114fe:	fa02 f303 	lsl.w	r3, r2, r3
 8011502:	43db      	mvns	r3, r3
 8011504:	693a      	ldr	r2, [r7, #16]
 8011506:	4013      	ands	r3, r2
 8011508:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 801150a:	683b      	ldr	r3, [r7, #0]
 801150c:	685b      	ldr	r3, [r3, #4]
 801150e:	091b      	lsrs	r3, r3, #4
 8011510:	f003 0201 	and.w	r2, r3, #1
 8011514:	697b      	ldr	r3, [r7, #20]
 8011516:	fa02 f303 	lsl.w	r3, r2, r3
 801151a:	693a      	ldr	r2, [r7, #16]
 801151c:	4313      	orrs	r3, r2
 801151e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	693a      	ldr	r2, [r7, #16]
 8011524:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8011526:	683b      	ldr	r3, [r7, #0]
 8011528:	685b      	ldr	r3, [r3, #4]
 801152a:	f003 0303 	and.w	r3, r3, #3
 801152e:	2b03      	cmp	r3, #3
 8011530:	d118      	bne.n	8011564 <HAL_GPIO_Init+0x17c>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011536:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8011538:	2201      	movs	r2, #1
 801153a:	697b      	ldr	r3, [r7, #20]
 801153c:	fa02 f303 	lsl.w	r3, r2, r3
 8011540:	43db      	mvns	r3, r3
 8011542:	693a      	ldr	r2, [r7, #16]
 8011544:	4013      	ands	r3, r2
 8011546:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8011548:	683b      	ldr	r3, [r7, #0]
 801154a:	685b      	ldr	r3, [r3, #4]
 801154c:	08db      	lsrs	r3, r3, #3
 801154e:	f003 0201 	and.w	r2, r3, #1
 8011552:	697b      	ldr	r3, [r7, #20]
 8011554:	fa02 f303 	lsl.w	r3, r2, r3
 8011558:	693a      	ldr	r2, [r7, #16]
 801155a:	4313      	orrs	r3, r2
 801155c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	693a      	ldr	r2, [r7, #16]
 8011562:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	68db      	ldr	r3, [r3, #12]
 8011568:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 801156a:	697b      	ldr	r3, [r7, #20]
 801156c:	005b      	lsls	r3, r3, #1
 801156e:	2203      	movs	r2, #3
 8011570:	fa02 f303 	lsl.w	r3, r2, r3
 8011574:	43db      	mvns	r3, r3
 8011576:	693a      	ldr	r2, [r7, #16]
 8011578:	4013      	ands	r3, r2
 801157a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 801157c:	683b      	ldr	r3, [r7, #0]
 801157e:	689a      	ldr	r2, [r3, #8]
 8011580:	697b      	ldr	r3, [r7, #20]
 8011582:	005b      	lsls	r3, r3, #1
 8011584:	fa02 f303 	lsl.w	r3, r2, r3
 8011588:	693a      	ldr	r2, [r7, #16]
 801158a:	4313      	orrs	r3, r2
 801158c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	693a      	ldr	r2, [r7, #16]
 8011592:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8011594:	683b      	ldr	r3, [r7, #0]
 8011596:	685b      	ldr	r3, [r3, #4]
 8011598:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801159c:	2b00      	cmp	r3, #0
 801159e:	f000 80ac 	beq.w	80116fa <HAL_GPIO_Init+0x312>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80115a2:	4b5f      	ldr	r3, [pc, #380]	@ (8011720 <HAL_GPIO_Init+0x338>)
 80115a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80115a6:	4a5e      	ldr	r2, [pc, #376]	@ (8011720 <HAL_GPIO_Init+0x338>)
 80115a8:	f043 0301 	orr.w	r3, r3, #1
 80115ac:	6613      	str	r3, [r2, #96]	@ 0x60
 80115ae:	4b5c      	ldr	r3, [pc, #368]	@ (8011720 <HAL_GPIO_Init+0x338>)
 80115b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80115b2:	f003 0301 	and.w	r3, r3, #1
 80115b6:	60bb      	str	r3, [r7, #8]
 80115b8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80115ba:	4a5a      	ldr	r2, [pc, #360]	@ (8011724 <HAL_GPIO_Init+0x33c>)
 80115bc:	697b      	ldr	r3, [r7, #20]
 80115be:	089b      	lsrs	r3, r3, #2
 80115c0:	3302      	adds	r3, #2
 80115c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80115c6:	613b      	str	r3, [r7, #16]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80115c8:	697b      	ldr	r3, [r7, #20]
 80115ca:	f003 0303 	and.w	r3, r3, #3
 80115ce:	009b      	lsls	r3, r3, #2
 80115d0:	220f      	movs	r2, #15
 80115d2:	fa02 f303 	lsl.w	r3, r2, r3
 80115d6:	43db      	mvns	r3, r3
 80115d8:	693a      	ldr	r2, [r7, #16]
 80115da:	4013      	ands	r3, r2
 80115dc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 80115de:	687b      	ldr	r3, [r7, #4]
 80115e0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80115e4:	d025      	beq.n	8011632 <HAL_GPIO_Init+0x24a>
 80115e6:	687b      	ldr	r3, [r7, #4]
 80115e8:	4a4f      	ldr	r2, [pc, #316]	@ (8011728 <HAL_GPIO_Init+0x340>)
 80115ea:	4293      	cmp	r3, r2
 80115ec:	d01f      	beq.n	801162e <HAL_GPIO_Init+0x246>
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	4a4e      	ldr	r2, [pc, #312]	@ (801172c <HAL_GPIO_Init+0x344>)
 80115f2:	4293      	cmp	r3, r2
 80115f4:	d019      	beq.n	801162a <HAL_GPIO_Init+0x242>
 80115f6:	687b      	ldr	r3, [r7, #4]
 80115f8:	4a4d      	ldr	r2, [pc, #308]	@ (8011730 <HAL_GPIO_Init+0x348>)
 80115fa:	4293      	cmp	r3, r2
 80115fc:	d013      	beq.n	8011626 <HAL_GPIO_Init+0x23e>
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	4a4c      	ldr	r2, [pc, #304]	@ (8011734 <HAL_GPIO_Init+0x34c>)
 8011602:	4293      	cmp	r3, r2
 8011604:	d00d      	beq.n	8011622 <HAL_GPIO_Init+0x23a>
 8011606:	687b      	ldr	r3, [r7, #4]
 8011608:	4a4b      	ldr	r2, [pc, #300]	@ (8011738 <HAL_GPIO_Init+0x350>)
 801160a:	4293      	cmp	r3, r2
 801160c:	d007      	beq.n	801161e <HAL_GPIO_Init+0x236>
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	4a4a      	ldr	r2, [pc, #296]	@ (801173c <HAL_GPIO_Init+0x354>)
 8011612:	4293      	cmp	r3, r2
 8011614:	d101      	bne.n	801161a <HAL_GPIO_Init+0x232>
 8011616:	2306      	movs	r3, #6
 8011618:	e00c      	b.n	8011634 <HAL_GPIO_Init+0x24c>
 801161a:	2307      	movs	r3, #7
 801161c:	e00a      	b.n	8011634 <HAL_GPIO_Init+0x24c>
 801161e:	2305      	movs	r3, #5
 8011620:	e008      	b.n	8011634 <HAL_GPIO_Init+0x24c>
 8011622:	2304      	movs	r3, #4
 8011624:	e006      	b.n	8011634 <HAL_GPIO_Init+0x24c>
 8011626:	2303      	movs	r3, #3
 8011628:	e004      	b.n	8011634 <HAL_GPIO_Init+0x24c>
 801162a:	2302      	movs	r3, #2
 801162c:	e002      	b.n	8011634 <HAL_GPIO_Init+0x24c>
 801162e:	2301      	movs	r3, #1
 8011630:	e000      	b.n	8011634 <HAL_GPIO_Init+0x24c>
 8011632:	2300      	movs	r3, #0
 8011634:	697a      	ldr	r2, [r7, #20]
 8011636:	f002 0203 	and.w	r2, r2, #3
 801163a:	0092      	lsls	r2, r2, #2
 801163c:	4093      	lsls	r3, r2
 801163e:	693a      	ldr	r2, [r7, #16]
 8011640:	4313      	orrs	r3, r2
 8011642:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8011644:	4937      	ldr	r1, [pc, #220]	@ (8011724 <HAL_GPIO_Init+0x33c>)
 8011646:	697b      	ldr	r3, [r7, #20]
 8011648:	089b      	lsrs	r3, r3, #2
 801164a:	3302      	adds	r3, #2
 801164c:	693a      	ldr	r2, [r7, #16]
 801164e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8011652:	4b3b      	ldr	r3, [pc, #236]	@ (8011740 <HAL_GPIO_Init+0x358>)
 8011654:	681b      	ldr	r3, [r3, #0]
 8011656:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8011658:	68fb      	ldr	r3, [r7, #12]
 801165a:	43db      	mvns	r3, r3
 801165c:	693a      	ldr	r2, [r7, #16]
 801165e:	4013      	ands	r3, r2
 8011660:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8011662:	683b      	ldr	r3, [r7, #0]
 8011664:	685b      	ldr	r3, [r3, #4]
 8011666:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801166a:	2b00      	cmp	r3, #0
 801166c:	d003      	beq.n	8011676 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 801166e:	693a      	ldr	r2, [r7, #16]
 8011670:	68fb      	ldr	r3, [r7, #12]
 8011672:	4313      	orrs	r3, r2
 8011674:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8011676:	4a32      	ldr	r2, [pc, #200]	@ (8011740 <HAL_GPIO_Init+0x358>)
 8011678:	693b      	ldr	r3, [r7, #16]
 801167a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 801167c:	4b30      	ldr	r3, [pc, #192]	@ (8011740 <HAL_GPIO_Init+0x358>)
 801167e:	685b      	ldr	r3, [r3, #4]
 8011680:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8011682:	68fb      	ldr	r3, [r7, #12]
 8011684:	43db      	mvns	r3, r3
 8011686:	693a      	ldr	r2, [r7, #16]
 8011688:	4013      	ands	r3, r2
 801168a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 801168c:	683b      	ldr	r3, [r7, #0]
 801168e:	685b      	ldr	r3, [r3, #4]
 8011690:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011694:	2b00      	cmp	r3, #0
 8011696:	d003      	beq.n	80116a0 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8011698:	693a      	ldr	r2, [r7, #16]
 801169a:	68fb      	ldr	r3, [r7, #12]
 801169c:	4313      	orrs	r3, r2
 801169e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80116a0:	4a27      	ldr	r2, [pc, #156]	@ (8011740 <HAL_GPIO_Init+0x358>)
 80116a2:	693b      	ldr	r3, [r7, #16]
 80116a4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80116a6:	4b26      	ldr	r3, [pc, #152]	@ (8011740 <HAL_GPIO_Init+0x358>)
 80116a8:	689b      	ldr	r3, [r3, #8]
 80116aa:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80116ac:	68fb      	ldr	r3, [r7, #12]
 80116ae:	43db      	mvns	r3, r3
 80116b0:	693a      	ldr	r2, [r7, #16]
 80116b2:	4013      	ands	r3, r2
 80116b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80116b6:	683b      	ldr	r3, [r7, #0]
 80116b8:	685b      	ldr	r3, [r3, #4]
 80116ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80116be:	2b00      	cmp	r3, #0
 80116c0:	d003      	beq.n	80116ca <HAL_GPIO_Init+0x2e2>
        {
          temp |= iocurrent;
 80116c2:	693a      	ldr	r2, [r7, #16]
 80116c4:	68fb      	ldr	r3, [r7, #12]
 80116c6:	4313      	orrs	r3, r2
 80116c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80116ca:	4a1d      	ldr	r2, [pc, #116]	@ (8011740 <HAL_GPIO_Init+0x358>)
 80116cc:	693b      	ldr	r3, [r7, #16]
 80116ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80116d0:	4b1b      	ldr	r3, [pc, #108]	@ (8011740 <HAL_GPIO_Init+0x358>)
 80116d2:	68db      	ldr	r3, [r3, #12]
 80116d4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80116d6:	68fb      	ldr	r3, [r7, #12]
 80116d8:	43db      	mvns	r3, r3
 80116da:	693a      	ldr	r2, [r7, #16]
 80116dc:	4013      	ands	r3, r2
 80116de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80116e0:	683b      	ldr	r3, [r7, #0]
 80116e2:	685b      	ldr	r3, [r3, #4]
 80116e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80116e8:	2b00      	cmp	r3, #0
 80116ea:	d003      	beq.n	80116f4 <HAL_GPIO_Init+0x30c>
        {
          temp |= iocurrent;
 80116ec:	693a      	ldr	r2, [r7, #16]
 80116ee:	68fb      	ldr	r3, [r7, #12]
 80116f0:	4313      	orrs	r3, r2
 80116f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80116f4:	4a12      	ldr	r2, [pc, #72]	@ (8011740 <HAL_GPIO_Init+0x358>)
 80116f6:	693b      	ldr	r3, [r7, #16]
 80116f8:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 80116fa:	697b      	ldr	r3, [r7, #20]
 80116fc:	3301      	adds	r3, #1
 80116fe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8011700:	683b      	ldr	r3, [r7, #0]
 8011702:	681a      	ldr	r2, [r3, #0]
 8011704:	697b      	ldr	r3, [r7, #20]
 8011706:	fa22 f303 	lsr.w	r3, r2, r3
 801170a:	2b00      	cmp	r3, #0
 801170c:	f47f ae78 	bne.w	8011400 <HAL_GPIO_Init+0x18>
  }
}
 8011710:	bf00      	nop
 8011712:	bf00      	nop
 8011714:	371c      	adds	r7, #28
 8011716:	46bd      	mov	sp, r7
 8011718:	f85d 7b04 	ldr.w	r7, [sp], #4
 801171c:	4770      	bx	lr
 801171e:	bf00      	nop
 8011720:	40021000 	.word	0x40021000
 8011724:	40010000 	.word	0x40010000
 8011728:	48000400 	.word	0x48000400
 801172c:	48000800 	.word	0x48000800
 8011730:	48000c00 	.word	0x48000c00
 8011734:	48001000 	.word	0x48001000
 8011738:	48001400 	.word	0x48001400
 801173c:	48001800 	.word	0x48001800
 8011740:	40010400 	.word	0x40010400

08011744 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8011744:	b480      	push	{r7}
 8011746:	b083      	sub	sp, #12
 8011748:	af00      	add	r7, sp, #0
 801174a:	6078      	str	r0, [r7, #4]
 801174c:	460b      	mov	r3, r1
 801174e:	807b      	strh	r3, [r7, #2]
 8011750:	4613      	mov	r3, r2
 8011752:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8011754:	787b      	ldrb	r3, [r7, #1]
 8011756:	2b00      	cmp	r3, #0
 8011758:	d003      	beq.n	8011762 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 801175a:	887a      	ldrh	r2, [r7, #2]
 801175c:	687b      	ldr	r3, [r7, #4]
 801175e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8011760:	e002      	b.n	8011768 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8011762:	887a      	ldrh	r2, [r7, #2]
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8011768:	bf00      	nop
 801176a:	370c      	adds	r7, #12
 801176c:	46bd      	mov	sp, r7
 801176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011772:	4770      	bx	lr

08011774 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8011774:	b580      	push	{r7, lr}
 8011776:	b082      	sub	sp, #8
 8011778:	af00      	add	r7, sp, #0
 801177a:	4603      	mov	r3, r0
 801177c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 801177e:	4b08      	ldr	r3, [pc, #32]	@ (80117a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8011780:	695a      	ldr	r2, [r3, #20]
 8011782:	88fb      	ldrh	r3, [r7, #6]
 8011784:	4013      	ands	r3, r2
 8011786:	2b00      	cmp	r3, #0
 8011788:	d006      	beq.n	8011798 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 801178a:	4a05      	ldr	r2, [pc, #20]	@ (80117a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 801178c:	88fb      	ldrh	r3, [r7, #6]
 801178e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8011790:	88fb      	ldrh	r3, [r7, #6]
 8011792:	4618      	mov	r0, r3
 8011794:	f7f3 ffa8 	bl	80056e8 <HAL_GPIO_EXTI_Callback>
  }
}
 8011798:	bf00      	nop
 801179a:	3708      	adds	r7, #8
 801179c:	46bd      	mov	sp, r7
 801179e:	bd80      	pop	{r7, pc}
 80117a0:	40010400 	.word	0x40010400

080117a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80117a4:	b580      	push	{r7, lr}
 80117a6:	b082      	sub	sp, #8
 80117a8:	af00      	add	r7, sp, #0
 80117aa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	2b00      	cmp	r3, #0
 80117b0:	d101      	bne.n	80117b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80117b2:	2301      	movs	r3, #1
 80117b4:	e07d      	b.n	80118b2 <HAL_I2C_Init+0x10e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80117bc:	b2db      	uxtb	r3, r3
 80117be:	2b00      	cmp	r3, #0
 80117c0:	d106      	bne.n	80117d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80117c2:	687b      	ldr	r3, [r7, #4]
 80117c4:	2200      	movs	r2, #0
 80117c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80117ca:	6878      	ldr	r0, [r7, #4]
 80117cc:	f000 f8a4 	bl	8011918 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	2224      	movs	r2, #36	@ 0x24
 80117d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	681b      	ldr	r3, [r3, #0]
 80117dc:	681a      	ldr	r2, [r3, #0]
 80117de:	687b      	ldr	r3, [r7, #4]
 80117e0:	681b      	ldr	r3, [r3, #0]
 80117e2:	f022 0201 	bic.w	r2, r2, #1
 80117e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80117e8:	687b      	ldr	r3, [r7, #4]
 80117ea:	685a      	ldr	r2, [r3, #4]
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	681b      	ldr	r3, [r3, #0]
 80117f0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80117f4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80117f6:	687b      	ldr	r3, [r7, #4]
 80117f8:	681b      	ldr	r3, [r3, #0]
 80117fa:	689a      	ldr	r2, [r3, #8]
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	681b      	ldr	r3, [r3, #0]
 8011800:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8011804:	609a      	str	r2, [r3, #8]
  if(hi2c->Init.OwnAddress1 != 0U)
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	689b      	ldr	r3, [r3, #8]
 801180a:	2b00      	cmp	r3, #0
 801180c:	d012      	beq.n	8011834 <HAL_I2C_Init+0x90>
  {
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 801180e:	687b      	ldr	r3, [r7, #4]
 8011810:	68db      	ldr	r3, [r3, #12]
 8011812:	2b01      	cmp	r3, #1
 8011814:	d107      	bne.n	8011826 <HAL_I2C_Init+0x82>
    {
      hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8011816:	687b      	ldr	r3, [r7, #4]
 8011818:	689a      	ldr	r2, [r3, #8]
 801181a:	687b      	ldr	r3, [r7, #4]
 801181c:	681b      	ldr	r3, [r3, #0]
 801181e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8011822:	609a      	str	r2, [r3, #8]
 8011824:	e006      	b.n	8011834 <HAL_I2C_Init+0x90>
    }
    else /* I2C_ADDRESSINGMODE_10BIT */
    {
      hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8011826:	687b      	ldr	r3, [r7, #4]
 8011828:	689a      	ldr	r2, [r3, #8]
 801182a:	687b      	ldr	r3, [r7, #4]
 801182c:	681b      	ldr	r3, [r3, #0]
 801182e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8011832:	609a      	str	r2, [r3, #8]
    }
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	68db      	ldr	r3, [r3, #12]
 8011838:	2b02      	cmp	r3, #2
 801183a:	d104      	bne.n	8011846 <HAL_I2C_Init+0xa2>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	681b      	ldr	r3, [r3, #0]
 8011840:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011844:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	681b      	ldr	r3, [r3, #0]
 801184a:	685b      	ldr	r3, [r3, #4]
 801184c:	687a      	ldr	r2, [r7, #4]
 801184e:	6812      	ldr	r2, [r2, #0]
 8011850:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8011854:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011858:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	691a      	ldr	r2, [r3, #16]
 801185e:	687b      	ldr	r3, [r7, #4]
 8011860:	695b      	ldr	r3, [r3, #20]
 8011862:	ea42 0103 	orr.w	r1, r2, r3
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	699b      	ldr	r3, [r3, #24]
 801186a:	021a      	lsls	r2, r3, #8
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	681b      	ldr	r3, [r3, #0]
 8011870:	430a      	orrs	r2, r1
 8011872:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	69d9      	ldr	r1, [r3, #28]
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	6a1a      	ldr	r2, [r3, #32]
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	681b      	ldr	r3, [r3, #0]
 8011880:	430a      	orrs	r2, r1
 8011882:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	681b      	ldr	r3, [r3, #0]
 8011888:	681a      	ldr	r2, [r3, #0]
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	681b      	ldr	r3, [r3, #0]
 801188e:	f042 0201 	orr.w	r2, r2, #1
 8011892:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	2200      	movs	r2, #0
 8011898:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	2220      	movs	r2, #32
 801189e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	2200      	movs	r2, #0
 80118a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	2200      	movs	r2, #0
 80118ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80118b0:	2300      	movs	r3, #0
}
 80118b2:	4618      	mov	r0, r3
 80118b4:	3708      	adds	r7, #8
 80118b6:	46bd      	mov	sp, r7
 80118b8:	bd80      	pop	{r7, pc}

080118ba <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80118ba:	b580      	push	{r7, lr}
 80118bc:	b082      	sub	sp, #8
 80118be:	af00      	add	r7, sp, #0
 80118c0:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 80118c2:	687b      	ldr	r3, [r7, #4]
 80118c4:	2b00      	cmp	r3, #0
 80118c6:	d101      	bne.n	80118cc <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80118c8:	2301      	movs	r3, #1
 80118ca:	e021      	b.n	8011910 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	2224      	movs	r2, #36	@ 0x24
 80118d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	681b      	ldr	r3, [r3, #0]
 80118d8:	681a      	ldr	r2, [r3, #0]
 80118da:	687b      	ldr	r3, [r7, #4]
 80118dc:	681b      	ldr	r3, [r3, #0]
 80118de:	f022 0201 	bic.w	r2, r2, #1
 80118e2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80118e4:	6878      	ldr	r0, [r7, #4]
 80118e6:	f000 f821 	bl	801192c <HAL_I2C_MspDeInit>

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80118ea:	687b      	ldr	r3, [r7, #4]
 80118ec:	2200      	movs	r2, #0
 80118ee:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	2200      	movs	r2, #0
 80118f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80118f8:	687b      	ldr	r3, [r7, #4]
 80118fa:	2200      	movs	r2, #0
 80118fc:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80118fe:	687b      	ldr	r3, [r7, #4]
 8011900:	2200      	movs	r2, #0
 8011902:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8011906:	687b      	ldr	r3, [r7, #4]
 8011908:	2200      	movs	r2, #0
 801190a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 801190e:	2300      	movs	r3, #0
}
 8011910:	4618      	mov	r0, r3
 8011912:	3708      	adds	r7, #8
 8011914:	46bd      	mov	sp, r7
 8011916:	bd80      	pop	{r7, pc}

08011918 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8011918:	b480      	push	{r7}
 801191a:	b083      	sub	sp, #12
 801191c:	af00      	add	r7, sp, #0
 801191e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8011920:	bf00      	nop
 8011922:	370c      	adds	r7, #12
 8011924:	46bd      	mov	sp, r7
 8011926:	f85d 7b04 	ldr.w	r7, [sp], #4
 801192a:	4770      	bx	lr

0801192c <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 801192c:	b480      	push	{r7}
 801192e:	b083      	sub	sp, #12
 8011930:	af00      	add	r7, sp, #0
 8011932:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8011934:	bf00      	nop
 8011936:	370c      	adds	r7, #12
 8011938:	46bd      	mov	sp, r7
 801193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801193e:	4770      	bx	lr

08011940 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8011940:	b580      	push	{r7, lr}
 8011942:	b088      	sub	sp, #32
 8011944:	af02      	add	r7, sp, #8
 8011946:	60f8      	str	r0, [r7, #12]
 8011948:	4608      	mov	r0, r1
 801194a:	4611      	mov	r1, r2
 801194c:	461a      	mov	r2, r3
 801194e:	4603      	mov	r3, r0
 8011950:	817b      	strh	r3, [r7, #10]
 8011952:	460b      	mov	r3, r1
 8011954:	813b      	strh	r3, [r7, #8]
 8011956:	4613      	mov	r3, r2
 8011958:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 801195a:	2300      	movs	r3, #0
 801195c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 801195e:	68fb      	ldr	r3, [r7, #12]
 8011960:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011964:	b2db      	uxtb	r3, r3
 8011966:	2b20      	cmp	r3, #32
 8011968:	f040 8109 	bne.w	8011b7e <HAL_I2C_Mem_Write+0x23e>
  {
    if((pData == NULL) || (Size == 0U))
 801196c:	6a3b      	ldr	r3, [r7, #32]
 801196e:	2b00      	cmp	r3, #0
 8011970:	d002      	beq.n	8011978 <HAL_I2C_Mem_Write+0x38>
 8011972:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011974:	2b00      	cmp	r3, #0
 8011976:	d101      	bne.n	801197c <HAL_I2C_Mem_Write+0x3c>
    {
      return  HAL_ERROR;
 8011978:	2301      	movs	r3, #1
 801197a:	e101      	b.n	8011b80 <HAL_I2C_Mem_Write+0x240>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 801197c:	68fb      	ldr	r3, [r7, #12]
 801197e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011982:	2b01      	cmp	r3, #1
 8011984:	d101      	bne.n	801198a <HAL_I2C_Mem_Write+0x4a>
 8011986:	2302      	movs	r3, #2
 8011988:	e0fa      	b.n	8011b80 <HAL_I2C_Mem_Write+0x240>
 801198a:	68fb      	ldr	r3, [r7, #12]
 801198c:	2201      	movs	r2, #1
 801198e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8011992:	f7ff fbf7 	bl	8011184 <HAL_GetTick>
 8011996:	6178      	str	r0, [r7, #20]

    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8011998:	697b      	ldr	r3, [r7, #20]
 801199a:	9300      	str	r3, [sp, #0]
 801199c:	2319      	movs	r3, #25
 801199e:	2201      	movs	r2, #1
 80119a0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80119a4:	68f8      	ldr	r0, [r7, #12]
 80119a6:	f000 fb06 	bl	8011fb6 <I2C_WaitOnFlagUntilTimeout>
 80119aa:	4603      	mov	r3, r0
 80119ac:	2b00      	cmp	r3, #0
 80119ae:	d001      	beq.n	80119b4 <HAL_I2C_Mem_Write+0x74>
    {
      return HAL_TIMEOUT;
 80119b0:	2303      	movs	r3, #3
 80119b2:	e0e5      	b.n	8011b80 <HAL_I2C_Mem_Write+0x240>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80119b4:	68fb      	ldr	r3, [r7, #12]
 80119b6:	2221      	movs	r2, #33	@ 0x21
 80119b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80119bc:	68fb      	ldr	r3, [r7, #12]
 80119be:	2240      	movs	r2, #64	@ 0x40
 80119c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80119c4:	68fb      	ldr	r3, [r7, #12]
 80119c6:	2200      	movs	r2, #0
 80119c8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80119ca:	68fb      	ldr	r3, [r7, #12]
 80119cc:	6a3a      	ldr	r2, [r7, #32]
 80119ce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80119d0:	68fb      	ldr	r3, [r7, #12]
 80119d2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80119d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80119d6:	68fb      	ldr	r3, [r7, #12]
 80119d8:	2200      	movs	r2, #0
 80119da:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80119dc:	88f8      	ldrh	r0, [r7, #6]
 80119de:	893a      	ldrh	r2, [r7, #8]
 80119e0:	8979      	ldrh	r1, [r7, #10]
 80119e2:	697b      	ldr	r3, [r7, #20]
 80119e4:	9301      	str	r3, [sp, #4]
 80119e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80119e8:	9300      	str	r3, [sp, #0]
 80119ea:	4603      	mov	r3, r0
 80119ec:	68f8      	ldr	r0, [r7, #12]
 80119ee:	f000 fa01 	bl	8011df4 <I2C_RequestMemoryWrite>
 80119f2:	4603      	mov	r3, r0
 80119f4:	2b00      	cmp	r3, #0
 80119f6:	d00f      	beq.n	8011a18 <HAL_I2C_Mem_Write+0xd8>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80119f8:	68fb      	ldr	r3, [r7, #12]
 80119fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80119fc:	2b04      	cmp	r3, #4
 80119fe:	d105      	bne.n	8011a0c <HAL_I2C_Mem_Write+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8011a00:	68fb      	ldr	r3, [r7, #12]
 8011a02:	2200      	movs	r2, #0
 8011a04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8011a08:	2301      	movs	r3, #1
 8011a0a:	e0b9      	b.n	8011b80 <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8011a0c:	68fb      	ldr	r3, [r7, #12]
 8011a0e:	2200      	movs	r2, #0
 8011a10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_TIMEOUT;
 8011a14:	2303      	movs	r3, #3
 8011a16:	e0b3      	b.n	8011b80 <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8011a18:	68fb      	ldr	r3, [r7, #12]
 8011a1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011a1c:	b29b      	uxth	r3, r3
 8011a1e:	2bff      	cmp	r3, #255	@ 0xff
 8011a20:	d90e      	bls.n	8011a40 <HAL_I2C_Mem_Write+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8011a22:	68fb      	ldr	r3, [r7, #12]
 8011a24:	22ff      	movs	r2, #255	@ 0xff
 8011a26:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8011a28:	68fb      	ldr	r3, [r7, #12]
 8011a2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011a2c:	b2da      	uxtb	r2, r3
 8011a2e:	8979      	ldrh	r1, [r7, #10]
 8011a30:	2300      	movs	r3, #0
 8011a32:	9300      	str	r3, [sp, #0]
 8011a34:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8011a38:	68f8      	ldr	r0, [r7, #12]
 8011a3a:	f000 fbd1 	bl	80121e0 <I2C_TransferConfig>
 8011a3e:	e00f      	b.n	8011a60 <HAL_I2C_Mem_Write+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8011a40:	68fb      	ldr	r3, [r7, #12]
 8011a42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011a44:	b29a      	uxth	r2, r3
 8011a46:	68fb      	ldr	r3, [r7, #12]
 8011a48:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8011a4a:	68fb      	ldr	r3, [r7, #12]
 8011a4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011a4e:	b2da      	uxtb	r2, r3
 8011a50:	8979      	ldrh	r1, [r7, #10]
 8011a52:	2300      	movs	r3, #0
 8011a54:	9300      	str	r3, [sp, #0]
 8011a56:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8011a5a:	68f8      	ldr	r0, [r7, #12]
 8011a5c:	f000 fbc0 	bl	80121e0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8011a60:	697a      	ldr	r2, [r7, #20]
 8011a62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011a64:	68f8      	ldr	r0, [r7, #12]
 8011a66:	f000 fae0 	bl	801202a <I2C_WaitOnTXISFlagUntilTimeout>
 8011a6a:	4603      	mov	r3, r0
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d007      	beq.n	8011a80 <HAL_I2C_Mem_Write+0x140>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8011a70:	68fb      	ldr	r3, [r7, #12]
 8011a72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011a74:	2b04      	cmp	r3, #4
 8011a76:	d101      	bne.n	8011a7c <HAL_I2C_Mem_Write+0x13c>
        {
          return HAL_ERROR;
 8011a78:	2301      	movs	r3, #1
 8011a7a:	e081      	b.n	8011b80 <HAL_I2C_Mem_Write+0x240>
        }
        else
        {
          return HAL_TIMEOUT;
 8011a7c:	2303      	movs	r3, #3
 8011a7e:	e07f      	b.n	8011b80 <HAL_I2C_Mem_Write+0x240>
        }
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8011a80:	68fb      	ldr	r3, [r7, #12]
 8011a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011a84:	1c59      	adds	r1, r3, #1
 8011a86:	68fa      	ldr	r2, [r7, #12]
 8011a88:	6251      	str	r1, [r2, #36]	@ 0x24
 8011a8a:	781a      	ldrb	r2, [r3, #0]
 8011a8c:	68fb      	ldr	r3, [r7, #12]
 8011a8e:	681b      	ldr	r3, [r3, #0]
 8011a90:	629a      	str	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8011a92:	68fb      	ldr	r3, [r7, #12]
 8011a94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011a96:	b29b      	uxth	r3, r3
 8011a98:	3b01      	subs	r3, #1
 8011a9a:	b29a      	uxth	r2, r3
 8011a9c:	68fb      	ldr	r3, [r7, #12]
 8011a9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8011aa0:	68fb      	ldr	r3, [r7, #12]
 8011aa2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011aa4:	3b01      	subs	r3, #1
 8011aa6:	b29a      	uxth	r2, r3
 8011aa8:	68fb      	ldr	r3, [r7, #12]
 8011aaa:	851a      	strh	r2, [r3, #40]	@ 0x28

      if((hi2c->XferSize == 0U) && (hi2c->XferCount!=0U))
 8011aac:	68fb      	ldr	r3, [r7, #12]
 8011aae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011ab0:	2b00      	cmp	r3, #0
 8011ab2:	d135      	bne.n	8011b20 <HAL_I2C_Mem_Write+0x1e0>
 8011ab4:	68fb      	ldr	r3, [r7, #12]
 8011ab6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011ab8:	b29b      	uxth	r3, r3
 8011aba:	2b00      	cmp	r3, #0
 8011abc:	d030      	beq.n	8011b20 <HAL_I2C_Mem_Write+0x1e0>
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8011abe:	697b      	ldr	r3, [r7, #20]
 8011ac0:	9300      	str	r3, [sp, #0]
 8011ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ac4:	2200      	movs	r2, #0
 8011ac6:	2180      	movs	r1, #128	@ 0x80
 8011ac8:	68f8      	ldr	r0, [r7, #12]
 8011aca:	f000 fa74 	bl	8011fb6 <I2C_WaitOnFlagUntilTimeout>
 8011ace:	4603      	mov	r3, r0
 8011ad0:	2b00      	cmp	r3, #0
 8011ad2:	d001      	beq.n	8011ad8 <HAL_I2C_Mem_Write+0x198>
        {
          return HAL_TIMEOUT;
 8011ad4:	2303      	movs	r3, #3
 8011ad6:	e053      	b.n	8011b80 <HAL_I2C_Mem_Write+0x240>
        }

        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8011ad8:	68fb      	ldr	r3, [r7, #12]
 8011ada:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011adc:	b29b      	uxth	r3, r3
 8011ade:	2bff      	cmp	r3, #255	@ 0xff
 8011ae0:	d90e      	bls.n	8011b00 <HAL_I2C_Mem_Write+0x1c0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8011ae2:	68fb      	ldr	r3, [r7, #12]
 8011ae4:	22ff      	movs	r2, #255	@ 0xff
 8011ae6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8011ae8:	68fb      	ldr	r3, [r7, #12]
 8011aea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011aec:	b2da      	uxtb	r2, r3
 8011aee:	8979      	ldrh	r1, [r7, #10]
 8011af0:	2300      	movs	r3, #0
 8011af2:	9300      	str	r3, [sp, #0]
 8011af4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8011af8:	68f8      	ldr	r0, [r7, #12]
 8011afa:	f000 fb71 	bl	80121e0 <I2C_TransferConfig>
 8011afe:	e00f      	b.n	8011b20 <HAL_I2C_Mem_Write+0x1e0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8011b00:	68fb      	ldr	r3, [r7, #12]
 8011b02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011b04:	b29a      	uxth	r2, r3
 8011b06:	68fb      	ldr	r3, [r7, #12]
 8011b08:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8011b0a:	68fb      	ldr	r3, [r7, #12]
 8011b0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011b0e:	b2da      	uxtb	r2, r3
 8011b10:	8979      	ldrh	r1, [r7, #10]
 8011b12:	2300      	movs	r3, #0
 8011b14:	9300      	str	r3, [sp, #0]
 8011b16:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8011b1a:	68f8      	ldr	r0, [r7, #12]
 8011b1c:	f000 fb60 	bl	80121e0 <I2C_TransferConfig>
        }
      }

    }while(hi2c->XferCount > 0U);
 8011b20:	68fb      	ldr	r3, [r7, #12]
 8011b22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011b24:	b29b      	uxth	r3, r3
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	d19a      	bne.n	8011a60 <HAL_I2C_Mem_Write+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */ 
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8011b2a:	697a      	ldr	r2, [r7, #20]
 8011b2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011b2e:	68f8      	ldr	r0, [r7, #12]
 8011b30:	f000 fabb 	bl	80120aa <I2C_WaitOnSTOPFlagUntilTimeout>
 8011b34:	4603      	mov	r3, r0
 8011b36:	2b00      	cmp	r3, #0
 8011b38:	d007      	beq.n	8011b4a <HAL_I2C_Mem_Write+0x20a>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8011b3a:	68fb      	ldr	r3, [r7, #12]
 8011b3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011b3e:	2b04      	cmp	r3, #4
 8011b40:	d101      	bne.n	8011b46 <HAL_I2C_Mem_Write+0x206>
      {
        return HAL_ERROR;
 8011b42:	2301      	movs	r3, #1
 8011b44:	e01c      	b.n	8011b80 <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        return HAL_TIMEOUT;
 8011b46:	2303      	movs	r3, #3
 8011b48:	e01a      	b.n	8011b80 <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8011b4a:	68fb      	ldr	r3, [r7, #12]
 8011b4c:	681b      	ldr	r3, [r3, #0]
 8011b4e:	2220      	movs	r2, #32
 8011b50:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8011b52:	68fb      	ldr	r3, [r7, #12]
 8011b54:	681b      	ldr	r3, [r3, #0]
 8011b56:	6859      	ldr	r1, [r3, #4]
 8011b58:	68fb      	ldr	r3, [r7, #12]
 8011b5a:	681a      	ldr	r2, [r3, #0]
 8011b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8011b88 <HAL_I2C_Mem_Write+0x248>)
 8011b5e:	400b      	ands	r3, r1
 8011b60:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8011b62:	68fb      	ldr	r3, [r7, #12]
 8011b64:	2220      	movs	r2, #32
 8011b66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8011b6a:	68fb      	ldr	r3, [r7, #12]
 8011b6c:	2200      	movs	r2, #0
 8011b6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011b72:	68fb      	ldr	r3, [r7, #12]
 8011b74:	2200      	movs	r2, #0
 8011b76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8011b7a:	2300      	movs	r3, #0
 8011b7c:	e000      	b.n	8011b80 <HAL_I2C_Mem_Write+0x240>
  }
  else
  {
    return HAL_BUSY;
 8011b7e:	2302      	movs	r3, #2
  }
}
 8011b80:	4618      	mov	r0, r3
 8011b82:	3718      	adds	r7, #24
 8011b84:	46bd      	mov	sp, r7
 8011b86:	bd80      	pop	{r7, pc}
 8011b88:	fe00e800 	.word	0xfe00e800

08011b8c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8011b8c:	b580      	push	{r7, lr}
 8011b8e:	b088      	sub	sp, #32
 8011b90:	af02      	add	r7, sp, #8
 8011b92:	60f8      	str	r0, [r7, #12]
 8011b94:	4608      	mov	r0, r1
 8011b96:	4611      	mov	r1, r2
 8011b98:	461a      	mov	r2, r3
 8011b9a:	4603      	mov	r3, r0
 8011b9c:	817b      	strh	r3, [r7, #10]
 8011b9e:	460b      	mov	r3, r1
 8011ba0:	813b      	strh	r3, [r7, #8]
 8011ba2:	4613      	mov	r3, r2
 8011ba4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8011ba6:	2300      	movs	r3, #0
 8011ba8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8011baa:	68fb      	ldr	r3, [r7, #12]
 8011bac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011bb0:	b2db      	uxtb	r3, r3
 8011bb2:	2b20      	cmp	r3, #32
 8011bb4:	f040 8109 	bne.w	8011dca <HAL_I2C_Mem_Read+0x23e>
  {
    if((pData == NULL) || (Size == 0U))
 8011bb8:	6a3b      	ldr	r3, [r7, #32]
 8011bba:	2b00      	cmp	r3, #0
 8011bbc:	d002      	beq.n	8011bc4 <HAL_I2C_Mem_Read+0x38>
 8011bbe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011bc0:	2b00      	cmp	r3, #0
 8011bc2:	d101      	bne.n	8011bc8 <HAL_I2C_Mem_Read+0x3c>
    {
      return  HAL_ERROR;
 8011bc4:	2301      	movs	r3, #1
 8011bc6:	e101      	b.n	8011dcc <HAL_I2C_Mem_Read+0x240>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8011bc8:	68fb      	ldr	r3, [r7, #12]
 8011bca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011bce:	2b01      	cmp	r3, #1
 8011bd0:	d101      	bne.n	8011bd6 <HAL_I2C_Mem_Read+0x4a>
 8011bd2:	2302      	movs	r3, #2
 8011bd4:	e0fa      	b.n	8011dcc <HAL_I2C_Mem_Read+0x240>
 8011bd6:	68fb      	ldr	r3, [r7, #12]
 8011bd8:	2201      	movs	r2, #1
 8011bda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8011bde:	f7ff fad1 	bl	8011184 <HAL_GetTick>
 8011be2:	6178      	str	r0, [r7, #20]

    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8011be4:	697b      	ldr	r3, [r7, #20]
 8011be6:	9300      	str	r3, [sp, #0]
 8011be8:	2319      	movs	r3, #25
 8011bea:	2201      	movs	r2, #1
 8011bec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8011bf0:	68f8      	ldr	r0, [r7, #12]
 8011bf2:	f000 f9e0 	bl	8011fb6 <I2C_WaitOnFlagUntilTimeout>
 8011bf6:	4603      	mov	r3, r0
 8011bf8:	2b00      	cmp	r3, #0
 8011bfa:	d001      	beq.n	8011c00 <HAL_I2C_Mem_Read+0x74>
    {
      return HAL_TIMEOUT;
 8011bfc:	2303      	movs	r3, #3
 8011bfe:	e0e5      	b.n	8011dcc <HAL_I2C_Mem_Read+0x240>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8011c00:	68fb      	ldr	r3, [r7, #12]
 8011c02:	2222      	movs	r2, #34	@ 0x22
 8011c04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8011c08:	68fb      	ldr	r3, [r7, #12]
 8011c0a:	2240      	movs	r2, #64	@ 0x40
 8011c0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011c10:	68fb      	ldr	r3, [r7, #12]
 8011c12:	2200      	movs	r2, #0
 8011c14:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8011c16:	68fb      	ldr	r3, [r7, #12]
 8011c18:	6a3a      	ldr	r2, [r7, #32]
 8011c1a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8011c1c:	68fb      	ldr	r3, [r7, #12]
 8011c1e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8011c20:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8011c22:	68fb      	ldr	r3, [r7, #12]
 8011c24:	2200      	movs	r2, #0
 8011c26:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8011c28:	88f8      	ldrh	r0, [r7, #6]
 8011c2a:	893a      	ldrh	r2, [r7, #8]
 8011c2c:	8979      	ldrh	r1, [r7, #10]
 8011c2e:	697b      	ldr	r3, [r7, #20]
 8011c30:	9301      	str	r3, [sp, #4]
 8011c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c34:	9300      	str	r3, [sp, #0]
 8011c36:	4603      	mov	r3, r0
 8011c38:	68f8      	ldr	r0, [r7, #12]
 8011c3a:	f000 f93a 	bl	8011eb2 <I2C_RequestMemoryRead>
 8011c3e:	4603      	mov	r3, r0
 8011c40:	2b00      	cmp	r3, #0
 8011c42:	d00f      	beq.n	8011c64 <HAL_I2C_Mem_Read+0xd8>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8011c44:	68fb      	ldr	r3, [r7, #12]
 8011c46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011c48:	2b04      	cmp	r3, #4
 8011c4a:	d105      	bne.n	8011c58 <HAL_I2C_Mem_Read+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8011c4c:	68fb      	ldr	r3, [r7, #12]
 8011c4e:	2200      	movs	r2, #0
 8011c50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8011c54:	2301      	movs	r3, #1
 8011c56:	e0b9      	b.n	8011dcc <HAL_I2C_Mem_Read+0x240>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8011c58:	68fb      	ldr	r3, [r7, #12]
 8011c5a:	2200      	movs	r2, #0
 8011c5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_TIMEOUT;
 8011c60:	2303      	movs	r3, #3
 8011c62:	e0b3      	b.n	8011dcc <HAL_I2C_Mem_Read+0x240>
      }
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8011c64:	68fb      	ldr	r3, [r7, #12]
 8011c66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011c68:	b29b      	uxth	r3, r3
 8011c6a:	2bff      	cmp	r3, #255	@ 0xff
 8011c6c:	d90f      	bls.n	8011c8e <HAL_I2C_Mem_Read+0x102>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8011c6e:	68fb      	ldr	r3, [r7, #12]
 8011c70:	22ff      	movs	r2, #255	@ 0xff
 8011c72:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8011c74:	68fb      	ldr	r3, [r7, #12]
 8011c76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011c78:	b2da      	uxtb	r2, r3
 8011c7a:	8979      	ldrh	r1, [r7, #10]
 8011c7c:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8011c80:	9300      	str	r3, [sp, #0]
 8011c82:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8011c86:	68f8      	ldr	r0, [r7, #12]
 8011c88:	f000 faaa 	bl	80121e0 <I2C_TransferConfig>
 8011c8c:	e010      	b.n	8011cb0 <HAL_I2C_Mem_Read+0x124>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8011c8e:	68fb      	ldr	r3, [r7, #12]
 8011c90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011c92:	b29a      	uxth	r2, r3
 8011c94:	68fb      	ldr	r3, [r7, #12]
 8011c96:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8011c98:	68fb      	ldr	r3, [r7, #12]
 8011c9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011c9c:	b2da      	uxtb	r2, r3
 8011c9e:	8979      	ldrh	r1, [r7, #10]
 8011ca0:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8011ca4:	9300      	str	r3, [sp, #0]
 8011ca6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8011caa:	68f8      	ldr	r0, [r7, #12]
 8011cac:	f000 fa98 	bl	80121e0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8011cb0:	697b      	ldr	r3, [r7, #20]
 8011cb2:	9300      	str	r3, [sp, #0]
 8011cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011cb6:	2200      	movs	r2, #0
 8011cb8:	2104      	movs	r1, #4
 8011cba:	68f8      	ldr	r0, [r7, #12]
 8011cbc:	f000 f97b 	bl	8011fb6 <I2C_WaitOnFlagUntilTimeout>
 8011cc0:	4603      	mov	r3, r0
 8011cc2:	2b00      	cmp	r3, #0
 8011cc4:	d001      	beq.n	8011cca <HAL_I2C_Mem_Read+0x13e>
      {
        return HAL_TIMEOUT;
 8011cc6:	2303      	movs	r3, #3
 8011cc8:	e080      	b.n	8011dcc <HAL_I2C_Mem_Read+0x240>
      }

      /* Read data from RXDR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8011cca:	68fb      	ldr	r3, [r7, #12]
 8011ccc:	681b      	ldr	r3, [r3, #0]
 8011cce:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8011cd0:	68fb      	ldr	r3, [r7, #12]
 8011cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011cd4:	1c59      	adds	r1, r3, #1
 8011cd6:	68fa      	ldr	r2, [r7, #12]
 8011cd8:	6251      	str	r1, [r2, #36]	@ 0x24
 8011cda:	b2c2      	uxtb	r2, r0
 8011cdc:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8011cde:	68fb      	ldr	r3, [r7, #12]
 8011ce0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011ce2:	3b01      	subs	r3, #1
 8011ce4:	b29a      	uxth	r2, r3
 8011ce6:	68fb      	ldr	r3, [r7, #12]
 8011ce8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8011cea:	68fb      	ldr	r3, [r7, #12]
 8011cec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011cee:	b29b      	uxth	r3, r3
 8011cf0:	3b01      	subs	r3, #1
 8011cf2:	b29a      	uxth	r2, r3
 8011cf4:	68fb      	ldr	r3, [r7, #12]
 8011cf6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8011cf8:	68fb      	ldr	r3, [r7, #12]
 8011cfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011cfc:	2b00      	cmp	r3, #0
 8011cfe:	d135      	bne.n	8011d6c <HAL_I2C_Mem_Read+0x1e0>
 8011d00:	68fb      	ldr	r3, [r7, #12]
 8011d02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011d04:	b29b      	uxth	r3, r3
 8011d06:	2b00      	cmp	r3, #0
 8011d08:	d030      	beq.n	8011d6c <HAL_I2C_Mem_Read+0x1e0>
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8011d0a:	697b      	ldr	r3, [r7, #20]
 8011d0c:	9300      	str	r3, [sp, #0]
 8011d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d10:	2200      	movs	r2, #0
 8011d12:	2180      	movs	r1, #128	@ 0x80
 8011d14:	68f8      	ldr	r0, [r7, #12]
 8011d16:	f000 f94e 	bl	8011fb6 <I2C_WaitOnFlagUntilTimeout>
 8011d1a:	4603      	mov	r3, r0
 8011d1c:	2b00      	cmp	r3, #0
 8011d1e:	d001      	beq.n	8011d24 <HAL_I2C_Mem_Read+0x198>
        {
          return HAL_TIMEOUT;
 8011d20:	2303      	movs	r3, #3
 8011d22:	e053      	b.n	8011dcc <HAL_I2C_Mem_Read+0x240>
        }

        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8011d24:	68fb      	ldr	r3, [r7, #12]
 8011d26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011d28:	b29b      	uxth	r3, r3
 8011d2a:	2bff      	cmp	r3, #255	@ 0xff
 8011d2c:	d90e      	bls.n	8011d4c <HAL_I2C_Mem_Read+0x1c0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8011d2e:	68fb      	ldr	r3, [r7, #12]
 8011d30:	22ff      	movs	r2, #255	@ 0xff
 8011d32:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8011d34:	68fb      	ldr	r3, [r7, #12]
 8011d36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011d38:	b2da      	uxtb	r2, r3
 8011d3a:	8979      	ldrh	r1, [r7, #10]
 8011d3c:	2300      	movs	r3, #0
 8011d3e:	9300      	str	r3, [sp, #0]
 8011d40:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8011d44:	68f8      	ldr	r0, [r7, #12]
 8011d46:	f000 fa4b 	bl	80121e0 <I2C_TransferConfig>
 8011d4a:	e00f      	b.n	8011d6c <HAL_I2C_Mem_Read+0x1e0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8011d4c:	68fb      	ldr	r3, [r7, #12]
 8011d4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011d50:	b29a      	uxth	r2, r3
 8011d52:	68fb      	ldr	r3, [r7, #12]
 8011d54:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8011d56:	68fb      	ldr	r3, [r7, #12]
 8011d58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011d5a:	b2da      	uxtb	r2, r3
 8011d5c:	8979      	ldrh	r1, [r7, #10]
 8011d5e:	2300      	movs	r3, #0
 8011d60:	9300      	str	r3, [sp, #0]
 8011d62:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8011d66:	68f8      	ldr	r0, [r7, #12]
 8011d68:	f000 fa3a 	bl	80121e0 <I2C_TransferConfig>
        }
      }
    }while(hi2c->XferCount > 0U);
 8011d6c:	68fb      	ldr	r3, [r7, #12]
 8011d6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011d70:	b29b      	uxth	r3, r3
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d19c      	bne.n	8011cb0 <HAL_I2C_Mem_Read+0x124>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */ 
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8011d76:	697a      	ldr	r2, [r7, #20]
 8011d78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011d7a:	68f8      	ldr	r0, [r7, #12]
 8011d7c:	f000 f995 	bl	80120aa <I2C_WaitOnSTOPFlagUntilTimeout>
 8011d80:	4603      	mov	r3, r0
 8011d82:	2b00      	cmp	r3, #0
 8011d84:	d007      	beq.n	8011d96 <HAL_I2C_Mem_Read+0x20a>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8011d86:	68fb      	ldr	r3, [r7, #12]
 8011d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011d8a:	2b04      	cmp	r3, #4
 8011d8c:	d101      	bne.n	8011d92 <HAL_I2C_Mem_Read+0x206>
      {
        return HAL_ERROR;
 8011d8e:	2301      	movs	r3, #1
 8011d90:	e01c      	b.n	8011dcc <HAL_I2C_Mem_Read+0x240>
      }
      else
      {
        return HAL_TIMEOUT;
 8011d92:	2303      	movs	r3, #3
 8011d94:	e01a      	b.n	8011dcc <HAL_I2C_Mem_Read+0x240>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8011d96:	68fb      	ldr	r3, [r7, #12]
 8011d98:	681b      	ldr	r3, [r3, #0]
 8011d9a:	2220      	movs	r2, #32
 8011d9c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8011d9e:	68fb      	ldr	r3, [r7, #12]
 8011da0:	681b      	ldr	r3, [r3, #0]
 8011da2:	6859      	ldr	r1, [r3, #4]
 8011da4:	68fb      	ldr	r3, [r7, #12]
 8011da6:	681a      	ldr	r2, [r3, #0]
 8011da8:	4b0a      	ldr	r3, [pc, #40]	@ (8011dd4 <HAL_I2C_Mem_Read+0x248>)
 8011daa:	400b      	ands	r3, r1
 8011dac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8011dae:	68fb      	ldr	r3, [r7, #12]
 8011db0:	2220      	movs	r2, #32
 8011db2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8011db6:	68fb      	ldr	r3, [r7, #12]
 8011db8:	2200      	movs	r2, #0
 8011dba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011dbe:	68fb      	ldr	r3, [r7, #12]
 8011dc0:	2200      	movs	r2, #0
 8011dc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8011dc6:	2300      	movs	r3, #0
 8011dc8:	e000      	b.n	8011dcc <HAL_I2C_Mem_Read+0x240>
  }
  else
  {
    return HAL_BUSY;
 8011dca:	2302      	movs	r3, #2
  }
}
 8011dcc:	4618      	mov	r0, r3
 8011dce:	3718      	adds	r7, #24
 8011dd0:	46bd      	mov	sp, r7
 8011dd2:	bd80      	pop	{r7, pc}
 8011dd4:	fe00e800 	.word	0xfe00e800

08011dd8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8011dd8:	b480      	push	{r7}
 8011dda:	b083      	sub	sp, #12
 8011ddc:	af00      	add	r7, sp, #0
 8011dde:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011de6:	b2db      	uxtb	r3, r3
}
 8011de8:	4618      	mov	r0, r3
 8011dea:	370c      	adds	r7, #12
 8011dec:	46bd      	mov	sp, r7
 8011dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011df2:	4770      	bx	lr

08011df4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8011df4:	b580      	push	{r7, lr}
 8011df6:	b086      	sub	sp, #24
 8011df8:	af02      	add	r7, sp, #8
 8011dfa:	60f8      	str	r0, [r7, #12]
 8011dfc:	4608      	mov	r0, r1
 8011dfe:	4611      	mov	r1, r2
 8011e00:	461a      	mov	r2, r3
 8011e02:	4603      	mov	r3, r0
 8011e04:	817b      	strh	r3, [r7, #10]
 8011e06:	460b      	mov	r3, r1
 8011e08:	813b      	strh	r3, [r7, #8]
 8011e0a:	4613      	mov	r3, r2
 8011e0c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8011e0e:	88fb      	ldrh	r3, [r7, #6]
 8011e10:	b2da      	uxtb	r2, r3
 8011e12:	8979      	ldrh	r1, [r7, #10]
 8011e14:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011e18:	9300      	str	r3, [sp, #0]
 8011e1a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8011e1e:	68f8      	ldr	r0, [r7, #12]
 8011e20:	f000 f9de 	bl	80121e0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8011e24:	69fa      	ldr	r2, [r7, #28]
 8011e26:	69b9      	ldr	r1, [r7, #24]
 8011e28:	68f8      	ldr	r0, [r7, #12]
 8011e2a:	f000 f8fe 	bl	801202a <I2C_WaitOnTXISFlagUntilTimeout>
 8011e2e:	4603      	mov	r3, r0
 8011e30:	2b00      	cmp	r3, #0
 8011e32:	d007      	beq.n	8011e44 <I2C_RequestMemoryWrite+0x50>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8011e34:	68fb      	ldr	r3, [r7, #12]
 8011e36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011e38:	2b04      	cmp	r3, #4
 8011e3a:	d101      	bne.n	8011e40 <I2C_RequestMemoryWrite+0x4c>
    {
      return HAL_ERROR;
 8011e3c:	2301      	movs	r3, #1
 8011e3e:	e034      	b.n	8011eaa <I2C_RequestMemoryWrite+0xb6>
    }
    else
    {
      return HAL_TIMEOUT;
 8011e40:	2303      	movs	r3, #3
 8011e42:	e032      	b.n	8011eaa <I2C_RequestMemoryWrite+0xb6>
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8011e44:	88fb      	ldrh	r3, [r7, #6]
 8011e46:	2b01      	cmp	r3, #1
 8011e48:	d105      	bne.n	8011e56 <I2C_RequestMemoryWrite+0x62>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8011e4a:	893b      	ldrh	r3, [r7, #8]
 8011e4c:	b2da      	uxtb	r2, r3
 8011e4e:	68fb      	ldr	r3, [r7, #12]
 8011e50:	681b      	ldr	r3, [r3, #0]
 8011e52:	629a      	str	r2, [r3, #40]	@ 0x28
 8011e54:	e01b      	b.n	8011e8e <I2C_RequestMemoryWrite+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8011e56:	893b      	ldrh	r3, [r7, #8]
 8011e58:	0a1b      	lsrs	r3, r3, #8
 8011e5a:	b29b      	uxth	r3, r3
 8011e5c:	b2da      	uxtb	r2, r3
 8011e5e:	68fb      	ldr	r3, [r7, #12]
 8011e60:	681b      	ldr	r3, [r3, #0]
 8011e62:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8011e64:	69fa      	ldr	r2, [r7, #28]
 8011e66:	69b9      	ldr	r1, [r7, #24]
 8011e68:	68f8      	ldr	r0, [r7, #12]
 8011e6a:	f000 f8de 	bl	801202a <I2C_WaitOnTXISFlagUntilTimeout>
 8011e6e:	4603      	mov	r3, r0
 8011e70:	2b00      	cmp	r3, #0
 8011e72:	d007      	beq.n	8011e84 <I2C_RequestMemoryWrite+0x90>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8011e74:	68fb      	ldr	r3, [r7, #12]
 8011e76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011e78:	2b04      	cmp	r3, #4
 8011e7a:	d101      	bne.n	8011e80 <I2C_RequestMemoryWrite+0x8c>
      {
        return HAL_ERROR;
 8011e7c:	2301      	movs	r3, #1
 8011e7e:	e014      	b.n	8011eaa <I2C_RequestMemoryWrite+0xb6>
      }
      else
      {
        return HAL_TIMEOUT;
 8011e80:	2303      	movs	r3, #3
 8011e82:	e012      	b.n	8011eaa <I2C_RequestMemoryWrite+0xb6>
      }
    }
    
    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8011e84:	893b      	ldrh	r3, [r7, #8]
 8011e86:	b2da      	uxtb	r2, r3
 8011e88:	68fb      	ldr	r3, [r7, #12]
 8011e8a:	681b      	ldr	r3, [r3, #0]
 8011e8c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8011e8e:	69fb      	ldr	r3, [r7, #28]
 8011e90:	9300      	str	r3, [sp, #0]
 8011e92:	69bb      	ldr	r3, [r7, #24]
 8011e94:	2200      	movs	r2, #0
 8011e96:	2180      	movs	r1, #128	@ 0x80
 8011e98:	68f8      	ldr	r0, [r7, #12]
 8011e9a:	f000 f88c 	bl	8011fb6 <I2C_WaitOnFlagUntilTimeout>
 8011e9e:	4603      	mov	r3, r0
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	d001      	beq.n	8011ea8 <I2C_RequestMemoryWrite+0xb4>
  {
    return HAL_TIMEOUT;
 8011ea4:	2303      	movs	r3, #3
 8011ea6:	e000      	b.n	8011eaa <I2C_RequestMemoryWrite+0xb6>
  }

return HAL_OK;
 8011ea8:	2300      	movs	r3, #0
}
 8011eaa:	4618      	mov	r0, r3
 8011eac:	3710      	adds	r7, #16
 8011eae:	46bd      	mov	sp, r7
 8011eb0:	bd80      	pop	{r7, pc}

08011eb2 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8011eb2:	b580      	push	{r7, lr}
 8011eb4:	b086      	sub	sp, #24
 8011eb6:	af02      	add	r7, sp, #8
 8011eb8:	60f8      	str	r0, [r7, #12]
 8011eba:	4608      	mov	r0, r1
 8011ebc:	4611      	mov	r1, r2
 8011ebe:	461a      	mov	r2, r3
 8011ec0:	4603      	mov	r3, r0
 8011ec2:	817b      	strh	r3, [r7, #10]
 8011ec4:	460b      	mov	r3, r1
 8011ec6:	813b      	strh	r3, [r7, #8]
 8011ec8:	4613      	mov	r3, r2
 8011eca:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8011ecc:	88fb      	ldrh	r3, [r7, #6]
 8011ece:	b2da      	uxtb	r2, r3
 8011ed0:	8979      	ldrh	r1, [r7, #10]
 8011ed2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011ed6:	9300      	str	r3, [sp, #0]
 8011ed8:	2300      	movs	r3, #0
 8011eda:	68f8      	ldr	r0, [r7, #12]
 8011edc:	f000 f980 	bl	80121e0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8011ee0:	69fa      	ldr	r2, [r7, #28]
 8011ee2:	69b9      	ldr	r1, [r7, #24]
 8011ee4:	68f8      	ldr	r0, [r7, #12]
 8011ee6:	f000 f8a0 	bl	801202a <I2C_WaitOnTXISFlagUntilTimeout>
 8011eea:	4603      	mov	r3, r0
 8011eec:	2b00      	cmp	r3, #0
 8011eee:	d007      	beq.n	8011f00 <I2C_RequestMemoryRead+0x4e>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8011ef0:	68fb      	ldr	r3, [r7, #12]
 8011ef2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011ef4:	2b04      	cmp	r3, #4
 8011ef6:	d101      	bne.n	8011efc <I2C_RequestMemoryRead+0x4a>
    {
      return HAL_ERROR;
 8011ef8:	2301      	movs	r3, #1
 8011efa:	e034      	b.n	8011f66 <I2C_RequestMemoryRead+0xb4>
    }
    else
    {
      return HAL_TIMEOUT;
 8011efc:	2303      	movs	r3, #3
 8011efe:	e032      	b.n	8011f66 <I2C_RequestMemoryRead+0xb4>
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8011f00:	88fb      	ldrh	r3, [r7, #6]
 8011f02:	2b01      	cmp	r3, #1
 8011f04:	d105      	bne.n	8011f12 <I2C_RequestMemoryRead+0x60>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8011f06:	893b      	ldrh	r3, [r7, #8]
 8011f08:	b2da      	uxtb	r2, r3
 8011f0a:	68fb      	ldr	r3, [r7, #12]
 8011f0c:	681b      	ldr	r3, [r3, #0]
 8011f0e:	629a      	str	r2, [r3, #40]	@ 0x28
 8011f10:	e01b      	b.n	8011f4a <I2C_RequestMemoryRead+0x98>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8011f12:	893b      	ldrh	r3, [r7, #8]
 8011f14:	0a1b      	lsrs	r3, r3, #8
 8011f16:	b29b      	uxth	r3, r3
 8011f18:	b2da      	uxtb	r2, r3
 8011f1a:	68fb      	ldr	r3, [r7, #12]
 8011f1c:	681b      	ldr	r3, [r3, #0]
 8011f1e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8011f20:	69fa      	ldr	r2, [r7, #28]
 8011f22:	69b9      	ldr	r1, [r7, #24]
 8011f24:	68f8      	ldr	r0, [r7, #12]
 8011f26:	f000 f880 	bl	801202a <I2C_WaitOnTXISFlagUntilTimeout>
 8011f2a:	4603      	mov	r3, r0
 8011f2c:	2b00      	cmp	r3, #0
 8011f2e:	d007      	beq.n	8011f40 <I2C_RequestMemoryRead+0x8e>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8011f30:	68fb      	ldr	r3, [r7, #12]
 8011f32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011f34:	2b04      	cmp	r3, #4
 8011f36:	d101      	bne.n	8011f3c <I2C_RequestMemoryRead+0x8a>
      {
        return HAL_ERROR;
 8011f38:	2301      	movs	r3, #1
 8011f3a:	e014      	b.n	8011f66 <I2C_RequestMemoryRead+0xb4>
      }
      else
      {
        return HAL_TIMEOUT;
 8011f3c:	2303      	movs	r3, #3
 8011f3e:	e012      	b.n	8011f66 <I2C_RequestMemoryRead+0xb4>
      }
    }
    
    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8011f40:	893b      	ldrh	r3, [r7, #8]
 8011f42:	b2da      	uxtb	r2, r3
 8011f44:	68fb      	ldr	r3, [r7, #12]
 8011f46:	681b      	ldr	r3, [r3, #0]
 8011f48:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8011f4a:	69fb      	ldr	r3, [r7, #28]
 8011f4c:	9300      	str	r3, [sp, #0]
 8011f4e:	69bb      	ldr	r3, [r7, #24]
 8011f50:	2200      	movs	r2, #0
 8011f52:	2140      	movs	r1, #64	@ 0x40
 8011f54:	68f8      	ldr	r0, [r7, #12]
 8011f56:	f000 f82e 	bl	8011fb6 <I2C_WaitOnFlagUntilTimeout>
 8011f5a:	4603      	mov	r3, r0
 8011f5c:	2b00      	cmp	r3, #0
 8011f5e:	d001      	beq.n	8011f64 <I2C_RequestMemoryRead+0xb2>
  {
    return HAL_TIMEOUT;
 8011f60:	2303      	movs	r3, #3
 8011f62:	e000      	b.n	8011f66 <I2C_RequestMemoryRead+0xb4>
  }
  
  return HAL_OK;
 8011f64:	2300      	movs	r3, #0
}
 8011f66:	4618      	mov	r0, r3
 8011f68:	3710      	adds	r7, #16
 8011f6a:	46bd      	mov	sp, r7
 8011f6c:	bd80      	pop	{r7, pc}

08011f6e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8011f6e:	b480      	push	{r7}
 8011f70:	b083      	sub	sp, #12
 8011f72:	af00      	add	r7, sp, #0
 8011f74:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8011f76:	687b      	ldr	r3, [r7, #4]
 8011f78:	681b      	ldr	r3, [r3, #0]
 8011f7a:	699b      	ldr	r3, [r3, #24]
 8011f7c:	f003 0302 	and.w	r3, r3, #2
 8011f80:	2b02      	cmp	r3, #2
 8011f82:	d103      	bne.n	8011f8c <I2C_Flush_TXDR+0x1e>
  {
     hi2c->Instance->TXDR = 0x00U;
 8011f84:	687b      	ldr	r3, [r7, #4]
 8011f86:	681b      	ldr	r3, [r3, #0]
 8011f88:	2200      	movs	r2, #0
 8011f8a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	681b      	ldr	r3, [r3, #0]
 8011f90:	699b      	ldr	r3, [r3, #24]
 8011f92:	f003 0301 	and.w	r3, r3, #1
 8011f96:	2b01      	cmp	r3, #1
 8011f98:	d007      	beq.n	8011faa <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8011f9a:	687b      	ldr	r3, [r7, #4]
 8011f9c:	681b      	ldr	r3, [r3, #0]
 8011f9e:	699a      	ldr	r2, [r3, #24]
 8011fa0:	687b      	ldr	r3, [r7, #4]
 8011fa2:	681b      	ldr	r3, [r3, #0]
 8011fa4:	f042 0201 	orr.w	r2, r2, #1
 8011fa8:	619a      	str	r2, [r3, #24]
  }
}
 8011faa:	bf00      	nop
 8011fac:	370c      	adds	r7, #12
 8011fae:	46bd      	mov	sp, r7
 8011fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fb4:	4770      	bx	lr

08011fb6 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8011fb6:	b580      	push	{r7, lr}
 8011fb8:	b084      	sub	sp, #16
 8011fba:	af00      	add	r7, sp, #0
 8011fbc:	60f8      	str	r0, [r7, #12]
 8011fbe:	60b9      	str	r1, [r7, #8]
 8011fc0:	603b      	str	r3, [r7, #0]
 8011fc2:	4613      	mov	r3, r2
 8011fc4:	71fb      	strb	r3, [r7, #7]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8011fc6:	e01c      	b.n	8012002 <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8011fc8:	683b      	ldr	r3, [r7, #0]
 8011fca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011fce:	d018      	beq.n	8012002 <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8011fd0:	683b      	ldr	r3, [r7, #0]
 8011fd2:	2b00      	cmp	r3, #0
 8011fd4:	d007      	beq.n	8011fe6 <I2C_WaitOnFlagUntilTimeout+0x30>
 8011fd6:	f7ff f8d5 	bl	8011184 <HAL_GetTick>
 8011fda:	4602      	mov	r2, r0
 8011fdc:	69bb      	ldr	r3, [r7, #24]
 8011fde:	1ad3      	subs	r3, r2, r3
 8011fe0:	683a      	ldr	r2, [r7, #0]
 8011fe2:	429a      	cmp	r2, r3
 8011fe4:	d20d      	bcs.n	8012002 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State= HAL_I2C_STATE_READY;
 8011fe6:	68fb      	ldr	r3, [r7, #12]
 8011fe8:	2220      	movs	r2, #32
 8011fea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8011fee:	68fb      	ldr	r3, [r7, #12]
 8011ff0:	2200      	movs	r2, #0
 8011ff2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8011ff6:	68fb      	ldr	r3, [r7, #12]
 8011ff8:	2200      	movs	r2, #0
 8011ffa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_TIMEOUT;
 8011ffe:	2303      	movs	r3, #3
 8012000:	e00f      	b.n	8012022 <I2C_WaitOnFlagUntilTimeout+0x6c>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8012002:	68fb      	ldr	r3, [r7, #12]
 8012004:	681b      	ldr	r3, [r3, #0]
 8012006:	699a      	ldr	r2, [r3, #24]
 8012008:	68bb      	ldr	r3, [r7, #8]
 801200a:	4013      	ands	r3, r2
 801200c:	68ba      	ldr	r2, [r7, #8]
 801200e:	429a      	cmp	r2, r3
 8012010:	bf0c      	ite	eq
 8012012:	2301      	moveq	r3, #1
 8012014:	2300      	movne	r3, #0
 8012016:	b2db      	uxtb	r3, r3
 8012018:	461a      	mov	r2, r3
 801201a:	79fb      	ldrb	r3, [r7, #7]
 801201c:	429a      	cmp	r2, r3
 801201e:	d0d3      	beq.n	8011fc8 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8012020:	2300      	movs	r3, #0
}
 8012022:	4618      	mov	r0, r3
 8012024:	3710      	adds	r7, #16
 8012026:	46bd      	mov	sp, r7
 8012028:	bd80      	pop	{r7, pc}

0801202a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 801202a:	b580      	push	{r7, lr}
 801202c:	b084      	sub	sp, #16
 801202e:	af00      	add	r7, sp, #0
 8012030:	60f8      	str	r0, [r7, #12]
 8012032:	60b9      	str	r1, [r7, #8]
 8012034:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8012036:	e02c      	b.n	8012092 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8012038:	687a      	ldr	r2, [r7, #4]
 801203a:	68b9      	ldr	r1, [r7, #8]
 801203c:	68f8      	ldr	r0, [r7, #12]
 801203e:	f000 f871 	bl	8012124 <I2C_IsAcknowledgeFailed>
 8012042:	4603      	mov	r3, r0
 8012044:	2b00      	cmp	r3, #0
 8012046:	d001      	beq.n	801204c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8012048:	2301      	movs	r3, #1
 801204a:	e02a      	b.n	80120a2 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 801204c:	68bb      	ldr	r3, [r7, #8]
 801204e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012052:	d01e      	beq.n	8012092 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8012054:	68bb      	ldr	r3, [r7, #8]
 8012056:	2b00      	cmp	r3, #0
 8012058:	d007      	beq.n	801206a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 801205a:	f7ff f893 	bl	8011184 <HAL_GetTick>
 801205e:	4602      	mov	r2, r0
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	1ad3      	subs	r3, r2, r3
 8012064:	68ba      	ldr	r2, [r7, #8]
 8012066:	429a      	cmp	r2, r3
 8012068:	d213      	bcs.n	8012092 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 801206a:	68fb      	ldr	r3, [r7, #12]
 801206c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801206e:	f043 0220 	orr.w	r2, r3, #32
 8012072:	68fb      	ldr	r3, [r7, #12]
 8012074:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State= HAL_I2C_STATE_READY;
 8012076:	68fb      	ldr	r3, [r7, #12]
 8012078:	2220      	movs	r2, #32
 801207a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 801207e:	68fb      	ldr	r3, [r7, #12]
 8012080:	2200      	movs	r2, #0
 8012082:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8012086:	68fb      	ldr	r3, [r7, #12]
 8012088:	2200      	movs	r2, #0
 801208a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 801208e:	2303      	movs	r3, #3
 8012090:	e007      	b.n	80120a2 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8012092:	68fb      	ldr	r3, [r7, #12]
 8012094:	681b      	ldr	r3, [r3, #0]
 8012096:	699b      	ldr	r3, [r3, #24]
 8012098:	f003 0302 	and.w	r3, r3, #2
 801209c:	2b02      	cmp	r3, #2
 801209e:	d1cb      	bne.n	8012038 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80120a0:	2300      	movs	r3, #0
}
 80120a2:	4618      	mov	r0, r3
 80120a4:	3710      	adds	r7, #16
 80120a6:	46bd      	mov	sp, r7
 80120a8:	bd80      	pop	{r7, pc}

080120aa <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80120aa:	b580      	push	{r7, lr}
 80120ac:	b084      	sub	sp, #16
 80120ae:	af00      	add	r7, sp, #0
 80120b0:	60f8      	str	r0, [r7, #12]
 80120b2:	60b9      	str	r1, [r7, #8]
 80120b4:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80120b6:	e028      	b.n	801210a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80120b8:	687a      	ldr	r2, [r7, #4]
 80120ba:	68b9      	ldr	r1, [r7, #8]
 80120bc:	68f8      	ldr	r0, [r7, #12]
 80120be:	f000 f831 	bl	8012124 <I2C_IsAcknowledgeFailed>
 80120c2:	4603      	mov	r3, r0
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	d001      	beq.n	80120cc <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80120c8:	2301      	movs	r3, #1
 80120ca:	e026      	b.n	801211a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 80120cc:	68bb      	ldr	r3, [r7, #8]
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	d007      	beq.n	80120e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80120d2:	f7ff f857 	bl	8011184 <HAL_GetTick>
 80120d6:	4602      	mov	r2, r0
 80120d8:	687b      	ldr	r3, [r7, #4]
 80120da:	1ad3      	subs	r3, r2, r3
 80120dc:	68ba      	ldr	r2, [r7, #8]
 80120de:	429a      	cmp	r2, r3
 80120e0:	d213      	bcs.n	801210a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80120e2:	68fb      	ldr	r3, [r7, #12]
 80120e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80120e6:	f043 0220 	orr.w	r2, r3, #32
 80120ea:	68fb      	ldr	r3, [r7, #12]
 80120ec:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 80120ee:	68fb      	ldr	r3, [r7, #12]
 80120f0:	2220      	movs	r2, #32
 80120f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80120f6:	68fb      	ldr	r3, [r7, #12]
 80120f8:	2200      	movs	r2, #0
 80120fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80120fe:	68fb      	ldr	r3, [r7, #12]
 8012100:	2200      	movs	r2, #0
 8012102:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      return HAL_TIMEOUT;
 8012106:	2303      	movs	r3, #3
 8012108:	e007      	b.n	801211a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 801210a:	68fb      	ldr	r3, [r7, #12]
 801210c:	681b      	ldr	r3, [r3, #0]
 801210e:	699b      	ldr	r3, [r3, #24]
 8012110:	f003 0320 	and.w	r3, r3, #32
 8012114:	2b20      	cmp	r3, #32
 8012116:	d1cf      	bne.n	80120b8 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8012118:	2300      	movs	r3, #0
}
 801211a:	4618      	mov	r0, r3
 801211c:	3710      	adds	r7, #16
 801211e:	46bd      	mov	sp, r7
 8012120:	bd80      	pop	{r7, pc}
	...

08012124 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8012124:	b580      	push	{r7, lr}
 8012126:	b084      	sub	sp, #16
 8012128:	af00      	add	r7, sp, #0
 801212a:	60f8      	str	r0, [r7, #12]
 801212c:	60b9      	str	r1, [r7, #8]
 801212e:	607a      	str	r2, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8012130:	68fb      	ldr	r3, [r7, #12]
 8012132:	681b      	ldr	r3, [r3, #0]
 8012134:	699b      	ldr	r3, [r3, #24]
 8012136:	f003 0310 	and.w	r3, r3, #16
 801213a:	2b10      	cmp	r3, #16
 801213c:	d148      	bne.n	80121d0 <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 801213e:	e01c      	b.n	801217a <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8012140:	68bb      	ldr	r3, [r7, #8]
 8012142:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012146:	d018      	beq.n	801217a <I2C_IsAcknowledgeFailed+0x56>
      {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8012148:	68bb      	ldr	r3, [r7, #8]
 801214a:	2b00      	cmp	r3, #0
 801214c:	d007      	beq.n	801215e <I2C_IsAcknowledgeFailed+0x3a>
 801214e:	f7ff f819 	bl	8011184 <HAL_GetTick>
 8012152:	4602      	mov	r2, r0
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	1ad3      	subs	r3, r2, r3
 8012158:	68ba      	ldr	r2, [r7, #8]
 801215a:	429a      	cmp	r2, r3
 801215c:	d20d      	bcs.n	801217a <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State= HAL_I2C_STATE_READY;
 801215e:	68fb      	ldr	r3, [r7, #12]
 8012160:	2220      	movs	r2, #32
 8012162:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8012166:	68fb      	ldr	r3, [r7, #12]
 8012168:	2200      	movs	r2, #0
 801216a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 801216e:	68fb      	ldr	r3, [r7, #12]
 8012170:	2200      	movs	r2, #0
 8012172:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_TIMEOUT;
 8012176:	2303      	movs	r3, #3
 8012178:	e02b      	b.n	80121d2 <I2C_IsAcknowledgeFailed+0xae>
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 801217a:	68fb      	ldr	r3, [r7, #12]
 801217c:	681b      	ldr	r3, [r3, #0]
 801217e:	699b      	ldr	r3, [r3, #24]
 8012180:	f003 0320 	and.w	r3, r3, #32
 8012184:	2b20      	cmp	r3, #32
 8012186:	d1db      	bne.n	8012140 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8012188:	68fb      	ldr	r3, [r7, #12]
 801218a:	681b      	ldr	r3, [r3, #0]
 801218c:	2210      	movs	r2, #16
 801218e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8012190:	68fb      	ldr	r3, [r7, #12]
 8012192:	681b      	ldr	r3, [r3, #0]
 8012194:	2220      	movs	r2, #32
 8012196:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8012198:	68f8      	ldr	r0, [r7, #12]
 801219a:	f7ff fee8 	bl	8011f6e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 801219e:	68fb      	ldr	r3, [r7, #12]
 80121a0:	681b      	ldr	r3, [r3, #0]
 80121a2:	6859      	ldr	r1, [r3, #4]
 80121a4:	68fb      	ldr	r3, [r7, #12]
 80121a6:	681a      	ldr	r2, [r3, #0]
 80121a8:	4b0c      	ldr	r3, [pc, #48]	@ (80121dc <I2C_IsAcknowledgeFailed+0xb8>)
 80121aa:	400b      	ands	r3, r1
 80121ac:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80121ae:	68fb      	ldr	r3, [r7, #12]
 80121b0:	2204      	movs	r2, #4
 80121b2:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State= HAL_I2C_STATE_READY;
 80121b4:	68fb      	ldr	r3, [r7, #12]
 80121b6:	2220      	movs	r2, #32
 80121b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80121bc:	68fb      	ldr	r3, [r7, #12]
 80121be:	2200      	movs	r2, #0
 80121c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80121c4:	68fb      	ldr	r3, [r7, #12]
 80121c6:	2200      	movs	r2, #0
 80121c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 80121cc:	2301      	movs	r3, #1
 80121ce:	e000      	b.n	80121d2 <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 80121d0:	2300      	movs	r3, #0
}
 80121d2:	4618      	mov	r0, r3
 80121d4:	3710      	adds	r7, #16
 80121d6:	46bd      	mov	sp, r7
 80121d8:	bd80      	pop	{r7, pc}
 80121da:	bf00      	nop
 80121dc:	fe00e800 	.word	0xfe00e800

080121e0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80121e0:	b480      	push	{r7}
 80121e2:	b087      	sub	sp, #28
 80121e4:	af00      	add	r7, sp, #0
 80121e6:	60f8      	str	r0, [r7, #12]
 80121e8:	607b      	str	r3, [r7, #4]
 80121ea:	460b      	mov	r3, r1
 80121ec:	817b      	strh	r3, [r7, #10]
 80121ee:	4613      	mov	r3, r2
 80121f0:	727b      	strb	r3, [r7, #9]
  uint32_t tmpreg = 0U;
 80121f2:	2300      	movs	r3, #0
 80121f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 80121f6:	68fb      	ldr	r3, [r7, #12]
 80121f8:	681b      	ldr	r3, [r3, #0]
 80121fa:	685b      	ldr	r3, [r3, #4]
 80121fc:	617b      	str	r3, [r7, #20]

  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 80121fe:	697a      	ldr	r2, [r7, #20]
 8012200:	4b0d      	ldr	r3, [pc, #52]	@ (8012238 <I2C_TransferConfig+0x58>)
 8012202:	4013      	ands	r3, r2
 8012204:	617b      	str	r3, [r7, #20]

  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 8012206:	897b      	ldrh	r3, [r7, #10]
 8012208:	f3c3 0209 	ubfx	r2, r3, #0, #10
 801220c:	7a7b      	ldrb	r3, [r7, #9]
 801220e:	041b      	lsls	r3, r3, #16
 8012210:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8012214:	431a      	orrs	r2, r3
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	431a      	orrs	r2, r3
 801221a:	6a3b      	ldr	r3, [r7, #32]
 801221c:	4313      	orrs	r3, r2
 801221e:	697a      	ldr	r2, [r7, #20]
 8012220:	4313      	orrs	r3, r2
 8012222:	617b      	str	r3, [r7, #20]
            (uint32_t)Mode | (uint32_t)Request);

  /* update CR2 register */
  hi2c->Instance->CR2 = tmpreg;
 8012224:	68fb      	ldr	r3, [r7, #12]
 8012226:	681b      	ldr	r3, [r3, #0]
 8012228:	697a      	ldr	r2, [r7, #20]
 801222a:	605a      	str	r2, [r3, #4]
}
 801222c:	bf00      	nop
 801222e:	371c      	adds	r7, #28
 8012230:	46bd      	mov	sp, r7
 8012232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012236:	4770      	bx	lr
 8012238:	fc009800 	.word	0xfc009800

0801223c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 801223c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801223e:	b08f      	sub	sp, #60	@ 0x3c
 8012240:	af0a      	add	r7, sp, #40	@ 0x28
 8012242:	6078      	str	r0, [r7, #4]
  uint32_t index = 0;
 8012244:	2300      	movs	r3, #0
 8012246:	60fb      	str	r3, [r7, #12]
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	2b00      	cmp	r3, #0
 801224c:	d101      	bne.n	8012252 <HAL_PCD_Init+0x16>
  {
    return HAL_ERROR;
 801224e:	2301      	movs	r3, #1
 8012250:	e10d      	b.n	801246e <HAL_PCD_Init+0x232>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
  
  if(hpcd->State == HAL_PCD_STATE_RESET)
 8012252:	687b      	ldr	r3, [r7, #4]
 8012254:	f893 3385 	ldrb.w	r3, [r3, #901]	@ 0x385
 8012258:	b2db      	uxtb	r3, r3
 801225a:	2b00      	cmp	r3, #0
 801225c:	d106      	bne.n	801226c <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 801225e:	687b      	ldr	r3, [r7, #4]
 8012260:	2200      	movs	r2, #0
 8012262:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8012266:	6878      	ldr	r0, [r7, #4]
 8012268:	f7f3 fcc4 	bl	8005bf4 <HAL_PCD_MspInit>
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 801226c:	687b      	ldr	r3, [r7, #4]
 801226e:	2203      	movs	r2, #3
 8012270:	f883 2385 	strb.w	r2, [r3, #901]	@ 0x385

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	681b      	ldr	r3, [r3, #0]
 8012278:	4618      	mov	r0, r3
 801227a:	f003 ff4a 	bl	8016112 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 801227e:	687b      	ldr	r3, [r7, #4]
 8012280:	681b      	ldr	r3, [r3, #0]
 8012282:	603b      	str	r3, [r7, #0]
 8012284:	687e      	ldr	r6, [r7, #4]
 8012286:	466d      	mov	r5, sp
 8012288:	f106 0410 	add.w	r4, r6, #16
 801228c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801228e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8012290:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8012292:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8012294:	e894 0003 	ldmia.w	r4, {r0, r1}
 8012298:	e885 0003 	stmia.w	r5, {r0, r1}
 801229c:	1d33      	adds	r3, r6, #4
 801229e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80122a0:	6838      	ldr	r0, [r7, #0]
 80122a2:	f003 ff07 	bl	80160b4 <USB_CoreInit>

  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	681b      	ldr	r3, [r3, #0]
 80122aa:	2100      	movs	r1, #0
 80122ac:	4618      	mov	r0, r3
 80122ae:	f003 ff41 	bl	8016134 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 80122b2:	2300      	movs	r3, #0
 80122b4:	60fb      	str	r3, [r7, #12]
 80122b6:	e04c      	b.n	8012352 <HAL_PCD_Init+0x116>
  {
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1;
 80122b8:	6879      	ldr	r1, [r7, #4]
 80122ba:	68fa      	ldr	r2, [r7, #12]
 80122bc:	4613      	mov	r3, r2
 80122be:	00db      	lsls	r3, r3, #3
 80122c0:	1a9b      	subs	r3, r3, r2
 80122c2:	009b      	lsls	r3, r3, #2
 80122c4:	440b      	add	r3, r1
 80122c6:	333d      	adds	r3, #61	@ 0x3d
 80122c8:	2201      	movs	r2, #1
 80122ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].num = index;
 80122cc:	68fb      	ldr	r3, [r7, #12]
 80122ce:	b2d8      	uxtb	r0, r3
 80122d0:	6879      	ldr	r1, [r7, #4]
 80122d2:	68fa      	ldr	r2, [r7, #12]
 80122d4:	4613      	mov	r3, r2
 80122d6:	00db      	lsls	r3, r3, #3
 80122d8:	1a9b      	subs	r3, r3, r2
 80122da:	009b      	lsls	r3, r3, #2
 80122dc:	440b      	add	r3, r1
 80122de:	333c      	adds	r3, #60	@ 0x3c
 80122e0:	4602      	mov	r2, r0
 80122e2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].tx_fifo_num = index;
 80122e4:	68fb      	ldr	r3, [r7, #12]
 80122e6:	b298      	uxth	r0, r3
 80122e8:	6879      	ldr	r1, [r7, #4]
 80122ea:	68fa      	ldr	r2, [r7, #12]
 80122ec:	4613      	mov	r3, r2
 80122ee:	00db      	lsls	r3, r3, #3
 80122f0:	1a9b      	subs	r3, r3, r2
 80122f2:	009b      	lsls	r3, r3, #2
 80122f4:	440b      	add	r3, r1
 80122f6:	3342      	adds	r3, #66	@ 0x42
 80122f8:	4602      	mov	r2, r0
 80122fa:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 80122fc:	6879      	ldr	r1, [r7, #4]
 80122fe:	68fa      	ldr	r2, [r7, #12]
 8012300:	4613      	mov	r3, r2
 8012302:	00db      	lsls	r3, r3, #3
 8012304:	1a9b      	subs	r3, r3, r2
 8012306:	009b      	lsls	r3, r3, #2
 8012308:	440b      	add	r3, r1
 801230a:	333f      	adds	r3, #63	@ 0x3f
 801230c:	2200      	movs	r2, #0
 801230e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].maxpacket =  0;
 8012310:	6879      	ldr	r1, [r7, #4]
 8012312:	68fa      	ldr	r2, [r7, #12]
 8012314:	4613      	mov	r3, r2
 8012316:	00db      	lsls	r3, r3, #3
 8012318:	1a9b      	subs	r3, r3, r2
 801231a:	009b      	lsls	r3, r3, #2
 801231c:	440b      	add	r3, r1
 801231e:	3344      	adds	r3, #68	@ 0x44
 8012320:	2200      	movs	r2, #0
 8012322:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[index].xfer_buff = 0;
 8012324:	6879      	ldr	r1, [r7, #4]
 8012326:	68fa      	ldr	r2, [r7, #12]
 8012328:	4613      	mov	r3, r2
 801232a:	00db      	lsls	r3, r3, #3
 801232c:	1a9b      	subs	r3, r3, r2
 801232e:	009b      	lsls	r3, r3, #2
 8012330:	440b      	add	r3, r1
 8012332:	3348      	adds	r3, #72	@ 0x48
 8012334:	2200      	movs	r2, #0
 8012336:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[index].xfer_len = 0;
 8012338:	6879      	ldr	r1, [r7, #4]
 801233a:	68fa      	ldr	r2, [r7, #12]
 801233c:	4613      	mov	r3, r2
 801233e:	00db      	lsls	r3, r3, #3
 8012340:	1a9b      	subs	r3, r3, r2
 8012342:	009b      	lsls	r3, r3, #2
 8012344:	440b      	add	r3, r1
 8012346:	3350      	adds	r3, #80	@ 0x50
 8012348:	2200      	movs	r2, #0
 801234a:	601a      	str	r2, [r3, #0]
  for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 801234c:	68fb      	ldr	r3, [r7, #12]
 801234e:	3301      	adds	r3, #1
 8012350:	60fb      	str	r3, [r7, #12]
 8012352:	687b      	ldr	r3, [r7, #4]
 8012354:	685b      	ldr	r3, [r3, #4]
 8012356:	68fa      	ldr	r2, [r7, #12]
 8012358:	429a      	cmp	r2, r3
 801235a:	d3ad      	bcc.n	80122b8 <HAL_PCD_Init+0x7c>
  }
  
  for (index = 0; index < 15 ; index++)
 801235c:	2300      	movs	r3, #0
 801235e:	60fb      	str	r3, [r7, #12]
 8012360:	e052      	b.n	8012408 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[index].is_in = 0;
 8012362:	6879      	ldr	r1, [r7, #4]
 8012364:	68fa      	ldr	r2, [r7, #12]
 8012366:	4613      	mov	r3, r2
 8012368:	00db      	lsls	r3, r3, #3
 801236a:	1a9b      	subs	r3, r3, r2
 801236c:	009b      	lsls	r3, r3, #2
 801236e:	440b      	add	r3, r1
 8012370:	f203 13e1 	addw	r3, r3, #481	@ 0x1e1
 8012374:	2200      	movs	r2, #0
 8012376:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[index].num = index;
 8012378:	68fb      	ldr	r3, [r7, #12]
 801237a:	b2d8      	uxtb	r0, r3
 801237c:	6879      	ldr	r1, [r7, #4]
 801237e:	68fa      	ldr	r2, [r7, #12]
 8012380:	4613      	mov	r3, r2
 8012382:	00db      	lsls	r3, r3, #3
 8012384:	1a9b      	subs	r3, r3, r2
 8012386:	009b      	lsls	r3, r3, #2
 8012388:	440b      	add	r3, r1
 801238a:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 801238e:	4602      	mov	r2, r0
 8012390:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].tx_fifo_num = index;
 8012392:	68fb      	ldr	r3, [r7, #12]
 8012394:	b298      	uxth	r0, r3
 8012396:	6879      	ldr	r1, [r7, #4]
 8012398:	68fa      	ldr	r2, [r7, #12]
 801239a:	4613      	mov	r3, r2
 801239c:	00db      	lsls	r3, r3, #3
 801239e:	1a9b      	subs	r3, r3, r2
 80123a0:	009b      	lsls	r3, r3, #2
 80123a2:	440b      	add	r3, r1
 80123a4:	3342      	adds	r3, #66	@ 0x42
 80123a6:	4602      	mov	r2, r0
 80123a8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[index].type = EP_TYPE_CTRL;
 80123aa:	6879      	ldr	r1, [r7, #4]
 80123ac:	68fa      	ldr	r2, [r7, #12]
 80123ae:	4613      	mov	r3, r2
 80123b0:	00db      	lsls	r3, r3, #3
 80123b2:	1a9b      	subs	r3, r3, r2
 80123b4:	009b      	lsls	r3, r3, #2
 80123b6:	440b      	add	r3, r1
 80123b8:	f203 13e3 	addw	r3, r3, #483	@ 0x1e3
 80123bc:	2200      	movs	r2, #0
 80123be:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[index].maxpacket = 0;
 80123c0:	6879      	ldr	r1, [r7, #4]
 80123c2:	68fa      	ldr	r2, [r7, #12]
 80123c4:	4613      	mov	r3, r2
 80123c6:	00db      	lsls	r3, r3, #3
 80123c8:	1a9b      	subs	r3, r3, r2
 80123ca:	009b      	lsls	r3, r3, #2
 80123cc:	440b      	add	r3, r1
 80123ce:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 80123d2:	2200      	movs	r2, #0
 80123d4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[index].xfer_buff = 0;
 80123d6:	6879      	ldr	r1, [r7, #4]
 80123d8:	68fa      	ldr	r2, [r7, #12]
 80123da:	4613      	mov	r3, r2
 80123dc:	00db      	lsls	r3, r3, #3
 80123de:	1a9b      	subs	r3, r3, r2
 80123e0:	009b      	lsls	r3, r3, #2
 80123e2:	440b      	add	r3, r1
 80123e4:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80123e8:	2200      	movs	r2, #0
 80123ea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[index].xfer_len = 0;
 80123ec:	6879      	ldr	r1, [r7, #4]
 80123ee:	68fa      	ldr	r2, [r7, #12]
 80123f0:	4613      	mov	r3, r2
 80123f2:	00db      	lsls	r3, r3, #3
 80123f4:	1a9b      	subs	r3, r3, r2
 80123f6:	009b      	lsls	r3, r3, #2
 80123f8:	440b      	add	r3, r1
 80123fa:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80123fe:	2200      	movs	r2, #0
 8012400:	601a      	str	r2, [r3, #0]
  for (index = 0; index < 15 ; index++)
 8012402:	68fb      	ldr	r3, [r7, #12]
 8012404:	3301      	adds	r3, #1
 8012406:	60fb      	str	r3, [r7, #12]
 8012408:	68fb      	ldr	r3, [r7, #12]
 801240a:	2b0e      	cmp	r3, #14
 801240c:	d9a9      	bls.n	8012362 <HAL_PCD_Init+0x126>
  }

  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	681b      	ldr	r3, [r3, #0]
 8012412:	603b      	str	r3, [r7, #0]
 8012414:	687e      	ldr	r6, [r7, #4]
 8012416:	466d      	mov	r5, sp
 8012418:	f106 0410 	add.w	r4, r6, #16
 801241c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801241e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8012420:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8012422:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8012424:	e894 0003 	ldmia.w	r4, {r0, r1}
 8012428:	e885 0003 	stmia.w	r5, {r0, r1}
 801242c:	1d33      	adds	r3, r6, #4
 801242e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8012430:	6838      	ldr	r0, [r7, #0]
 8012432:	f003 fea7 	bl	8016184 <USB_DevInit>

  hpcd->USB_Address = 0;
 8012436:	687b      	ldr	r3, [r7, #4]
 8012438:	2200      	movs	r2, #0
 801243a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  hpcd->State= HAL_PCD_STATE_READY;
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	2201      	movs	r2, #1
 8012442:	f883 2385 	strb.w	r2, [r3, #901]	@ 0x385
  
   /* Activate LPM */
  if (hpcd->Init.lpm_enable ==1)
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801244a:	2b01      	cmp	r3, #1
 801244c:	d102      	bne.n	8012454 <HAL_PCD_Init+0x218>
  {
    HAL_PCDEx_ActivateLPM(hpcd);
 801244e:	6878      	ldr	r0, [r7, #4]
 8012450:	f001 f811 	bl	8013476 <HAL_PCDEx_ActivateLPM>
  }  
  /* Activate Battery charging */
  if (hpcd->Init.battery_charging_enable ==1)
 8012454:	687b      	ldr	r3, [r7, #4]
 8012456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012458:	2b01      	cmp	r3, #1
 801245a:	d102      	bne.n	8012462 <HAL_PCD_Init+0x226>
  {
    HAL_PCDEx_ActivateBCD(hpcd);
 801245c:	6878      	ldr	r0, [r7, #4]
 801245e:	f001 f82e 	bl	80134be <HAL_PCDEx_ActivateBCD>
  }
  USB_DevDisconnect (hpcd->Instance);  
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	681b      	ldr	r3, [r3, #0]
 8012466:	4618      	mov	r0, r3
 8012468:	f004 fdc4 	bl	8016ff4 <USB_DevDisconnect>
  return HAL_OK;
 801246c:	2300      	movs	r3, #0
}
 801246e:	4618      	mov	r0, r3
 8012470:	3714      	adds	r7, #20
 8012472:	46bd      	mov	sp, r7
 8012474:	bdf0      	pop	{r4, r5, r6, r7, pc}

08012476 <HAL_PCD_Start>:
  * @brief  Start The USB OTG Device.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
 8012476:	b580      	push	{r7, lr}
 8012478:	b082      	sub	sp, #8
 801247a:	af00      	add	r7, sp, #0
 801247c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd); 
 801247e:	687b      	ldr	r3, [r7, #4]
 8012480:	f893 3384 	ldrb.w	r3, [r3, #900]	@ 0x384
 8012484:	2b01      	cmp	r3, #1
 8012486:	d101      	bne.n	801248c <HAL_PCD_Start+0x16>
 8012488:	2302      	movs	r3, #2
 801248a:	e012      	b.n	80124b2 <HAL_PCD_Start+0x3c>
 801248c:	687b      	ldr	r3, [r7, #4]
 801248e:	2201      	movs	r2, #1
 8012490:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  USB_DevConnect (hpcd->Instance);
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	681b      	ldr	r3, [r3, #0]
 8012498:	4618      	mov	r0, r3
 801249a:	f004 fd95 	bl	8016fc8 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 801249e:	687b      	ldr	r3, [r7, #4]
 80124a0:	681b      	ldr	r3, [r3, #0]
 80124a2:	4618      	mov	r0, r3
 80124a4:	f003 fe24 	bl	80160f0 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd); 
 80124a8:	687b      	ldr	r3, [r7, #4]
 80124aa:	2200      	movs	r2, #0
 80124ac:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  return HAL_OK;
 80124b0:	2300      	movs	r3, #0
}
 80124b2:	4618      	mov	r0, r3
 80124b4:	3708      	adds	r7, #8
 80124b6:	46bd      	mov	sp, r7
 80124b8:	bd80      	pop	{r7, pc}
	...

080124bc <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80124bc:	b580      	push	{r7, lr}
 80124be:	b08c      	sub	sp, #48	@ 0x30
 80124c0:	af00      	add	r7, sp, #0
 80124c2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80124c4:	687b      	ldr	r3, [r7, #4]
 80124c6:	681b      	ldr	r3, [r3, #0]
 80124c8:	623b      	str	r3, [r7, #32]
  uint32_t index = 0, ep_intr = 0, epint = 0, epnum = 0;
 80124ca:	2300      	movs	r3, #0
 80124cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80124ce:	2300      	movs	r3, #0
 80124d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80124d2:	2300      	movs	r3, #0
 80124d4:	61fb      	str	r3, [r7, #28]
 80124d6:	2300      	movs	r3, #0
 80124d8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t fifoemptymsk = 0, temp = 0;
 80124da:	2300      	movs	r3, #0
 80124dc:	61bb      	str	r3, [r7, #24]
 80124de:	2300      	movs	r3, #0
 80124e0:	617b      	str	r3, [r7, #20]
  USB_OTG_EPTypeDef *ep = NULL;
 80124e2:	2300      	movs	r3, #0
 80124e4:	613b      	str	r3, [r7, #16]
  uint32_t hclk = 80000000;
 80124e6:	4b86      	ldr	r3, [pc, #536]	@ (8012700 <HAL_PCD_IRQHandler+0x244>)
 80124e8:	60fb      	str	r3, [r7, #12]
  
  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	681b      	ldr	r3, [r3, #0]
 80124ee:	4618      	mov	r0, r3
 80124f0:	f004 fe27 	bl	8017142 <USB_GetMode>
 80124f4:	4603      	mov	r3, r0
 80124f6:	2b00      	cmp	r3, #0
 80124f8:	f040 8496 	bne.w	8012e28 <HAL_PCD_IRQHandler+0x96c>
  {
    /* avoid spurious interrupt */
    if(__HAL_PCD_IS_INVALID_INTERRUPT(hpcd)) 
 80124fc:	687b      	ldr	r3, [r7, #4]
 80124fe:	681b      	ldr	r3, [r3, #0]
 8012500:	4618      	mov	r0, r3
 8012502:	f004 fd8d 	bl	8017020 <USB_ReadInterrupts>
 8012506:	4603      	mov	r3, r0
 8012508:	2b00      	cmp	r3, #0
 801250a:	f000 848c 	beq.w	8012e26 <HAL_PCD_IRQHandler+0x96a>
    {
      return;
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 801250e:	687b      	ldr	r3, [r7, #4]
 8012510:	681b      	ldr	r3, [r3, #0]
 8012512:	4618      	mov	r0, r3
 8012514:	f004 fd84 	bl	8017020 <USB_ReadInterrupts>
 8012518:	4603      	mov	r3, r0
 801251a:	f003 0302 	and.w	r3, r3, #2
 801251e:	2b02      	cmp	r3, #2
 8012520:	d107      	bne.n	8012532 <HAL_PCD_IRQHandler+0x76>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8012522:	687b      	ldr	r3, [r7, #4]
 8012524:	681b      	ldr	r3, [r3, #0]
 8012526:	695a      	ldr	r2, [r3, #20]
 8012528:	687b      	ldr	r3, [r7, #4]
 801252a:	681b      	ldr	r3, [r3, #0]
 801252c:	f002 0202 	and.w	r2, r2, #2
 8012530:	615a      	str	r2, [r3, #20]
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8012532:	687b      	ldr	r3, [r7, #4]
 8012534:	681b      	ldr	r3, [r3, #0]
 8012536:	4618      	mov	r0, r3
 8012538:	f004 fd72 	bl	8017020 <USB_ReadInterrupts>
 801253c:	4603      	mov	r3, r0
 801253e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8012542:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8012546:	f040 80c6 	bne.w	80126d6 <HAL_PCD_IRQHandler+0x21a>
    {
      epnum = 0;
 801254a:	2300      	movs	r3, #0
 801254c:	627b      	str	r3, [r7, #36]	@ 0x24
      
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	681b      	ldr	r3, [r3, #0]
 8012552:	4618      	mov	r0, r3
 8012554:	f004 fd79 	bl	801704a <USB_ReadDevAllOutEpInterrupt>
 8012558:	62b8      	str	r0, [r7, #40]	@ 0x28
      
      while ( ep_intr )
 801255a:	e0b8      	b.n	80126ce <HAL_PCD_IRQHandler+0x212>
      {
        if (ep_intr & 0x1)
 801255c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801255e:	f003 0301 	and.w	r3, r3, #1
 8012562:	2b00      	cmp	r3, #0
 8012564:	f000 80ad 	beq.w	80126c2 <HAL_PCD_IRQHandler+0x206>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	681b      	ldr	r3, [r3, #0]
 801256c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801256e:	b2d2      	uxtb	r2, r2
 8012570:	4611      	mov	r1, r2
 8012572:	4618      	mov	r0, r3
 8012574:	f004 fd99 	bl	80170aa <USB_ReadDevOutEPInterrupt>
 8012578:	61f8      	str	r0, [r7, #28]
          
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 801257a:	69fb      	ldr	r3, [r7, #28]
 801257c:	f003 0301 	and.w	r3, r3, #1
 8012580:	2b00      	cmp	r3, #0
 8012582:	d07f      	beq.n	8012684 <HAL_PCD_IRQHandler+0x1c8>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8012584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012586:	015a      	lsls	r2, r3, #5
 8012588:	6a3b      	ldr	r3, [r7, #32]
 801258a:	4413      	add	r3, r2
 801258c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012590:	461a      	mov	r2, r3
 8012592:	2301      	movs	r3, #1
 8012594:	6093      	str	r3, [r2, #8]
            
            if ((( (USBx_OUTEP(0)->DOEPINT & 0x8000) == 0)) )
 8012596:	6a3b      	ldr	r3, [r7, #32]
 8012598:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801259c:	689b      	ldr	r3, [r3, #8]
 801259e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80125a2:	2b00      	cmp	r3, #0
 80125a4:	d162      	bne.n	801266c <HAL_PCD_IRQHandler+0x1b0>
            {
              
              if(hpcd->Init.dma_enable == 1)
 80125a6:	687b      	ldr	r3, [r7, #4]
 80125a8:	691b      	ldr	r3, [r3, #16]
 80125aa:	2b01      	cmp	r3, #1
 80125ac:	d13c      	bne.n	8012628 <HAL_PCD_IRQHandler+0x16c>
              {
                hpcd->OUT_ep[epnum].xfer_count = hpcd->OUT_ep[epnum].maxpacket- (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ); 
 80125ae:	6879      	ldr	r1, [r7, #4]
 80125b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80125b2:	4613      	mov	r3, r2
 80125b4:	00db      	lsls	r3, r3, #3
 80125b6:	1a9b      	subs	r3, r3, r2
 80125b8:	009b      	lsls	r3, r3, #2
 80125ba:	440b      	add	r3, r1
 80125bc:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 80125c0:	681a      	ldr	r2, [r3, #0]
 80125c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125c4:	0159      	lsls	r1, r3, #5
 80125c6:	6a3b      	ldr	r3, [r7, #32]
 80125c8:	440b      	add	r3, r1
 80125ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80125ce:	691b      	ldr	r3, [r3, #16]
 80125d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80125d4:	1ad1      	subs	r1, r2, r3
 80125d6:	6878      	ldr	r0, [r7, #4]
 80125d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80125da:	4613      	mov	r3, r2
 80125dc:	00db      	lsls	r3, r3, #3
 80125de:	1a9b      	subs	r3, r3, r2
 80125e0:	009b      	lsls	r3, r3, #2
 80125e2:	4403      	add	r3, r0
 80125e4:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 80125e8:	6019      	str	r1, [r3, #0]
                hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;            
 80125ea:	6879      	ldr	r1, [r7, #4]
 80125ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80125ee:	4613      	mov	r3, r2
 80125f0:	00db      	lsls	r3, r3, #3
 80125f2:	1a9b      	subs	r3, r3, r2
 80125f4:	009b      	lsls	r3, r3, #2
 80125f6:	440b      	add	r3, r1
 80125f8:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80125fc:	6819      	ldr	r1, [r3, #0]
 80125fe:	6878      	ldr	r0, [r7, #4]
 8012600:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012602:	4613      	mov	r3, r2
 8012604:	00db      	lsls	r3, r3, #3
 8012606:	1a9b      	subs	r3, r3, r2
 8012608:	009b      	lsls	r3, r3, #2
 801260a:	4403      	add	r3, r0
 801260c:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8012610:	681b      	ldr	r3, [r3, #0]
 8012612:	4419      	add	r1, r3
 8012614:	6878      	ldr	r0, [r7, #4]
 8012616:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012618:	4613      	mov	r3, r2
 801261a:	00db      	lsls	r3, r3, #3
 801261c:	1a9b      	subs	r3, r3, r2
 801261e:	009b      	lsls	r3, r3, #2
 8012620:	4403      	add	r3, r0
 8012622:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8012626:	6019      	str	r1, [r3, #0]
              }
              
              HAL_PCD_DataOutStageCallback(hpcd, epnum);
 8012628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801262a:	b2db      	uxtb	r3, r3
 801262c:	4619      	mov	r1, r3
 801262e:	6878      	ldr	r0, [r7, #4]
 8012630:	f7f3 fb2e 	bl	8005c90 <HAL_PCD_DataOutStageCallback>
              
              if(hpcd->Init.dma_enable == 1)
 8012634:	687b      	ldr	r3, [r7, #4]
 8012636:	691b      	ldr	r3, [r3, #16]
 8012638:	2b01      	cmp	r3, #1
 801263a:	d117      	bne.n	801266c <HAL_PCD_IRQHandler+0x1b0>
              {
                if((epnum == 0) && (hpcd->OUT_ep[epnum].xfer_len == 0))
 801263c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801263e:	2b00      	cmp	r3, #0
 8012640:	d114      	bne.n	801266c <HAL_PCD_IRQHandler+0x1b0>
 8012642:	6879      	ldr	r1, [r7, #4]
 8012644:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012646:	4613      	mov	r3, r2
 8012648:	00db      	lsls	r3, r3, #3
 801264a:	1a9b      	subs	r3, r3, r2
 801264c:	009b      	lsls	r3, r3, #2
 801264e:	440b      	add	r3, r1
 8012650:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8012654:	681b      	ldr	r3, [r3, #0]
 8012656:	2b00      	cmp	r3, #0
 8012658:	d108      	bne.n	801266c <HAL_PCD_IRQHandler+0x1b0>
                {
                  /* this is ZLP, so prepare EP0 for next setup */
                  USB_EP0_OutStart(hpcd->Instance, 1, (uint8_t *)hpcd->Setup);
 801265a:	687b      	ldr	r3, [r7, #4]
 801265c:	6818      	ldr	r0, [r3, #0]
 801265e:	687b      	ldr	r3, [r7, #4]
 8012660:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 8012664:	461a      	mov	r2, r3
 8012666:	2101      	movs	r1, #1
 8012668:	f004 fdac 	bl	80171c4 <USB_EP0_OutStart>
                }              
              }
            }
            /* Clear the SetPktRcvd flag*/ 
            USBx_OUTEP(0)->DOEPINT |= 0x8020;
 801266c:	6a3b      	ldr	r3, [r7, #32]
 801266e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012672:	689b      	ldr	r3, [r3, #8]
 8012674:	6a3a      	ldr	r2, [r7, #32]
 8012676:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801267a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801267e:	f043 0320 	orr.w	r3, r3, #32
 8012682:	6093      	str	r3, [r2, #8]
          }
          
          if(( epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8012684:	69fb      	ldr	r3, [r7, #28]
 8012686:	f003 0308 	and.w	r3, r3, #8
 801268a:	2b00      	cmp	r3, #0
 801268c:	d00b      	beq.n	80126a6 <HAL_PCD_IRQHandler+0x1ea>
          {
            /* Inform the upper layer that a setup packet is available */
            HAL_PCD_SetupStageCallback(hpcd);
 801268e:	6878      	ldr	r0, [r7, #4]
 8012690:	f7f3 faec 	bl	8005c6c <HAL_PCD_SetupStageCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8012694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012696:	015a      	lsls	r2, r3, #5
 8012698:	6a3b      	ldr	r3, [r7, #32]
 801269a:	4413      	add	r3, r2
 801269c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80126a0:	461a      	mov	r2, r3
 80126a2:	2308      	movs	r3, #8
 80126a4:	6093      	str	r3, [r2, #8]
          }
          
          if(( epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80126a6:	69fb      	ldr	r3, [r7, #28]
 80126a8:	f003 0310 	and.w	r3, r3, #16
 80126ac:	2b00      	cmp	r3, #0
 80126ae:	d008      	beq.n	80126c2 <HAL_PCD_IRQHandler+0x206>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80126b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80126b2:	015a      	lsls	r2, r3, #5
 80126b4:	6a3b      	ldr	r3, [r7, #32]
 80126b6:	4413      	add	r3, r2
 80126b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80126bc:	461a      	mov	r2, r3
 80126be:	2310      	movs	r3, #16
 80126c0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80126c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80126c4:	3301      	adds	r3, #1
 80126c6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1;
 80126c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80126ca:	085b      	lsrs	r3, r3, #1
 80126cc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while ( ep_intr )
 80126ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80126d0:	2b00      	cmp	r3, #0
 80126d2:	f47f af43 	bne.w	801255c <HAL_PCD_IRQHandler+0xa0>
      }
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80126d6:	687b      	ldr	r3, [r7, #4]
 80126d8:	681b      	ldr	r3, [r3, #0]
 80126da:	4618      	mov	r0, r3
 80126dc:	f004 fca0 	bl	8017020 <USB_ReadInterrupts>
 80126e0:	4603      	mov	r3, r0
 80126e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80126e6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80126ea:	f040 80c4 	bne.w	8012876 <HAL_PCD_IRQHandler+0x3ba>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80126ee:	687b      	ldr	r3, [r7, #4]
 80126f0:	681b      	ldr	r3, [r3, #0]
 80126f2:	4618      	mov	r0, r3
 80126f4:	f004 fcc1 	bl	801707a <USB_ReadDevAllInEpInterrupt>
 80126f8:	62b8      	str	r0, [r7, #40]	@ 0x28
      
      epnum = 0;
 80126fa:	2300      	movs	r3, #0
 80126fc:	627b      	str	r3, [r7, #36]	@ 0x24
      
      while ( ep_intr )
 80126fe:	e0b6      	b.n	801286e <HAL_PCD_IRQHandler+0x3b2>
 8012700:	04c4b400 	.word	0x04c4b400
      {
        if (ep_intr & 0x1) /* In ITR */
 8012704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012706:	f003 0301 	and.w	r3, r3, #1
 801270a:	2b00      	cmp	r3, #0
 801270c:	f000 80a9 	beq.w	8012862 <HAL_PCD_IRQHandler+0x3a6>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 8012710:	687b      	ldr	r3, [r7, #4]
 8012712:	681b      	ldr	r3, [r3, #0]
 8012714:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012716:	b2d2      	uxtb	r2, r2
 8012718:	4611      	mov	r1, r2
 801271a:	4618      	mov	r0, r3
 801271c:	f004 fce1 	bl	80170e2 <USB_ReadDevInEPInterrupt>
 8012720:	61f8      	str	r0, [r7, #28]
          
          if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8012722:	69fb      	ldr	r3, [r7, #28]
 8012724:	f003 0301 	and.w	r3, r3, #1
 8012728:	2b00      	cmp	r3, #0
 801272a:	d059      	beq.n	80127e0 <HAL_PCD_IRQHandler+0x324>
          {
            fifoemptymsk = 0x1 << epnum;
 801272c:	2201      	movs	r2, #1
 801272e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012730:	fa02 f303 	lsl.w	r3, r2, r3
 8012734:	61bb      	str	r3, [r7, #24]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8012736:	6a3b      	ldr	r3, [r7, #32]
 8012738:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801273c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801273e:	69bb      	ldr	r3, [r7, #24]
 8012740:	43db      	mvns	r3, r3
 8012742:	6a39      	ldr	r1, [r7, #32]
 8012744:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8012748:	4013      	ands	r3, r2
 801274a:	634b      	str	r3, [r1, #52]	@ 0x34
            
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 801274c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801274e:	015a      	lsls	r2, r3, #5
 8012750:	6a3b      	ldr	r3, [r7, #32]
 8012752:	4413      	add	r3, r2
 8012754:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012758:	461a      	mov	r2, r3
 801275a:	2301      	movs	r3, #1
 801275c:	6093      	str	r3, [r2, #8]
            
            if (hpcd->Init.dma_enable == 1)
 801275e:	687b      	ldr	r3, [r7, #4]
 8012760:	691b      	ldr	r3, [r3, #16]
 8012762:	2b01      	cmp	r3, #1
 8012764:	d11b      	bne.n	801279e <HAL_PCD_IRQHandler+0x2e2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket; 
 8012766:	6879      	ldr	r1, [r7, #4]
 8012768:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801276a:	4613      	mov	r3, r2
 801276c:	00db      	lsls	r3, r3, #3
 801276e:	1a9b      	subs	r3, r3, r2
 8012770:	009b      	lsls	r3, r3, #2
 8012772:	440b      	add	r3, r1
 8012774:	3348      	adds	r3, #72	@ 0x48
 8012776:	6819      	ldr	r1, [r3, #0]
 8012778:	6878      	ldr	r0, [r7, #4]
 801277a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801277c:	4613      	mov	r3, r2
 801277e:	00db      	lsls	r3, r3, #3
 8012780:	1a9b      	subs	r3, r3, r2
 8012782:	009b      	lsls	r3, r3, #2
 8012784:	4403      	add	r3, r0
 8012786:	3344      	adds	r3, #68	@ 0x44
 8012788:	681b      	ldr	r3, [r3, #0]
 801278a:	4419      	add	r1, r3
 801278c:	6878      	ldr	r0, [r7, #4]
 801278e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012790:	4613      	mov	r3, r2
 8012792:	00db      	lsls	r3, r3, #3
 8012794:	1a9b      	subs	r3, r3, r2
 8012796:	009b      	lsls	r3, r3, #2
 8012798:	4403      	add	r3, r0
 801279a:	3348      	adds	r3, #72	@ 0x48
 801279c:	6019      	str	r1, [r3, #0]
            }
            
            HAL_PCD_DataInStageCallback(hpcd, epnum);
 801279e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127a0:	b2db      	uxtb	r3, r3
 80127a2:	4619      	mov	r1, r3
 80127a4:	6878      	ldr	r0, [r7, #4]
 80127a6:	f7f3 fa8e 	bl	8005cc6 <HAL_PCD_DataInStageCallback>
            
            if (hpcd->Init.dma_enable == 1)
 80127aa:	687b      	ldr	r3, [r7, #4]
 80127ac:	691b      	ldr	r3, [r3, #16]
 80127ae:	2b01      	cmp	r3, #1
 80127b0:	d116      	bne.n	80127e0 <HAL_PCD_IRQHandler+0x324>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if((epnum == 0) && (hpcd->IN_ep[epnum].xfer_len == 0))
 80127b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127b4:	2b00      	cmp	r3, #0
 80127b6:	d113      	bne.n	80127e0 <HAL_PCD_IRQHandler+0x324>
 80127b8:	6879      	ldr	r1, [r7, #4]
 80127ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80127bc:	4613      	mov	r3, r2
 80127be:	00db      	lsls	r3, r3, #3
 80127c0:	1a9b      	subs	r3, r3, r2
 80127c2:	009b      	lsls	r3, r3, #2
 80127c4:	440b      	add	r3, r1
 80127c6:	3350      	adds	r3, #80	@ 0x50
 80127c8:	681b      	ldr	r3, [r3, #0]
 80127ca:	2b00      	cmp	r3, #0
 80127cc:	d108      	bne.n	80127e0 <HAL_PCD_IRQHandler+0x324>
              {
                /* prepare to rx more setup packets */
                USB_EP0_OutStart(hpcd->Instance, 1, (uint8_t *)hpcd->Setup);
 80127ce:	687b      	ldr	r3, [r7, #4]
 80127d0:	6818      	ldr	r0, [r3, #0]
 80127d2:	687b      	ldr	r3, [r7, #4]
 80127d4:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 80127d8:	461a      	mov	r2, r3
 80127da:	2101      	movs	r1, #1
 80127dc:	f004 fcf2 	bl	80171c4 <USB_EP0_OutStart>
              }
            }           
          }
          if(( epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80127e0:	69fb      	ldr	r3, [r7, #28]
 80127e2:	f003 0308 	and.w	r3, r3, #8
 80127e6:	2b00      	cmp	r3, #0
 80127e8:	d008      	beq.n	80127fc <HAL_PCD_IRQHandler+0x340>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80127ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127ec:	015a      	lsls	r2, r3, #5
 80127ee:	6a3b      	ldr	r3, [r7, #32]
 80127f0:	4413      	add	r3, r2
 80127f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80127f6:	461a      	mov	r2, r3
 80127f8:	2308      	movs	r3, #8
 80127fa:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80127fc:	69fb      	ldr	r3, [r7, #28]
 80127fe:	f003 0310 	and.w	r3, r3, #16
 8012802:	2b00      	cmp	r3, #0
 8012804:	d008      	beq.n	8012818 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8012806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012808:	015a      	lsls	r2, r3, #5
 801280a:	6a3b      	ldr	r3, [r7, #32]
 801280c:	4413      	add	r3, r2
 801280e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012812:	461a      	mov	r2, r3
 8012814:	2310      	movs	r3, #16
 8012816:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8012818:	69fb      	ldr	r3, [r7, #28]
 801281a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801281e:	2b00      	cmp	r3, #0
 8012820:	d008      	beq.n	8012834 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8012822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012824:	015a      	lsls	r2, r3, #5
 8012826:	6a3b      	ldr	r3, [r7, #32]
 8012828:	4413      	add	r3, r2
 801282a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801282e:	461a      	mov	r2, r3
 8012830:	2340      	movs	r3, #64	@ 0x40
 8012832:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8012834:	69fb      	ldr	r3, [r7, #28]
 8012836:	f003 0302 	and.w	r3, r3, #2
 801283a:	2b00      	cmp	r3, #0
 801283c:	d008      	beq.n	8012850 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 801283e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012840:	015a      	lsls	r2, r3, #5
 8012842:	6a3b      	ldr	r3, [r7, #32]
 8012844:	4413      	add	r3, r2
 8012846:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801284a:	461a      	mov	r2, r3
 801284c:	2302      	movs	r3, #2
 801284e:	6093      	str	r3, [r2, #8]
          }       
          if(( epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8012850:	69fb      	ldr	r3, [r7, #28]
 8012852:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012856:	2b00      	cmp	r3, #0
 8012858:	d003      	beq.n	8012862 <HAL_PCD_IRQHandler+0x3a6>
          {
            PCD_WriteEmptyTxFifo(hpcd , epnum);
 801285a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801285c:	6878      	ldr	r0, [r7, #4]
 801285e:	f000 fd22 	bl	80132a6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8012862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012864:	3301      	adds	r3, #1
 8012866:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1;
 8012868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801286a:	085b      	lsrs	r3, r3, #1
 801286c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while ( ep_intr )
 801286e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012870:	2b00      	cmp	r3, #0
 8012872:	f47f af47 	bne.w	8012704 <HAL_PCD_IRQHandler+0x248>
      }
    }
    
    /* Handle Resume Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8012876:	687b      	ldr	r3, [r7, #4]
 8012878:	681b      	ldr	r3, [r3, #0]
 801287a:	4618      	mov	r0, r3
 801287c:	f004 fbd0 	bl	8017020 <USB_ReadInterrupts>
 8012880:	4603      	mov	r3, r0
 8012882:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012886:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801288a:	d122      	bne.n	80128d2 <HAL_PCD_IRQHandler+0x416>
    {    
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 801288c:	6a3b      	ldr	r3, [r7, #32]
 801288e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012892:	685b      	ldr	r3, [r3, #4]
 8012894:	6a3a      	ldr	r2, [r7, #32]
 8012896:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801289a:	f023 0301 	bic.w	r3, r3, #1
 801289e:	6053      	str	r3, [r2, #4]
      
      if(hpcd->LPM_State == LPM_L1)
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	f893 33b8 	ldrb.w	r3, [r3, #952]	@ 0x3b8
 80128a6:	2b01      	cmp	r3, #1
 80128a8:	d108      	bne.n	80128bc <HAL_PCD_IRQHandler+0x400>
      {
        hpcd->LPM_State = LPM_L0;
 80128aa:	687b      	ldr	r3, [r7, #4]
 80128ac:	2200      	movs	r2, #0
 80128ae:	f883 23b8 	strb.w	r2, [r3, #952]	@ 0x3b8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80128b2:	2100      	movs	r1, #0
 80128b4:	6878      	ldr	r0, [r7, #4]
 80128b6:	f000 fe1a 	bl	80134ee <HAL_PCDEx_LPM_Callback>
 80128ba:	e002      	b.n	80128c2 <HAL_PCD_IRQHandler+0x406>
      }
      else
      {
        HAL_PCD_ResumeCallback(hpcd);
 80128bc:	6878      	ldr	r0, [r7, #4]
 80128be:	f7f3 fa4d 	bl	8005d5c <HAL_PCD_ResumeCallback>
      }
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	681b      	ldr	r3, [r3, #0]
 80128c6:	695a      	ldr	r2, [r3, #20]
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	681b      	ldr	r3, [r3, #0]
 80128cc:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80128d0:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Suspend Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	681b      	ldr	r3, [r3, #0]
 80128d6:	4618      	mov	r0, r3
 80128d8:	f004 fba2 	bl	8017020 <USB_ReadInterrupts>
 80128dc:	4603      	mov	r3, r0
 80128de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80128e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80128e6:	d112      	bne.n	801290e <HAL_PCD_IRQHandler+0x452>
    {
      if((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80128e8:	6a3b      	ldr	r3, [r7, #32]
 80128ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80128ee:	689b      	ldr	r3, [r3, #8]
 80128f0:	f003 0301 	and.w	r3, r3, #1
 80128f4:	2b01      	cmp	r3, #1
 80128f6:	d102      	bne.n	80128fe <HAL_PCD_IRQHandler+0x442>
      {
        
        HAL_PCD_SuspendCallback(hpcd);
 80128f8:	6878      	ldr	r0, [r7, #4]
 80128fa:	f7f3 fa21 	bl	8005d40 <HAL_PCD_SuspendCallback>
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80128fe:	687b      	ldr	r3, [r7, #4]
 8012900:	681b      	ldr	r3, [r3, #0]
 8012902:	695a      	ldr	r2, [r3, #20]
 8012904:	687b      	ldr	r3, [r7, #4]
 8012906:	681b      	ldr	r3, [r3, #0]
 8012908:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 801290c:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle LPM Interrupt */ 
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	681b      	ldr	r3, [r3, #0]
 8012912:	4618      	mov	r0, r3
 8012914:	f004 fb84 	bl	8017020 <USB_ReadInterrupts>
 8012918:	4603      	mov	r3, r0
 801291a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801291e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8012922:	d121      	bne.n	8012968 <HAL_PCD_IRQHandler+0x4ac>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);      
 8012924:	687b      	ldr	r3, [r7, #4]
 8012926:	681b      	ldr	r3, [r3, #0]
 8012928:	695a      	ldr	r2, [r3, #20]
 801292a:	687b      	ldr	r3, [r7, #4]
 801292c:	681b      	ldr	r3, [r3, #0]
 801292e:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8012932:	615a      	str	r2, [r3, #20]
      if( hpcd->LPM_State == LPM_L0)
 8012934:	687b      	ldr	r3, [r7, #4]
 8012936:	f893 33b8 	ldrb.w	r3, [r3, #952]	@ 0x3b8
 801293a:	2b00      	cmp	r3, #0
 801293c:	d111      	bne.n	8012962 <HAL_PCD_IRQHandler+0x4a6>
      {   
        hpcd->LPM_State = LPM_L1;
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	2201      	movs	r2, #1
 8012942:	f883 23b8 	strb.w	r2, [r3, #952]	@ 0x3b8
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >>2 ;  
 8012946:	687b      	ldr	r3, [r7, #4]
 8012948:	681b      	ldr	r3, [r3, #0]
 801294a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801294c:	089b      	lsrs	r3, r3, #2
 801294e:	f003 020f 	and.w	r2, r3, #15
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	f8c3 23bc 	str.w	r2, [r3, #956]	@ 0x3bc
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8012958:	2101      	movs	r1, #1
 801295a:	6878      	ldr	r0, [r7, #4]
 801295c:	f000 fdc7 	bl	80134ee <HAL_PCDEx_LPM_Callback>
 8012960:	e002      	b.n	8012968 <HAL_PCD_IRQHandler+0x4ac>
      }
      else
      {
        HAL_PCD_SuspendCallback(hpcd);
 8012962:	6878      	ldr	r0, [r7, #4]
 8012964:	f7f3 f9ec 	bl	8005d40 <HAL_PCD_SuspendCallback>
      }
    }
    
    /* Handle Reset Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8012968:	687b      	ldr	r3, [r7, #4]
 801296a:	681b      	ldr	r3, [r3, #0]
 801296c:	4618      	mov	r0, r3
 801296e:	f004 fb57 	bl	8017020 <USB_ReadInterrupts>
 8012972:	4603      	mov	r3, r0
 8012974:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8012978:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801297c:	f040 808a 	bne.w	8012a94 <HAL_PCD_IRQHandler+0x5d8>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 8012980:	6a3b      	ldr	r3, [r7, #32]
 8012982:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012986:	685b      	ldr	r3, [r3, #4]
 8012988:	6a3a      	ldr	r2, [r7, #32]
 801298a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801298e:	f023 0301 	bic.w	r3, r3, #1
 8012992:	6053      	str	r3, [r2, #4]
      USB_FlushTxFifo(hpcd->Instance ,  0 );
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	681b      	ldr	r3, [r3, #0]
 8012998:	2100      	movs	r1, #0
 801299a:	4618      	mov	r0, r3
 801299c:	f003 fd1e 	bl	80163dc <USB_FlushTxFifo>
      
      for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 80129a0:	2300      	movs	r3, #0
 80129a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80129a4:	e014      	b.n	80129d0 <HAL_PCD_IRQHandler+0x514>
      {
        USBx_INEP(index)->DIEPINT = 0xFF;
 80129a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129a8:	015a      	lsls	r2, r3, #5
 80129aa:	6a3b      	ldr	r3, [r7, #32]
 80129ac:	4413      	add	r3, r2
 80129ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80129b2:	461a      	mov	r2, r3
 80129b4:	23ff      	movs	r3, #255	@ 0xff
 80129b6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(index)->DOEPINT = 0xFF;
 80129b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129ba:	015a      	lsls	r2, r3, #5
 80129bc:	6a3b      	ldr	r3, [r7, #32]
 80129be:	4413      	add	r3, r2
 80129c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80129c4:	461a      	mov	r2, r3
 80129c6:	23ff      	movs	r3, #255	@ 0xff
 80129c8:	6093      	str	r3, [r2, #8]
      for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 80129ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129cc:	3301      	adds	r3, #1
 80129ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	685b      	ldr	r3, [r3, #4]
 80129d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80129d6:	429a      	cmp	r2, r3
 80129d8:	d3e5      	bcc.n	80129a6 <HAL_PCD_IRQHandler+0x4ea>
      }
      USBx_DEVICE->DAINT = 0xFFFFFFFF;
 80129da:	6a3b      	ldr	r3, [r7, #32]
 80129dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80129e0:	461a      	mov	r2, r3
 80129e2:	f04f 33ff 	mov.w	r3, #4294967295
 80129e6:	6193      	str	r3, [r2, #24]
      USBx_DEVICE->DAINTMSK |= 0x10001;
 80129e8:	6a3b      	ldr	r3, [r7, #32]
 80129ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80129ee:	69db      	ldr	r3, [r3, #28]
 80129f0:	6a3a      	ldr	r2, [r7, #32]
 80129f2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80129f6:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80129fa:	61d3      	str	r3, [r2, #28]
      
      if(hpcd->Init.use_dedicated_ep1)
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012a00:	2b00      	cmp	r3, #0
 8012a02:	d016      	beq.n	8012a32 <HAL_PCD_IRQHandler+0x576>
      {
        USBx_DEVICE->DOUTEP1MSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM); 
 8012a04:	6a3b      	ldr	r3, [r7, #32]
 8012a06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012a0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012a0e:	6a3a      	ldr	r2, [r7, #32]
 8012a10:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012a14:	f043 030b 	orr.w	r3, r3, #11
 8012a18:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
        USBx_DEVICE->DINEP1MSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);  
 8012a1c:	6a3b      	ldr	r3, [r7, #32]
 8012a1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012a22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012a24:	6a3a      	ldr	r2, [r7, #32]
 8012a26:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012a2a:	f043 030b 	orr.w	r3, r3, #11
 8012a2e:	6453      	str	r3, [r2, #68]	@ 0x44
 8012a30:	e013      	b.n	8012a5a <HAL_PCD_IRQHandler+0x59e>
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM);
 8012a32:	6a3b      	ldr	r3, [r7, #32]
 8012a34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012a38:	695b      	ldr	r3, [r3, #20]
 8012a3a:	6a3a      	ldr	r2, [r7, #32]
 8012a3c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012a40:	f043 030b 	orr.w	r3, r3, #11
 8012a44:	6153      	str	r3, [r2, #20]
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
 8012a46:	6a3b      	ldr	r3, [r7, #32]
 8012a48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012a4c:	691b      	ldr	r3, [r3, #16]
 8012a4e:	6a3a      	ldr	r2, [r7, #32]
 8012a50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012a54:	f043 030b 	orr.w	r3, r3, #11
 8012a58:	6113      	str	r3, [r2, #16]
      }
      
      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8012a5a:	6a3b      	ldr	r3, [r7, #32]
 8012a5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012a60:	681b      	ldr	r3, [r3, #0]
 8012a62:	6a3a      	ldr	r2, [r7, #32]
 8012a64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012a68:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8012a6c:	6013      	str	r3, [r2, #0]
      
      /* setup EP0 to receive SETUP packets */
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	6818      	ldr	r0, [r3, #0]
 8012a72:	687b      	ldr	r3, [r7, #4]
 8012a74:	691b      	ldr	r3, [r3, #16]
 8012a76:	b2d9      	uxtb	r1, r3
 8012a78:	687b      	ldr	r3, [r7, #4]
 8012a7a:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 8012a7e:	461a      	mov	r2, r3
 8012a80:	f004 fba0 	bl	80171c4 <USB_EP0_OutStart>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8012a84:	687b      	ldr	r3, [r7, #4]
 8012a86:	681b      	ldr	r3, [r3, #0]
 8012a88:	695a      	ldr	r2, [r3, #20]
 8012a8a:	687b      	ldr	r3, [r7, #4]
 8012a8c:	681b      	ldr	r3, [r3, #0]
 8012a8e:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8012a92:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Enumeration done Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8012a94:	687b      	ldr	r3, [r7, #4]
 8012a96:	681b      	ldr	r3, [r3, #0]
 8012a98:	4618      	mov	r0, r3
 8012a9a:	f004 fac1 	bl	8017020 <USB_ReadInterrupts>
 8012a9e:	4603      	mov	r3, r0
 8012aa0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8012aa4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012aa8:	f040 80c2 	bne.w	8012c30 <HAL_PCD_IRQHandler+0x774>
    {
      USB_ActivateSetup(hpcd->Instance);
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	681b      	ldr	r3, [r3, #0]
 8012ab0:	4618      	mov	r0, r3
 8012ab2:	f004 fb54 	bl	801715e <USB_ActivateSetup>
      hpcd->Instance->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	681b      	ldr	r3, [r3, #0]
 8012aba:	68da      	ldr	r2, [r3, #12]
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	681b      	ldr	r3, [r3, #0]
 8012ac0:	f422 5270 	bic.w	r2, r2, #15360	@ 0x3c00
 8012ac4:	60da      	str	r2, [r3, #12]
      
      hpcd->Init.speed            = USB_OTG_SPEED_FULL;
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	2203      	movs	r2, #3
 8012aca:	60da      	str	r2, [r3, #12]
      hpcd->Init.ep0_mps          = USB_OTG_FS_MAX_PACKET_SIZE ; 
 8012acc:	687b      	ldr	r3, [r7, #4]
 8012ace:	2240      	movs	r2, #64	@ 0x40
 8012ad0:	615a      	str	r2, [r3, #20]
        used by application. In the low AHB frequency range it is used to stretch enough the USB response 
        time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access 
        latency to the Data FIFO */

      /* Get hclk frequency value */
      hclk = HAL_RCC_GetHCLKFreq();
 8012ad2:	f001 fb01 	bl	80140d8 <HAL_RCC_GetHCLKFreq>
 8012ad6:	60f8      	str	r0, [r7, #12]
    
      if((hclk >= 14200000)&&(hclk < 15000000))
 8012ad8:	68fb      	ldr	r3, [r7, #12]
 8012ada:	4a7b      	ldr	r2, [pc, #492]	@ (8012cc8 <HAL_PCD_IRQHandler+0x80c>)
 8012adc:	4293      	cmp	r3, r2
 8012ade:	d90c      	bls.n	8012afa <HAL_PCD_IRQHandler+0x63e>
 8012ae0:	68fb      	ldr	r3, [r7, #12]
 8012ae2:	4a7a      	ldr	r2, [pc, #488]	@ (8012ccc <HAL_PCD_IRQHandler+0x810>)
 8012ae4:	4293      	cmp	r3, r2
 8012ae6:	d208      	bcs.n	8012afa <HAL_PCD_IRQHandler+0x63e>
      {
        /* hclk Clock Range between 14.2-15 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xF << 10) & USB_OTG_GUSBCFG_TRDT);
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	681b      	ldr	r3, [r3, #0]
 8012aec:	68da      	ldr	r2, [r3, #12]
 8012aee:	687b      	ldr	r3, [r7, #4]
 8012af0:	681b      	ldr	r3, [r3, #0]
 8012af2:	f442 5270 	orr.w	r2, r2, #15360	@ 0x3c00
 8012af6:	60da      	str	r2, [r3, #12]
 8012af8:	e08f      	b.n	8012c1a <HAL_PCD_IRQHandler+0x75e>
      }
      
      else if((hclk >= 15000000)&&(hclk < 16000000))
 8012afa:	68fb      	ldr	r3, [r7, #12]
 8012afc:	4a73      	ldr	r2, [pc, #460]	@ (8012ccc <HAL_PCD_IRQHandler+0x810>)
 8012afe:	4293      	cmp	r3, r2
 8012b00:	d30c      	bcc.n	8012b1c <HAL_PCD_IRQHandler+0x660>
 8012b02:	68fb      	ldr	r3, [r7, #12]
 8012b04:	4a72      	ldr	r2, [pc, #456]	@ (8012cd0 <HAL_PCD_IRQHandler+0x814>)
 8012b06:	4293      	cmp	r3, r2
 8012b08:	d208      	bcs.n	8012b1c <HAL_PCD_IRQHandler+0x660>
      {
        /* hclk Clock Range between 15-16 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xE << 10) & USB_OTG_GUSBCFG_TRDT);
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	681b      	ldr	r3, [r3, #0]
 8012b0e:	68da      	ldr	r2, [r3, #12]
 8012b10:	687b      	ldr	r3, [r7, #4]
 8012b12:	681b      	ldr	r3, [r3, #0]
 8012b14:	f442 5260 	orr.w	r2, r2, #14336	@ 0x3800
 8012b18:	60da      	str	r2, [r3, #12]
 8012b1a:	e07e      	b.n	8012c1a <HAL_PCD_IRQHandler+0x75e>
      }
      
      else if((hclk >= 16000000)&&(hclk < 17200000))
 8012b1c:	68fb      	ldr	r3, [r7, #12]
 8012b1e:	4a6c      	ldr	r2, [pc, #432]	@ (8012cd0 <HAL_PCD_IRQHandler+0x814>)
 8012b20:	4293      	cmp	r3, r2
 8012b22:	d30c      	bcc.n	8012b3e <HAL_PCD_IRQHandler+0x682>
 8012b24:	68fb      	ldr	r3, [r7, #12]
 8012b26:	4a6b      	ldr	r2, [pc, #428]	@ (8012cd4 <HAL_PCD_IRQHandler+0x818>)
 8012b28:	4293      	cmp	r3, r2
 8012b2a:	d208      	bcs.n	8012b3e <HAL_PCD_IRQHandler+0x682>
      {
        /* hclk Clock Range between 16-17.2 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xD << 10) & USB_OTG_GUSBCFG_TRDT);
 8012b2c:	687b      	ldr	r3, [r7, #4]
 8012b2e:	681b      	ldr	r3, [r3, #0]
 8012b30:	68da      	ldr	r2, [r3, #12]
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	681b      	ldr	r3, [r3, #0]
 8012b36:	f442 5250 	orr.w	r2, r2, #13312	@ 0x3400
 8012b3a:	60da      	str	r2, [r3, #12]
 8012b3c:	e06d      	b.n	8012c1a <HAL_PCD_IRQHandler+0x75e>
      }
      
      else if((hclk >= 17200000)&&(hclk < 18500000))
 8012b3e:	68fb      	ldr	r3, [r7, #12]
 8012b40:	4a64      	ldr	r2, [pc, #400]	@ (8012cd4 <HAL_PCD_IRQHandler+0x818>)
 8012b42:	4293      	cmp	r3, r2
 8012b44:	d30c      	bcc.n	8012b60 <HAL_PCD_IRQHandler+0x6a4>
 8012b46:	68fb      	ldr	r3, [r7, #12]
 8012b48:	4a63      	ldr	r2, [pc, #396]	@ (8012cd8 <HAL_PCD_IRQHandler+0x81c>)
 8012b4a:	4293      	cmp	r3, r2
 8012b4c:	d808      	bhi.n	8012b60 <HAL_PCD_IRQHandler+0x6a4>
      {
        /* hclk Clock Range between 17.2-18.5 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xC << 10) & USB_OTG_GUSBCFG_TRDT);
 8012b4e:	687b      	ldr	r3, [r7, #4]
 8012b50:	681b      	ldr	r3, [r3, #0]
 8012b52:	68da      	ldr	r2, [r3, #12]
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	681b      	ldr	r3, [r3, #0]
 8012b58:	f442 5240 	orr.w	r2, r2, #12288	@ 0x3000
 8012b5c:	60da      	str	r2, [r3, #12]
 8012b5e:	e05c      	b.n	8012c1a <HAL_PCD_IRQHandler+0x75e>
      }
      
      else if((hclk >= 18500000)&&(hclk < 20000000))
 8012b60:	68fb      	ldr	r3, [r7, #12]
 8012b62:	4a5d      	ldr	r2, [pc, #372]	@ (8012cd8 <HAL_PCD_IRQHandler+0x81c>)
 8012b64:	4293      	cmp	r3, r2
 8012b66:	d90c      	bls.n	8012b82 <HAL_PCD_IRQHandler+0x6c6>
 8012b68:	68fb      	ldr	r3, [r7, #12]
 8012b6a:	4a5c      	ldr	r2, [pc, #368]	@ (8012cdc <HAL_PCD_IRQHandler+0x820>)
 8012b6c:	4293      	cmp	r3, r2
 8012b6e:	d808      	bhi.n	8012b82 <HAL_PCD_IRQHandler+0x6c6>
      {
        /* hclk Clock Range between 18.5-20 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xB << 10) & USB_OTG_GUSBCFG_TRDT);
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	681b      	ldr	r3, [r3, #0]
 8012b74:	68da      	ldr	r2, [r3, #12]
 8012b76:	687b      	ldr	r3, [r7, #4]
 8012b78:	681b      	ldr	r3, [r3, #0]
 8012b7a:	f442 5230 	orr.w	r2, r2, #11264	@ 0x2c00
 8012b7e:	60da      	str	r2, [r3, #12]
 8012b80:	e04b      	b.n	8012c1a <HAL_PCD_IRQHandler+0x75e>
      }
      
      else if((hclk >= 20000000)&&(hclk < 21800000))
 8012b82:	68fb      	ldr	r3, [r7, #12]
 8012b84:	4a55      	ldr	r2, [pc, #340]	@ (8012cdc <HAL_PCD_IRQHandler+0x820>)
 8012b86:	4293      	cmp	r3, r2
 8012b88:	d90c      	bls.n	8012ba4 <HAL_PCD_IRQHandler+0x6e8>
 8012b8a:	68fb      	ldr	r3, [r7, #12]
 8012b8c:	4a54      	ldr	r2, [pc, #336]	@ (8012ce0 <HAL_PCD_IRQHandler+0x824>)
 8012b8e:	4293      	cmp	r3, r2
 8012b90:	d808      	bhi.n	8012ba4 <HAL_PCD_IRQHandler+0x6e8>
      {
        /* hclk Clock Range between 20-21.8 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xA << 10) & USB_OTG_GUSBCFG_TRDT);
 8012b92:	687b      	ldr	r3, [r7, #4]
 8012b94:	681b      	ldr	r3, [r3, #0]
 8012b96:	68da      	ldr	r2, [r3, #12]
 8012b98:	687b      	ldr	r3, [r7, #4]
 8012b9a:	681b      	ldr	r3, [r3, #0]
 8012b9c:	f442 5220 	orr.w	r2, r2, #10240	@ 0x2800
 8012ba0:	60da      	str	r2, [r3, #12]
 8012ba2:	e03a      	b.n	8012c1a <HAL_PCD_IRQHandler+0x75e>
      }
      
      else if((hclk >= 21800000)&&(hclk < 24000000))
 8012ba4:	68fb      	ldr	r3, [r7, #12]
 8012ba6:	4a4e      	ldr	r2, [pc, #312]	@ (8012ce0 <HAL_PCD_IRQHandler+0x824>)
 8012ba8:	4293      	cmp	r3, r2
 8012baa:	d90c      	bls.n	8012bc6 <HAL_PCD_IRQHandler+0x70a>
 8012bac:	68fb      	ldr	r3, [r7, #12]
 8012bae:	4a4d      	ldr	r2, [pc, #308]	@ (8012ce4 <HAL_PCD_IRQHandler+0x828>)
 8012bb0:	4293      	cmp	r3, r2
 8012bb2:	d208      	bcs.n	8012bc6 <HAL_PCD_IRQHandler+0x70a>
      {
        /* hclk Clock Range between 21.8-24 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0x9 << 10) & USB_OTG_GUSBCFG_TRDT);
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	681b      	ldr	r3, [r3, #0]
 8012bb8:	68da      	ldr	r2, [r3, #12]
 8012bba:	687b      	ldr	r3, [r7, #4]
 8012bbc:	681b      	ldr	r3, [r3, #0]
 8012bbe:	f442 5210 	orr.w	r2, r2, #9216	@ 0x2400
 8012bc2:	60da      	str	r2, [r3, #12]
 8012bc4:	e029      	b.n	8012c1a <HAL_PCD_IRQHandler+0x75e>
      }
      
      else if((hclk >= 24000000)&&(hclk < 27700000))
 8012bc6:	68fb      	ldr	r3, [r7, #12]
 8012bc8:	4a46      	ldr	r2, [pc, #280]	@ (8012ce4 <HAL_PCD_IRQHandler+0x828>)
 8012bca:	4293      	cmp	r3, r2
 8012bcc:	d30c      	bcc.n	8012be8 <HAL_PCD_IRQHandler+0x72c>
 8012bce:	68fb      	ldr	r3, [r7, #12]
 8012bd0:	4a45      	ldr	r2, [pc, #276]	@ (8012ce8 <HAL_PCD_IRQHandler+0x82c>)
 8012bd2:	4293      	cmp	r3, r2
 8012bd4:	d808      	bhi.n	8012be8 <HAL_PCD_IRQHandler+0x72c>
      {
        /* hclk Clock Range between 24-27.7 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0x8 << 10) & USB_OTG_GUSBCFG_TRDT);
 8012bd6:	687b      	ldr	r3, [r7, #4]
 8012bd8:	681b      	ldr	r3, [r3, #0]
 8012bda:	68da      	ldr	r2, [r3, #12]
 8012bdc:	687b      	ldr	r3, [r7, #4]
 8012bde:	681b      	ldr	r3, [r3, #0]
 8012be0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8012be4:	60da      	str	r2, [r3, #12]
 8012be6:	e018      	b.n	8012c1a <HAL_PCD_IRQHandler+0x75e>
      }
      
      else if((hclk >= 27700000)&&(hclk < 32000000))
 8012be8:	68fb      	ldr	r3, [r7, #12]
 8012bea:	4a3f      	ldr	r2, [pc, #252]	@ (8012ce8 <HAL_PCD_IRQHandler+0x82c>)
 8012bec:	4293      	cmp	r3, r2
 8012bee:	d90c      	bls.n	8012c0a <HAL_PCD_IRQHandler+0x74e>
 8012bf0:	68fb      	ldr	r3, [r7, #12]
 8012bf2:	4a3e      	ldr	r2, [pc, #248]	@ (8012cec <HAL_PCD_IRQHandler+0x830>)
 8012bf4:	4293      	cmp	r3, r2
 8012bf6:	d208      	bcs.n	8012c0a <HAL_PCD_IRQHandler+0x74e>
      {
        /* hclk Clock Range between 27.7-32 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0x7 << 10) & USB_OTG_GUSBCFG_TRDT);
 8012bf8:	687b      	ldr	r3, [r7, #4]
 8012bfa:	681b      	ldr	r3, [r3, #0]
 8012bfc:	68da      	ldr	r2, [r3, #12]
 8012bfe:	687b      	ldr	r3, [r7, #4]
 8012c00:	681b      	ldr	r3, [r3, #0]
 8012c02:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 8012c06:	60da      	str	r2, [r3, #12]
 8012c08:	e007      	b.n	8012c1a <HAL_PCD_IRQHandler+0x75e>
      }
      
      else /* if(hclk >= 32000000) */
      {
        /* hclk Clock Range between 32-80 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0x6 << 10) & USB_OTG_GUSBCFG_TRDT);
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	681b      	ldr	r3, [r3, #0]
 8012c0e:	68da      	ldr	r2, [r3, #12]
 8012c10:	687b      	ldr	r3, [r7, #4]
 8012c12:	681b      	ldr	r3, [r3, #0]
 8012c14:	f442 52c0 	orr.w	r2, r2, #6144	@ 0x1800
 8012c18:	60da      	str	r2, [r3, #12]
      }  
      
      HAL_PCD_ResetCallback(hpcd);
 8012c1a:	6878      	ldr	r0, [r7, #4]
 8012c1c:	f7f3 f87b 	bl	8005d16 <HAL_PCD_ResetCallback>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8012c20:	687b      	ldr	r3, [r7, #4]
 8012c22:	681b      	ldr	r3, [r3, #0]
 8012c24:	695a      	ldr	r2, [r3, #20]
 8012c26:	687b      	ldr	r3, [r7, #4]
 8012c28:	681b      	ldr	r3, [r3, #0]
 8012c2a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8012c2e:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle RxQLevel Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	681b      	ldr	r3, [r3, #0]
 8012c34:	4618      	mov	r0, r3
 8012c36:	f004 f9f3 	bl	8017020 <USB_ReadInterrupts>
 8012c3a:	4603      	mov	r3, r0
 8012c3c:	f003 0310 	and.w	r3, r3, #16
 8012c40:	2b10      	cmp	r3, #16
 8012c42:	d174      	bne.n	8012d2e <HAL_PCD_IRQHandler+0x872>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8012c44:	687b      	ldr	r3, [r7, #4]
 8012c46:	681b      	ldr	r3, [r3, #0]
 8012c48:	699a      	ldr	r2, [r3, #24]
 8012c4a:	687b      	ldr	r3, [r7, #4]
 8012c4c:	681b      	ldr	r3, [r3, #0]
 8012c4e:	f022 0210 	bic.w	r2, r2, #16
 8012c52:	619a      	str	r2, [r3, #24]
      
      temp = USBx->GRXSTSP;
 8012c54:	6a3b      	ldr	r3, [r7, #32]
 8012c56:	6a1b      	ldr	r3, [r3, #32]
 8012c58:	617b      	str	r3, [r7, #20]
      
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8012c5a:	697b      	ldr	r3, [r7, #20]
 8012c5c:	f003 020f 	and.w	r2, r3, #15
 8012c60:	4613      	mov	r3, r2
 8012c62:	00db      	lsls	r3, r3, #3
 8012c64:	1a9b      	subs	r3, r3, r2
 8012c66:	009b      	lsls	r3, r3, #2
 8012c68:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8012c6c:	687a      	ldr	r2, [r7, #4]
 8012c6e:	4413      	add	r3, r2
 8012c70:	613b      	str	r3, [r7, #16]
      
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8012c72:	697b      	ldr	r3, [r7, #20]
 8012c74:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8012c78:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8012c7c:	d138      	bne.n	8012cf0 <HAL_PCD_IRQHandler+0x834>
      {
        if((temp & USB_OTG_GRXSTSP_BCNT) != 0)
 8012c7e:	697a      	ldr	r2, [r7, #20]
 8012c80:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8012c84:	4013      	ands	r3, r2
 8012c86:	2b00      	cmp	r3, #0
 8012c88:	d049      	beq.n	8012d1e <HAL_PCD_IRQHandler+0x862>
        {
          USB_ReadPacket(USBx, ep->xfer_buff, (temp & USB_OTG_GRXSTSP_BCNT) >> 4);
 8012c8a:	693b      	ldr	r3, [r7, #16]
 8012c8c:	68d9      	ldr	r1, [r3, #12]
 8012c8e:	697b      	ldr	r3, [r7, #20]
 8012c90:	091b      	lsrs	r3, r3, #4
 8012c92:	b29b      	uxth	r3, r3
 8012c94:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8012c98:	b29b      	uxth	r3, r3
 8012c9a:	461a      	mov	r2, r3
 8012c9c:	6a38      	ldr	r0, [r7, #32]
 8012c9e:	f004 f86f 	bl	8016d80 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8012ca2:	693b      	ldr	r3, [r7, #16]
 8012ca4:	68da      	ldr	r2, [r3, #12]
 8012ca6:	697b      	ldr	r3, [r7, #20]
 8012ca8:	091b      	lsrs	r3, r3, #4
 8012caa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8012cae:	441a      	add	r2, r3
 8012cb0:	693b      	ldr	r3, [r7, #16]
 8012cb2:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8012cb4:	693b      	ldr	r3, [r7, #16]
 8012cb6:	699a      	ldr	r2, [r3, #24]
 8012cb8:	697b      	ldr	r3, [r7, #20]
 8012cba:	091b      	lsrs	r3, r3, #4
 8012cbc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8012cc0:	441a      	add	r2, r3
 8012cc2:	693b      	ldr	r3, [r7, #16]
 8012cc4:	619a      	str	r2, [r3, #24]
 8012cc6:	e02a      	b.n	8012d1e <HAL_PCD_IRQHandler+0x862>
 8012cc8:	00d8acbf 	.word	0x00d8acbf
 8012ccc:	00e4e1c0 	.word	0x00e4e1c0
 8012cd0:	00f42400 	.word	0x00f42400
 8012cd4:	01067380 	.word	0x01067380
 8012cd8:	011a499f 	.word	0x011a499f
 8012cdc:	01312cff 	.word	0x01312cff
 8012ce0:	014ca43f 	.word	0x014ca43f
 8012ce4:	016e3600 	.word	0x016e3600
 8012ce8:	01a6ab1f 	.word	0x01a6ab1f
 8012cec:	01e84800 	.word	0x01e84800
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8012cf0:	697b      	ldr	r3, [r7, #20]
 8012cf2:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8012cf6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8012cfa:	d110      	bne.n	8012d1e <HAL_PCD_IRQHandler+0x862>
      {
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8);
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 8012d02:	2208      	movs	r2, #8
 8012d04:	4619      	mov	r1, r3
 8012d06:	6a38      	ldr	r0, [r7, #32]
 8012d08:	f004 f83a 	bl	8016d80 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8012d0c:	693b      	ldr	r3, [r7, #16]
 8012d0e:	699a      	ldr	r2, [r3, #24]
 8012d10:	697b      	ldr	r3, [r7, #20]
 8012d12:	091b      	lsrs	r3, r3, #4
 8012d14:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8012d18:	441a      	add	r2, r3
 8012d1a:	693b      	ldr	r3, [r7, #16]
 8012d1c:	619a      	str	r2, [r3, #24]
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8012d1e:	687b      	ldr	r3, [r7, #4]
 8012d20:	681b      	ldr	r3, [r3, #0]
 8012d22:	699a      	ldr	r2, [r3, #24]
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	681b      	ldr	r3, [r3, #0]
 8012d28:	f042 0210 	orr.w	r2, r2, #16
 8012d2c:	619a      	str	r2, [r3, #24]
    }
    
    /* Handle SOF Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	681b      	ldr	r3, [r3, #0]
 8012d32:	4618      	mov	r0, r3
 8012d34:	f004 f974 	bl	8017020 <USB_ReadInterrupts>
 8012d38:	4603      	mov	r3, r0
 8012d3a:	f003 0308 	and.w	r3, r3, #8
 8012d3e:	2b08      	cmp	r3, #8
 8012d40:	d10a      	bne.n	8012d58 <HAL_PCD_IRQHandler+0x89c>
    {
      HAL_PCD_SOFCallback(hpcd);
 8012d42:	6878      	ldr	r0, [r7, #4]
 8012d44:	f7f2 ffd9 	bl	8005cfa <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8012d48:	687b      	ldr	r3, [r7, #4]
 8012d4a:	681b      	ldr	r3, [r3, #0]
 8012d4c:	695a      	ldr	r2, [r3, #20]
 8012d4e:	687b      	ldr	r3, [r7, #4]
 8012d50:	681b      	ldr	r3, [r3, #0]
 8012d52:	f002 0208 	and.w	r2, r2, #8
 8012d56:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Incomplete ISO IN Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8012d58:	687b      	ldr	r3, [r7, #4]
 8012d5a:	681b      	ldr	r3, [r3, #0]
 8012d5c:	4618      	mov	r0, r3
 8012d5e:	f004 f95f 	bl	8017020 <USB_ReadInterrupts>
 8012d62:	4603      	mov	r3, r0
 8012d64:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8012d68:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012d6c:	d10d      	bne.n	8012d8a <HAL_PCD_IRQHandler+0x8ce>
    {
      HAL_PCD_ISOINIncompleteCallback(hpcd, epnum);
 8012d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d70:	b2db      	uxtb	r3, r3
 8012d72:	4619      	mov	r1, r3
 8012d74:	6878      	ldr	r0, [r7, #4]
 8012d76:	f7f3 f811 	bl	8005d9c <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8012d7a:	687b      	ldr	r3, [r7, #4]
 8012d7c:	681b      	ldr	r3, [r3, #0]
 8012d7e:	695a      	ldr	r2, [r3, #20]
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	681b      	ldr	r3, [r3, #0]
 8012d84:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8012d88:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Incomplete ISO OUT Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8012d8a:	687b      	ldr	r3, [r7, #4]
 8012d8c:	681b      	ldr	r3, [r3, #0]
 8012d8e:	4618      	mov	r0, r3
 8012d90:	f004 f946 	bl	8017020 <USB_ReadInterrupts>
 8012d94:	4603      	mov	r3, r0
 8012d96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8012d9a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8012d9e:	d10d      	bne.n	8012dbc <HAL_PCD_IRQHandler+0x900>
    {
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, epnum);
 8012da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012da2:	b2db      	uxtb	r3, r3
 8012da4:	4619      	mov	r1, r3
 8012da6:	6878      	ldr	r0, [r7, #4]
 8012da8:	f7f2 ffe6 	bl	8005d78 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8012dac:	687b      	ldr	r3, [r7, #4]
 8012dae:	681b      	ldr	r3, [r3, #0]
 8012db0:	695a      	ldr	r2, [r3, #20]
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	681b      	ldr	r3, [r3, #0]
 8012db6:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8012dba:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Connection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	681b      	ldr	r3, [r3, #0]
 8012dc0:	4618      	mov	r0, r3
 8012dc2:	f004 f92d 	bl	8017020 <USB_ReadInterrupts>
 8012dc6:	4603      	mov	r3, r0
 8012dc8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8012dcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012dd0:	d10a      	bne.n	8012de8 <HAL_PCD_IRQHandler+0x92c>
    {
      HAL_PCD_ConnectCallback(hpcd);
 8012dd2:	6878      	ldr	r0, [r7, #4]
 8012dd4:	f7f2 fff4 	bl	8005dc0 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	681b      	ldr	r3, [r3, #0]
 8012ddc:	695a      	ldr	r2, [r3, #20]
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	681b      	ldr	r3, [r3, #0]
 8012de2:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8012de6:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Disconnection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8012de8:	687b      	ldr	r3, [r7, #4]
 8012dea:	681b      	ldr	r3, [r3, #0]
 8012dec:	4618      	mov	r0, r3
 8012dee:	f004 f917 	bl	8017020 <USB_ReadInterrupts>
 8012df2:	4603      	mov	r3, r0
 8012df4:	f003 0304 	and.w	r3, r3, #4
 8012df8:	2b04      	cmp	r3, #4
 8012dfa:	d115      	bne.n	8012e28 <HAL_PCD_IRQHandler+0x96c>
    {
      temp = hpcd->Instance->GOTGINT;
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	681b      	ldr	r3, [r3, #0]
 8012e00:	685b      	ldr	r3, [r3, #4]
 8012e02:	617b      	str	r3, [r7, #20]
      
      if((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8012e04:	697b      	ldr	r3, [r7, #20]
 8012e06:	f003 0304 	and.w	r3, r3, #4
 8012e0a:	2b00      	cmp	r3, #0
 8012e0c:	d002      	beq.n	8012e14 <HAL_PCD_IRQHandler+0x958>
      {
        HAL_PCD_DisconnectCallback(hpcd);
 8012e0e:	6878      	ldr	r0, [r7, #4]
 8012e10:	f7f2 ffe4 	bl	8005ddc <HAL_PCD_DisconnectCallback>
      }
      hpcd->Instance->GOTGINT |= temp;
 8012e14:	687b      	ldr	r3, [r7, #4]
 8012e16:	681b      	ldr	r3, [r3, #0]
 8012e18:	6859      	ldr	r1, [r3, #4]
 8012e1a:	687b      	ldr	r3, [r7, #4]
 8012e1c:	681b      	ldr	r3, [r3, #0]
 8012e1e:	697a      	ldr	r2, [r7, #20]
 8012e20:	430a      	orrs	r2, r1
 8012e22:	605a      	str	r2, [r3, #4]
 8012e24:	e000      	b.n	8012e28 <HAL_PCD_IRQHandler+0x96c>
      return;
 8012e26:	bf00      	nop
    }
  }
}
 8012e28:	3730      	adds	r7, #48	@ 0x30
 8012e2a:	46bd      	mov	sp, r7
 8012e2c:	bd80      	pop	{r7, pc}
 8012e2e:	bf00      	nop

08012e30 <HAL_PCD_SetAddress>:
  * @param  hpcd: PCD handle
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8012e30:	b580      	push	{r7, lr}
 8012e32:	b082      	sub	sp, #8
 8012e34:	af00      	add	r7, sp, #0
 8012e36:	6078      	str	r0, [r7, #4]
 8012e38:	460b      	mov	r3, r1
 8012e3a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd); 
 8012e3c:	687b      	ldr	r3, [r7, #4]
 8012e3e:	f893 3384 	ldrb.w	r3, [r3, #900]	@ 0x384
 8012e42:	2b01      	cmp	r3, #1
 8012e44:	d101      	bne.n	8012e4a <HAL_PCD_SetAddress+0x1a>
 8012e46:	2302      	movs	r3, #2
 8012e48:	e013      	b.n	8012e72 <HAL_PCD_SetAddress+0x42>
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	2201      	movs	r2, #1
 8012e4e:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  hpcd->USB_Address = address;
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	78fa      	ldrb	r2, [r7, #3]
 8012e56:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  USB_SetDevAddress(hpcd->Instance, address);
 8012e5a:	687b      	ldr	r3, [r7, #4]
 8012e5c:	681b      	ldr	r3, [r3, #0]
 8012e5e:	78fa      	ldrb	r2, [r7, #3]
 8012e60:	4611      	mov	r1, r2
 8012e62:	4618      	mov	r0, r3
 8012e64:	f004 f88c 	bl	8016f80 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);   
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	2200      	movs	r2, #0
 8012e6c:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  return HAL_OK;
 8012e70:	2300      	movs	r3, #0
}
 8012e72:	4618      	mov	r0, r3
 8012e74:	3708      	adds	r7, #8
 8012e76:	46bd      	mov	sp, r7
 8012e78:	bd80      	pop	{r7, pc}

08012e7a <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8012e7a:	b580      	push	{r7, lr}
 8012e7c:	b084      	sub	sp, #16
 8012e7e:	af00      	add	r7, sp, #0
 8012e80:	6078      	str	r0, [r7, #4]
 8012e82:	4608      	mov	r0, r1
 8012e84:	4611      	mov	r1, r2
 8012e86:	461a      	mov	r2, r3
 8012e88:	4603      	mov	r3, r0
 8012e8a:	70fb      	strb	r3, [r7, #3]
 8012e8c:	460b      	mov	r3, r1
 8012e8e:	803b      	strh	r3, [r7, #0]
 8012e90:	4613      	mov	r3, r2
 8012e92:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8012e94:	2300      	movs	r3, #0
 8012e96:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep = NULL;
 8012e98:	2300      	movs	r3, #0
 8012e9a:	60fb      	str	r3, [r7, #12]
  
  if ((ep_addr & 0x80) == 0x80)
 8012e9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012ea0:	2b00      	cmp	r3, #0
 8012ea2:	da0c      	bge.n	8012ebe <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8012ea4:	78fb      	ldrb	r3, [r7, #3]
 8012ea6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012eaa:	4613      	mov	r3, r2
 8012eac:	00db      	lsls	r3, r3, #3
 8012eae:	1a9b      	subs	r3, r3, r2
 8012eb0:	009b      	lsls	r3, r3, #2
 8012eb2:	3338      	adds	r3, #56	@ 0x38
 8012eb4:	687a      	ldr	r2, [r7, #4]
 8012eb6:	4413      	add	r3, r2
 8012eb8:	3304      	adds	r3, #4
 8012eba:	60fb      	str	r3, [r7, #12]
 8012ebc:	e00b      	b.n	8012ed6 <HAL_PCD_EP_Open+0x5c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8012ebe:	78fb      	ldrb	r3, [r7, #3]
 8012ec0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012ec4:	4613      	mov	r3, r2
 8012ec6:	00db      	lsls	r3, r3, #3
 8012ec8:	1a9b      	subs	r3, r3, r2
 8012eca:	009b      	lsls	r3, r3, #2
 8012ecc:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8012ed0:	687a      	ldr	r2, [r7, #4]
 8012ed2:	4413      	add	r3, r2
 8012ed4:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7F;
 8012ed6:	78fb      	ldrb	r3, [r7, #3]
 8012ed8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012edc:	b2da      	uxtb	r2, r3
 8012ede:	68fb      	ldr	r3, [r7, #12]
 8012ee0:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8012ee2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012ee6:	b2db      	uxtb	r3, r3
 8012ee8:	09db      	lsrs	r3, r3, #7
 8012eea:	b2db      	uxtb	r3, r3
 8012eec:	461a      	mov	r2, r3
 8012eee:	68fb      	ldr	r3, [r7, #12]
 8012ef0:	705a      	strb	r2, [r3, #1]
  ep->maxpacket = ep_mps;
 8012ef2:	883a      	ldrh	r2, [r7, #0]
 8012ef4:	68fb      	ldr	r3, [r7, #12]
 8012ef6:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8012ef8:	68fb      	ldr	r3, [r7, #12]
 8012efa:	78ba      	ldrb	r2, [r7, #2]
 8012efc:	70da      	strb	r2, [r3, #3]
    
  __HAL_LOCK(hpcd);
 8012efe:	687b      	ldr	r3, [r7, #4]
 8012f00:	f893 3384 	ldrb.w	r3, [r3, #900]	@ 0x384
 8012f04:	2b01      	cmp	r3, #1
 8012f06:	d101      	bne.n	8012f0c <HAL_PCD_EP_Open+0x92>
 8012f08:	2302      	movs	r3, #2
 8012f0a:	e00e      	b.n	8012f2a <HAL_PCD_EP_Open+0xb0>
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	2201      	movs	r2, #1
 8012f10:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	681b      	ldr	r3, [r3, #0]
 8012f18:	68f9      	ldr	r1, [r7, #12]
 8012f1a:	4618      	mov	r0, r3
 8012f1c:	f003 fabd 	bl	801649a <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8012f20:	687b      	ldr	r3, [r7, #4]
 8012f22:	2200      	movs	r2, #0
 8012f24:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  return ret;
 8012f28:	7afb      	ldrb	r3, [r7, #11]

}
 8012f2a:	4618      	mov	r0, r3
 8012f2c:	3710      	adds	r7, #16
 8012f2e:	46bd      	mov	sp, r7
 8012f30:	bd80      	pop	{r7, pc}

08012f32 <HAL_PCD_EP_Close>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
 8012f32:	b580      	push	{r7, lr}
 8012f34:	b084      	sub	sp, #16
 8012f36:	af00      	add	r7, sp, #0
 8012f38:	6078      	str	r0, [r7, #4]
 8012f3a:	460b      	mov	r3, r1
 8012f3c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep = NULL;
 8012f3e:	2300      	movs	r3, #0
 8012f40:	60fb      	str	r3, [r7, #12]
  
  if ((ep_addr & 0x80) == 0x80)
 8012f42:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012f46:	2b00      	cmp	r3, #0
 8012f48:	da0c      	bge.n	8012f64 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8012f4a:	78fb      	ldrb	r3, [r7, #3]
 8012f4c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012f50:	4613      	mov	r3, r2
 8012f52:	00db      	lsls	r3, r3, #3
 8012f54:	1a9b      	subs	r3, r3, r2
 8012f56:	009b      	lsls	r3, r3, #2
 8012f58:	3338      	adds	r3, #56	@ 0x38
 8012f5a:	687a      	ldr	r2, [r7, #4]
 8012f5c:	4413      	add	r3, r2
 8012f5e:	3304      	adds	r3, #4
 8012f60:	60fb      	str	r3, [r7, #12]
 8012f62:	e00b      	b.n	8012f7c <HAL_PCD_EP_Close+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8012f64:	78fb      	ldrb	r3, [r7, #3]
 8012f66:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012f6a:	4613      	mov	r3, r2
 8012f6c:	00db      	lsls	r3, r3, #3
 8012f6e:	1a9b      	subs	r3, r3, r2
 8012f70:	009b      	lsls	r3, r3, #2
 8012f72:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8012f76:	687a      	ldr	r2, [r7, #4]
 8012f78:	4413      	add	r3, r2
 8012f7a:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7F;
 8012f7c:	78fb      	ldrb	r3, [r7, #3]
 8012f7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012f82:	b2da      	uxtb	r2, r3
 8012f84:	68fb      	ldr	r3, [r7, #12]
 8012f86:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8012f88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012f8c:	b2db      	uxtb	r3, r3
 8012f8e:	09db      	lsrs	r3, r3, #7
 8012f90:	b2db      	uxtb	r3, r3
 8012f92:	461a      	mov	r2, r3
 8012f94:	68fb      	ldr	r3, [r7, #12]
 8012f96:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 8012f98:	687b      	ldr	r3, [r7, #4]
 8012f9a:	f893 3384 	ldrb.w	r3, [r3, #900]	@ 0x384
 8012f9e:	2b01      	cmp	r3, #1
 8012fa0:	d101      	bne.n	8012fa6 <HAL_PCD_EP_Close+0x74>
 8012fa2:	2302      	movs	r3, #2
 8012fa4:	e00e      	b.n	8012fc4 <HAL_PCD_EP_Close+0x92>
 8012fa6:	687b      	ldr	r3, [r7, #4]
 8012fa8:	2201      	movs	r2, #1
 8012faa:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 8012fae:	687b      	ldr	r3, [r7, #4]
 8012fb0:	681b      	ldr	r3, [r3, #0]
 8012fb2:	68f9      	ldr	r1, [r7, #12]
 8012fb4:	4618      	mov	r0, r3
 8012fb6:	f003 faf5 	bl	80165a4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 8012fba:	687b      	ldr	r3, [r7, #4]
 8012fbc:	2200      	movs	r2, #0
 8012fbe:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  return HAL_OK;
 8012fc2:	2300      	movs	r3, #0
}
 8012fc4:	4618      	mov	r0, r3
 8012fc6:	3710      	adds	r7, #16
 8012fc8:	46bd      	mov	sp, r7
 8012fca:	bd80      	pop	{r7, pc}

08012fcc <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer   
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8012fcc:	b580      	push	{r7, lr}
 8012fce:	b086      	sub	sp, #24
 8012fd0:	af00      	add	r7, sp, #0
 8012fd2:	60f8      	str	r0, [r7, #12]
 8012fd4:	607a      	str	r2, [r7, #4]
 8012fd6:	603b      	str	r3, [r7, #0]
 8012fd8:	460b      	mov	r3, r1
 8012fda:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep = NULL;
 8012fdc:	2300      	movs	r3, #0
 8012fde:	617b      	str	r3, [r7, #20]
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8012fe0:	7afb      	ldrb	r3, [r7, #11]
 8012fe2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012fe6:	4613      	mov	r3, r2
 8012fe8:	00db      	lsls	r3, r3, #3
 8012fea:	1a9b      	subs	r3, r3, r2
 8012fec:	009b      	lsls	r3, r3, #2
 8012fee:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8012ff2:	68fa      	ldr	r2, [r7, #12]
 8012ff4:	4413      	add	r3, r2
 8012ff6:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8012ff8:	697b      	ldr	r3, [r7, #20]
 8012ffa:	687a      	ldr	r2, [r7, #4]
 8012ffc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8012ffe:	697b      	ldr	r3, [r7, #20]
 8013000:	683a      	ldr	r2, [r7, #0]
 8013002:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0;
 8013004:	697b      	ldr	r3, [r7, #20]
 8013006:	2200      	movs	r2, #0
 8013008:	619a      	str	r2, [r3, #24]
  ep->is_in = 0;
 801300a:	697b      	ldr	r3, [r7, #20]
 801300c:	2200      	movs	r2, #0
 801300e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;
 8013010:	7afb      	ldrb	r3, [r7, #11]
 8013012:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013016:	b2da      	uxtb	r2, r3
 8013018:	697b      	ldr	r3, [r7, #20]
 801301a:	701a      	strb	r2, [r3, #0]
  
  __HAL_LOCK(hpcd);
 801301c:	68fb      	ldr	r3, [r7, #12]
 801301e:	f893 3384 	ldrb.w	r3, [r3, #900]	@ 0x384
 8013022:	2b01      	cmp	r3, #1
 8013024:	d101      	bne.n	801302a <HAL_PCD_EP_Receive+0x5e>
 8013026:	2302      	movs	r3, #2
 8013028:	e020      	b.n	801306c <HAL_PCD_EP_Receive+0xa0>
 801302a:	68fb      	ldr	r3, [r7, #12]
 801302c:	2201      	movs	r2, #1
 801302e:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  
  if ((ep_addr & 0x7F) == 0 )
 8013032:	7afb      	ldrb	r3, [r7, #11]
 8013034:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013038:	2b00      	cmp	r3, #0
 801303a:	d109      	bne.n	8013050 <HAL_PCD_EP_Receive+0x84>
  {
    USB_EP0StartXfer(hpcd->Instance, ep, hpcd->Init.dma_enable);
 801303c:	68fb      	ldr	r3, [r7, #12]
 801303e:	6818      	ldr	r0, [r3, #0]
 8013040:	68fb      	ldr	r3, [r7, #12]
 8013042:	691b      	ldr	r3, [r3, #16]
 8013044:	b2db      	uxtb	r3, r3
 8013046:	461a      	mov	r2, r3
 8013048:	6979      	ldr	r1, [r7, #20]
 801304a:	f003 fd31 	bl	8016ab0 <USB_EP0StartXfer>
 801304e:	e008      	b.n	8013062 <HAL_PCD_EP_Receive+0x96>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance, ep, hpcd->Init.dma_enable);
 8013050:	68fb      	ldr	r3, [r7, #12]
 8013052:	6818      	ldr	r0, [r3, #0]
 8013054:	68fb      	ldr	r3, [r7, #12]
 8013056:	691b      	ldr	r3, [r3, #16]
 8013058:	b2db      	uxtb	r3, r3
 801305a:	461a      	mov	r2, r3
 801305c:	6979      	ldr	r1, [r7, #20]
 801305e:	f003 fb17 	bl	8016690 <USB_EPStartXfer>
  }
  __HAL_UNLOCK(hpcd);
 8013062:	68fb      	ldr	r3, [r7, #12]
 8013064:	2200      	movs	r2, #0
 8013066:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  
  return HAL_OK;
 801306a:	2300      	movs	r3, #0
}
 801306c:	4618      	mov	r0, r3
 801306e:	3718      	adds	r7, #24
 8013070:	46bd      	mov	sp, r7
 8013072:	bd80      	pop	{r7, pc}

08013074 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8013074:	b480      	push	{r7}
 8013076:	b083      	sub	sp, #12
 8013078:	af00      	add	r7, sp, #0
 801307a:	6078      	str	r0, [r7, #4]
 801307c:	460b      	mov	r3, r1
 801307e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & 0x7F].xfer_count;
 8013080:	78fb      	ldrb	r3, [r7, #3]
 8013082:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013086:	6879      	ldr	r1, [r7, #4]
 8013088:	4613      	mov	r3, r2
 801308a:	00db      	lsls	r3, r3, #3
 801308c:	1a9b      	subs	r3, r3, r2
 801308e:	009b      	lsls	r3, r3, #2
 8013090:	440b      	add	r3, r1
 8013092:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8013096:	681b      	ldr	r3, [r3, #0]
 8013098:	b29b      	uxth	r3, r3
}
 801309a:	4618      	mov	r0, r3
 801309c:	370c      	adds	r7, #12
 801309e:	46bd      	mov	sp, r7
 80130a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130a4:	4770      	bx	lr

080130a6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer   
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80130a6:	b580      	push	{r7, lr}
 80130a8:	b086      	sub	sp, #24
 80130aa:	af00      	add	r7, sp, #0
 80130ac:	60f8      	str	r0, [r7, #12]
 80130ae:	607a      	str	r2, [r7, #4]
 80130b0:	603b      	str	r3, [r7, #0]
 80130b2:	460b      	mov	r3, r1
 80130b4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep = NULL;
 80130b6:	2300      	movs	r3, #0
 80130b8:	617b      	str	r3, [r7, #20]
  
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80130ba:	7afb      	ldrb	r3, [r7, #11]
 80130bc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80130c0:	4613      	mov	r3, r2
 80130c2:	00db      	lsls	r3, r3, #3
 80130c4:	1a9b      	subs	r3, r3, r2
 80130c6:	009b      	lsls	r3, r3, #2
 80130c8:	3338      	adds	r3, #56	@ 0x38
 80130ca:	68fa      	ldr	r2, [r7, #12]
 80130cc:	4413      	add	r3, r2
 80130ce:	3304      	adds	r3, #4
 80130d0:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 80130d2:	697b      	ldr	r3, [r7, #20]
 80130d4:	687a      	ldr	r2, [r7, #4]
 80130d6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80130d8:	697b      	ldr	r3, [r7, #20]
 80130da:	683a      	ldr	r2, [r7, #0]
 80130dc:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0;
 80130de:	697b      	ldr	r3, [r7, #20]
 80130e0:	2200      	movs	r2, #0
 80130e2:	619a      	str	r2, [r3, #24]
  ep->is_in = 1;
 80130e4:	697b      	ldr	r3, [r7, #20]
 80130e6:	2201      	movs	r2, #1
 80130e8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;
 80130ea:	7afb      	ldrb	r3, [r7, #11]
 80130ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80130f0:	b2da      	uxtb	r2, r3
 80130f2:	697b      	ldr	r3, [r7, #20]
 80130f4:	701a      	strb	r2, [r3, #0]
  
  __HAL_LOCK(hpcd);
 80130f6:	68fb      	ldr	r3, [r7, #12]
 80130f8:	f893 3384 	ldrb.w	r3, [r3, #900]	@ 0x384
 80130fc:	2b01      	cmp	r3, #1
 80130fe:	d101      	bne.n	8013104 <HAL_PCD_EP_Transmit+0x5e>
 8013100:	2302      	movs	r3, #2
 8013102:	e020      	b.n	8013146 <HAL_PCD_EP_Transmit+0xa0>
 8013104:	68fb      	ldr	r3, [r7, #12]
 8013106:	2201      	movs	r2, #1
 8013108:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  
  if ((ep_addr & 0x7F) == 0 )
 801310c:	7afb      	ldrb	r3, [r7, #11]
 801310e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013112:	2b00      	cmp	r3, #0
 8013114:	d109      	bne.n	801312a <HAL_PCD_EP_Transmit+0x84>
  {
    USB_EP0StartXfer(hpcd->Instance,ep,  hpcd->Init.dma_enable);
 8013116:	68fb      	ldr	r3, [r7, #12]
 8013118:	6818      	ldr	r0, [r3, #0]
 801311a:	68fb      	ldr	r3, [r7, #12]
 801311c:	691b      	ldr	r3, [r3, #16]
 801311e:	b2db      	uxtb	r3, r3
 8013120:	461a      	mov	r2, r3
 8013122:	6979      	ldr	r1, [r7, #20]
 8013124:	f003 fcc4 	bl	8016ab0 <USB_EP0StartXfer>
 8013128:	e008      	b.n	801313c <HAL_PCD_EP_Transmit+0x96>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance, ep,  hpcd->Init.dma_enable);
 801312a:	68fb      	ldr	r3, [r7, #12]
 801312c:	6818      	ldr	r0, [r3, #0]
 801312e:	68fb      	ldr	r3, [r7, #12]
 8013130:	691b      	ldr	r3, [r3, #16]
 8013132:	b2db      	uxtb	r3, r3
 8013134:	461a      	mov	r2, r3
 8013136:	6979      	ldr	r1, [r7, #20]
 8013138:	f003 faaa 	bl	8016690 <USB_EPStartXfer>
  }
  
  __HAL_UNLOCK(hpcd);
 801313c:	68fb      	ldr	r3, [r7, #12]
 801313e:	2200      	movs	r2, #0
 8013140:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  
  return HAL_OK;
 8013144:	2300      	movs	r3, #0
}
 8013146:	4618      	mov	r0, r3
 8013148:	3718      	adds	r7, #24
 801314a:	46bd      	mov	sp, r7
 801314c:	bd80      	pop	{r7, pc}

0801314e <HAL_PCD_EP_SetStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 801314e:	b580      	push	{r7, lr}
 8013150:	b084      	sub	sp, #16
 8013152:	af00      	add	r7, sp, #0
 8013154:	6078      	str	r0, [r7, #4]
 8013156:	460b      	mov	r3, r1
 8013158:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep = NULL;
 801315a:	2300      	movs	r3, #0
 801315c:	60fb      	str	r3, [r7, #12]
  
  if ((0x80 & ep_addr) == 0x80)
 801315e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8013162:	2b00      	cmp	r3, #0
 8013164:	da0c      	bge.n	8013180 <HAL_PCD_EP_SetStall+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8013166:	78fb      	ldrb	r3, [r7, #3]
 8013168:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801316c:	4613      	mov	r3, r2
 801316e:	00db      	lsls	r3, r3, #3
 8013170:	1a9b      	subs	r3, r3, r2
 8013172:	009b      	lsls	r3, r3, #2
 8013174:	3338      	adds	r3, #56	@ 0x38
 8013176:	687a      	ldr	r2, [r7, #4]
 8013178:	4413      	add	r3, r2
 801317a:	3304      	adds	r3, #4
 801317c:	60fb      	str	r3, [r7, #12]
 801317e:	e009      	b.n	8013194 <HAL_PCD_EP_SetStall+0x46>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8013180:	78fa      	ldrb	r2, [r7, #3]
 8013182:	4613      	mov	r3, r2
 8013184:	00db      	lsls	r3, r3, #3
 8013186:	1a9b      	subs	r3, r3, r2
 8013188:	009b      	lsls	r3, r3, #2
 801318a:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 801318e:	687a      	ldr	r2, [r7, #4]
 8013190:	4413      	add	r3, r2
 8013192:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 1;
 8013194:	68fb      	ldr	r3, [r7, #12]
 8013196:	2201      	movs	r2, #1
 8013198:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7F;
 801319a:	78fb      	ldrb	r3, [r7, #3]
 801319c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80131a0:	b2da      	uxtb	r2, r3
 80131a2:	68fb      	ldr	r3, [r7, #12]
 80131a4:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 80131a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80131aa:	b2db      	uxtb	r3, r3
 80131ac:	09db      	lsrs	r3, r3, #7
 80131ae:	b2db      	uxtb	r3, r3
 80131b0:	461a      	mov	r2, r3
 80131b2:	68fb      	ldr	r3, [r7, #12]
 80131b4:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd);
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	f893 3384 	ldrb.w	r3, [r3, #900]	@ 0x384
 80131bc:	2b01      	cmp	r3, #1
 80131be:	d101      	bne.n	80131c4 <HAL_PCD_EP_SetStall+0x76>
 80131c0:	2302      	movs	r3, #2
 80131c2:	e01e      	b.n	8013202 <HAL_PCD_EP_SetStall+0xb4>
 80131c4:	687b      	ldr	r3, [r7, #4]
 80131c6:	2201      	movs	r2, #1
 80131c8:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  USB_EPSetStall(hpcd->Instance , ep);
 80131cc:	687b      	ldr	r3, [r7, #4]
 80131ce:	681b      	ldr	r3, [r3, #0]
 80131d0:	68f9      	ldr	r1, [r7, #12]
 80131d2:	4618      	mov	r0, r3
 80131d4:	f003 fdfe 	bl	8016dd4 <USB_EPSetStall>
  if((ep_addr & 0x7F) == 0)
 80131d8:	78fb      	ldrb	r3, [r7, #3]
 80131da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80131de:	2b00      	cmp	r3, #0
 80131e0:	d10a      	bne.n	80131f8 <HAL_PCD_EP_SetStall+0xaa>
  {
    USB_EP0_OutStart(hpcd->Instance,  hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	6818      	ldr	r0, [r3, #0]
 80131e6:	687b      	ldr	r3, [r7, #4]
 80131e8:	691b      	ldr	r3, [r3, #16]
 80131ea:	b2d9      	uxtb	r1, r3
 80131ec:	687b      	ldr	r3, [r7, #4]
 80131ee:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 80131f2:	461a      	mov	r2, r3
 80131f4:	f003 ffe6 	bl	80171c4 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd); 
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	2200      	movs	r2, #0
 80131fc:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  
  return HAL_OK;
 8013200:	2300      	movs	r3, #0
}
 8013202:	4618      	mov	r0, r3
 8013204:	3710      	adds	r7, #16
 8013206:	46bd      	mov	sp, r7
 8013208:	bd80      	pop	{r7, pc}

0801320a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 801320a:	b580      	push	{r7, lr}
 801320c:	b084      	sub	sp, #16
 801320e:	af00      	add	r7, sp, #0
 8013210:	6078      	str	r0, [r7, #4]
 8013212:	460b      	mov	r3, r1
 8013214:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep = NULL;
 8013216:	2300      	movs	r3, #0
 8013218:	60fb      	str	r3, [r7, #12]
  
  if ((0x80 & ep_addr) == 0x80)
 801321a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801321e:	2b00      	cmp	r3, #0
 8013220:	da0c      	bge.n	801323c <HAL_PCD_EP_ClrStall+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8013222:	78fb      	ldrb	r3, [r7, #3]
 8013224:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013228:	4613      	mov	r3, r2
 801322a:	00db      	lsls	r3, r3, #3
 801322c:	1a9b      	subs	r3, r3, r2
 801322e:	009b      	lsls	r3, r3, #2
 8013230:	3338      	adds	r3, #56	@ 0x38
 8013232:	687a      	ldr	r2, [r7, #4]
 8013234:	4413      	add	r3, r2
 8013236:	3304      	adds	r3, #4
 8013238:	60fb      	str	r3, [r7, #12]
 801323a:	e009      	b.n	8013250 <HAL_PCD_EP_ClrStall+0x46>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 801323c:	78fa      	ldrb	r2, [r7, #3]
 801323e:	4613      	mov	r3, r2
 8013240:	00db      	lsls	r3, r3, #3
 8013242:	1a9b      	subs	r3, r3, r2
 8013244:	009b      	lsls	r3, r3, #2
 8013246:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 801324a:	687a      	ldr	r2, [r7, #4]
 801324c:	4413      	add	r3, r2
 801324e:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 0;
 8013250:	68fb      	ldr	r3, [r7, #12]
 8013252:	2200      	movs	r2, #0
 8013254:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7F;
 8013256:	78fb      	ldrb	r3, [r7, #3]
 8013258:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801325c:	b2da      	uxtb	r2, r3
 801325e:	68fb      	ldr	r3, [r7, #12]
 8013260:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8013262:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8013266:	b2db      	uxtb	r3, r3
 8013268:	09db      	lsrs	r3, r3, #7
 801326a:	b2db      	uxtb	r3, r3
 801326c:	461a      	mov	r2, r3
 801326e:	68fb      	ldr	r3, [r7, #12]
 8013270:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 8013272:	687b      	ldr	r3, [r7, #4]
 8013274:	f893 3384 	ldrb.w	r3, [r3, #900]	@ 0x384
 8013278:	2b01      	cmp	r3, #1
 801327a:	d101      	bne.n	8013280 <HAL_PCD_EP_ClrStall+0x76>
 801327c:	2302      	movs	r3, #2
 801327e:	e00e      	b.n	801329e <HAL_PCD_EP_ClrStall+0x94>
 8013280:	687b      	ldr	r3, [r7, #4]
 8013282:	2201      	movs	r2, #1
 8013284:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
  USB_EPClearStall(hpcd->Instance , ep);
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	681b      	ldr	r3, [r3, #0]
 801328c:	68f9      	ldr	r1, [r7, #12]
 801328e:	4618      	mov	r0, r3
 8013290:	f003 fe0d 	bl	8016eae <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 8013294:	687b      	ldr	r3, [r7, #4]
 8013296:	2200      	movs	r2, #0
 8013298:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
    
  return HAL_OK;
 801329c:	2300      	movs	r3, #0
}
 801329e:	4618      	mov	r0, r3
 80132a0:	3710      	adds	r7, #16
 80132a2:	46bd      	mov	sp, r7
 80132a4:	bd80      	pop	{r7, pc}

080132a6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd: PCD handle
  * @param  epnum: endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80132a6:	b580      	push	{r7, lr}
 80132a8:	b08a      	sub	sp, #40	@ 0x28
 80132aa:	af02      	add	r7, sp, #8
 80132ac:	6078      	str	r0, [r7, #4]
 80132ae:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 80132b0:	687b      	ldr	r3, [r7, #4]
 80132b2:	681b      	ldr	r3, [r3, #0]
 80132b4:	617b      	str	r3, [r7, #20]
  USB_OTG_EPTypeDef *ep = NULL;
 80132b6:	2300      	movs	r3, #0
 80132b8:	613b      	str	r3, [r7, #16]
  int32_t len = 0;
 80132ba:	2300      	movs	r3, #0
 80132bc:	61fb      	str	r3, [r7, #28]
  uint32_t len32b = 0;
 80132be:	2300      	movs	r3, #0
 80132c0:	61bb      	str	r3, [r7, #24]
  uint32_t fifoemptymsk = 0;
 80132c2:	2300      	movs	r3, #0
 80132c4:	60fb      	str	r3, [r7, #12]

  ep = &hpcd->IN_ep[epnum];
 80132c6:	683a      	ldr	r2, [r7, #0]
 80132c8:	4613      	mov	r3, r2
 80132ca:	00db      	lsls	r3, r3, #3
 80132cc:	1a9b      	subs	r3, r3, r2
 80132ce:	009b      	lsls	r3, r3, #2
 80132d0:	3338      	adds	r3, #56	@ 0x38
 80132d2:	687a      	ldr	r2, [r7, #4]
 80132d4:	4413      	add	r3, r2
 80132d6:	3304      	adds	r3, #4
 80132d8:	613b      	str	r3, [r7, #16]
  len = ep->xfer_len - ep->xfer_count;
 80132da:	693b      	ldr	r3, [r7, #16]
 80132dc:	695a      	ldr	r2, [r3, #20]
 80132de:	693b      	ldr	r3, [r7, #16]
 80132e0:	699b      	ldr	r3, [r3, #24]
 80132e2:	1ad3      	subs	r3, r2, r3
 80132e4:	61fb      	str	r3, [r7, #28]
  
  if (len > ep->maxpacket)
 80132e6:	693b      	ldr	r3, [r7, #16]
 80132e8:	689a      	ldr	r2, [r3, #8]
 80132ea:	69fb      	ldr	r3, [r7, #28]
 80132ec:	429a      	cmp	r2, r3
 80132ee:	d202      	bcs.n	80132f6 <PCD_WriteEmptyTxFifo+0x50>
  {
    len = ep->maxpacket;
 80132f0:	693b      	ldr	r3, [r7, #16]
 80132f2:	689b      	ldr	r3, [r3, #8]
 80132f4:	61fb      	str	r3, [r7, #28]
  }
  
  
  len32b = (len + 3) / 4;
 80132f6:	69fb      	ldr	r3, [r7, #28]
 80132f8:	3303      	adds	r3, #3
 80132fa:	2b00      	cmp	r3, #0
 80132fc:	da00      	bge.n	8013300 <PCD_WriteEmptyTxFifo+0x5a>
 80132fe:	3303      	adds	r3, #3
 8013300:	109b      	asrs	r3, r3, #2
 8013302:	61bb      	str	r3, [r7, #24]
 
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 8013304:	e02e      	b.n	8013364 <PCD_WriteEmptyTxFifo+0xbe>
          ep->xfer_count < ep->xfer_len &&
            ep->xfer_len != 0)
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8013306:	693b      	ldr	r3, [r7, #16]
 8013308:	695a      	ldr	r2, [r3, #20]
 801330a:	693b      	ldr	r3, [r7, #16]
 801330c:	699b      	ldr	r3, [r3, #24]
 801330e:	1ad3      	subs	r3, r2, r3
 8013310:	61fb      	str	r3, [r7, #28]
    
    if (len > ep->maxpacket)
 8013312:	693b      	ldr	r3, [r7, #16]
 8013314:	689a      	ldr	r2, [r3, #8]
 8013316:	69fb      	ldr	r3, [r7, #28]
 8013318:	429a      	cmp	r2, r3
 801331a:	d202      	bcs.n	8013322 <PCD_WriteEmptyTxFifo+0x7c>
    {
      len = ep->maxpacket;
 801331c:	693b      	ldr	r3, [r7, #16]
 801331e:	689b      	ldr	r3, [r3, #8]
 8013320:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3) / 4;
 8013322:	69fb      	ldr	r3, [r7, #28]
 8013324:	3303      	adds	r3, #3
 8013326:	2b00      	cmp	r3, #0
 8013328:	da00      	bge.n	801332c <PCD_WriteEmptyTxFifo+0x86>
 801332a:	3303      	adds	r3, #3
 801332c:	109b      	asrs	r3, r3, #2
 801332e:	61bb      	str	r3, [r7, #24]
    
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 8013330:	693b      	ldr	r3, [r7, #16]
 8013332:	68d9      	ldr	r1, [r3, #12]
 8013334:	683b      	ldr	r3, [r7, #0]
 8013336:	b2da      	uxtb	r2, r3
 8013338:	69fb      	ldr	r3, [r7, #28]
 801333a:	b298      	uxth	r0, r3
 801333c:	687b      	ldr	r3, [r7, #4]
 801333e:	691b      	ldr	r3, [r3, #16]
 8013340:	b2db      	uxtb	r3, r3
 8013342:	9300      	str	r3, [sp, #0]
 8013344:	4603      	mov	r3, r0
 8013346:	6978      	ldr	r0, [r7, #20]
 8013348:	f003 fce6 	bl	8016d18 <USB_WritePacket>
    
    ep->xfer_buff  += len;
 801334c:	693b      	ldr	r3, [r7, #16]
 801334e:	68da      	ldr	r2, [r3, #12]
 8013350:	69fb      	ldr	r3, [r7, #28]
 8013352:	441a      	add	r2, r3
 8013354:	693b      	ldr	r3, [r7, #16]
 8013356:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8013358:	693b      	ldr	r3, [r7, #16]
 801335a:	699a      	ldr	r2, [r3, #24]
 801335c:	69fb      	ldr	r3, [r7, #28]
 801335e:	441a      	add	r2, r3
 8013360:	693b      	ldr	r3, [r7, #16]
 8013362:	619a      	str	r2, [r3, #24]
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 8013364:	683b      	ldr	r3, [r7, #0]
 8013366:	015a      	lsls	r2, r3, #5
 8013368:	697b      	ldr	r3, [r7, #20]
 801336a:	4413      	add	r3, r2
 801336c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013370:	699b      	ldr	r3, [r3, #24]
 8013372:	b29b      	uxth	r3, r3
          ep->xfer_count < ep->xfer_len &&
 8013374:	69ba      	ldr	r2, [r7, #24]
 8013376:	429a      	cmp	r2, r3
 8013378:	d209      	bcs.n	801338e <PCD_WriteEmptyTxFifo+0xe8>
 801337a:	693b      	ldr	r3, [r7, #16]
 801337c:	699a      	ldr	r2, [r3, #24]
 801337e:	693b      	ldr	r3, [r7, #16]
 8013380:	695b      	ldr	r3, [r3, #20]
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 8013382:	429a      	cmp	r2, r3
 8013384:	d203      	bcs.n	801338e <PCD_WriteEmptyTxFifo+0xe8>
            ep->xfer_len != 0)
 8013386:	693b      	ldr	r3, [r7, #16]
 8013388:	695b      	ldr	r3, [r3, #20]
          ep->xfer_count < ep->xfer_len &&
 801338a:	2b00      	cmp	r3, #0
 801338c:	d1bb      	bne.n	8013306 <PCD_WriteEmptyTxFifo+0x60>
  }
  
  if(len <= 0)
 801338e:	69fb      	ldr	r3, [r7, #28]
 8013390:	2b00      	cmp	r3, #0
 8013392:	dc0f      	bgt.n	80133b4 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = 0x1 << epnum;
 8013394:	2201      	movs	r2, #1
 8013396:	683b      	ldr	r3, [r7, #0]
 8013398:	fa02 f303 	lsl.w	r3, r2, r3
 801339c:	60fb      	str	r3, [r7, #12]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 801339e:	697b      	ldr	r3, [r7, #20]
 80133a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80133a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80133a6:	68fb      	ldr	r3, [r7, #12]
 80133a8:	43db      	mvns	r3, r3
 80133aa:	6979      	ldr	r1, [r7, #20]
 80133ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80133b0:	4013      	ands	r3, r2
 80133b2:	634b      	str	r3, [r1, #52]	@ 0x34
    
  }
  
  return HAL_OK;  
 80133b4:	2300      	movs	r3, #0
}
 80133b6:	4618      	mov	r0, r3
 80133b8:	3720      	adds	r7, #32
 80133ba:	46bd      	mov	sp, r7
 80133bc:	bd80      	pop	{r7, pc}

080133be <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo: The number of Tx fifo
  * @param  size: Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80133be:	b480      	push	{r7}
 80133c0:	b085      	sub	sp, #20
 80133c2:	af00      	add	r7, sp, #0
 80133c4:	6078      	str	r0, [r7, #4]
 80133c6:	460b      	mov	r3, r1
 80133c8:	70fb      	strb	r3, [r7, #3]
 80133ca:	4613      	mov	r3, r2
 80133cc:	803b      	strh	r3, [r7, #0]
  uint8_t index = 0;
 80133ce:	2300      	movs	r3, #0
 80133d0:	73fb      	strb	r3, [r7, #15]
  uint32_t Tx_Offset = 0;
 80133d2:	2300      	movs	r3, #0
 80133d4:	60bb      	str	r3, [r7, #8]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top 
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */
  
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80133d6:	687b      	ldr	r3, [r7, #4]
 80133d8:	681b      	ldr	r3, [r3, #0]
 80133da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80133dc:	60bb      	str	r3, [r7, #8]
  
  if(fifo == 0)
 80133de:	78fb      	ldrb	r3, [r7, #3]
 80133e0:	2b00      	cmp	r3, #0
 80133e2:	d107      	bne.n	80133f4 <HAL_PCDEx_SetTxFiFo+0x36>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = (size << 16) | Tx_Offset;
 80133e4:	883b      	ldrh	r3, [r7, #0]
 80133e6:	0419      	lsls	r1, r3, #16
 80133e8:	687b      	ldr	r3, [r7, #4]
 80133ea:	681b      	ldr	r3, [r3, #0]
 80133ec:	68ba      	ldr	r2, [r7, #8]
 80133ee:	430a      	orrs	r2, r1
 80133f0:	629a      	str	r2, [r3, #40]	@ 0x28
 80133f2:	e028      	b.n	8013446 <HAL_PCDEx_SetTxFiFo+0x88>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80133f4:	687b      	ldr	r3, [r7, #4]
 80133f6:	681b      	ldr	r3, [r3, #0]
 80133f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80133fa:	0c1b      	lsrs	r3, r3, #16
 80133fc:	68ba      	ldr	r2, [r7, #8]
 80133fe:	4413      	add	r3, r2
 8013400:	60bb      	str	r3, [r7, #8]
    for (index = 0; index < (fifo - 1); index++)
 8013402:	2300      	movs	r3, #0
 8013404:	73fb      	strb	r3, [r7, #15]
 8013406:	e00d      	b.n	8013424 <HAL_PCDEx_SetTxFiFo+0x66>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[index] >> 16);
 8013408:	687b      	ldr	r3, [r7, #4]
 801340a:	681a      	ldr	r2, [r3, #0]
 801340c:	7bfb      	ldrb	r3, [r7, #15]
 801340e:	3340      	adds	r3, #64	@ 0x40
 8013410:	009b      	lsls	r3, r3, #2
 8013412:	4413      	add	r3, r2
 8013414:	685b      	ldr	r3, [r3, #4]
 8013416:	0c1b      	lsrs	r3, r3, #16
 8013418:	68ba      	ldr	r2, [r7, #8]
 801341a:	4413      	add	r3, r2
 801341c:	60bb      	str	r3, [r7, #8]
    for (index = 0; index < (fifo - 1); index++)
 801341e:	7bfb      	ldrb	r3, [r7, #15]
 8013420:	3301      	adds	r3, #1
 8013422:	73fb      	strb	r3, [r7, #15]
 8013424:	7bfa      	ldrb	r2, [r7, #15]
 8013426:	78fb      	ldrb	r3, [r7, #3]
 8013428:	3b01      	subs	r3, #1
 801342a:	429a      	cmp	r2, r3
 801342c:	dbec      	blt.n	8013408 <HAL_PCDEx_SetTxFiFo+0x4a>
    }
    
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1] = (size << 16) | Tx_Offset;
 801342e:	883b      	ldrh	r3, [r7, #0]
 8013430:	0418      	lsls	r0, r3, #16
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	6819      	ldr	r1, [r3, #0]
 8013436:	78fb      	ldrb	r3, [r7, #3]
 8013438:	3b01      	subs	r3, #1
 801343a:	68ba      	ldr	r2, [r7, #8]
 801343c:	4302      	orrs	r2, r0
 801343e:	3340      	adds	r3, #64	@ 0x40
 8013440:	009b      	lsls	r3, r3, #2
 8013442:	440b      	add	r3, r1
 8013444:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 8013446:	2300      	movs	r3, #0
}
 8013448:	4618      	mov	r0, r3
 801344a:	3714      	adds	r7, #20
 801344c:	46bd      	mov	sp, r7
 801344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013452:	4770      	bx	lr

08013454 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd: PCD handle
  * @param  size: Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8013454:	b480      	push	{r7}
 8013456:	b083      	sub	sp, #12
 8013458:	af00      	add	r7, sp, #0
 801345a:	6078      	str	r0, [r7, #4]
 801345c:	460b      	mov	r3, r1
 801345e:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	681b      	ldr	r3, [r3, #0]
 8013464:	887a      	ldrh	r2, [r7, #2]
 8013466:	625a      	str	r2, [r3, #36]	@ 0x24
  
  return HAL_OK;
 8013468:	2300      	movs	r3, #0
}
 801346a:	4618      	mov	r0, r3
 801346c:	370c      	adds	r7, #12
 801346e:	46bd      	mov	sp, r7
 8013470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013474:	4770      	bx	lr

08013476 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8013476:	b480      	push	{r7}
 8013478:	b085      	sub	sp, #20
 801347a:	af00      	add	r7, sp, #0
 801347c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 801347e:	687b      	ldr	r3, [r7, #4]
 8013480:	681b      	ldr	r3, [r3, #0]
 8013482:	60fb      	str	r3, [r7, #12]
  
  hpcd->lpm_active = ENABLE;
 8013484:	687b      	ldr	r3, [r7, #4]
 8013486:	2201      	movs	r2, #1
 8013488:	f8c3 23c0 	str.w	r2, [r3, #960]	@ 0x3c0
  hpcd->LPM_State = LPM_L0;
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	2200      	movs	r2, #0
 8013490:	f883 23b8 	strb.w	r2, [r3, #952]	@ 0x3b8
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8013494:	68fb      	ldr	r3, [r7, #12]
 8013496:	699b      	ldr	r3, [r3, #24]
 8013498:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 801349c:	68fb      	ldr	r3, [r7, #12]
 801349e:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80134a0:	68fb      	ldr	r3, [r7, #12]
 80134a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80134a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80134a8:	f043 0303 	orr.w	r3, r3, #3
 80134ac:	68fa      	ldr	r2, [r7, #12]
 80134ae:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;  
 80134b0:	2300      	movs	r3, #0
}
 80134b2:	4618      	mov	r0, r3
 80134b4:	3714      	adds	r7, #20
 80134b6:	46bd      	mov	sp, r7
 80134b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134bc:	4770      	bx	lr

080134be <HAL_PCDEx_ActivateBCD>:
  * @brief  Activate BatteryCharging feature.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateBCD(PCD_HandleTypeDef *hpcd)
{
 80134be:	b480      	push	{r7}
 80134c0:	b085      	sub	sp, #20
 80134c2:	af00      	add	r7, sp, #0
 80134c4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 80134c6:	687b      	ldr	r3, [r7, #4]
 80134c8:	681b      	ldr	r3, [r3, #0]
 80134ca:	60fb      	str	r3, [r7, #12]

  hpcd->battery_charging_active = ENABLE; 
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	2201      	movs	r2, #1
 80134d0:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBx->GCCFG |= (USB_OTG_GCCFG_BCDEN);
 80134d4:	68fb      	ldr	r3, [r7, #12]
 80134d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80134d8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80134dc:	68fb      	ldr	r3, [r7, #12]
 80134de:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return HAL_OK;  
 80134e0:	2300      	movs	r3, #0
}
 80134e2:	4618      	mov	r0, r3
 80134e4:	3714      	adds	r7, #20
 80134e6:	46bd      	mov	sp, r7
 80134e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134ec:	4770      	bx	lr

080134ee <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{ 
 80134ee:	b480      	push	{r7}
 80134f0:	b083      	sub	sp, #12
 80134f2:	af00      	add	r7, sp, #0
 80134f4:	6078      	str	r0, [r7, #4]
 80134f6:	460b      	mov	r3, r1
 80134f8:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */ 
}
 80134fa:	bf00      	nop
 80134fc:	370c      	adds	r7, #12
 80134fe:	46bd      	mov	sp, r7
 8013500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013504:	4770      	bx	lr
	...

08013508 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.                
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8013508:	b480      	push	{r7}
 801350a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);    
 801350c:	4b05      	ldr	r3, [pc, #20]	@ (8013524 <HAL_PWR_EnableBkUpAccess+0x1c>)
 801350e:	681b      	ldr	r3, [r3, #0]
 8013510:	4a04      	ldr	r2, [pc, #16]	@ (8013524 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8013512:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8013516:	6013      	str	r3, [r2, #0]
}
 8013518:	bf00      	nop
 801351a:	46bd      	mov	sp, r7
 801351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013520:	4770      	bx	lr
 8013522:	bf00      	nop
 8013524:	40007000 	.word	0x40007000

08013528 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8013528:	b480      	push	{r7}
 801352a:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 801352c:	4b04      	ldr	r3, [pc, #16]	@ (8013540 <HAL_PWREx_GetVoltageRange+0x18>)
 801352e:	681b      	ldr	r3, [r3, #0]
 8013530:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8013534:	4618      	mov	r0, r3
 8013536:	46bd      	mov	sp, r7
 8013538:	f85d 7b04 	ldr.w	r7, [sp], #4
 801353c:	4770      	bx	lr
 801353e:	bf00      	nop
 8013540:	40007000 	.word	0x40007000

08013544 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply. 
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.  
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8013544:	b480      	push	{r7}
 8013546:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8013548:	4b05      	ldr	r3, [pc, #20]	@ (8013560 <HAL_PWREx_EnableVddUSB+0x1c>)
 801354a:	685b      	ldr	r3, [r3, #4]
 801354c:	4a04      	ldr	r2, [pc, #16]	@ (8013560 <HAL_PWREx_EnableVddUSB+0x1c>)
 801354e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8013552:	6053      	str	r3, [r2, #4]
}
 8013554:	bf00      	nop
 8013556:	46bd      	mov	sp, r7
 8013558:	f85d 7b04 	ldr.w	r7, [sp], #4
 801355c:	4770      	bx	lr
 801355e:	bf00      	nop
 8013560:	40007000 	.word	0x40007000

08013564 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply. 
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present. 
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8013564:	b480      	push	{r7}
 8013566:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8013568:	4b05      	ldr	r3, [pc, #20]	@ (8013580 <HAL_PWREx_EnableVddIO2+0x1c>)
 801356a:	685b      	ldr	r3, [r3, #4]
 801356c:	4a04      	ldr	r2, [pc, #16]	@ (8013580 <HAL_PWREx_EnableVddIO2+0x1c>)
 801356e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8013572:	6053      	str	r3, [r2, #4]
}
 8013574:	bf00      	nop
 8013576:	46bd      	mov	sp, r7
 8013578:	f85d 7b04 	ldr.w	r7, [sp], #4
 801357c:	4770      	bx	lr
 801357e:	bf00      	nop
 8013580:	40007000 	.word	0x40007000

08013584 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8013584:	b580      	push	{r7, lr}
 8013586:	b08c      	sub	sp, #48	@ 0x30
 8013588:	af00      	add	r7, sp, #0
 801358a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 801358c:	2300      	movs	r3, #0
 801358e:	62bb      	str	r3, [r7, #40]	@ 0x28
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	681b      	ldr	r3, [r3, #0]
 8013594:	f003 0310 	and.w	r3, r3, #16
 8013598:	2b00      	cmp	r3, #0
 801359a:	f000 80db 	beq.w	8013754 <HAL_RCC_OscConfig+0x1d0>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 801359e:	4b9e      	ldr	r3, [pc, #632]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 80135a0:	689b      	ldr	r3, [r3, #8]
 80135a2:	f003 030c 	and.w	r3, r3, #12
 80135a6:	2b00      	cmp	r3, #0
 80135a8:	f040 8084 	bne.w	80136b4 <HAL_RCC_OscConfig+0x130>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80135ac:	4b9a      	ldr	r3, [pc, #616]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 80135ae:	681b      	ldr	r3, [r3, #0]
 80135b0:	f003 0302 	and.w	r3, r3, #2
 80135b4:	2b00      	cmp	r3, #0
 80135b6:	d005      	beq.n	80135c4 <HAL_RCC_OscConfig+0x40>
 80135b8:	687b      	ldr	r3, [r7, #4]
 80135ba:	699b      	ldr	r3, [r3, #24]
 80135bc:	2b00      	cmp	r3, #0
 80135be:	d101      	bne.n	80135c4 <HAL_RCC_OscConfig+0x40>
      {
        return HAL_ERROR;
 80135c0:	2301      	movs	r3, #1
 80135c2:	e364      	b.n	8013c8e <HAL_RCC_OscConfig+0x70a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80135c4:	687b      	ldr	r3, [r7, #4]
 80135c6:	6a1a      	ldr	r2, [r3, #32]
 80135c8:	4b93      	ldr	r3, [pc, #588]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 80135ca:	681b      	ldr	r3, [r3, #0]
 80135cc:	f003 0308 	and.w	r3, r3, #8
 80135d0:	2b00      	cmp	r3, #0
 80135d2:	d004      	beq.n	80135de <HAL_RCC_OscConfig+0x5a>
 80135d4:	4b90      	ldr	r3, [pc, #576]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 80135d6:	681b      	ldr	r3, [r3, #0]
 80135d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80135dc:	e005      	b.n	80135ea <HAL_RCC_OscConfig+0x66>
 80135de:	4b8e      	ldr	r3, [pc, #568]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 80135e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80135e4:	091b      	lsrs	r3, r3, #4
 80135e6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80135ea:	4293      	cmp	r3, r2
 80135ec:	d223      	bcs.n	8013636 <HAL_RCC_OscConfig+0xb2>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80135ee:	687b      	ldr	r3, [r7, #4]
 80135f0:	6a1b      	ldr	r3, [r3, #32]
 80135f2:	4618      	mov	r0, r3
 80135f4:	f000 fd7c 	bl	80140f0 <RCC_SetFlashLatencyFromMSIRange>
 80135f8:	4603      	mov	r3, r0
 80135fa:	2b00      	cmp	r3, #0
 80135fc:	d001      	beq.n	8013602 <HAL_RCC_OscConfig+0x7e>
          {
            return HAL_ERROR;
 80135fe:	2301      	movs	r3, #1
 8013600:	e345      	b.n	8013c8e <HAL_RCC_OscConfig+0x70a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8013602:	4b85      	ldr	r3, [pc, #532]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 8013604:	681b      	ldr	r3, [r3, #0]
 8013606:	4a84      	ldr	r2, [pc, #528]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 8013608:	f043 0308 	orr.w	r3, r3, #8
 801360c:	6013      	str	r3, [r2, #0]
 801360e:	4b82      	ldr	r3, [pc, #520]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 8013610:	681b      	ldr	r3, [r3, #0]
 8013612:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8013616:	687b      	ldr	r3, [r7, #4]
 8013618:	6a1b      	ldr	r3, [r3, #32]
 801361a:	497f      	ldr	r1, [pc, #508]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 801361c:	4313      	orrs	r3, r2
 801361e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8013620:	4b7d      	ldr	r3, [pc, #500]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 8013622:	685b      	ldr	r3, [r3, #4]
 8013624:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8013628:	687b      	ldr	r3, [r7, #4]
 801362a:	69db      	ldr	r3, [r3, #28]
 801362c:	021b      	lsls	r3, r3, #8
 801362e:	497a      	ldr	r1, [pc, #488]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 8013630:	4313      	orrs	r3, r2
 8013632:	604b      	str	r3, [r1, #4]
 8013634:	e022      	b.n	801367c <HAL_RCC_OscConfig+0xf8>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8013636:	4b78      	ldr	r3, [pc, #480]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 8013638:	681b      	ldr	r3, [r3, #0]
 801363a:	4a77      	ldr	r2, [pc, #476]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 801363c:	f043 0308 	orr.w	r3, r3, #8
 8013640:	6013      	str	r3, [r2, #0]
 8013642:	4b75      	ldr	r3, [pc, #468]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 8013644:	681b      	ldr	r3, [r3, #0]
 8013646:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 801364a:	687b      	ldr	r3, [r7, #4]
 801364c:	6a1b      	ldr	r3, [r3, #32]
 801364e:	4972      	ldr	r1, [pc, #456]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 8013650:	4313      	orrs	r3, r2
 8013652:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8013654:	4b70      	ldr	r3, [pc, #448]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 8013656:	685b      	ldr	r3, [r3, #4]
 8013658:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 801365c:	687b      	ldr	r3, [r7, #4]
 801365e:	69db      	ldr	r3, [r3, #28]
 8013660:	021b      	lsls	r3, r3, #8
 8013662:	496d      	ldr	r1, [pc, #436]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 8013664:	4313      	orrs	r3, r2
 8013666:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8013668:	687b      	ldr	r3, [r7, #4]
 801366a:	6a1b      	ldr	r3, [r3, #32]
 801366c:	4618      	mov	r0, r3
 801366e:	f000 fd3f 	bl	80140f0 <RCC_SetFlashLatencyFromMSIRange>
 8013672:	4603      	mov	r3, r0
 8013674:	2b00      	cmp	r3, #0
 8013676:	d001      	beq.n	801367c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_ERROR;
 8013678:	2301      	movs	r3, #1
 801367a:	e308      	b.n	8013c8e <HAL_RCC_OscConfig+0x70a>
          }          
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 801367c:	f000 fc30 	bl	8013ee0 <HAL_RCC_GetSysClockFreq>
 8013680:	4601      	mov	r1, r0
 8013682:	4b65      	ldr	r3, [pc, #404]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 8013684:	689b      	ldr	r3, [r3, #8]
 8013686:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 801368a:	23f0      	movs	r3, #240	@ 0xf0
 801368c:	613b      	str	r3, [r7, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801368e:	693b      	ldr	r3, [r7, #16]
 8013690:	fa93 f3a3 	rbit	r3, r3
 8013694:	617b      	str	r3, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8013696:	697b      	ldr	r3, [r7, #20]
 8013698:	fab3 f383 	clz	r3, r3
 801369c:	fa22 f303 	lsr.w	r3, r2, r3
 80136a0:	4a5e      	ldr	r2, [pc, #376]	@ (801381c <HAL_RCC_OscConfig+0x298>)
 80136a2:	5cd3      	ldrb	r3, [r2, r3]
 80136a4:	fa21 f303 	lsr.w	r3, r1, r3
 80136a8:	4a5d      	ldr	r2, [pc, #372]	@ (8013820 <HAL_RCC_OscConfig+0x29c>)
 80136aa:	6013      	str	r3, [r2, #0]
        
        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 80136ac:	200f      	movs	r0, #15
 80136ae:	f7fd fd3f 	bl	8011130 <HAL_InitTick>
 80136b2:	e04f      	b.n	8013754 <HAL_RCC_OscConfig+0x1d0>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80136b4:	687b      	ldr	r3, [r7, #4]
 80136b6:	699b      	ldr	r3, [r3, #24]
 80136b8:	2b00      	cmp	r3, #0
 80136ba:	d032      	beq.n	8013722 <HAL_RCC_OscConfig+0x19e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80136bc:	4b56      	ldr	r3, [pc, #344]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 80136be:	681b      	ldr	r3, [r3, #0]
 80136c0:	4a55      	ldr	r2, [pc, #340]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 80136c2:	f043 0301 	orr.w	r3, r3, #1
 80136c6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80136c8:	f7fd fd5c 	bl	8011184 <HAL_GetTick>
 80136cc:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 80136ce:	e008      	b.n	80136e2 <HAL_RCC_OscConfig+0x15e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80136d0:	f7fd fd58 	bl	8011184 <HAL_GetTick>
 80136d4:	4602      	mov	r2, r0
 80136d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80136d8:	1ad3      	subs	r3, r2, r3
 80136da:	2b02      	cmp	r3, #2
 80136dc:	d901      	bls.n	80136e2 <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 80136de:	2303      	movs	r3, #3
 80136e0:	e2d5      	b.n	8013c8e <HAL_RCC_OscConfig+0x70a>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 80136e2:	4b4d      	ldr	r3, [pc, #308]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 80136e4:	681b      	ldr	r3, [r3, #0]
 80136e6:	f003 0302 	and.w	r3, r3, #2
 80136ea:	2b00      	cmp	r3, #0
 80136ec:	d0f0      	beq.n	80136d0 <HAL_RCC_OscConfig+0x14c>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80136ee:	4b4a      	ldr	r3, [pc, #296]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 80136f0:	681b      	ldr	r3, [r3, #0]
 80136f2:	4a49      	ldr	r2, [pc, #292]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 80136f4:	f043 0308 	orr.w	r3, r3, #8
 80136f8:	6013      	str	r3, [r2, #0]
 80136fa:	4b47      	ldr	r3, [pc, #284]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 80136fc:	681b      	ldr	r3, [r3, #0]
 80136fe:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8013702:	687b      	ldr	r3, [r7, #4]
 8013704:	6a1b      	ldr	r3, [r3, #32]
 8013706:	4944      	ldr	r1, [pc, #272]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 8013708:	4313      	orrs	r3, r2
 801370a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 801370c:	4b42      	ldr	r3, [pc, #264]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 801370e:	685b      	ldr	r3, [r3, #4]
 8013710:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8013714:	687b      	ldr	r3, [r7, #4]
 8013716:	69db      	ldr	r3, [r3, #28]
 8013718:	021b      	lsls	r3, r3, #8
 801371a:	493f      	ldr	r1, [pc, #252]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 801371c:	4313      	orrs	r3, r2
 801371e:	604b      	str	r3, [r1, #4]
 8013720:	e018      	b.n	8013754 <HAL_RCC_OscConfig+0x1d0>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8013722:	4b3d      	ldr	r3, [pc, #244]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 8013724:	681b      	ldr	r3, [r3, #0]
 8013726:	4a3c      	ldr	r2, [pc, #240]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 8013728:	f023 0301 	bic.w	r3, r3, #1
 801372c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 801372e:	f7fd fd29 	bl	8011184 <HAL_GetTick>
 8013732:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8013734:	e008      	b.n	8013748 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8013736:	f7fd fd25 	bl	8011184 <HAL_GetTick>
 801373a:	4602      	mov	r2, r0
 801373c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801373e:	1ad3      	subs	r3, r2, r3
 8013740:	2b02      	cmp	r3, #2
 8013742:	d901      	bls.n	8013748 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8013744:	2303      	movs	r3, #3
 8013746:	e2a2      	b.n	8013c8e <HAL_RCC_OscConfig+0x70a>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8013748:	4b33      	ldr	r3, [pc, #204]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 801374a:	681b      	ldr	r3, [r3, #0]
 801374c:	f003 0302 	and.w	r3, r3, #2
 8013750:	2b00      	cmp	r3, #0
 8013752:	d1f0      	bne.n	8013736 <HAL_RCC_OscConfig+0x1b2>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8013754:	687b      	ldr	r3, [r7, #4]
 8013756:	681b      	ldr	r3, [r3, #0]
 8013758:	f003 0301 	and.w	r3, r3, #1
 801375c:	2b00      	cmp	r3, #0
 801375e:	d07f      	beq.n	8013860 <HAL_RCC_OscConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || 
 8013760:	4b2d      	ldr	r3, [pc, #180]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 8013762:	689b      	ldr	r3, [r3, #8]
 8013764:	f003 030c 	and.w	r3, r3, #12
 8013768:	2b08      	cmp	r3, #8
 801376a:	d00b      	beq.n	8013784 <HAL_RCC_OscConfig+0x200>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 801376c:	4b2a      	ldr	r3, [pc, #168]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 801376e:	689b      	ldr	r3, [r3, #8]
 8013770:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || 
 8013774:	2b0c      	cmp	r3, #12
 8013776:	d111      	bne.n	801379c <HAL_RCC_OscConfig+0x218>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8013778:	4b27      	ldr	r3, [pc, #156]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 801377a:	68db      	ldr	r3, [r3, #12]
 801377c:	f003 0303 	and.w	r3, r3, #3
 8013780:	2b03      	cmp	r3, #3
 8013782:	d10b      	bne.n	801379c <HAL_RCC_OscConfig+0x218>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8013784:	4b24      	ldr	r3, [pc, #144]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 8013786:	681b      	ldr	r3, [r3, #0]
 8013788:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801378c:	2b00      	cmp	r3, #0
 801378e:	d066      	beq.n	801385e <HAL_RCC_OscConfig+0x2da>
 8013790:	687b      	ldr	r3, [r7, #4]
 8013792:	685b      	ldr	r3, [r3, #4]
 8013794:	2b00      	cmp	r3, #0
 8013796:	d162      	bne.n	801385e <HAL_RCC_OscConfig+0x2da>
      {
        return HAL_ERROR;
 8013798:	2301      	movs	r3, #1
 801379a:	e278      	b.n	8013c8e <HAL_RCC_OscConfig+0x70a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 801379c:	687b      	ldr	r3, [r7, #4]
 801379e:	685b      	ldr	r3, [r3, #4]
 80137a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80137a4:	d106      	bne.n	80137b4 <HAL_RCC_OscConfig+0x230>
 80137a6:	4b1c      	ldr	r3, [pc, #112]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 80137a8:	681b      	ldr	r3, [r3, #0]
 80137aa:	4a1b      	ldr	r2, [pc, #108]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 80137ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80137b0:	6013      	str	r3, [r2, #0]
 80137b2:	e01d      	b.n	80137f0 <HAL_RCC_OscConfig+0x26c>
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	685b      	ldr	r3, [r3, #4]
 80137b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80137bc:	d10c      	bne.n	80137d8 <HAL_RCC_OscConfig+0x254>
 80137be:	4b16      	ldr	r3, [pc, #88]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 80137c0:	681b      	ldr	r3, [r3, #0]
 80137c2:	4a15      	ldr	r2, [pc, #84]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 80137c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80137c8:	6013      	str	r3, [r2, #0]
 80137ca:	4b13      	ldr	r3, [pc, #76]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 80137cc:	681b      	ldr	r3, [r3, #0]
 80137ce:	4a12      	ldr	r2, [pc, #72]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 80137d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80137d4:	6013      	str	r3, [r2, #0]
 80137d6:	e00b      	b.n	80137f0 <HAL_RCC_OscConfig+0x26c>
 80137d8:	4b0f      	ldr	r3, [pc, #60]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 80137da:	681b      	ldr	r3, [r3, #0]
 80137dc:	4a0e      	ldr	r2, [pc, #56]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 80137de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80137e2:	6013      	str	r3, [r2, #0]
 80137e4:	4b0c      	ldr	r3, [pc, #48]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 80137e6:	681b      	ldr	r3, [r3, #0]
 80137e8:	4a0b      	ldr	r2, [pc, #44]	@ (8013818 <HAL_RCC_OscConfig+0x294>)
 80137ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80137ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80137f0:	687b      	ldr	r3, [r7, #4]
 80137f2:	685b      	ldr	r3, [r3, #4]
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d01c      	beq.n	8013832 <HAL_RCC_OscConfig+0x2ae>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80137f8:	f7fd fcc4 	bl	8011184 <HAL_GetTick>
 80137fc:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 80137fe:	e011      	b.n	8013824 <HAL_RCC_OscConfig+0x2a0>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8013800:	f7fd fcc0 	bl	8011184 <HAL_GetTick>
 8013804:	4602      	mov	r2, r0
 8013806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013808:	1ad3      	subs	r3, r2, r3
 801380a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801380e:	4293      	cmp	r3, r2
 8013810:	d908      	bls.n	8013824 <HAL_RCC_OscConfig+0x2a0>
          {
            return HAL_TIMEOUT;
 8013812:	2303      	movs	r3, #3
 8013814:	e23b      	b.n	8013c8e <HAL_RCC_OscConfig+0x70a>
 8013816:	bf00      	nop
 8013818:	40021000 	.word	0x40021000
 801381c:	0801bd9c 	.word	0x0801bd9c
 8013820:	200003f0 	.word	0x200003f0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8013824:	4ba3      	ldr	r3, [pc, #652]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 8013826:	681b      	ldr	r3, [r3, #0]
 8013828:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801382c:	2b00      	cmp	r3, #0
 801382e:	d0e7      	beq.n	8013800 <HAL_RCC_OscConfig+0x27c>
 8013830:	e016      	b.n	8013860 <HAL_RCC_OscConfig+0x2dc>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013832:	f7fd fca7 	bl	8011184 <HAL_GetTick>
 8013836:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8013838:	e00a      	b.n	8013850 <HAL_RCC_OscConfig+0x2cc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801383a:	f7fd fca3 	bl	8011184 <HAL_GetTick>
 801383e:	4602      	mov	r2, r0
 8013840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013842:	1ad3      	subs	r3, r2, r3
 8013844:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013848:	4293      	cmp	r3, r2
 801384a:	d901      	bls.n	8013850 <HAL_RCC_OscConfig+0x2cc>
          {
            return HAL_TIMEOUT;
 801384c:	2303      	movs	r3, #3
 801384e:	e21e      	b.n	8013c8e <HAL_RCC_OscConfig+0x70a>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8013850:	4b98      	ldr	r3, [pc, #608]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 8013852:	681b      	ldr	r3, [r3, #0]
 8013854:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8013858:	2b00      	cmp	r3, #0
 801385a:	d1ee      	bne.n	801383a <HAL_RCC_OscConfig+0x2b6>
 801385c:	e000      	b.n	8013860 <HAL_RCC_OscConfig+0x2dc>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801385e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8013860:	687b      	ldr	r3, [r7, #4]
 8013862:	681b      	ldr	r3, [r3, #0]
 8013864:	f003 0302 	and.w	r3, r3, #2
 8013868:	2b00      	cmp	r3, #0
 801386a:	d07f      	beq.n	801396c <HAL_RCC_OscConfig+0x3e8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 801386c:	4b91      	ldr	r3, [pc, #580]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 801386e:	689b      	ldr	r3, [r3, #8]
 8013870:	f003 030c 	and.w	r3, r3, #12
 8013874:	2b04      	cmp	r3, #4
 8013876:	d00b      	beq.n	8013890 <HAL_RCC_OscConfig+0x30c>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8013878:	4b8e      	ldr	r3, [pc, #568]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 801387a:	689b      	ldr	r3, [r3, #8]
 801387c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8013880:	2b0c      	cmp	r3, #12
 8013882:	d127      	bne.n	80138d4 <HAL_RCC_OscConfig+0x350>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8013884:	4b8b      	ldr	r3, [pc, #556]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 8013886:	68db      	ldr	r3, [r3, #12]
 8013888:	f003 0303 	and.w	r3, r3, #3
 801388c:	2b02      	cmp	r3, #2
 801388e:	d121      	bne.n	80138d4 <HAL_RCC_OscConfig+0x350>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8013890:	4b88      	ldr	r3, [pc, #544]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 8013892:	681b      	ldr	r3, [r3, #0]
 8013894:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8013898:	2b00      	cmp	r3, #0
 801389a:	d005      	beq.n	80138a8 <HAL_RCC_OscConfig+0x324>
 801389c:	687b      	ldr	r3, [r7, #4]
 801389e:	68db      	ldr	r3, [r3, #12]
 80138a0:	2b00      	cmp	r3, #0
 80138a2:	d101      	bne.n	80138a8 <HAL_RCC_OscConfig+0x324>
      {
        return HAL_ERROR;
 80138a4:	2301      	movs	r3, #1
 80138a6:	e1f2      	b.n	8013c8e <HAL_RCC_OscConfig+0x70a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80138a8:	4b82      	ldr	r3, [pc, #520]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 80138aa:	685b      	ldr	r3, [r3, #4]
 80138ac:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	6919      	ldr	r1, [r3, #16]
 80138b4:	f04f 53f8 	mov.w	r3, #520093696	@ 0x1f000000
 80138b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80138ba:	69bb      	ldr	r3, [r7, #24]
 80138bc:	fa93 f3a3 	rbit	r3, r3
 80138c0:	61fb      	str	r3, [r7, #28]
  return(result);
 80138c2:	69fb      	ldr	r3, [r7, #28]
 80138c4:	fab3 f383 	clz	r3, r3
 80138c8:	fa01 f303 	lsl.w	r3, r1, r3
 80138cc:	4979      	ldr	r1, [pc, #484]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 80138ce:	4313      	orrs	r3, r2
 80138d0:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80138d2:	e04b      	b.n	801396c <HAL_RCC_OscConfig+0x3e8>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80138d4:	687b      	ldr	r3, [r7, #4]
 80138d6:	68db      	ldr	r3, [r3, #12]
 80138d8:	2b00      	cmp	r3, #0
 80138da:	d02e      	beq.n	801393a <HAL_RCC_OscConfig+0x3b6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80138dc:	4b75      	ldr	r3, [pc, #468]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 80138de:	681b      	ldr	r3, [r3, #0]
 80138e0:	4a74      	ldr	r2, [pc, #464]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 80138e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80138e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80138e8:	f7fd fc4c 	bl	8011184 <HAL_GetTick>
 80138ec:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80138ee:	e008      	b.n	8013902 <HAL_RCC_OscConfig+0x37e>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80138f0:	f7fd fc48 	bl	8011184 <HAL_GetTick>
 80138f4:	4602      	mov	r2, r0
 80138f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138f8:	1ad3      	subs	r3, r2, r3
 80138fa:	2b02      	cmp	r3, #2
 80138fc:	d901      	bls.n	8013902 <HAL_RCC_OscConfig+0x37e>
          {
            return HAL_TIMEOUT;
 80138fe:	2303      	movs	r3, #3
 8013900:	e1c5      	b.n	8013c8e <HAL_RCC_OscConfig+0x70a>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8013902:	4b6c      	ldr	r3, [pc, #432]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 8013904:	681b      	ldr	r3, [r3, #0]
 8013906:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801390a:	2b00      	cmp	r3, #0
 801390c:	d0f0      	beq.n	80138f0 <HAL_RCC_OscConfig+0x36c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801390e:	4b69      	ldr	r3, [pc, #420]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 8013910:	685b      	ldr	r3, [r3, #4]
 8013912:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	6919      	ldr	r1, [r3, #16]
 801391a:	f04f 53f8 	mov.w	r3, #520093696	@ 0x1f000000
 801391e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013920:	6a3b      	ldr	r3, [r7, #32]
 8013922:	fa93 f3a3 	rbit	r3, r3
 8013926:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8013928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801392a:	fab3 f383 	clz	r3, r3
 801392e:	fa01 f303 	lsl.w	r3, r1, r3
 8013932:	4960      	ldr	r1, [pc, #384]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 8013934:	4313      	orrs	r3, r2
 8013936:	604b      	str	r3, [r1, #4]
 8013938:	e018      	b.n	801396c <HAL_RCC_OscConfig+0x3e8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 801393a:	4b5e      	ldr	r3, [pc, #376]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 801393c:	681b      	ldr	r3, [r3, #0]
 801393e:	4a5d      	ldr	r2, [pc, #372]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 8013940:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013944:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013946:	f7fd fc1d 	bl	8011184 <HAL_GetTick>
 801394a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 801394c:	e008      	b.n	8013960 <HAL_RCC_OscConfig+0x3dc>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801394e:	f7fd fc19 	bl	8011184 <HAL_GetTick>
 8013952:	4602      	mov	r2, r0
 8013954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013956:	1ad3      	subs	r3, r2, r3
 8013958:	2b02      	cmp	r3, #2
 801395a:	d901      	bls.n	8013960 <HAL_RCC_OscConfig+0x3dc>
          {
            return HAL_TIMEOUT;
 801395c:	2303      	movs	r3, #3
 801395e:	e196      	b.n	8013c8e <HAL_RCC_OscConfig+0x70a>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8013960:	4b54      	ldr	r3, [pc, #336]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 8013962:	681b      	ldr	r3, [r3, #0]
 8013964:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8013968:	2b00      	cmp	r3, #0
 801396a:	d1f0      	bne.n	801394e <HAL_RCC_OscConfig+0x3ca>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801396c:	687b      	ldr	r3, [r7, #4]
 801396e:	681b      	ldr	r3, [r3, #0]
 8013970:	f003 0308 	and.w	r3, r3, #8
 8013974:	2b00      	cmp	r3, #0
 8013976:	d03c      	beq.n	80139f2 <HAL_RCC_OscConfig+0x46e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8013978:	687b      	ldr	r3, [r7, #4]
 801397a:	695b      	ldr	r3, [r3, #20]
 801397c:	2b00      	cmp	r3, #0
 801397e:	d01c      	beq.n	80139ba <HAL_RCC_OscConfig+0x436>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8013980:	4b4c      	ldr	r3, [pc, #304]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 8013982:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8013986:	4a4b      	ldr	r2, [pc, #300]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 8013988:	f043 0301 	orr.w	r3, r3, #1
 801398c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8013990:	f7fd fbf8 	bl	8011184 <HAL_GetTick>
 8013994:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8013996:	e008      	b.n	80139aa <HAL_RCC_OscConfig+0x426>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8013998:	f7fd fbf4 	bl	8011184 <HAL_GetTick>
 801399c:	4602      	mov	r2, r0
 801399e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80139a0:	1ad3      	subs	r3, r2, r3
 80139a2:	2b02      	cmp	r3, #2
 80139a4:	d901      	bls.n	80139aa <HAL_RCC_OscConfig+0x426>
        {
          return HAL_TIMEOUT;
 80139a6:	2303      	movs	r3, #3
 80139a8:	e171      	b.n	8013c8e <HAL_RCC_OscConfig+0x70a>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 80139aa:	4b42      	ldr	r3, [pc, #264]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 80139ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80139b0:	f003 0302 	and.w	r3, r3, #2
 80139b4:	2b00      	cmp	r3, #0
 80139b6:	d0ef      	beq.n	8013998 <HAL_RCC_OscConfig+0x414>
 80139b8:	e01b      	b.n	80139f2 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80139ba:	4b3e      	ldr	r3, [pc, #248]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 80139bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80139c0:	4a3c      	ldr	r2, [pc, #240]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 80139c2:	f023 0301 	bic.w	r3, r3, #1
 80139c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80139ca:	f7fd fbdb 	bl	8011184 <HAL_GetTick>
 80139ce:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 80139d0:	e008      	b.n	80139e4 <HAL_RCC_OscConfig+0x460>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80139d2:	f7fd fbd7 	bl	8011184 <HAL_GetTick>
 80139d6:	4602      	mov	r2, r0
 80139d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80139da:	1ad3      	subs	r3, r2, r3
 80139dc:	2b02      	cmp	r3, #2
 80139de:	d901      	bls.n	80139e4 <HAL_RCC_OscConfig+0x460>
        {
          return HAL_TIMEOUT;
 80139e0:	2303      	movs	r3, #3
 80139e2:	e154      	b.n	8013c8e <HAL_RCC_OscConfig+0x70a>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 80139e4:	4b33      	ldr	r3, [pc, #204]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 80139e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80139ea:	f003 0302 	and.w	r3, r3, #2
 80139ee:	2b00      	cmp	r3, #0
 80139f0:	d1ef      	bne.n	80139d2 <HAL_RCC_OscConfig+0x44e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80139f2:	687b      	ldr	r3, [r7, #4]
 80139f4:	681b      	ldr	r3, [r3, #0]
 80139f6:	f003 0304 	and.w	r3, r3, #4
 80139fa:	2b00      	cmp	r3, #0
 80139fc:	f000 80a9 	beq.w	8013b52 <HAL_RCC_OscConfig+0x5ce>
  {
    FlagStatus       pwrclkchanged = RESET;
 8013a00:	2300      	movs	r3, #0
 8013a02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8013a06:	4b2b      	ldr	r3, [pc, #172]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 8013a08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013a0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8013a0e:	2b00      	cmp	r3, #0
 8013a10:	d10e      	bne.n	8013a30 <HAL_RCC_OscConfig+0x4ac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8013a12:	4b28      	ldr	r3, [pc, #160]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 8013a14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013a16:	4a27      	ldr	r2, [pc, #156]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 8013a18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8013a1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8013a1e:	4b25      	ldr	r3, [pc, #148]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 8013a20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013a22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8013a26:	60fb      	str	r3, [r7, #12]
 8013a28:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8013a2a:	2301      	movs	r3, #1
 8013a2c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8013a30:	4b21      	ldr	r3, [pc, #132]	@ (8013ab8 <HAL_RCC_OscConfig+0x534>)
 8013a32:	681b      	ldr	r3, [r3, #0]
 8013a34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013a38:	2b00      	cmp	r3, #0
 8013a3a:	d118      	bne.n	8013a6e <HAL_RCC_OscConfig+0x4ea>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8013a3c:	4b1e      	ldr	r3, [pc, #120]	@ (8013ab8 <HAL_RCC_OscConfig+0x534>)
 8013a3e:	681b      	ldr	r3, [r3, #0]
 8013a40:	4a1d      	ldr	r2, [pc, #116]	@ (8013ab8 <HAL_RCC_OscConfig+0x534>)
 8013a42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8013a46:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8013a48:	f7fd fb9c 	bl	8011184 <HAL_GetTick>
 8013a4c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8013a4e:	e008      	b.n	8013a62 <HAL_RCC_OscConfig+0x4de>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8013a50:	f7fd fb98 	bl	8011184 <HAL_GetTick>
 8013a54:	4602      	mov	r2, r0
 8013a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013a58:	1ad3      	subs	r3, r2, r3
 8013a5a:	2b02      	cmp	r3, #2
 8013a5c:	d901      	bls.n	8013a62 <HAL_RCC_OscConfig+0x4de>
        {
          return HAL_TIMEOUT;
 8013a5e:	2303      	movs	r3, #3
 8013a60:	e115      	b.n	8013c8e <HAL_RCC_OscConfig+0x70a>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8013a62:	4b15      	ldr	r3, [pc, #84]	@ (8013ab8 <HAL_RCC_OscConfig+0x534>)
 8013a64:	681b      	ldr	r3, [r3, #0]
 8013a66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013a6a:	2b00      	cmp	r3, #0
 8013a6c:	d0f0      	beq.n	8013a50 <HAL_RCC_OscConfig+0x4cc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8013a6e:	687b      	ldr	r3, [r7, #4]
 8013a70:	689b      	ldr	r3, [r3, #8]
 8013a72:	2b01      	cmp	r3, #1
 8013a74:	d108      	bne.n	8013a88 <HAL_RCC_OscConfig+0x504>
 8013a76:	4b0f      	ldr	r3, [pc, #60]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 8013a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013a7c:	4a0d      	ldr	r2, [pc, #52]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 8013a7e:	f043 0301 	orr.w	r3, r3, #1
 8013a82:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8013a86:	e029      	b.n	8013adc <HAL_RCC_OscConfig+0x558>
 8013a88:	687b      	ldr	r3, [r7, #4]
 8013a8a:	689b      	ldr	r3, [r3, #8]
 8013a8c:	2b05      	cmp	r3, #5
 8013a8e:	d115      	bne.n	8013abc <HAL_RCC_OscConfig+0x538>
 8013a90:	4b08      	ldr	r3, [pc, #32]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 8013a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013a96:	4a07      	ldr	r2, [pc, #28]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 8013a98:	f043 0304 	orr.w	r3, r3, #4
 8013a9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8013aa0:	4b04      	ldr	r3, [pc, #16]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 8013aa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013aa6:	4a03      	ldr	r2, [pc, #12]	@ (8013ab4 <HAL_RCC_OscConfig+0x530>)
 8013aa8:	f043 0301 	orr.w	r3, r3, #1
 8013aac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8013ab0:	e014      	b.n	8013adc <HAL_RCC_OscConfig+0x558>
 8013ab2:	bf00      	nop
 8013ab4:	40021000 	.word	0x40021000
 8013ab8:	40007000 	.word	0x40007000
 8013abc:	4b76      	ldr	r3, [pc, #472]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013ac2:	4a75      	ldr	r2, [pc, #468]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013ac4:	f023 0301 	bic.w	r3, r3, #1
 8013ac8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8013acc:	4b72      	ldr	r3, [pc, #456]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013ad2:	4a71      	ldr	r2, [pc, #452]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013ad4:	f023 0304 	bic.w	r3, r3, #4
 8013ad8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8013adc:	687b      	ldr	r3, [r7, #4]
 8013ade:	689b      	ldr	r3, [r3, #8]
 8013ae0:	2b00      	cmp	r3, #0
 8013ae2:	d016      	beq.n	8013b12 <HAL_RCC_OscConfig+0x58e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8013ae4:	f7fd fb4e 	bl	8011184 <HAL_GetTick>
 8013ae8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8013aea:	e00a      	b.n	8013b02 <HAL_RCC_OscConfig+0x57e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8013aec:	f7fd fb4a 	bl	8011184 <HAL_GetTick>
 8013af0:	4602      	mov	r2, r0
 8013af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013af4:	1ad3      	subs	r3, r2, r3
 8013af6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013afa:	4293      	cmp	r3, r2
 8013afc:	d901      	bls.n	8013b02 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8013afe:	2303      	movs	r3, #3
 8013b00:	e0c5      	b.n	8013c8e <HAL_RCC_OscConfig+0x70a>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8013b02:	4b65      	ldr	r3, [pc, #404]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013b04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013b08:	f003 0302 	and.w	r3, r3, #2
 8013b0c:	2b00      	cmp	r3, #0
 8013b0e:	d0ed      	beq.n	8013aec <HAL_RCC_OscConfig+0x568>
 8013b10:	e015      	b.n	8013b3e <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8013b12:	f7fd fb37 	bl	8011184 <HAL_GetTick>
 8013b16:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8013b18:	e00a      	b.n	8013b30 <HAL_RCC_OscConfig+0x5ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8013b1a:	f7fd fb33 	bl	8011184 <HAL_GetTick>
 8013b1e:	4602      	mov	r2, r0
 8013b20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b22:	1ad3      	subs	r3, r2, r3
 8013b24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013b28:	4293      	cmp	r3, r2
 8013b2a:	d901      	bls.n	8013b30 <HAL_RCC_OscConfig+0x5ac>
        {
          return HAL_TIMEOUT;
 8013b2c:	2303      	movs	r3, #3
 8013b2e:	e0ae      	b.n	8013c8e <HAL_RCC_OscConfig+0x70a>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8013b30:	4b59      	ldr	r3, [pc, #356]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013b36:	f003 0302 	and.w	r3, r3, #2
 8013b3a:	2b00      	cmp	r3, #0
 8013b3c:	d1ed      	bne.n	8013b1a <HAL_RCC_OscConfig+0x596>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8013b3e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013b42:	2b01      	cmp	r3, #1
 8013b44:	d105      	bne.n	8013b52 <HAL_RCC_OscConfig+0x5ce>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8013b46:	4b54      	ldr	r3, [pc, #336]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013b4a:	4a53      	ldr	r2, [pc, #332]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013b4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8013b50:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8013b52:	687b      	ldr	r3, [r7, #4]
 8013b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013b56:	2b00      	cmp	r3, #0
 8013b58:	f000 8098 	beq.w	8013c8c <HAL_RCC_OscConfig+0x708>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8013b5c:	4b4e      	ldr	r3, [pc, #312]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013b5e:	689b      	ldr	r3, [r3, #8]
 8013b60:	f003 030c 	and.w	r3, r3, #12
 8013b64:	2b0c      	cmp	r3, #12
 8013b66:	f000 808f 	beq.w	8013c88 <HAL_RCC_OscConfig+0x704>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8013b6a:	687b      	ldr	r3, [r7, #4]
 8013b6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013b6e:	2b02      	cmp	r3, #2
 8013b70:	d156      	bne.n	8013c20 <HAL_RCC_OscConfig+0x69c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8013b72:	4b49      	ldr	r3, [pc, #292]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013b74:	681b      	ldr	r3, [r3, #0]
 8013b76:	4a48      	ldr	r2, [pc, #288]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013b78:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8013b7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013b7e:	f7fd fb01 	bl	8011184 <HAL_GetTick>
 8013b82:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8013b84:	e008      	b.n	8013b98 <HAL_RCC_OscConfig+0x614>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8013b86:	f7fd fafd 	bl	8011184 <HAL_GetTick>
 8013b8a:	4602      	mov	r2, r0
 8013b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b8e:	1ad3      	subs	r3, r2, r3
 8013b90:	2b02      	cmp	r3, #2
 8013b92:	d901      	bls.n	8013b98 <HAL_RCC_OscConfig+0x614>
          {
            return HAL_TIMEOUT;
 8013b94:	2303      	movs	r3, #3
 8013b96:	e07a      	b.n	8013c8e <HAL_RCC_OscConfig+0x70a>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8013b98:	4b3f      	ldr	r3, [pc, #252]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013b9a:	681b      	ldr	r3, [r3, #0]
 8013b9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8013ba0:	2b00      	cmp	r3, #0
 8013ba2:	d1f0      	bne.n	8013b86 <HAL_RCC_OscConfig+0x602>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8013ba4:	687b      	ldr	r3, [r7, #4]
 8013ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013ba8:	3b01      	subs	r3, #1
 8013baa:	011a      	lsls	r2, r3, #4
 8013bac:	687b      	ldr	r3, [r7, #4]
 8013bae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013bb0:	021b      	lsls	r3, r3, #8
 8013bb2:	431a      	orrs	r2, r3
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013bb8:	091b      	lsrs	r3, r3, #4
 8013bba:	045b      	lsls	r3, r3, #17
 8013bbc:	431a      	orrs	r2, r3
 8013bbe:	687b      	ldr	r3, [r7, #4]
 8013bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013bc2:	431a      	orrs	r2, r3
 8013bc4:	687b      	ldr	r3, [r7, #4]
 8013bc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013bc8:	085b      	lsrs	r3, r3, #1
 8013bca:	3b01      	subs	r3, #1
 8013bcc:	055b      	lsls	r3, r3, #21
 8013bce:	431a      	orrs	r2, r3
 8013bd0:	687b      	ldr	r3, [r7, #4]
 8013bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013bd4:	085b      	lsrs	r3, r3, #1
 8013bd6:	3b01      	subs	r3, #1
 8013bd8:	065b      	lsls	r3, r3, #25
 8013bda:	492f      	ldr	r1, [pc, #188]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013bdc:	4313      	orrs	r3, r2
 8013bde:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8013be0:	4b2d      	ldr	r3, [pc, #180]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013be2:	681b      	ldr	r3, [r3, #0]
 8013be4:	4a2c      	ldr	r2, [pc, #176]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013be6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8013bea:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8013bec:	4b2a      	ldr	r3, [pc, #168]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013bee:	68db      	ldr	r3, [r3, #12]
 8013bf0:	4a29      	ldr	r2, [pc, #164]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013bf2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8013bf6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013bf8:	f7fd fac4 	bl	8011184 <HAL_GetTick>
 8013bfc:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8013bfe:	e008      	b.n	8013c12 <HAL_RCC_OscConfig+0x68e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8013c00:	f7fd fac0 	bl	8011184 <HAL_GetTick>
 8013c04:	4602      	mov	r2, r0
 8013c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013c08:	1ad3      	subs	r3, r2, r3
 8013c0a:	2b02      	cmp	r3, #2
 8013c0c:	d901      	bls.n	8013c12 <HAL_RCC_OscConfig+0x68e>
          {
            return HAL_TIMEOUT;
 8013c0e:	2303      	movs	r3, #3
 8013c10:	e03d      	b.n	8013c8e <HAL_RCC_OscConfig+0x70a>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8013c12:	4b21      	ldr	r3, [pc, #132]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013c14:	681b      	ldr	r3, [r3, #0]
 8013c16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8013c1a:	2b00      	cmp	r3, #0
 8013c1c:	d0f0      	beq.n	8013c00 <HAL_RCC_OscConfig+0x67c>
 8013c1e:	e035      	b.n	8013c8c <HAL_RCC_OscConfig+0x708>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8013c20:	4b1d      	ldr	r3, [pc, #116]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013c22:	681b      	ldr	r3, [r3, #0]
 8013c24:	4a1c      	ldr	r2, [pc, #112]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013c26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8013c2a:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8013c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013c2e:	681b      	ldr	r3, [r3, #0]
 8013c30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8013c34:	2b00      	cmp	r3, #0
 8013c36:	d10b      	bne.n	8013c50 <HAL_RCC_OscConfig+0x6cc>
#if defined(RCC_PLLSAI2_SUPPORT)
           && 
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8013c38:	4b17      	ldr	r3, [pc, #92]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013c3a:	681b      	ldr	r3, [r3, #0]
 8013c3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
           && 
 8013c40:	2b00      	cmp	r3, #0
 8013c42:	d105      	bne.n	8013c50 <HAL_RCC_OscConfig+0x6cc>
#endif /* RCC_PLLSAI2_SUPPORT */
          )
        {  
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8013c44:	4b14      	ldr	r3, [pc, #80]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013c46:	68db      	ldr	r3, [r3, #12]
 8013c48:	4a13      	ldr	r2, [pc, #76]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013c4a:	f023 0303 	bic.w	r3, r3, #3
 8013c4e:	60d3      	str	r3, [r2, #12]
        }
        
#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8013c50:	4b11      	ldr	r3, [pc, #68]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013c52:	68db      	ldr	r3, [r3, #12]
 8013c54:	4a10      	ldr	r2, [pc, #64]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013c56:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 8013c5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8013c5e:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013c60:	f7fd fa90 	bl	8011184 <HAL_GetTick>
 8013c64:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8013c66:	e008      	b.n	8013c7a <HAL_RCC_OscConfig+0x6f6>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8013c68:	f7fd fa8c 	bl	8011184 <HAL_GetTick>
 8013c6c:	4602      	mov	r2, r0
 8013c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013c70:	1ad3      	subs	r3, r2, r3
 8013c72:	2b02      	cmp	r3, #2
 8013c74:	d901      	bls.n	8013c7a <HAL_RCC_OscConfig+0x6f6>
          {
            return HAL_TIMEOUT;
 8013c76:	2303      	movs	r3, #3
 8013c78:	e009      	b.n	8013c8e <HAL_RCC_OscConfig+0x70a>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8013c7a:	4b07      	ldr	r3, [pc, #28]	@ (8013c98 <HAL_RCC_OscConfig+0x714>)
 8013c7c:	681b      	ldr	r3, [r3, #0]
 8013c7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8013c82:	2b00      	cmp	r3, #0
 8013c84:	d1f0      	bne.n	8013c68 <HAL_RCC_OscConfig+0x6e4>
 8013c86:	e001      	b.n	8013c8c <HAL_RCC_OscConfig+0x708>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8013c88:	2301      	movs	r3, #1
 8013c8a:	e000      	b.n	8013c8e <HAL_RCC_OscConfig+0x70a>
    }
  }
  return HAL_OK;
 8013c8c:	2300      	movs	r3, #0
}
 8013c8e:	4618      	mov	r0, r3
 8013c90:	3730      	adds	r7, #48	@ 0x30
 8013c92:	46bd      	mov	sp, r7
 8013c94:	bd80      	pop	{r7, pc}
 8013c96:	bf00      	nop
 8013c98:	40021000 	.word	0x40021000

08013c9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8013c9c:	b580      	push	{r7, lr}
 8013c9e:	b086      	sub	sp, #24
 8013ca0:	af00      	add	r7, sp, #0
 8013ca2:	6078      	str	r0, [r7, #4]
 8013ca4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8013ca6:	2300      	movs	r3, #0
 8013ca8:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8013caa:	4b89      	ldr	r3, [pc, #548]	@ (8013ed0 <HAL_RCC_ClockConfig+0x234>)
 8013cac:	681b      	ldr	r3, [r3, #0]
 8013cae:	f003 0307 	and.w	r3, r3, #7
 8013cb2:	683a      	ldr	r2, [r7, #0]
 8013cb4:	429a      	cmp	r2, r3
 8013cb6:	d910      	bls.n	8013cda <HAL_RCC_ClockConfig+0x3e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8013cb8:	4b85      	ldr	r3, [pc, #532]	@ (8013ed0 <HAL_RCC_ClockConfig+0x234>)
 8013cba:	681b      	ldr	r3, [r3, #0]
 8013cbc:	f023 0207 	bic.w	r2, r3, #7
 8013cc0:	4983      	ldr	r1, [pc, #524]	@ (8013ed0 <HAL_RCC_ClockConfig+0x234>)
 8013cc2:	683b      	ldr	r3, [r7, #0]
 8013cc4:	4313      	orrs	r3, r2
 8013cc6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8013cc8:	4b81      	ldr	r3, [pc, #516]	@ (8013ed0 <HAL_RCC_ClockConfig+0x234>)
 8013cca:	681b      	ldr	r3, [r3, #0]
 8013ccc:	f003 0307 	and.w	r3, r3, #7
 8013cd0:	683a      	ldr	r2, [r7, #0]
 8013cd2:	429a      	cmp	r2, r3
 8013cd4:	d001      	beq.n	8013cda <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8013cd6:	2301      	movs	r3, #1
 8013cd8:	e0f6      	b.n	8013ec8 <HAL_RCC_ClockConfig+0x22c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8013cda:	687b      	ldr	r3, [r7, #4]
 8013cdc:	681b      	ldr	r3, [r3, #0]
 8013cde:	f003 0302 	and.w	r3, r3, #2
 8013ce2:	2b00      	cmp	r3, #0
 8013ce4:	d008      	beq.n	8013cf8 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8013ce6:	4b7b      	ldr	r3, [pc, #492]	@ (8013ed4 <HAL_RCC_ClockConfig+0x238>)
 8013ce8:	689b      	ldr	r3, [r3, #8]
 8013cea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8013cee:	687b      	ldr	r3, [r7, #4]
 8013cf0:	689b      	ldr	r3, [r3, #8]
 8013cf2:	4978      	ldr	r1, [pc, #480]	@ (8013ed4 <HAL_RCC_ClockConfig+0x238>)
 8013cf4:	4313      	orrs	r3, r2
 8013cf6:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8013cf8:	687b      	ldr	r3, [r7, #4]
 8013cfa:	681b      	ldr	r3, [r3, #0]
 8013cfc:	f003 0301 	and.w	r3, r3, #1
 8013d00:	2b00      	cmp	r3, #0
 8013d02:	f000 808e 	beq.w	8013e22 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8013d06:	687b      	ldr	r3, [r7, #4]
 8013d08:	685b      	ldr	r3, [r3, #4]
 8013d0a:	2b02      	cmp	r3, #2
 8013d0c:	d107      	bne.n	8013d1e <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8013d0e:	4b71      	ldr	r3, [pc, #452]	@ (8013ed4 <HAL_RCC_ClockConfig+0x238>)
 8013d10:	681b      	ldr	r3, [r3, #0]
 8013d12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8013d16:	2b00      	cmp	r3, #0
 8013d18:	d121      	bne.n	8013d5e <HAL_RCC_ClockConfig+0xc2>
      {
        return HAL_ERROR;
 8013d1a:	2301      	movs	r3, #1
 8013d1c:	e0d4      	b.n	8013ec8 <HAL_RCC_ClockConfig+0x22c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8013d1e:	687b      	ldr	r3, [r7, #4]
 8013d20:	685b      	ldr	r3, [r3, #4]
 8013d22:	2b03      	cmp	r3, #3
 8013d24:	d107      	bne.n	8013d36 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8013d26:	4b6b      	ldr	r3, [pc, #428]	@ (8013ed4 <HAL_RCC_ClockConfig+0x238>)
 8013d28:	681b      	ldr	r3, [r3, #0]
 8013d2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8013d2e:	2b00      	cmp	r3, #0
 8013d30:	d115      	bne.n	8013d5e <HAL_RCC_ClockConfig+0xc2>
      {
        return HAL_ERROR;
 8013d32:	2301      	movs	r3, #1
 8013d34:	e0c8      	b.n	8013ec8 <HAL_RCC_ClockConfig+0x22c>
      }
    }
    /* MSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8013d36:	687b      	ldr	r3, [r7, #4]
 8013d38:	685b      	ldr	r3, [r3, #4]
 8013d3a:	2b00      	cmp	r3, #0
 8013d3c:	d107      	bne.n	8013d4e <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the MSI ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8013d3e:	4b65      	ldr	r3, [pc, #404]	@ (8013ed4 <HAL_RCC_ClockConfig+0x238>)
 8013d40:	681b      	ldr	r3, [r3, #0]
 8013d42:	f003 0302 	and.w	r3, r3, #2
 8013d46:	2b00      	cmp	r3, #0
 8013d48:	d109      	bne.n	8013d5e <HAL_RCC_ClockConfig+0xc2>
      {
        return HAL_ERROR;
 8013d4a:	2301      	movs	r3, #1
 8013d4c:	e0bc      	b.n	8013ec8 <HAL_RCC_ClockConfig+0x22c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8013d4e:	4b61      	ldr	r3, [pc, #388]	@ (8013ed4 <HAL_RCC_ClockConfig+0x238>)
 8013d50:	681b      	ldr	r3, [r3, #0]
 8013d52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8013d56:	2b00      	cmp	r3, #0
 8013d58:	d101      	bne.n	8013d5e <HAL_RCC_ClockConfig+0xc2>
      {
        return HAL_ERROR;
 8013d5a:	2301      	movs	r3, #1
 8013d5c:	e0b4      	b.n	8013ec8 <HAL_RCC_ClockConfig+0x22c>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8013d5e:	4b5d      	ldr	r3, [pc, #372]	@ (8013ed4 <HAL_RCC_ClockConfig+0x238>)
 8013d60:	689b      	ldr	r3, [r3, #8]
 8013d62:	f023 0203 	bic.w	r2, r3, #3
 8013d66:	687b      	ldr	r3, [r7, #4]
 8013d68:	685b      	ldr	r3, [r3, #4]
 8013d6a:	495a      	ldr	r1, [pc, #360]	@ (8013ed4 <HAL_RCC_ClockConfig+0x238>)
 8013d6c:	4313      	orrs	r3, r2
 8013d6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8013d70:	f7fd fa08 	bl	8011184 <HAL_GetTick>
 8013d74:	6178      	str	r0, [r7, #20]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8013d76:	687b      	ldr	r3, [r7, #4]
 8013d78:	685b      	ldr	r3, [r3, #4]
 8013d7a:	2b02      	cmp	r3, #2
 8013d7c:	d112      	bne.n	8013da4 <HAL_RCC_ClockConfig+0x108>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8013d7e:	e00a      	b.n	8013d96 <HAL_RCC_ClockConfig+0xfa>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8013d80:	f7fd fa00 	bl	8011184 <HAL_GetTick>
 8013d84:	4602      	mov	r2, r0
 8013d86:	697b      	ldr	r3, [r7, #20]
 8013d88:	1ad3      	subs	r3, r2, r3
 8013d8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013d8e:	4293      	cmp	r3, r2
 8013d90:	d901      	bls.n	8013d96 <HAL_RCC_ClockConfig+0xfa>
        {
          return HAL_TIMEOUT;
 8013d92:	2303      	movs	r3, #3
 8013d94:	e098      	b.n	8013ec8 <HAL_RCC_ClockConfig+0x22c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8013d96:	4b4f      	ldr	r3, [pc, #316]	@ (8013ed4 <HAL_RCC_ClockConfig+0x238>)
 8013d98:	689b      	ldr	r3, [r3, #8]
 8013d9a:	f003 030c 	and.w	r3, r3, #12
 8013d9e:	2b08      	cmp	r3, #8
 8013da0:	d1ee      	bne.n	8013d80 <HAL_RCC_ClockConfig+0xe4>
 8013da2:	e03e      	b.n	8013e22 <HAL_RCC_ClockConfig+0x186>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8013da4:	687b      	ldr	r3, [r7, #4]
 8013da6:	685b      	ldr	r3, [r3, #4]
 8013da8:	2b03      	cmp	r3, #3
 8013daa:	d112      	bne.n	8013dd2 <HAL_RCC_ClockConfig+0x136>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8013dac:	e00a      	b.n	8013dc4 <HAL_RCC_ClockConfig+0x128>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8013dae:	f7fd f9e9 	bl	8011184 <HAL_GetTick>
 8013db2:	4602      	mov	r2, r0
 8013db4:	697b      	ldr	r3, [r7, #20]
 8013db6:	1ad3      	subs	r3, r2, r3
 8013db8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013dbc:	4293      	cmp	r3, r2
 8013dbe:	d901      	bls.n	8013dc4 <HAL_RCC_ClockConfig+0x128>
        {
          return HAL_TIMEOUT;
 8013dc0:	2303      	movs	r3, #3
 8013dc2:	e081      	b.n	8013ec8 <HAL_RCC_ClockConfig+0x22c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8013dc4:	4b43      	ldr	r3, [pc, #268]	@ (8013ed4 <HAL_RCC_ClockConfig+0x238>)
 8013dc6:	689b      	ldr	r3, [r3, #8]
 8013dc8:	f003 030c 	and.w	r3, r3, #12
 8013dcc:	2b0c      	cmp	r3, #12
 8013dce:	d1ee      	bne.n	8013dae <HAL_RCC_ClockConfig+0x112>
 8013dd0:	e027      	b.n	8013e22 <HAL_RCC_ClockConfig+0x186>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8013dd2:	687b      	ldr	r3, [r7, #4]
 8013dd4:	685b      	ldr	r3, [r3, #4]
 8013dd6:	2b00      	cmp	r3, #0
 8013dd8:	d11d      	bne.n	8013e16 <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8013dda:	e00a      	b.n	8013df2 <HAL_RCC_ClockConfig+0x156>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8013ddc:	f7fd f9d2 	bl	8011184 <HAL_GetTick>
 8013de0:	4602      	mov	r2, r0
 8013de2:	697b      	ldr	r3, [r7, #20]
 8013de4:	1ad3      	subs	r3, r2, r3
 8013de6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013dea:	4293      	cmp	r3, r2
 8013dec:	d901      	bls.n	8013df2 <HAL_RCC_ClockConfig+0x156>
        {
          return HAL_TIMEOUT;
 8013dee:	2303      	movs	r3, #3
 8013df0:	e06a      	b.n	8013ec8 <HAL_RCC_ClockConfig+0x22c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8013df2:	4b38      	ldr	r3, [pc, #224]	@ (8013ed4 <HAL_RCC_ClockConfig+0x238>)
 8013df4:	689b      	ldr	r3, [r3, #8]
 8013df6:	f003 030c 	and.w	r3, r3, #12
 8013dfa:	2b00      	cmp	r3, #0
 8013dfc:	d1ee      	bne.n	8013ddc <HAL_RCC_ClockConfig+0x140>
 8013dfe:	e010      	b.n	8013e22 <HAL_RCC_ClockConfig+0x186>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8013e00:	f7fd f9c0 	bl	8011184 <HAL_GetTick>
 8013e04:	4602      	mov	r2, r0
 8013e06:	697b      	ldr	r3, [r7, #20]
 8013e08:	1ad3      	subs	r3, r2, r3
 8013e0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013e0e:	4293      	cmp	r3, r2
 8013e10:	d901      	bls.n	8013e16 <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8013e12:	2303      	movs	r3, #3
 8013e14:	e058      	b.n	8013ec8 <HAL_RCC_ClockConfig+0x22c>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8013e16:	4b2f      	ldr	r3, [pc, #188]	@ (8013ed4 <HAL_RCC_ClockConfig+0x238>)
 8013e18:	689b      	ldr	r3, [r3, #8]
 8013e1a:	f003 030c 	and.w	r3, r3, #12
 8013e1e:	2b04      	cmp	r3, #4
 8013e20:	d1ee      	bne.n	8013e00 <HAL_RCC_ClockConfig+0x164>
      }
    }
  }
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8013e22:	4b2b      	ldr	r3, [pc, #172]	@ (8013ed0 <HAL_RCC_ClockConfig+0x234>)
 8013e24:	681b      	ldr	r3, [r3, #0]
 8013e26:	f003 0307 	and.w	r3, r3, #7
 8013e2a:	683a      	ldr	r2, [r7, #0]
 8013e2c:	429a      	cmp	r2, r3
 8013e2e:	d210      	bcs.n	8013e52 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8013e30:	4b27      	ldr	r3, [pc, #156]	@ (8013ed0 <HAL_RCC_ClockConfig+0x234>)
 8013e32:	681b      	ldr	r3, [r3, #0]
 8013e34:	f023 0207 	bic.w	r2, r3, #7
 8013e38:	4925      	ldr	r1, [pc, #148]	@ (8013ed0 <HAL_RCC_ClockConfig+0x234>)
 8013e3a:	683b      	ldr	r3, [r7, #0]
 8013e3c:	4313      	orrs	r3, r2
 8013e3e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8013e40:	4b23      	ldr	r3, [pc, #140]	@ (8013ed0 <HAL_RCC_ClockConfig+0x234>)
 8013e42:	681b      	ldr	r3, [r3, #0]
 8013e44:	f003 0307 	and.w	r3, r3, #7
 8013e48:	683a      	ldr	r2, [r7, #0]
 8013e4a:	429a      	cmp	r2, r3
 8013e4c:	d001      	beq.n	8013e52 <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 8013e4e:	2301      	movs	r3, #1
 8013e50:	e03a      	b.n	8013ec8 <HAL_RCC_ClockConfig+0x22c>
    }
  }
  
  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8013e52:	687b      	ldr	r3, [r7, #4]
 8013e54:	681b      	ldr	r3, [r3, #0]
 8013e56:	f003 0304 	and.w	r3, r3, #4
 8013e5a:	2b00      	cmp	r3, #0
 8013e5c:	d008      	beq.n	8013e70 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8013e5e:	4b1d      	ldr	r3, [pc, #116]	@ (8013ed4 <HAL_RCC_ClockConfig+0x238>)
 8013e60:	689b      	ldr	r3, [r3, #8]
 8013e62:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8013e66:	687b      	ldr	r3, [r7, #4]
 8013e68:	68db      	ldr	r3, [r3, #12]
 8013e6a:	491a      	ldr	r1, [pc, #104]	@ (8013ed4 <HAL_RCC_ClockConfig+0x238>)
 8013e6c:	4313      	orrs	r3, r2
 8013e6e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8013e70:	687b      	ldr	r3, [r7, #4]
 8013e72:	681b      	ldr	r3, [r3, #0]
 8013e74:	f003 0308 	and.w	r3, r3, #8
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	d009      	beq.n	8013e90 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8013e7c:	4b15      	ldr	r3, [pc, #84]	@ (8013ed4 <HAL_RCC_ClockConfig+0x238>)
 8013e7e:	689b      	ldr	r3, [r3, #8]
 8013e80:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8013e84:	687b      	ldr	r3, [r7, #4]
 8013e86:	691b      	ldr	r3, [r3, #16]
 8013e88:	00db      	lsls	r3, r3, #3
 8013e8a:	4912      	ldr	r1, [pc, #72]	@ (8013ed4 <HAL_RCC_ClockConfig+0x238>)
 8013e8c:	4313      	orrs	r3, r2
 8013e8e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8013e90:	f000 f826 	bl	8013ee0 <HAL_RCC_GetSysClockFreq>
 8013e94:	4601      	mov	r1, r0
 8013e96:	4b0f      	ldr	r3, [pc, #60]	@ (8013ed4 <HAL_RCC_ClockConfig+0x238>)
 8013e98:	689b      	ldr	r3, [r3, #8]
 8013e9a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8013e9e:	23f0      	movs	r3, #240	@ 0xf0
 8013ea0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013ea2:	693b      	ldr	r3, [r7, #16]
 8013ea4:	fa93 f3a3 	rbit	r3, r3
 8013ea8:	60fb      	str	r3, [r7, #12]
  return(result);
 8013eaa:	68fb      	ldr	r3, [r7, #12]
 8013eac:	fab3 f383 	clz	r3, r3
 8013eb0:	fa22 f303 	lsr.w	r3, r2, r3
 8013eb4:	4a08      	ldr	r2, [pc, #32]	@ (8013ed8 <HAL_RCC_ClockConfig+0x23c>)
 8013eb6:	5cd3      	ldrb	r3, [r2, r3]
 8013eb8:	fa21 f303 	lsr.w	r3, r1, r3
 8013ebc:	4a07      	ldr	r2, [pc, #28]	@ (8013edc <HAL_RCC_ClockConfig+0x240>)
 8013ebe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8013ec0:	200f      	movs	r0, #15
 8013ec2:	f7fd f935 	bl	8011130 <HAL_InitTick>

  return HAL_OK;
 8013ec6:	2300      	movs	r3, #0
}
 8013ec8:	4618      	mov	r0, r3
 8013eca:	3718      	adds	r7, #24
 8013ecc:	46bd      	mov	sp, r7
 8013ece:	bd80      	pop	{r7, pc}
 8013ed0:	40022000 	.word	0x40022000
 8013ed4:	40021000 	.word	0x40021000
 8013ed8:	0801bd9c 	.word	0x0801bd9c
 8013edc:	200003f0 	.word	0x200003f0

08013ee0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8013ee0:	b480      	push	{r7}
 8013ee2:	b095      	sub	sp, #84	@ 0x54
 8013ee4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8013ee6:	2300      	movs	r3, #0
 8013ee8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8013eea:	2300      	movs	r3, #0
 8013eec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8013eee:	2300      	movs	r3, #0
 8013ef0:	643b      	str	r3, [r7, #64]	@ 0x40
 8013ef2:	2302      	movs	r3, #2
 8013ef4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013ef6:	2302      	movs	r3, #2
 8013ef8:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t sysclockfreq = 0U;
 8013efa:	2300      	movs	r3, #0
 8013efc:	647b      	str	r3, [r7, #68]	@ 0x44

  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8013efe:	4b72      	ldr	r3, [pc, #456]	@ (80140c8 <HAL_RCC_GetSysClockFreq+0x1e8>)
 8013f00:	689b      	ldr	r3, [r3, #8]
 8013f02:	f003 030c 	and.w	r3, r3, #12
 8013f06:	2b00      	cmp	r3, #0
 8013f08:	d00b      	beq.n	8013f22 <HAL_RCC_GetSysClockFreq+0x42>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8013f0a:	4b6f      	ldr	r3, [pc, #444]	@ (80140c8 <HAL_RCC_GetSysClockFreq+0x1e8>)
 8013f0c:	689b      	ldr	r3, [r3, #8]
 8013f0e:	f003 030c 	and.w	r3, r3, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8013f12:	2b0c      	cmp	r3, #12
 8013f14:	d13c      	bne.n	8013f90 <HAL_RCC_GetSysClockFreq+0xb0>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8013f16:	4b6c      	ldr	r3, [pc, #432]	@ (80140c8 <HAL_RCC_GetSysClockFreq+0x1e8>)
 8013f18:	68db      	ldr	r3, [r3, #12]
 8013f1a:	f003 0303 	and.w	r3, r3, #3
 8013f1e:	2b01      	cmp	r3, #1
 8013f20:	d136      	bne.n	8013f90 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 8013f22:	4b69      	ldr	r3, [pc, #420]	@ (80140c8 <HAL_RCC_GetSysClockFreq+0x1e8>)
 8013f24:	681b      	ldr	r3, [r3, #0]
 8013f26:	f003 0308 	and.w	r3, r3, #8
 8013f2a:	2b00      	cmp	r3, #0
 8013f2c:	d112      	bne.n	8013f54 <HAL_RCC_GetSysClockFreq+0x74>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> POSITION_VAL(RCC_CSR_MSISRANGE);
 8013f2e:	4b66      	ldr	r3, [pc, #408]	@ (80140c8 <HAL_RCC_GetSysClockFreq+0x1e8>)
 8013f30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8013f34:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8013f38:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8013f3c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013f3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013f40:	fa93 f3a3 	rbit	r3, r3
 8013f44:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8013f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013f48:	fab3 f383 	clz	r3, r3
 8013f4c:	fa22 f303 	lsr.w	r3, r2, r3
 8013f50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8013f52:	e00f      	b.n	8013f74 <HAL_RCC_GetSysClockFreq+0x94>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->CR & RCC_CR_MSIRANGE) >> POSITION_VAL(RCC_CR_MSIRANGE);
 8013f54:	4b5c      	ldr	r3, [pc, #368]	@ (80140c8 <HAL_RCC_GetSysClockFreq+0x1e8>)
 8013f56:	681b      	ldr	r3, [r3, #0]
 8013f58:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8013f5c:	23f0      	movs	r3, #240	@ 0xf0
 8013f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f62:	fa93 f3a3 	rbit	r3, r3
 8013f66:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8013f68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013f6a:	fab3 f383 	clz	r3, r3
 8013f6e:	fa22 f303 	lsr.w	r3, r2, r3
 8013f72:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8013f74:	4a55      	ldr	r2, [pc, #340]	@ (80140cc <HAL_RCC_GetSysClockFreq+0x1ec>)
 8013f76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013f78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013f7c:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8013f7e:	4b52      	ldr	r3, [pc, #328]	@ (80140c8 <HAL_RCC_GetSysClockFreq+0x1e8>)
 8013f80:	689b      	ldr	r3, [r3, #8]
 8013f82:	f003 030c 	and.w	r3, r3, #12
 8013f86:	2b00      	cmp	r3, #0
 8013f88:	d113      	bne.n	8013fb2 <HAL_RCC_GetSysClockFreq+0xd2>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8013f8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013f8c:	647b      	str	r3, [r7, #68]	@ 0x44
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8013f8e:	e010      	b.n	8013fb2 <HAL_RCC_GetSysClockFreq+0xd2>
    }
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8013f90:	4b4d      	ldr	r3, [pc, #308]	@ (80140c8 <HAL_RCC_GetSysClockFreq+0x1e8>)
 8013f92:	689b      	ldr	r3, [r3, #8]
 8013f94:	f003 030c 	and.w	r3, r3, #12
 8013f98:	2b04      	cmp	r3, #4
 8013f9a:	d102      	bne.n	8013fa2 <HAL_RCC_GetSysClockFreq+0xc2>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8013f9c:	4b4c      	ldr	r3, [pc, #304]	@ (80140d0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8013f9e:	647b      	str	r3, [r7, #68]	@ 0x44
 8013fa0:	e007      	b.n	8013fb2 <HAL_RCC_GetSysClockFreq+0xd2>
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8013fa2:	4b49      	ldr	r3, [pc, #292]	@ (80140c8 <HAL_RCC_GetSysClockFreq+0x1e8>)
 8013fa4:	689b      	ldr	r3, [r3, #8]
 8013fa6:	f003 030c 	and.w	r3, r3, #12
 8013faa:	2b08      	cmp	r3, #8
 8013fac:	d101      	bne.n	8013fb2 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8013fae:	4b49      	ldr	r3, [pc, #292]	@ (80140d4 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8013fb0:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8013fb2:	4b45      	ldr	r3, [pc, #276]	@ (80140c8 <HAL_RCC_GetSysClockFreq+0x1e8>)
 8013fb4:	689b      	ldr	r3, [r3, #8]
 8013fb6:	f003 030c 	and.w	r3, r3, #12
 8013fba:	2b0c      	cmp	r3, #12
 8013fbc:	d17c      	bne.n	80140b8 <HAL_RCC_GetSysClockFreq+0x1d8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8013fbe:	4b42      	ldr	r3, [pc, #264]	@ (80140c8 <HAL_RCC_GetSysClockFreq+0x1e8>)
 8013fc0:	68db      	ldr	r3, [r3, #12]
 8013fc2:	f003 0303 	and.w	r3, r3, #3
 8013fc6:	643b      	str	r3, [r7, #64]	@ 0x40
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)) + 1U ;
 8013fc8:	4b3f      	ldr	r3, [pc, #252]	@ (80140c8 <HAL_RCC_GetSysClockFreq+0x1e8>)
 8013fca:	68db      	ldr	r3, [r3, #12]
 8013fcc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8013fd0:	2370      	movs	r3, #112	@ 0x70
 8013fd2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013fd6:	fa93 f3a3 	rbit	r3, r3
 8013fda:	623b      	str	r3, [r7, #32]
  return(result);
 8013fdc:	6a3b      	ldr	r3, [r7, #32]
 8013fde:	fab3 f383 	clz	r3, r3
 8013fe2:	fa22 f303 	lsr.w	r3, r2, r3
 8013fe6:	3301      	adds	r3, #1
 8013fe8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (pllsource)
 8013fea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013fec:	2b02      	cmp	r3, #2
 8013fee:	d003      	beq.n	8013ff8 <HAL_RCC_GetSysClockFreq+0x118>
 8013ff0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013ff2:	2b03      	cmp	r3, #3
 8013ff4:	d018      	beq.n	8014028 <HAL_RCC_GetSysClockFreq+0x148>
 8013ff6:	e02f      	b.n	8014058 <HAL_RCC_GetSysClockFreq+0x178>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 8013ff8:	4a35      	ldr	r2, [pc, #212]	@ (80140d0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8013ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ffc:	fbb2 f3f3 	udiv	r3, r2, r3
 8014000:	4a31      	ldr	r2, [pc, #196]	@ (80140c8 <HAL_RCC_GetSysClockFreq+0x1e8>)
 8014002:	68d2      	ldr	r2, [r2, #12]
 8014004:	f402 41fe 	and.w	r1, r2, #32512	@ 0x7f00
 8014008:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 801400c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801400e:	69fa      	ldr	r2, [r7, #28]
 8014010:	fa92 f2a2 	rbit	r2, r2
 8014014:	61ba      	str	r2, [r7, #24]
  return(result);
 8014016:	69ba      	ldr	r2, [r7, #24]
 8014018:	fab2 f282 	clz	r2, r2
 801401c:	fa21 f202 	lsr.w	r2, r1, r2
 8014020:	fb02 f303 	mul.w	r3, r2, r3
 8014024:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8014026:	e02f      	b.n	8014088 <HAL_RCC_GetSysClockFreq+0x1a8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 8014028:	4a2a      	ldr	r2, [pc, #168]	@ (80140d4 <HAL_RCC_GetSysClockFreq+0x1f4>)
 801402a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801402c:	fbb2 f3f3 	udiv	r3, r2, r3
 8014030:	4a25      	ldr	r2, [pc, #148]	@ (80140c8 <HAL_RCC_GetSysClockFreq+0x1e8>)
 8014032:	68d2      	ldr	r2, [r2, #12]
 8014034:	f402 41fe 	and.w	r1, r2, #32512	@ 0x7f00
 8014038:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 801403c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801403e:	697a      	ldr	r2, [r7, #20]
 8014040:	fa92 f2a2 	rbit	r2, r2
 8014044:	613a      	str	r2, [r7, #16]
  return(result);
 8014046:	693a      	ldr	r2, [r7, #16]
 8014048:	fab2 f282 	clz	r2, r2
 801404c:	fa21 f202 	lsr.w	r2, r1, r2
 8014050:	fb02 f303 	mul.w	r3, r2, r3
 8014054:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8014056:	e017      	b.n	8014088 <HAL_RCC_GetSysClockFreq+0x1a8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 8014058:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801405a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801405c:	fbb2 f3f3 	udiv	r3, r2, r3
 8014060:	4a19      	ldr	r2, [pc, #100]	@ (80140c8 <HAL_RCC_GetSysClockFreq+0x1e8>)
 8014062:	68d2      	ldr	r2, [r2, #12]
 8014064:	f402 41fe 	and.w	r1, r2, #32512	@ 0x7f00
 8014068:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 801406c:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801406e:	68fa      	ldr	r2, [r7, #12]
 8014070:	fa92 f2a2 	rbit	r2, r2
 8014074:	60ba      	str	r2, [r7, #8]
  return(result);
 8014076:	68ba      	ldr	r2, [r7, #8]
 8014078:	fab2 f282 	clz	r2, r2
 801407c:	fa21 f202 	lsr.w	r2, r1, r2
 8014080:	fb02 f303 	mul.w	r3, r2, r3
 8014084:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8014086:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR)) + 1U ) * 2U;
 8014088:	4b0f      	ldr	r3, [pc, #60]	@ (80140c8 <HAL_RCC_GetSysClockFreq+0x1e8>)
 801408a:	68db      	ldr	r3, [r3, #12]
 801408c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8014090:	f04f 63c0 	mov.w	r3, #100663296	@ 0x6000000
 8014094:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014096:	687b      	ldr	r3, [r7, #4]
 8014098:	fa93 f3a3 	rbit	r3, r3
 801409c:	603b      	str	r3, [r7, #0]
  return(result);
 801409e:	683b      	ldr	r3, [r7, #0]
 80140a0:	fab3 f383 	clz	r3, r3
 80140a4:	fa22 f303 	lsr.w	r3, r2, r3
 80140a8:	3301      	adds	r3, #1
 80140aa:	005b      	lsls	r3, r3, #1
 80140ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sysclockfreq = pllvco/pllr;
 80140ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80140b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80140b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80140b6:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  return sysclockfreq;
 80140b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 80140ba:	4618      	mov	r0, r3
 80140bc:	3754      	adds	r7, #84	@ 0x54
 80140be:	46bd      	mov	sp, r7
 80140c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140c4:	4770      	bx	lr
 80140c6:	bf00      	nop
 80140c8:	40021000 	.word	0x40021000
 80140cc:	0801bdb4 	.word	0x0801bdb4
 80140d0:	00f42400 	.word	0x00f42400
 80140d4:	007a1200 	.word	0x007a1200

080140d8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80140d8:	b480      	push	{r7}
 80140da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80140dc:	4b03      	ldr	r3, [pc, #12]	@ (80140ec <HAL_RCC_GetHCLKFreq+0x14>)
 80140de:	681b      	ldr	r3, [r3, #0]
}
 80140e0:	4618      	mov	r0, r3
 80140e2:	46bd      	mov	sp, r7
 80140e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140e8:	4770      	bx	lr
 80140ea:	bf00      	nop
 80140ec:	200003f0 	.word	0x200003f0

080140f0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80140f0:	b580      	push	{r7, lr}
 80140f2:	b086      	sub	sp, #24
 80140f4:	af00      	add	r7, sp, #0
 80140f6:	6078      	str	r0, [r7, #4]
  uint32_t vos = 0;
 80140f8:	2300      	movs	r3, #0
 80140fa:	617b      	str	r3, [r7, #20]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80140fc:	2300      	movs	r3, #0
 80140fe:	613b      	str	r3, [r7, #16]
  
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8014100:	4b2a      	ldr	r3, [pc, #168]	@ (80141ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8014102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014104:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8014108:	2b00      	cmp	r3, #0
 801410a:	d003      	beq.n	8014114 <RCC_SetFlashLatencyFromMSIRange+0x24>
  {
    vos = HAL_PWREx_GetVoltageRange();
 801410c:	f7ff fa0c 	bl	8013528 <HAL_PWREx_GetVoltageRange>
 8014110:	6178      	str	r0, [r7, #20]
 8014112:	e014      	b.n	801413e <RCC_SetFlashLatencyFromMSIRange+0x4e>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8014114:	4b25      	ldr	r3, [pc, #148]	@ (80141ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8014116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014118:	4a24      	ldr	r2, [pc, #144]	@ (80141ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 801411a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801411e:	6593      	str	r3, [r2, #88]	@ 0x58
 8014120:	4b22      	ldr	r3, [pc, #136]	@ (80141ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8014122:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014124:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8014128:	60fb      	str	r3, [r7, #12]
 801412a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 801412c:	f7ff f9fc 	bl	8013528 <HAL_PWREx_GetVoltageRange>
 8014130:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8014132:	4b1e      	ldr	r3, [pc, #120]	@ (80141ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8014134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014136:	4a1d      	ldr	r2, [pc, #116]	@ (80141ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8014138:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801413c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 801413e:	697b      	ldr	r3, [r7, #20]
 8014140:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014144:	d10b      	bne.n	801415e <RCC_SetFlashLatencyFromMSIRange+0x6e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8014146:	687b      	ldr	r3, [r7, #4]
 8014148:	2b80      	cmp	r3, #128	@ 0x80
 801414a:	d919      	bls.n	8014180 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 801414c:	687b      	ldr	r3, [r7, #4]
 801414e:	2ba0      	cmp	r3, #160	@ 0xa0
 8014150:	d902      	bls.n	8014158 <RCC_SetFlashLatencyFromMSIRange+0x68>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8014152:	2302      	movs	r3, #2
 8014154:	613b      	str	r3, [r7, #16]
 8014156:	e013      	b.n	8014180 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8014158:	2301      	movs	r3, #1
 801415a:	613b      	str	r3, [r7, #16]
 801415c:	e010      	b.n	8014180 <RCC_SetFlashLatencyFromMSIRange+0x90>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if(msirange > RCC_MSIRANGE_8)
 801415e:	687b      	ldr	r3, [r7, #4]
 8014160:	2b80      	cmp	r3, #128	@ 0x80
 8014162:	d902      	bls.n	801416a <RCC_SetFlashLatencyFromMSIRange+0x7a>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8014164:	2303      	movs	r3, #3
 8014166:	613b      	str	r3, [r7, #16]
 8014168:	e00a      	b.n	8014180 <RCC_SetFlashLatencyFromMSIRange+0x90>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 801416a:	687b      	ldr	r3, [r7, #4]
 801416c:	2b80      	cmp	r3, #128	@ 0x80
 801416e:	d102      	bne.n	8014176 <RCC_SetFlashLatencyFromMSIRange+0x86>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8014170:	2302      	movs	r3, #2
 8014172:	613b      	str	r3, [r7, #16]
 8014174:	e004      	b.n	8014180 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else if(msirange == RCC_MSIRANGE_7) 
 8014176:	687b      	ldr	r3, [r7, #4]
 8014178:	2b70      	cmp	r3, #112	@ 0x70
 801417a:	d101      	bne.n	8014180 <RCC_SetFlashLatencyFromMSIRange+0x90>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 801417c:	2301      	movs	r3, #1
 801417e:	613b      	str	r3, [r7, #16]
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
  }
       
  __HAL_FLASH_SET_LATENCY(latency);
 8014180:	4b0b      	ldr	r3, [pc, #44]	@ (80141b0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8014182:	681b      	ldr	r3, [r3, #0]
 8014184:	f023 0207 	bic.w	r2, r3, #7
 8014188:	4909      	ldr	r1, [pc, #36]	@ (80141b0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 801418a:	693b      	ldr	r3, [r7, #16]
 801418c:	4313      	orrs	r3, r2
 801418e:	600b      	str	r3, [r1, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8014190:	4b07      	ldr	r3, [pc, #28]	@ (80141b0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8014192:	681b      	ldr	r3, [r3, #0]
 8014194:	f003 0307 	and.w	r3, r3, #7
 8014198:	693a      	ldr	r2, [r7, #16]
 801419a:	429a      	cmp	r2, r3
 801419c:	d001      	beq.n	80141a2 <RCC_SetFlashLatencyFromMSIRange+0xb2>
  {
    return HAL_ERROR;
 801419e:	2301      	movs	r3, #1
 80141a0:	e000      	b.n	80141a4 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  }
  
  return HAL_OK;
 80141a2:	2300      	movs	r3, #0
}
 80141a4:	4618      	mov	r0, r3
 80141a6:	3718      	adds	r7, #24
 80141a8:	46bd      	mov	sp, r7
 80141aa:	bd80      	pop	{r7, pc}
 80141ac:	40021000 	.word	0x40021000
 80141b0:	40022000 	.word	0x40022000

080141b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80141b4:	b580      	push	{r7, lr}
 80141b6:	b086      	sub	sp, #24
 80141b8:	af00      	add	r7, sp, #0
 80141ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80141bc:	2300      	movs	r3, #0
 80141be:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80141c0:	2300      	movs	r3, #0
 80141c2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80141c4:	2300      	movs	r3, #0
 80141c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80141c8:	2300      	movs	r3, #0
 80141ca:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80141cc:	687b      	ldr	r3, [r7, #4]
 80141ce:	681b      	ldr	r3, [r3, #0]
 80141d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80141d4:	2b00      	cmp	r3, #0
 80141d6:	d041      	beq.n	801425c <HAL_RCCEx_PeriphCLKConfig+0xa8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80141d8:	687b      	ldr	r3, [r7, #4]
 80141da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80141dc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80141e0:	d02a      	beq.n	8014238 <HAL_RCCEx_PeriphCLKConfig+0x84>
 80141e2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80141e6:	d824      	bhi.n	8014232 <HAL_RCCEx_PeriphCLKConfig+0x7e>
 80141e8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80141ec:	d008      	beq.n	8014200 <HAL_RCCEx_PeriphCLKConfig+0x4c>
 80141ee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80141f2:	d81e      	bhi.n	8014232 <HAL_RCCEx_PeriphCLKConfig+0x7e>
 80141f4:	2b00      	cmp	r3, #0
 80141f6:	d00a      	beq.n	801420e <HAL_RCCEx_PeriphCLKConfig+0x5a>
 80141f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80141fc:	d010      	beq.n	8014220 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 80141fe:	e018      	b.n	8014232 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8014200:	4b83      	ldr	r3, [pc, #524]	@ (8014410 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014202:	68db      	ldr	r3, [r3, #12]
 8014204:	4a82      	ldr	r2, [pc, #520]	@ (8014410 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014206:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801420a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 801420c:	e015      	b.n	801423a <HAL_RCCEx_PeriphCLKConfig+0x86>

    case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 801420e:	687b      	ldr	r3, [r7, #4]
 8014210:	3304      	adds	r3, #4
 8014212:	2100      	movs	r1, #0
 8014214:	4618      	mov	r0, r3
 8014216:	f000 fadd 	bl	80147d4 <RCCEx_PLLSAI1_Config>
 801421a:	4603      	mov	r3, r0
 801421c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 801421e:	e00c      	b.n	801423a <HAL_RCCEx_PeriphCLKConfig+0x86>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	3320      	adds	r3, #32
 8014224:	2100      	movs	r1, #0
 8014226:	4618      	mov	r0, r3
 8014228:	f000 fc2c 	bl	8014a84 <RCCEx_PLLSAI2_Config>
 801422c:	4603      	mov	r3, r0
 801422e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8014230:	e003      	b.n	801423a <HAL_RCCEx_PeriphCLKConfig+0x86>
    case RCC_SAI1CLKSOURCE_PIN:      /* External clock is used as source of SAI1 clock*/
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8014232:	2301      	movs	r3, #1
 8014234:	74fb      	strb	r3, [r7, #19]
      break;
 8014236:	e000      	b.n	801423a <HAL_RCCEx_PeriphCLKConfig+0x86>
      break;
 8014238:	bf00      	nop
    }

    if(ret == HAL_OK)
 801423a:	7cfb      	ldrb	r3, [r7, #19]
 801423c:	2b00      	cmp	r3, #0
 801423e:	d10b      	bne.n	8014258 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8014240:	4b73      	ldr	r3, [pc, #460]	@ (8014410 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014246:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 801424a:	687b      	ldr	r3, [r7, #4]
 801424c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801424e:	4970      	ldr	r1, [pc, #448]	@ (8014410 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014250:	4313      	orrs	r3, r2
 8014252:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8014256:	e001      	b.n	801425c <HAL_RCCEx_PeriphCLKConfig+0xa8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8014258:	7cfb      	ldrb	r3, [r7, #19]
 801425a:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 801425c:	687b      	ldr	r3, [r7, #4]
 801425e:	681b      	ldr	r3, [r3, #0]
 8014260:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8014264:	2b00      	cmp	r3, #0
 8014266:	d041      	beq.n	80142ec <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8014268:	687b      	ldr	r3, [r7, #4]
 801426a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801426c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8014270:	d02a      	beq.n	80142c8 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8014272:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8014276:	d824      	bhi.n	80142c2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
 8014278:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801427c:	d008      	beq.n	8014290 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 801427e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8014282:	d81e      	bhi.n	80142c2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
 8014284:	2b00      	cmp	r3, #0
 8014286:	d00a      	beq.n	801429e <HAL_RCCEx_PeriphCLKConfig+0xea>
 8014288:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801428c:	d010      	beq.n	80142b0 <HAL_RCCEx_PeriphCLKConfig+0xfc>
 801428e:	e018      	b.n	80142c2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8014290:	4b5f      	ldr	r3, [pc, #380]	@ (8014410 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014292:	68db      	ldr	r3, [r3, #12]
 8014294:	4a5e      	ldr	r2, [pc, #376]	@ (8014410 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014296:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801429a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 801429c:	e015      	b.n	80142ca <HAL_RCCEx_PeriphCLKConfig+0x116>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 801429e:	687b      	ldr	r3, [r7, #4]
 80142a0:	3304      	adds	r3, #4
 80142a2:	2100      	movs	r1, #0
 80142a4:	4618      	mov	r0, r3
 80142a6:	f000 fa95 	bl	80147d4 <RCCEx_PLLSAI1_Config>
 80142aa:	4603      	mov	r3, r0
 80142ac:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80142ae:	e00c      	b.n	80142ca <HAL_RCCEx_PeriphCLKConfig+0x116>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80142b0:	687b      	ldr	r3, [r7, #4]
 80142b2:	3320      	adds	r3, #32
 80142b4:	2100      	movs	r1, #0
 80142b6:	4618      	mov	r0, r3
 80142b8:	f000 fbe4 	bl	8014a84 <RCCEx_PLLSAI2_Config>
 80142bc:	4603      	mov	r3, r0
 80142be:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80142c0:	e003      	b.n	80142ca <HAL_RCCEx_PeriphCLKConfig+0x116>
    case RCC_SAI2CLKSOURCE_PIN:      /* External clock is used as source of SAI2 clock*/
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80142c2:	2301      	movs	r3, #1
 80142c4:	74fb      	strb	r3, [r7, #19]
      break;
 80142c6:	e000      	b.n	80142ca <HAL_RCCEx_PeriphCLKConfig+0x116>
      break;
 80142c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80142ca:	7cfb      	ldrb	r3, [r7, #19]
 80142cc:	2b00      	cmp	r3, #0
 80142ce:	d10b      	bne.n	80142e8 <HAL_RCCEx_PeriphCLKConfig+0x134>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80142d0:	4b4f      	ldr	r3, [pc, #316]	@ (8014410 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80142d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80142d6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80142da:	687b      	ldr	r3, [r7, #4]
 80142dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80142de:	494c      	ldr	r1, [pc, #304]	@ (8014410 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80142e0:	4313      	orrs	r3, r2
 80142e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80142e6:	e001      	b.n	80142ec <HAL_RCCEx_PeriphCLKConfig+0x138>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80142e8:	7cfb      	ldrb	r3, [r7, #19]
 80142ea:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80142ec:	687b      	ldr	r3, [r7, #4]
 80142ee:	681b      	ldr	r3, [r3, #0]
 80142f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80142f4:	2b00      	cmp	r3, #0
 80142f6:	f000 809a 	beq.w	801442e <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80142fa:	2300      	movs	r3, #0
 80142fc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80142fe:	4b44      	ldr	r3, [pc, #272]	@ (8014410 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014302:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8014306:	2b00      	cmp	r3, #0
 8014308:	d10d      	bne.n	8014326 <HAL_RCCEx_PeriphCLKConfig+0x172>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801430a:	4b41      	ldr	r3, [pc, #260]	@ (8014410 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 801430c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801430e:	4a40      	ldr	r2, [pc, #256]	@ (8014410 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014310:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014314:	6593      	str	r3, [r2, #88]	@ 0x58
 8014316:	4b3e      	ldr	r3, [pc, #248]	@ (8014410 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801431a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801431e:	60bb      	str	r3, [r7, #8]
 8014320:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8014322:	2301      	movs	r3, #1
 8014324:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8014326:	4b3b      	ldr	r3, [pc, #236]	@ (8014414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8014328:	681b      	ldr	r3, [r3, #0]
 801432a:	4a3a      	ldr	r2, [pc, #232]	@ (8014414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 801432c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8014330:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8014332:	f7fc ff27 	bl	8011184 <HAL_GetTick>
 8014336:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8014338:	e009      	b.n	801434e <HAL_RCCEx_PeriphCLKConfig+0x19a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801433a:	f7fc ff23 	bl	8011184 <HAL_GetTick>
 801433e:	4602      	mov	r2, r0
 8014340:	68fb      	ldr	r3, [r7, #12]
 8014342:	1ad3      	subs	r3, r2, r3
 8014344:	2b02      	cmp	r3, #2
 8014346:	d902      	bls.n	801434e <HAL_RCCEx_PeriphCLKConfig+0x19a>
      {
        ret = HAL_TIMEOUT;
 8014348:	2303      	movs	r3, #3
 801434a:	74fb      	strb	r3, [r7, #19]
        break;
 801434c:	e005      	b.n	801435a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 801434e:	4b31      	ldr	r3, [pc, #196]	@ (8014414 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8014350:	681b      	ldr	r3, [r3, #0]
 8014352:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014356:	2b00      	cmp	r3, #0
 8014358:	d0ef      	beq.n	801433a <HAL_RCCEx_PeriphCLKConfig+0x186>
      }
    }

    if(ret == HAL_OK)
 801435a:	7cfb      	ldrb	r3, [r7, #19]
 801435c:	2b00      	cmp	r3, #0
 801435e:	d15b      	bne.n	8014418 <HAL_RCCEx_PeriphCLKConfig+0x264>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8014360:	4b2b      	ldr	r3, [pc, #172]	@ (8014410 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014362:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014366:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801436a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != PeriphClkInit->RTCClockSelection))
 801436c:	697b      	ldr	r3, [r7, #20]
 801436e:	2b00      	cmp	r3, #0
 8014370:	d01f      	beq.n	80143b2 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 8014372:	687b      	ldr	r3, [r7, #4]
 8014374:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014378:	697a      	ldr	r2, [r7, #20]
 801437a:	429a      	cmp	r2, r3
 801437c:	d019      	beq.n	80143b2 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 801437e:	4b24      	ldr	r3, [pc, #144]	@ (8014410 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014380:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014384:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8014388:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 801438a:	4b21      	ldr	r3, [pc, #132]	@ (8014410 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 801438c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014390:	4a1f      	ldr	r2, [pc, #124]	@ (8014410 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014392:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8014396:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 801439a:	4b1d      	ldr	r3, [pc, #116]	@ (8014410 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 801439c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80143a0:	4a1b      	ldr	r2, [pc, #108]	@ (8014410 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80143a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80143a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80143aa:	4a19      	ldr	r2, [pc, #100]	@ (8014410 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80143ac:	697b      	ldr	r3, [r7, #20]
 80143ae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80143b2:	697b      	ldr	r3, [r7, #20]
 80143b4:	f003 0301 	and.w	r3, r3, #1
 80143b8:	2b00      	cmp	r3, #0
 80143ba:	d016      	beq.n	80143ea <HAL_RCCEx_PeriphCLKConfig+0x236>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80143bc:	f7fc fee2 	bl	8011184 <HAL_GetTick>
 80143c0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 80143c2:	e00b      	b.n	80143dc <HAL_RCCEx_PeriphCLKConfig+0x228>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80143c4:	f7fc fede 	bl	8011184 <HAL_GetTick>
 80143c8:	4602      	mov	r2, r0
 80143ca:	68fb      	ldr	r3, [r7, #12]
 80143cc:	1ad3      	subs	r3, r2, r3
 80143ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80143d2:	4293      	cmp	r3, r2
 80143d4:	d902      	bls.n	80143dc <HAL_RCCEx_PeriphCLKConfig+0x228>
          {
            ret = HAL_TIMEOUT;
 80143d6:	2303      	movs	r3, #3
 80143d8:	74fb      	strb	r3, [r7, #19]
            break;
 80143da:	e006      	b.n	80143ea <HAL_RCCEx_PeriphCLKConfig+0x236>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 80143dc:	4b0c      	ldr	r3, [pc, #48]	@ (8014410 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80143de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80143e2:	f003 0302 	and.w	r3, r3, #2
 80143e6:	2b00      	cmp	r3, #0
 80143e8:	d0ec      	beq.n	80143c4 <HAL_RCCEx_PeriphCLKConfig+0x210>
          }
        }
      }
      
      if(ret == HAL_OK)
 80143ea:	7cfb      	ldrb	r3, [r7, #19]
 80143ec:	2b00      	cmp	r3, #0
 80143ee:	d10c      	bne.n	801440a <HAL_RCCEx_PeriphCLKConfig+0x256>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80143f0:	4b07      	ldr	r3, [pc, #28]	@ (8014410 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80143f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80143f6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80143fa:	687b      	ldr	r3, [r7, #4]
 80143fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014400:	4903      	ldr	r1, [pc, #12]	@ (8014410 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8014402:	4313      	orrs	r3, r2
 8014404:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8014408:	e008      	b.n	801441c <HAL_RCCEx_PeriphCLKConfig+0x268>
      }
      else
      {
        /* set overall return value */
        status = ret;
 801440a:	7cfb      	ldrb	r3, [r7, #19]
 801440c:	74bb      	strb	r3, [r7, #18]
 801440e:	e005      	b.n	801441c <HAL_RCCEx_PeriphCLKConfig+0x268>
 8014410:	40021000 	.word	0x40021000
 8014414:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8014418:	7cfb      	ldrb	r3, [r7, #19]
 801441a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 801441c:	7c7b      	ldrb	r3, [r7, #17]
 801441e:	2b01      	cmp	r3, #1
 8014420:	d105      	bne.n	801442e <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8014422:	4b9e      	ldr	r3, [pc, #632]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014426:	4a9d      	ldr	r2, [pc, #628]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014428:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801442c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 801442e:	687b      	ldr	r3, [r7, #4]
 8014430:	681b      	ldr	r3, [r3, #0]
 8014432:	f003 0301 	and.w	r3, r3, #1
 8014436:	2b00      	cmp	r3, #0
 8014438:	d00a      	beq.n	8014450 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 801443a:	4b98      	ldr	r3, [pc, #608]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801443c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014440:	f023 0203 	bic.w	r2, r3, #3
 8014444:	687b      	ldr	r3, [r7, #4]
 8014446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014448:	4994      	ldr	r1, [pc, #592]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801444a:	4313      	orrs	r3, r2
 801444c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8014450:	687b      	ldr	r3, [r7, #4]
 8014452:	681b      	ldr	r3, [r3, #0]
 8014454:	f003 0302 	and.w	r3, r3, #2
 8014458:	2b00      	cmp	r3, #0
 801445a:	d00a      	beq.n	8014472 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 801445c:	4b8f      	ldr	r3, [pc, #572]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801445e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014462:	f023 020c 	bic.w	r2, r3, #12
 8014466:	687b      	ldr	r3, [r7, #4]
 8014468:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801446a:	498c      	ldr	r1, [pc, #560]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801446c:	4313      	orrs	r3, r2
 801446e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8014472:	687b      	ldr	r3, [r7, #4]
 8014474:	681b      	ldr	r3, [r3, #0]
 8014476:	f003 0304 	and.w	r3, r3, #4
 801447a:	2b00      	cmp	r3, #0
 801447c:	d00a      	beq.n	8014494 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 801447e:	4b87      	ldr	r3, [pc, #540]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014480:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014484:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8014488:	687b      	ldr	r3, [r7, #4]
 801448a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801448c:	4983      	ldr	r1, [pc, #524]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801448e:	4313      	orrs	r3, r2
 8014490:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8014494:	687b      	ldr	r3, [r7, #4]
 8014496:	681b      	ldr	r3, [r3, #0]
 8014498:	f003 0308 	and.w	r3, r3, #8
 801449c:	2b00      	cmp	r3, #0
 801449e:	d00a      	beq.n	80144b6 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80144a0:	4b7e      	ldr	r3, [pc, #504]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80144a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80144a6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80144aa:	687b      	ldr	r3, [r7, #4]
 80144ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80144ae:	497b      	ldr	r1, [pc, #492]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80144b0:	4313      	orrs	r3, r2
 80144b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80144b6:	687b      	ldr	r3, [r7, #4]
 80144b8:	681b      	ldr	r3, [r3, #0]
 80144ba:	f003 0310 	and.w	r3, r3, #16
 80144be:	2b00      	cmp	r3, #0
 80144c0:	d00a      	beq.n	80144d8 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80144c2:	4b76      	ldr	r3, [pc, #472]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80144c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80144c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80144cc:	687b      	ldr	r3, [r7, #4]
 80144ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80144d0:	4972      	ldr	r1, [pc, #456]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80144d2:	4313      	orrs	r3, r2
 80144d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80144d8:	687b      	ldr	r3, [r7, #4]
 80144da:	681b      	ldr	r3, [r3, #0]
 80144dc:	f003 0320 	and.w	r3, r3, #32
 80144e0:	2b00      	cmp	r3, #0
 80144e2:	d00a      	beq.n	80144fa <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80144e4:	4b6d      	ldr	r3, [pc, #436]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80144e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80144ea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80144ee:	687b      	ldr	r3, [r7, #4]
 80144f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80144f2:	496a      	ldr	r1, [pc, #424]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80144f4:	4313      	orrs	r3, r2
 80144f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80144fa:	687b      	ldr	r3, [r7, #4]
 80144fc:	681b      	ldr	r3, [r3, #0]
 80144fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8014502:	2b00      	cmp	r3, #0
 8014504:	d00a      	beq.n	801451c <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8014506:	4b65      	ldr	r3, [pc, #404]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014508:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801450c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8014510:	687b      	ldr	r3, [r7, #4]
 8014512:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8014514:	4961      	ldr	r1, [pc, #388]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014516:	4313      	orrs	r3, r2
 8014518:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 801451c:	687b      	ldr	r3, [r7, #4]
 801451e:	681b      	ldr	r3, [r3, #0]
 8014520:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8014524:	2b00      	cmp	r3, #0
 8014526:	d00a      	beq.n	801453e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8014528:	4b5c      	ldr	r3, [pc, #368]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801452a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801452e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8014532:	687b      	ldr	r3, [r7, #4]
 8014534:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8014536:	4959      	ldr	r1, [pc, #356]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014538:	4313      	orrs	r3, r2
 801453a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 801453e:	687b      	ldr	r3, [r7, #4]
 8014540:	681b      	ldr	r3, [r3, #0]
 8014542:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014546:	2b00      	cmp	r3, #0
 8014548:	d00a      	beq.n	8014560 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 801454a:	4b54      	ldr	r3, [pc, #336]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801454c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014550:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8014554:	687b      	ldr	r3, [r7, #4]
 8014556:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014558:	4950      	ldr	r1, [pc, #320]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801455a:	4313      	orrs	r3, r2
 801455c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)  

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8014560:	687b      	ldr	r3, [r7, #4]
 8014562:	681b      	ldr	r3, [r3, #0]
 8014564:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014568:	2b00      	cmp	r3, #0
 801456a:	d00a      	beq.n	8014582 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 801456c:	4b4b      	ldr	r3, [pc, #300]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801456e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014572:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8014576:	687b      	ldr	r3, [r7, #4]
 8014578:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801457a:	4948      	ldr	r1, [pc, #288]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801457c:	4313      	orrs	r3, r2
 801457e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8014582:	687b      	ldr	r3, [r7, #4]
 8014584:	681b      	ldr	r3, [r3, #0]
 8014586:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801458a:	2b00      	cmp	r3, #0
 801458c:	d00a      	beq.n	80145a4 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 801458e:	4b43      	ldr	r3, [pc, #268]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014590:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014594:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8014598:	687b      	ldr	r3, [r7, #4]
 801459a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801459c:	493f      	ldr	r1, [pc, #252]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801459e:	4313      	orrs	r3, r2
 80145a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80145a4:	687b      	ldr	r3, [r7, #4]
 80145a6:	681b      	ldr	r3, [r3, #0]
 80145a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80145ac:	2b00      	cmp	r3, #0
 80145ae:	d028      	beq.n	8014602 <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80145b0:	4b3a      	ldr	r3, [pc, #232]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80145b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80145b6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80145ba:	687b      	ldr	r3, [r7, #4]
 80145bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80145be:	4937      	ldr	r1, [pc, #220]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80145c0:	4313      	orrs	r3, r2
 80145c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80145c6:	687b      	ldr	r3, [r7, #4]
 80145c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80145ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80145ce:	d106      	bne.n	80145de <HAL_RCCEx_PeriphCLKConfig+0x42a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80145d0:	4b32      	ldr	r3, [pc, #200]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80145d2:	68db      	ldr	r3, [r3, #12]
 80145d4:	4a31      	ldr	r2, [pc, #196]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 80145d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80145da:	60d3      	str	r3, [r2, #12]
 80145dc:	e011      	b.n	8014602 <HAL_RCCEx_PeriphCLKConfig+0x44e>
    }
    else if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80145de:	687b      	ldr	r3, [r7, #4]
 80145e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80145e2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80145e6:	d10c      	bne.n	8014602 <HAL_RCCEx_PeriphCLKConfig+0x44e>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80145e8:	687b      	ldr	r3, [r7, #4]
 80145ea:	3304      	adds	r3, #4
 80145ec:	2101      	movs	r1, #1
 80145ee:	4618      	mov	r0, r3
 80145f0:	f000 f8f0 	bl	80147d4 <RCCEx_PLLSAI1_Config>
 80145f4:	4603      	mov	r3, r0
 80145f6:	74fb      	strb	r3, [r7, #19]
      
      if(ret != HAL_OK)
 80145f8:	7cfb      	ldrb	r3, [r7, #19]
 80145fa:	2b00      	cmp	r3, #0
 80145fc:	d001      	beq.n	8014602 <HAL_RCCEx_PeriphCLKConfig+0x44e>
      {
        /* set overall return value */
        status = ret;
 80145fe:	7cfb      	ldrb	r3, [r7, #19]
 8014600:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8014602:	687b      	ldr	r3, [r7, #4]
 8014604:	681b      	ldr	r3, [r3, #0]
 8014606:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 801460a:	2b00      	cmp	r3, #0
 801460c:	d028      	beq.n	8014660 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 801460e:	4b23      	ldr	r3, [pc, #140]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014610:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014614:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8014618:	687b      	ldr	r3, [r7, #4]
 801461a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801461c:	491f      	ldr	r1, [pc, #124]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801461e:	4313      	orrs	r3, r2
 8014620:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 8014624:	687b      	ldr	r3, [r7, #4]
 8014626:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014628:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801462c:	d106      	bne.n	801463c <HAL_RCCEx_PeriphCLKConfig+0x488>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 801462e:	4b1b      	ldr	r3, [pc, #108]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014630:	68db      	ldr	r3, [r3, #12]
 8014632:	4a1a      	ldr	r2, [pc, #104]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014638:	60d3      	str	r3, [r2, #12]
 801463a:	e011      	b.n	8014660 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
    }
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 801463c:	687b      	ldr	r3, [r7, #4]
 801463e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014640:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8014644:	d10c      	bne.n	8014660 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8014646:	687b      	ldr	r3, [r7, #4]
 8014648:	3304      	adds	r3, #4
 801464a:	2101      	movs	r1, #1
 801464c:	4618      	mov	r0, r3
 801464e:	f000 f8c1 	bl	80147d4 <RCCEx_PLLSAI1_Config>
 8014652:	4603      	mov	r3, r0
 8014654:	74fb      	strb	r3, [r7, #19]
      
      if(ret != HAL_OK)
 8014656:	7cfb      	ldrb	r3, [r7, #19]
 8014658:	2b00      	cmp	r3, #0
 801465a:	d001      	beq.n	8014660 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
      {
        /* set overall return value */
        status = ret;
 801465c:	7cfb      	ldrb	r3, [r7, #19]
 801465e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8014660:	687b      	ldr	r3, [r7, #4]
 8014662:	681b      	ldr	r3, [r3, #0]
 8014664:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8014668:	2b00      	cmp	r3, #0
 801466a:	d02b      	beq.n	80146c4 <HAL_RCCEx_PeriphCLKConfig+0x510>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 801466c:	4b0b      	ldr	r3, [pc, #44]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801466e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014672:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8014676:	687b      	ldr	r3, [r7, #4]
 8014678:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801467a:	4908      	ldr	r1, [pc, #32]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801467c:	4313      	orrs	r3, r2
 801467e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8014682:	687b      	ldr	r3, [r7, #4]
 8014684:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014686:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801468a:	d109      	bne.n	80146a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 801468c:	4b03      	ldr	r3, [pc, #12]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 801468e:	68db      	ldr	r3, [r3, #12]
 8014690:	4a02      	ldr	r2, [pc, #8]	@ (801469c <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8014692:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014696:	60d3      	str	r3, [r2, #12]
 8014698:	e014      	b.n	80146c4 <HAL_RCCEx_PeriphCLKConfig+0x510>
 801469a:	bf00      	nop
 801469c:	40021000 	.word	0x40021000
    }
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80146a0:	687b      	ldr	r3, [r7, #4]
 80146a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80146a4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80146a8:	d10c      	bne.n	80146c4 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80146aa:	687b      	ldr	r3, [r7, #4]
 80146ac:	3304      	adds	r3, #4
 80146ae:	2101      	movs	r1, #1
 80146b0:	4618      	mov	r0, r3
 80146b2:	f000 f88f 	bl	80147d4 <RCCEx_PLLSAI1_Config>
 80146b6:	4603      	mov	r3, r0
 80146b8:	74fb      	strb	r3, [r7, #19]
      
      if(ret != HAL_OK)
 80146ba:	7cfb      	ldrb	r3, [r7, #19]
 80146bc:	2b00      	cmp	r3, #0
 80146be:	d001      	beq.n	80146c4 <HAL_RCCEx_PeriphCLKConfig+0x510>
      {
        /* set overall return value */
        status = ret;
 80146c0:	7cfb      	ldrb	r3, [r7, #19]
 80146c2:	74bb      	strb	r3, [r7, #18]
      }
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80146c4:	687b      	ldr	r3, [r7, #4]
 80146c6:	681b      	ldr	r3, [r3, #0]
 80146c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80146cc:	2b00      	cmp	r3, #0
 80146ce:	d02f      	beq.n	8014730 <HAL_RCCEx_PeriphCLKConfig+0x57c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80146d0:	4b2b      	ldr	r3, [pc, #172]	@ (8014780 <HAL_RCCEx_PeriphCLKConfig+0x5cc>)
 80146d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80146d6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80146da:	687b      	ldr	r3, [r7, #4]
 80146dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80146de:	4928      	ldr	r1, [pc, #160]	@ (8014780 <HAL_RCCEx_PeriphCLKConfig+0x5cc>)
 80146e0:	4313      	orrs	r3, r2
 80146e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80146e6:	687b      	ldr	r3, [r7, #4]
 80146e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80146ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80146ee:	d10d      	bne.n	801470c <HAL_RCCEx_PeriphCLKConfig+0x558>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80146f0:	687b      	ldr	r3, [r7, #4]
 80146f2:	3304      	adds	r3, #4
 80146f4:	2102      	movs	r1, #2
 80146f6:	4618      	mov	r0, r3
 80146f8:	f000 f86c 	bl	80147d4 <RCCEx_PLLSAI1_Config>
 80146fc:	4603      	mov	r3, r0
 80146fe:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8014700:	7cfb      	ldrb	r3, [r7, #19]
 8014702:	2b00      	cmp	r3, #0
 8014704:	d014      	beq.n	8014730 <HAL_RCCEx_PeriphCLKConfig+0x57c>
      {
        /* set overall return value */
        status = ret;
 8014706:	7cfb      	ldrb	r3, [r7, #19]
 8014708:	74bb      	strb	r3, [r7, #18]
 801470a:	e011      	b.n	8014730 <HAL_RCCEx_PeriphCLKConfig+0x57c>
      }
    }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 801470c:	687b      	ldr	r3, [r7, #4]
 801470e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014710:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8014714:	d10c      	bne.n	8014730 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8014716:	687b      	ldr	r3, [r7, #4]
 8014718:	3320      	adds	r3, #32
 801471a:	2102      	movs	r1, #2
 801471c:	4618      	mov	r0, r3
 801471e:	f000 f9b1 	bl	8014a84 <RCCEx_PLLSAI2_Config>
 8014722:	4603      	mov	r3, r0
 8014724:	74fb      	strb	r3, [r7, #19]
      
      if(ret != HAL_OK)
 8014726:	7cfb      	ldrb	r3, [r7, #19]
 8014728:	2b00      	cmp	r3, #0
 801472a:	d001      	beq.n	8014730 <HAL_RCCEx_PeriphCLKConfig+0x57c>
      {
        /* set overall return value */
        status = ret;
 801472c:	7cfb      	ldrb	r3, [r7, #19]
 801472e:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8014730:	687b      	ldr	r3, [r7, #4]
 8014732:	681b      	ldr	r3, [r3, #0]
 8014734:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014738:	2b00      	cmp	r3, #0
 801473a:	d00a      	beq.n	8014752 <HAL_RCCEx_PeriphCLKConfig+0x59e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 801473c:	4b10      	ldr	r3, [pc, #64]	@ (8014780 <HAL_RCCEx_PeriphCLKConfig+0x5cc>)
 801473e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014742:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8014746:	687b      	ldr	r3, [r7, #4]
 8014748:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801474a:	490d      	ldr	r1, [pc, #52]	@ (8014780 <HAL_RCCEx_PeriphCLKConfig+0x5cc>)
 801474c:	4313      	orrs	r3, r2
 801474e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8014752:	687b      	ldr	r3, [r7, #4]
 8014754:	681b      	ldr	r3, [r3, #0]
 8014756:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801475a:	2b00      	cmp	r3, #0
 801475c:	d00b      	beq.n	8014776 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 801475e:	4b08      	ldr	r3, [pc, #32]	@ (8014780 <HAL_RCCEx_PeriphCLKConfig+0x5cc>)
 8014760:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014764:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8014768:	687b      	ldr	r3, [r7, #4]
 801476a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801476e:	4904      	ldr	r1, [pc, #16]	@ (8014780 <HAL_RCCEx_PeriphCLKConfig+0x5cc>)
 8014770:	4313      	orrs	r3, r2
 8014772:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* DFSDM1_Filter0 */

  return status;
 8014776:	7cbb      	ldrb	r3, [r7, #18]
}
 8014778:	4618      	mov	r0, r3
 801477a:	3718      	adds	r7, #24
 801477c:	46bd      	mov	sp, r7
 801477e:	bd80      	pop	{r7, pc}
 8014780:	40021000 	.word	0x40021000

08014784 <HAL_RCCEx_DisableLSECSS>:
  * @brief  Disable the LSE Clock Security System.
  * @note   LSE Clock Security System can only be disabled after a LSE failure detection.
  * @retval None
  */
void HAL_RCCEx_DisableLSECSS(void)
{
 8014784:	b480      	push	{r7}
 8014786:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 8014788:	4b09      	ldr	r3, [pc, #36]	@ (80147b0 <HAL_RCCEx_DisableLSECSS+0x2c>)
 801478a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801478e:	4a08      	ldr	r2, [pc, #32]	@ (80147b0 <HAL_RCCEx_DisableLSECSS+0x2c>)
 8014790:	f023 0320 	bic.w	r3, r3, #32
 8014794:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  
  /* Disable LSE CSS IT if any */
  __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 8014798:	4b05      	ldr	r3, [pc, #20]	@ (80147b0 <HAL_RCCEx_DisableLSECSS+0x2c>)
 801479a:	699b      	ldr	r3, [r3, #24]
 801479c:	4a04      	ldr	r2, [pc, #16]	@ (80147b0 <HAL_RCCEx_DisableLSECSS+0x2c>)
 801479e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80147a2:	6193      	str	r3, [r2, #24]
}
 80147a4:	bf00      	nop
 80147a6:	46bd      	mov	sp, r7
 80147a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147ac:	4770      	bx	lr
 80147ae:	bf00      	nop
 80147b0:	40021000 	.word	0x40021000

080147b4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80147b4:	b480      	push	{r7}
 80147b6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80147b8:	4b05      	ldr	r3, [pc, #20]	@ (80147d0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80147ba:	681b      	ldr	r3, [r3, #0]
 80147bc:	4a04      	ldr	r2, [pc, #16]	@ (80147d0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80147be:	f043 0304 	orr.w	r3, r3, #4
 80147c2:	6013      	str	r3, [r2, #0]
}
 80147c4:	bf00      	nop
 80147c6:	46bd      	mov	sp, r7
 80147c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147cc:	4770      	bx	lr
 80147ce:	bf00      	nop
 80147d0:	40021000 	.word	0x40021000

080147d4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80147d4:	b580      	push	{r7, lr}
 80147d6:	b094      	sub	sp, #80	@ 0x50
 80147d8:	af00      	add	r7, sp, #0
 80147da:	6078      	str	r0, [r7, #4]
 80147dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80147de:	2300      	movs	r3, #0
 80147e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  HAL_StatusTypeDef status = HAL_OK;
 80147e2:	2300      	movs	r3, #0
 80147e4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
  
  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80147e8:	4ba5      	ldr	r3, [pc, #660]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 80147ea:	68db      	ldr	r3, [r3, #12]
 80147ec:	f003 0303 	and.w	r3, r3, #3
 80147f0:	2b00      	cmp	r3, #0
 80147f2:	d023      	beq.n	801483c <RCCEx_PLLSAI1_Config+0x68>
  {
    /* PLL clock source and divider M already set, check that no request for change  */ 
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80147f4:	4ba2      	ldr	r3, [pc, #648]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 80147f6:	68db      	ldr	r3, [r3, #12]
 80147f8:	f003 0203 	and.w	r2, r3, #3
 80147fc:	687b      	ldr	r3, [r7, #4]
 80147fe:	681b      	ldr	r3, [r3, #0]
 8014800:	429a      	cmp	r2, r3
 8014802:	d117      	bne.n	8014834 <RCCEx_PLLSAI1_Config+0x60>
       || 
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8014804:	687b      	ldr	r3, [r7, #4]
 8014806:	681b      	ldr	r3, [r3, #0]
       || 
 8014808:	2b00      	cmp	r3, #0
 801480a:	d013      	beq.n	8014834 <RCCEx_PLLSAI1_Config+0x60>
       || 
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)) + 1U) != PllSai1->PLLSAI1M)
 801480c:	4b9c      	ldr	r3, [pc, #624]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 801480e:	68db      	ldr	r3, [r3, #12]
 8014810:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8014814:	2370      	movs	r3, #112	@ 0x70
 8014816:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014818:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801481a:	fa93 f3a3 	rbit	r3, r3
 801481e:	643b      	str	r3, [r7, #64]	@ 0x40
  return(result);
 8014820:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014822:	fab3 f383 	clz	r3, r3
 8014826:	fa22 f303 	lsr.w	r3, r2, r3
 801482a:	1c5a      	adds	r2, r3, #1
 801482c:	687b      	ldr	r3, [r7, #4]
 801482e:	685b      	ldr	r3, [r3, #4]
       || 
 8014830:	429a      	cmp	r2, r3
 8014832:	d057      	beq.n	80148e4 <RCCEx_PLLSAI1_Config+0x110>
      )
    {
      status = HAL_ERROR;
 8014834:	2301      	movs	r3, #1
 8014836:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 801483a:	e053      	b.n	80148e4 <RCCEx_PLLSAI1_Config+0x110>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 801483c:	687b      	ldr	r3, [r7, #4]
 801483e:	681b      	ldr	r3, [r3, #0]
 8014840:	2b03      	cmp	r3, #3
 8014842:	d01a      	beq.n	801487a <RCCEx_PLLSAI1_Config+0xa6>
 8014844:	2b03      	cmp	r3, #3
 8014846:	d828      	bhi.n	801489a <RCCEx_PLLSAI1_Config+0xc6>
 8014848:	2b01      	cmp	r3, #1
 801484a:	d002      	beq.n	8014852 <RCCEx_PLLSAI1_Config+0x7e>
 801484c:	2b02      	cmp	r3, #2
 801484e:	d00a      	beq.n	8014866 <RCCEx_PLLSAI1_Config+0x92>
 8014850:	e023      	b.n	801489a <RCCEx_PLLSAI1_Config+0xc6>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8014852:	4b8b      	ldr	r3, [pc, #556]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 8014854:	681b      	ldr	r3, [r3, #0]
 8014856:	f003 0302 	and.w	r3, r3, #2
 801485a:	2b00      	cmp	r3, #0
 801485c:	d121      	bne.n	80148a2 <RCCEx_PLLSAI1_Config+0xce>
      {
        status = HAL_ERROR;
 801485e:	2301      	movs	r3, #1
 8014860:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      }
      break;
 8014864:	e01d      	b.n	80148a2 <RCCEx_PLLSAI1_Config+0xce>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8014866:	4b86      	ldr	r3, [pc, #536]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 8014868:	681b      	ldr	r3, [r3, #0]
 801486a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801486e:	2b00      	cmp	r3, #0
 8014870:	d119      	bne.n	80148a6 <RCCEx_PLLSAI1_Config+0xd2>
      {
        status = HAL_ERROR;
 8014872:	2301      	movs	r3, #1
 8014874:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      }
      break;
 8014878:	e015      	b.n	80148a6 <RCCEx_PLLSAI1_Config+0xd2>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 801487a:	4b81      	ldr	r3, [pc, #516]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 801487c:	681b      	ldr	r3, [r3, #0]
 801487e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8014882:	2b00      	cmp	r3, #0
 8014884:	d111      	bne.n	80148aa <RCCEx_PLLSAI1_Config+0xd6>
 8014886:	4b7e      	ldr	r3, [pc, #504]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 8014888:	681b      	ldr	r3, [r3, #0]
 801488a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 801488e:	2b00      	cmp	r3, #0
 8014890:	d10b      	bne.n	80148aa <RCCEx_PLLSAI1_Config+0xd6>
      {
        status = HAL_ERROR;
 8014892:	2301      	movs	r3, #1
 8014894:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      }
      break;
 8014898:	e007      	b.n	80148aa <RCCEx_PLLSAI1_Config+0xd6>
    default:
      status = HAL_ERROR;
 801489a:	2301      	movs	r3, #1
 801489c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      break;
 80148a0:	e004      	b.n	80148ac <RCCEx_PLLSAI1_Config+0xd8>
      break;
 80148a2:	bf00      	nop
 80148a4:	e002      	b.n	80148ac <RCCEx_PLLSAI1_Config+0xd8>
      break;
 80148a6:	bf00      	nop
 80148a8:	e000      	b.n	80148ac <RCCEx_PLLSAI1_Config+0xd8>
      break;
 80148aa:	bf00      	nop
    }
    
    if(status == HAL_OK)
 80148ac:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80148b0:	2b00      	cmp	r3, #0
 80148b2:	d117      	bne.n	80148e4 <RCCEx_PLLSAI1_Config+0x110>
    {
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLM));
 80148b4:	4b72      	ldr	r3, [pc, #456]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 80148b6:	68db      	ldr	r3, [r3, #12]
 80148b8:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80148bc:	687b      	ldr	r3, [r7, #4]
 80148be:	6819      	ldr	r1, [r3, #0]
 80148c0:	687b      	ldr	r3, [r7, #4]
 80148c2:	685b      	ldr	r3, [r3, #4]
 80148c4:	1e58      	subs	r0, r3, #1
 80148c6:	2370      	movs	r3, #112	@ 0x70
 80148c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80148ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80148cc:	fa93 f3a3 	rbit	r3, r3
 80148d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  return(result);
 80148d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80148d4:	fab3 f383 	clz	r3, r3
 80148d8:	fa00 f303 	lsl.w	r3, r0, r3
 80148dc:	430b      	orrs	r3, r1
 80148de:	4968      	ldr	r1, [pc, #416]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 80148e0:	4313      	orrs	r3, r2
 80148e2:	60cb      	str	r3, [r1, #12]
    }
  }
  
  if(status == HAL_OK)
 80148e4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80148e8:	2b00      	cmp	r3, #0
 80148ea:	f040 80c2 	bne.w	8014a72 <RCCEx_PLLSAI1_Config+0x29e>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80148ee:	4b64      	ldr	r3, [pc, #400]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 80148f0:	681b      	ldr	r3, [r3, #0]
 80148f2:	4a63      	ldr	r2, [pc, #396]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 80148f4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80148f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80148fa:	f7fc fc43 	bl	8011184 <HAL_GetTick>
 80148fe:	64b8      	str	r0, [r7, #72]	@ 0x48

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 8014900:	e00a      	b.n	8014918 <RCCEx_PLLSAI1_Config+0x144>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8014902:	f7fc fc3f 	bl	8011184 <HAL_GetTick>
 8014906:	4602      	mov	r2, r0
 8014908:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801490a:	1ad3      	subs	r3, r2, r3
 801490c:	2b02      	cmp	r3, #2
 801490e:	d903      	bls.n	8014918 <RCCEx_PLLSAI1_Config+0x144>
      {
        status = HAL_TIMEOUT;
 8014910:	2303      	movs	r3, #3
 8014912:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        break;
 8014916:	e005      	b.n	8014924 <RCCEx_PLLSAI1_Config+0x150>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 8014918:	4b59      	ldr	r3, [pc, #356]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 801491a:	681b      	ldr	r3, [r3, #0]
 801491c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8014920:	2b00      	cmp	r3, #0
 8014922:	d1ee      	bne.n	8014902 <RCCEx_PLLSAI1_Config+0x12e>
      }
    }

    if(status == HAL_OK)    
 8014924:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014928:	2b00      	cmp	r3, #0
 801492a:	f040 80a2 	bne.w	8014a72 <RCCEx_PLLSAI1_Config+0x29e>
    {
      if(Divider == DIVIDER_P_UPDATE)
 801492e:	683b      	ldr	r3, [r7, #0]
 8014930:	2b00      	cmp	r3, #0
 8014932:	d126      	bne.n	8014982 <RCCEx_PLLSAI1_Config+0x1ae>
        MODIFY_REG(RCC->PLLSAI1CFGR, 
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV, 
                   (PllSai1->PLLSAI1N << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1N)) | 
                   (PllSai1->PLLSAI1P << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1PDIV)));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 8014934:	4b52      	ldr	r3, [pc, #328]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 8014936:	691b      	ldr	r3, [r3, #16]
 8014938:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 801493c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8014940:	687a      	ldr	r2, [r7, #4]
 8014942:	6891      	ldr	r1, [r2, #8]
 8014944:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8014948:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801494a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801494c:	fa92 f2a2 	rbit	r2, r2
 8014950:	62ba      	str	r2, [r7, #40]	@ 0x28
  return(result);
 8014952:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014954:	fab2 f282 	clz	r2, r2
 8014958:	4091      	lsls	r1, r2
 801495a:	687a      	ldr	r2, [r7, #4]
 801495c:	68d2      	ldr	r2, [r2, #12]
 801495e:	0910      	lsrs	r0, r2, #4
 8014960:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8014964:	637a      	str	r2, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014966:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014968:	fa92 f2a2 	rbit	r2, r2
 801496c:	633a      	str	r2, [r7, #48]	@ 0x30
  return(result);
 801496e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014970:	fab2 f282 	clz	r2, r2
 8014974:	fa00 f202 	lsl.w	r2, r0, r2
 8014978:	430a      	orrs	r2, r1
 801497a:	4941      	ldr	r1, [pc, #260]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 801497c:	4313      	orrs	r3, r2
 801497e:	610b      	str	r3, [r1, #16]
 8014980:	e051      	b.n	8014a26 <RCCEx_PLLSAI1_Config+0x252>
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P, 
                   (PllSai1->PLLSAI1N << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1N)) | 
                   ((PllSai1->PLLSAI1P >> 4U) << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1P)));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8014982:	683b      	ldr	r3, [r7, #0]
 8014984:	2b01      	cmp	r3, #1
 8014986:	d127      	bne.n	80149d8 <RCCEx_PLLSAI1_Config+0x204>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 8014988:	4b3d      	ldr	r3, [pc, #244]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 801498a:	691b      	ldr	r3, [r3, #16]
 801498c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8014990:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8014994:	687a      	ldr	r2, [r7, #4]
 8014996:	6891      	ldr	r1, [r2, #8]
 8014998:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 801499c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801499e:	69fa      	ldr	r2, [r7, #28]
 80149a0:	fa92 f2a2 	rbit	r2, r2
 80149a4:	61ba      	str	r2, [r7, #24]
  return(result);
 80149a6:	69ba      	ldr	r2, [r7, #24]
 80149a8:	fab2 f282 	clz	r2, r2
 80149ac:	4091      	lsls	r1, r2
 80149ae:	687a      	ldr	r2, [r7, #4]
 80149b0:	6912      	ldr	r2, [r2, #16]
 80149b2:	0852      	lsrs	r2, r2, #1
 80149b4:	1e50      	subs	r0, r2, #1
 80149b6:	f44f 02c0 	mov.w	r2, #6291456	@ 0x600000
 80149ba:	627a      	str	r2, [r7, #36]	@ 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80149bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80149be:	fa92 f2a2 	rbit	r2, r2
 80149c2:	623a      	str	r2, [r7, #32]
  return(result);
 80149c4:	6a3a      	ldr	r2, [r7, #32]
 80149c6:	fab2 f282 	clz	r2, r2
 80149ca:	fa00 f202 	lsl.w	r2, r0, r2
 80149ce:	430a      	orrs	r2, r1
 80149d0:	492b      	ldr	r1, [pc, #172]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 80149d2:	4313      	orrs	r3, r2
 80149d4:	610b      	str	r3, [r1, #16]
 80149d6:	e026      	b.n	8014a26 <RCCEx_PLLSAI1_Config+0x252>
      }
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 80149d8:	4b29      	ldr	r3, [pc, #164]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 80149da:	691b      	ldr	r3, [r3, #16]
 80149dc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80149e0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80149e4:	687a      	ldr	r2, [r7, #4]
 80149e6:	6891      	ldr	r1, [r2, #8]
 80149e8:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80149ec:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80149ee:	68fa      	ldr	r2, [r7, #12]
 80149f0:	fa92 f2a2 	rbit	r2, r2
 80149f4:	60ba      	str	r2, [r7, #8]
  return(result);
 80149f6:	68ba      	ldr	r2, [r7, #8]
 80149f8:	fab2 f282 	clz	r2, r2
 80149fc:	4091      	lsls	r1, r2
 80149fe:	687a      	ldr	r2, [r7, #4]
 8014a00:	6952      	ldr	r2, [r2, #20]
 8014a02:	0852      	lsrs	r2, r2, #1
 8014a04:	1e50      	subs	r0, r2, #1
 8014a06:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8014a0a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014a0c:	697a      	ldr	r2, [r7, #20]
 8014a0e:	fa92 f2a2 	rbit	r2, r2
 8014a12:	613a      	str	r2, [r7, #16]
  return(result);
 8014a14:	693a      	ldr	r2, [r7, #16]
 8014a16:	fab2 f282 	clz	r2, r2
 8014a1a:	fa00 f202 	lsl.w	r2, r0, r2
 8014a1e:	430a      	orrs	r2, r1
 8014a20:	4917      	ldr	r1, [pc, #92]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 8014a22:	4313      	orrs	r3, r2
 8014a24:	610b      	str	r3, [r1, #16]
                   (PllSai1->PLLSAI1N << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1N)) | 
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1R)));
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8014a26:	4b16      	ldr	r3, [pc, #88]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 8014a28:	681b      	ldr	r3, [r3, #0]
 8014a2a:	4a15      	ldr	r2, [pc, #84]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 8014a2c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8014a30:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8014a32:	f7fc fba7 	bl	8011184 <HAL_GetTick>
 8014a36:	64b8      	str	r0, [r7, #72]	@ 0x48

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8014a38:	e00a      	b.n	8014a50 <RCCEx_PLLSAI1_Config+0x27c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8014a3a:	f7fc fba3 	bl	8011184 <HAL_GetTick>
 8014a3e:	4602      	mov	r2, r0
 8014a40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014a42:	1ad3      	subs	r3, r2, r3
 8014a44:	2b02      	cmp	r3, #2
 8014a46:	d903      	bls.n	8014a50 <RCCEx_PLLSAI1_Config+0x27c>
        {
          status = HAL_TIMEOUT;
 8014a48:	2303      	movs	r3, #3
 8014a4a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
          break;
 8014a4e:	e005      	b.n	8014a5c <RCCEx_PLLSAI1_Config+0x288>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8014a50:	4b0b      	ldr	r3, [pc, #44]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 8014a52:	681b      	ldr	r3, [r3, #0]
 8014a54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8014a58:	2b00      	cmp	r3, #0
 8014a5a:	d0ee      	beq.n	8014a3a <RCCEx_PLLSAI1_Config+0x266>
        }
      }

      if(status == HAL_OK)    
 8014a5c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014a60:	2b00      	cmp	r3, #0
 8014a62:	d106      	bne.n	8014a72 <RCCEx_PLLSAI1_Config+0x29e>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8014a64:	4b06      	ldr	r3, [pc, #24]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 8014a66:	691a      	ldr	r2, [r3, #16]
 8014a68:	687b      	ldr	r3, [r7, #4]
 8014a6a:	699b      	ldr	r3, [r3, #24]
 8014a6c:	4904      	ldr	r1, [pc, #16]	@ (8014a80 <RCCEx_PLLSAI1_Config+0x2ac>)
 8014a6e:	4313      	orrs	r3, r2
 8014a70:	610b      	str	r3, [r1, #16]
      }
    }
  }
  
  return status;
 8014a72:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8014a76:	4618      	mov	r0, r3
 8014a78:	3750      	adds	r7, #80	@ 0x50
 8014a7a:	46bd      	mov	sp, r7
 8014a7c:	bd80      	pop	{r7, pc}
 8014a7e:	bf00      	nop
 8014a80:	40021000 	.word	0x40021000

08014a84 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8014a84:	b580      	push	{r7, lr}
 8014a86:	b090      	sub	sp, #64	@ 0x40
 8014a88:	af00      	add	r7, sp, #0
 8014a8a:	6078      	str	r0, [r7, #4]
 8014a8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8014a8e:	2300      	movs	r3, #0
 8014a90:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_StatusTypeDef status = HAL_OK;
 8014a92:	2300      	movs	r3, #0
 8014a94:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
  
  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8014a98:	4b8f      	ldr	r3, [pc, #572]	@ (8014cd8 <RCCEx_PLLSAI2_Config+0x254>)
 8014a9a:	68db      	ldr	r3, [r3, #12]
 8014a9c:	f003 0303 	and.w	r3, r3, #3
 8014aa0:	2b00      	cmp	r3, #0
 8014aa2:	d023      	beq.n	8014aec <RCCEx_PLLSAI2_Config+0x68>
  {
    /* PLL clock source and divider M already set, check that no request for change  */ 
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8014aa4:	4b8c      	ldr	r3, [pc, #560]	@ (8014cd8 <RCCEx_PLLSAI2_Config+0x254>)
 8014aa6:	68db      	ldr	r3, [r3, #12]
 8014aa8:	f003 0203 	and.w	r2, r3, #3
 8014aac:	687b      	ldr	r3, [r7, #4]
 8014aae:	681b      	ldr	r3, [r3, #0]
 8014ab0:	429a      	cmp	r2, r3
 8014ab2:	d117      	bne.n	8014ae4 <RCCEx_PLLSAI2_Config+0x60>
       || 
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8014ab4:	687b      	ldr	r3, [r7, #4]
 8014ab6:	681b      	ldr	r3, [r3, #0]
       || 
 8014ab8:	2b00      	cmp	r3, #0
 8014aba:	d013      	beq.n	8014ae4 <RCCEx_PLLSAI2_Config+0x60>
       || 
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)) + 1U) != PllSai2->PLLSAI2M)
 8014abc:	4b86      	ldr	r3, [pc, #536]	@ (8014cd8 <RCCEx_PLLSAI2_Config+0x254>)
 8014abe:	68db      	ldr	r3, [r3, #12]
 8014ac0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8014ac4:	2370      	movs	r3, #112	@ 0x70
 8014ac6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014ac8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014aca:	fa93 f3a3 	rbit	r3, r3
 8014ace:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8014ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ad2:	fab3 f383 	clz	r3, r3
 8014ad6:	fa22 f303 	lsr.w	r3, r2, r3
 8014ada:	1c5a      	adds	r2, r3, #1
 8014adc:	687b      	ldr	r3, [r7, #4]
 8014ade:	685b      	ldr	r3, [r3, #4]
       || 
 8014ae0:	429a      	cmp	r2, r3
 8014ae2:	d057      	beq.n	8014b94 <RCCEx_PLLSAI2_Config+0x110>
      )
    {
      status = HAL_ERROR;
 8014ae4:	2301      	movs	r3, #1
 8014ae6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8014aea:	e053      	b.n	8014b94 <RCCEx_PLLSAI2_Config+0x110>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8014aec:	687b      	ldr	r3, [r7, #4]
 8014aee:	681b      	ldr	r3, [r3, #0]
 8014af0:	2b03      	cmp	r3, #3
 8014af2:	d01a      	beq.n	8014b2a <RCCEx_PLLSAI2_Config+0xa6>
 8014af4:	2b03      	cmp	r3, #3
 8014af6:	d828      	bhi.n	8014b4a <RCCEx_PLLSAI2_Config+0xc6>
 8014af8:	2b01      	cmp	r3, #1
 8014afa:	d002      	beq.n	8014b02 <RCCEx_PLLSAI2_Config+0x7e>
 8014afc:	2b02      	cmp	r3, #2
 8014afe:	d00a      	beq.n	8014b16 <RCCEx_PLLSAI2_Config+0x92>
 8014b00:	e023      	b.n	8014b4a <RCCEx_PLLSAI2_Config+0xc6>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8014b02:	4b75      	ldr	r3, [pc, #468]	@ (8014cd8 <RCCEx_PLLSAI2_Config+0x254>)
 8014b04:	681b      	ldr	r3, [r3, #0]
 8014b06:	f003 0302 	and.w	r3, r3, #2
 8014b0a:	2b00      	cmp	r3, #0
 8014b0c:	d121      	bne.n	8014b52 <RCCEx_PLLSAI2_Config+0xce>
      {
        status = HAL_ERROR;
 8014b0e:	2301      	movs	r3, #1
 8014b10:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
      break;
 8014b14:	e01d      	b.n	8014b52 <RCCEx_PLLSAI2_Config+0xce>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8014b16:	4b70      	ldr	r3, [pc, #448]	@ (8014cd8 <RCCEx_PLLSAI2_Config+0x254>)
 8014b18:	681b      	ldr	r3, [r3, #0]
 8014b1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8014b1e:	2b00      	cmp	r3, #0
 8014b20:	d119      	bne.n	8014b56 <RCCEx_PLLSAI2_Config+0xd2>
      {
        status = HAL_ERROR;
 8014b22:	2301      	movs	r3, #1
 8014b24:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
      break;
 8014b28:	e015      	b.n	8014b56 <RCCEx_PLLSAI2_Config+0xd2>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8014b2a:	4b6b      	ldr	r3, [pc, #428]	@ (8014cd8 <RCCEx_PLLSAI2_Config+0x254>)
 8014b2c:	681b      	ldr	r3, [r3, #0]
 8014b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8014b32:	2b00      	cmp	r3, #0
 8014b34:	d111      	bne.n	8014b5a <RCCEx_PLLSAI2_Config+0xd6>
 8014b36:	4b68      	ldr	r3, [pc, #416]	@ (8014cd8 <RCCEx_PLLSAI2_Config+0x254>)
 8014b38:	681b      	ldr	r3, [r3, #0]
 8014b3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8014b3e:	2b00      	cmp	r3, #0
 8014b40:	d10b      	bne.n	8014b5a <RCCEx_PLLSAI2_Config+0xd6>
      {
        status = HAL_ERROR;
 8014b42:	2301      	movs	r3, #1
 8014b44:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
      break;
 8014b48:	e007      	b.n	8014b5a <RCCEx_PLLSAI2_Config+0xd6>
    default:
      status = HAL_ERROR;
 8014b4a:	2301      	movs	r3, #1
 8014b4c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      break;
 8014b50:	e004      	b.n	8014b5c <RCCEx_PLLSAI2_Config+0xd8>
      break;
 8014b52:	bf00      	nop
 8014b54:	e002      	b.n	8014b5c <RCCEx_PLLSAI2_Config+0xd8>
      break;
 8014b56:	bf00      	nop
 8014b58:	e000      	b.n	8014b5c <RCCEx_PLLSAI2_Config+0xd8>
      break;
 8014b5a:	bf00      	nop
    }
    
    if(status == HAL_OK)
 8014b5c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8014b60:	2b00      	cmp	r3, #0
 8014b62:	d117      	bne.n	8014b94 <RCCEx_PLLSAI2_Config+0x110>
    {
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLM));
 8014b64:	4b5c      	ldr	r3, [pc, #368]	@ (8014cd8 <RCCEx_PLLSAI2_Config+0x254>)
 8014b66:	68db      	ldr	r3, [r3, #12]
 8014b68:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8014b6c:	687b      	ldr	r3, [r7, #4]
 8014b6e:	6819      	ldr	r1, [r3, #0]
 8014b70:	687b      	ldr	r3, [r7, #4]
 8014b72:	685b      	ldr	r3, [r3, #4]
 8014b74:	1e58      	subs	r0, r3, #1
 8014b76:	2370      	movs	r3, #112	@ 0x70
 8014b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014b7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b7c:	fa93 f3a3 	rbit	r3, r3
 8014b80:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8014b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b84:	fab3 f383 	clz	r3, r3
 8014b88:	fa00 f303 	lsl.w	r3, r0, r3
 8014b8c:	430b      	orrs	r3, r1
 8014b8e:	4952      	ldr	r1, [pc, #328]	@ (8014cd8 <RCCEx_PLLSAI2_Config+0x254>)
 8014b90:	4313      	orrs	r3, r2
 8014b92:	60cb      	str	r3, [r1, #12]
    }
  }
  
  if(status == HAL_OK)
 8014b94:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8014b98:	2b00      	cmp	r3, #0
 8014b9a:	f040 8096 	bne.w	8014cca <RCCEx_PLLSAI2_Config+0x246>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8014b9e:	4b4e      	ldr	r3, [pc, #312]	@ (8014cd8 <RCCEx_PLLSAI2_Config+0x254>)
 8014ba0:	681b      	ldr	r3, [r3, #0]
 8014ba2:	4a4d      	ldr	r2, [pc, #308]	@ (8014cd8 <RCCEx_PLLSAI2_Config+0x254>)
 8014ba4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8014ba8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8014baa:	f7fc faeb 	bl	8011184 <HAL_GetTick>
 8014bae:	63b8      	str	r0, [r7, #56]	@ 0x38

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8014bb0:	e00a      	b.n	8014bc8 <RCCEx_PLLSAI2_Config+0x144>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8014bb2:	f7fc fae7 	bl	8011184 <HAL_GetTick>
 8014bb6:	4602      	mov	r2, r0
 8014bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014bba:	1ad3      	subs	r3, r2, r3
 8014bbc:	2b02      	cmp	r3, #2
 8014bbe:	d903      	bls.n	8014bc8 <RCCEx_PLLSAI2_Config+0x144>
      {
        status = HAL_TIMEOUT;
 8014bc0:	2303      	movs	r3, #3
 8014bc2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        break;
 8014bc6:	e005      	b.n	8014bd4 <RCCEx_PLLSAI2_Config+0x150>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8014bc8:	4b43      	ldr	r3, [pc, #268]	@ (8014cd8 <RCCEx_PLLSAI2_Config+0x254>)
 8014bca:	681b      	ldr	r3, [r3, #0]
 8014bcc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8014bd0:	2b00      	cmp	r3, #0
 8014bd2:	d1ee      	bne.n	8014bb2 <RCCEx_PLLSAI2_Config+0x12e>
      }
    }

    if(status == HAL_OK)    
 8014bd4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8014bd8:	2b00      	cmp	r3, #0
 8014bda:	d176      	bne.n	8014cca <RCCEx_PLLSAI2_Config+0x246>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8014bdc:	683b      	ldr	r3, [r7, #0]
 8014bde:	2b00      	cmp	r3, #0
 8014be0:	d126      	bne.n	8014c30 <RCCEx_PLLSAI2_Config+0x1ac>
        MODIFY_REG(RCC->PLLSAI2CFGR, 
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV, 
                   (PllSai2->PLLSAI2N << POSITION_VAL(RCC_PLLSAI2CFGR_PLLSAI2N)) | 
                   (PllSai2->PLLSAI2P << POSITION_VAL(RCC_PLLSAI2CFGR_PLLSAI2PDIV)));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR, 
 8014be2:	4b3d      	ldr	r3, [pc, #244]	@ (8014cd8 <RCCEx_PLLSAI2_Config+0x254>)
 8014be4:	695b      	ldr	r3, [r3, #20]
 8014be6:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8014bea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8014bee:	687a      	ldr	r2, [r7, #4]
 8014bf0:	6891      	ldr	r1, [r2, #8]
 8014bf2:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8014bf6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014bf8:	69fa      	ldr	r2, [r7, #28]
 8014bfa:	fa92 f2a2 	rbit	r2, r2
 8014bfe:	61ba      	str	r2, [r7, #24]
  return(result);
 8014c00:	69ba      	ldr	r2, [r7, #24]
 8014c02:	fab2 f282 	clz	r2, r2
 8014c06:	4091      	lsls	r1, r2
 8014c08:	687a      	ldr	r2, [r7, #4]
 8014c0a:	68d2      	ldr	r2, [r2, #12]
 8014c0c:	0910      	lsrs	r0, r2, #4
 8014c0e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8014c12:	627a      	str	r2, [r7, #36]	@ 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014c14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014c16:	fa92 f2a2 	rbit	r2, r2
 8014c1a:	623a      	str	r2, [r7, #32]
  return(result);
 8014c1c:	6a3a      	ldr	r2, [r7, #32]
 8014c1e:	fab2 f282 	clz	r2, r2
 8014c22:	fa00 f202 	lsl.w	r2, r0, r2
 8014c26:	430a      	orrs	r2, r1
 8014c28:	492b      	ldr	r1, [pc, #172]	@ (8014cd8 <RCCEx_PLLSAI2_Config+0x254>)
 8014c2a:	4313      	orrs	r3, r2
 8014c2c:	614b      	str	r3, [r1, #20]
 8014c2e:	e026      	b.n	8014c7e <RCCEx_PLLSAI2_Config+0x1fa>
      }
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR, 
 8014c30:	4b29      	ldr	r3, [pc, #164]	@ (8014cd8 <RCCEx_PLLSAI2_Config+0x254>)
 8014c32:	695b      	ldr	r3, [r3, #20]
 8014c34:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8014c38:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8014c3c:	687a      	ldr	r2, [r7, #4]
 8014c3e:	6891      	ldr	r1, [r2, #8]
 8014c40:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8014c44:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014c46:	68fa      	ldr	r2, [r7, #12]
 8014c48:	fa92 f2a2 	rbit	r2, r2
 8014c4c:	60ba      	str	r2, [r7, #8]
  return(result);
 8014c4e:	68ba      	ldr	r2, [r7, #8]
 8014c50:	fab2 f282 	clz	r2, r2
 8014c54:	4091      	lsls	r1, r2
 8014c56:	687a      	ldr	r2, [r7, #4]
 8014c58:	6912      	ldr	r2, [r2, #16]
 8014c5a:	0852      	lsrs	r2, r2, #1
 8014c5c:	1e50      	subs	r0, r2, #1
 8014c5e:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8014c62:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014c64:	697a      	ldr	r2, [r7, #20]
 8014c66:	fa92 f2a2 	rbit	r2, r2
 8014c6a:	613a      	str	r2, [r7, #16]
  return(result);
 8014c6c:	693a      	ldr	r2, [r7, #16]
 8014c6e:	fab2 f282 	clz	r2, r2
 8014c72:	fa00 f202 	lsl.w	r2, r0, r2
 8014c76:	430a      	orrs	r2, r1
 8014c78:	4917      	ldr	r1, [pc, #92]	@ (8014cd8 <RCCEx_PLLSAI2_Config+0x254>)
 8014c7a:	4313      	orrs	r3, r2
 8014c7c:	614b      	str	r3, [r1, #20]
                   (PllSai2->PLLSAI2N << POSITION_VAL(RCC_PLLSAI2CFGR_PLLSAI2N)) | 
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << POSITION_VAL(RCC_PLLSAI2CFGR_PLLSAI2R)));
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8014c7e:	4b16      	ldr	r3, [pc, #88]	@ (8014cd8 <RCCEx_PLLSAI2_Config+0x254>)
 8014c80:	681b      	ldr	r3, [r3, #0]
 8014c82:	4a15      	ldr	r2, [pc, #84]	@ (8014cd8 <RCCEx_PLLSAI2_Config+0x254>)
 8014c84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014c88:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8014c8a:	f7fc fa7b 	bl	8011184 <HAL_GetTick>
 8014c8e:	63b8      	str	r0, [r7, #56]	@ 0x38

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8014c90:	e00a      	b.n	8014ca8 <RCCEx_PLLSAI2_Config+0x224>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8014c92:	f7fc fa77 	bl	8011184 <HAL_GetTick>
 8014c96:	4602      	mov	r2, r0
 8014c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014c9a:	1ad3      	subs	r3, r2, r3
 8014c9c:	2b02      	cmp	r3, #2
 8014c9e:	d903      	bls.n	8014ca8 <RCCEx_PLLSAI2_Config+0x224>
        {
          status = HAL_TIMEOUT;
 8014ca0:	2303      	movs	r3, #3
 8014ca2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
          break;
 8014ca6:	e005      	b.n	8014cb4 <RCCEx_PLLSAI2_Config+0x230>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8014ca8:	4b0b      	ldr	r3, [pc, #44]	@ (8014cd8 <RCCEx_PLLSAI2_Config+0x254>)
 8014caa:	681b      	ldr	r3, [r3, #0]
 8014cac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8014cb0:	2b00      	cmp	r3, #0
 8014cb2:	d0ee      	beq.n	8014c92 <RCCEx_PLLSAI2_Config+0x20e>
        }
      }

      if(status == HAL_OK)    
 8014cb4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8014cb8:	2b00      	cmp	r3, #0
 8014cba:	d106      	bne.n	8014cca <RCCEx_PLLSAI2_Config+0x246>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8014cbc:	4b06      	ldr	r3, [pc, #24]	@ (8014cd8 <RCCEx_PLLSAI2_Config+0x254>)
 8014cbe:	695a      	ldr	r2, [r3, #20]
 8014cc0:	687b      	ldr	r3, [r7, #4]
 8014cc2:	695b      	ldr	r3, [r3, #20]
 8014cc4:	4904      	ldr	r1, [pc, #16]	@ (8014cd8 <RCCEx_PLLSAI2_Config+0x254>)
 8014cc6:	4313      	orrs	r3, r2
 8014cc8:	614b      	str	r3, [r1, #20]
      }
    }
  }
  
  return status;
 8014cca:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8014cce:	4618      	mov	r0, r3
 8014cd0:	3740      	adds	r7, #64	@ 0x40
 8014cd2:	46bd      	mov	sp, r7
 8014cd4:	bd80      	pop	{r7, pc}
 8014cd6:	bf00      	nop
 8014cd8:	40021000 	.word	0x40021000

08014cdc <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc: RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8014cdc:	b580      	push	{r7, lr}
 8014cde:	b082      	sub	sp, #8
 8014ce0:	af00      	add	r7, sp, #0
 8014ce2:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8014ce4:	687b      	ldr	r3, [r7, #4]
 8014ce6:	2b00      	cmp	r3, #0
 8014ce8:	d101      	bne.n	8014cee <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8014cea:	2301      	movs	r3, #1
 8014cec:	e075      	b.n	8014dda <HAL_RTC_Init+0xfe>
  assert_param(IS_RTC_OUTPUT(hrtc->Init.OutPut));
  assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
  assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
  
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8014cee:	687b      	ldr	r3, [r7, #4]
 8014cf0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8014cf4:	b2db      	uxtb	r3, r3
 8014cf6:	2b00      	cmp	r3, #0
 8014cf8:	d106      	bne.n	8014d08 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8014cfa:	687b      	ldr	r3, [r7, #4]
 8014cfc:	2200      	movs	r2, #0
 8014cfe:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8014d02:	6878      	ldr	r0, [r7, #4]
 8014d04:	f7f0 fd04 	bl	8005710 <HAL_RTC_MspInit>
  }

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8014d08:	687b      	ldr	r3, [r7, #4]
 8014d0a:	2202      	movs	r2, #2
 8014d0c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8014d10:	687b      	ldr	r3, [r7, #4]
 8014d12:	681b      	ldr	r3, [r3, #0]
 8014d14:	22ca      	movs	r2, #202	@ 0xca
 8014d16:	625a      	str	r2, [r3, #36]	@ 0x24
 8014d18:	687b      	ldr	r3, [r7, #4]
 8014d1a:	681b      	ldr	r3, [r3, #0]
 8014d1c:	2253      	movs	r2, #83	@ 0x53
 8014d1e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8014d20:	6878      	ldr	r0, [r7, #4]
 8014d22:	f000 fa12 	bl	801514a <RTC_EnterInitMode>
 8014d26:	4603      	mov	r3, r0
 8014d28:	2b00      	cmp	r3, #0
 8014d2a:	d009      	beq.n	8014d40 <HAL_RTC_Init+0x64>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8014d2c:	687b      	ldr	r3, [r7, #4]
 8014d2e:	681b      	ldr	r3, [r3, #0]
 8014d30:	22ff      	movs	r2, #255	@ 0xff
 8014d32:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8014d34:	687b      	ldr	r3, [r7, #4]
 8014d36:	2204      	movs	r2, #4
 8014d38:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    return HAL_ERROR;
 8014d3c:	2301      	movs	r3, #1
 8014d3e:	e04c      	b.n	8014dda <HAL_RTC_Init+0xfe>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8014d40:	687b      	ldr	r3, [r7, #4]
 8014d42:	681b      	ldr	r3, [r3, #0]
 8014d44:	689b      	ldr	r3, [r3, #8]
 8014d46:	687a      	ldr	r2, [r7, #4]
 8014d48:	6812      	ldr	r2, [r2, #0]
 8014d4a:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8014d4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8014d52:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8014d54:	687b      	ldr	r3, [r7, #4]
 8014d56:	681b      	ldr	r3, [r3, #0]
 8014d58:	6899      	ldr	r1, [r3, #8]
 8014d5a:	687b      	ldr	r3, [r7, #4]
 8014d5c:	685a      	ldr	r2, [r3, #4]
 8014d5e:	687b      	ldr	r3, [r7, #4]
 8014d60:	691b      	ldr	r3, [r3, #16]
 8014d62:	431a      	orrs	r2, r3
 8014d64:	687b      	ldr	r3, [r7, #4]
 8014d66:	699b      	ldr	r3, [r3, #24]
 8014d68:	431a      	orrs	r2, r3
 8014d6a:	687b      	ldr	r3, [r7, #4]
 8014d6c:	681b      	ldr	r3, [r3, #0]
 8014d6e:	430a      	orrs	r2, r1
 8014d70:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8014d72:	687b      	ldr	r3, [r7, #4]
 8014d74:	681b      	ldr	r3, [r3, #0]
 8014d76:	687a      	ldr	r2, [r7, #4]
 8014d78:	68d2      	ldr	r2, [r2, #12]
 8014d7a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 8014d7c:	687b      	ldr	r3, [r7, #4]
 8014d7e:	681b      	ldr	r3, [r3, #0]
 8014d80:	6919      	ldr	r1, [r3, #16]
 8014d82:	687b      	ldr	r3, [r7, #4]
 8014d84:	689b      	ldr	r3, [r3, #8]
 8014d86:	041a      	lsls	r2, r3, #16
 8014d88:	687b      	ldr	r3, [r7, #4]
 8014d8a:	681b      	ldr	r3, [r3, #0]
 8014d8c:	430a      	orrs	r2, r1
 8014d8e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8014d90:	687b      	ldr	r3, [r7, #4]
 8014d92:	681b      	ldr	r3, [r3, #0]
 8014d94:	68da      	ldr	r2, [r3, #12]
 8014d96:	687b      	ldr	r3, [r7, #4]
 8014d98:	681b      	ldr	r3, [r3, #0]
 8014d9a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8014d9e:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8014da0:	687b      	ldr	r3, [r7, #4]
 8014da2:	681b      	ldr	r3, [r3, #0]
 8014da4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8014da6:	687b      	ldr	r3, [r7, #4]
 8014da8:	681b      	ldr	r3, [r3, #0]
 8014daa:	f022 0203 	bic.w	r2, r2, #3
 8014dae:	64da      	str	r2, [r3, #76]	@ 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8014db0:	687b      	ldr	r3, [r7, #4]
 8014db2:	681b      	ldr	r3, [r3, #0]
 8014db4:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8014db6:	687b      	ldr	r3, [r7, #4]
 8014db8:	69da      	ldr	r2, [r3, #28]
 8014dba:	687b      	ldr	r3, [r7, #4]
 8014dbc:	695b      	ldr	r3, [r3, #20]
 8014dbe:	431a      	orrs	r2, r3
 8014dc0:	687b      	ldr	r3, [r7, #4]
 8014dc2:	681b      	ldr	r3, [r3, #0]
 8014dc4:	430a      	orrs	r2, r1
 8014dc6:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8014dc8:	687b      	ldr	r3, [r7, #4]
 8014dca:	681b      	ldr	r3, [r3, #0]
 8014dcc:	22ff      	movs	r2, #255	@ 0xff
 8014dce:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8014dd0:	687b      	ldr	r3, [r7, #4]
 8014dd2:	2201      	movs	r2, #1
 8014dd4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    return HAL_OK;
 8014dd8:	2300      	movs	r3, #0
  }
}
 8014dda:	4618      	mov	r0, r3
 8014ddc:	3708      	adds	r7, #8
 8014dde:	46bd      	mov	sp, r7
 8014de0:	bd80      	pop	{r7, pc}

08014de2 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8014de2:	b590      	push	{r4, r7, lr}
 8014de4:	b087      	sub	sp, #28
 8014de6:	af00      	add	r7, sp, #0
 8014de8:	60f8      	str	r0, [r7, #12]
 8014dea:	60b9      	str	r1, [r7, #8]
 8014dec:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8014dee:	2300      	movs	r3, #0
 8014df0:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 8014df2:	68fb      	ldr	r3, [r7, #12]
 8014df4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014df8:	2b01      	cmp	r3, #1
 8014dfa:	d101      	bne.n	8014e00 <HAL_RTC_SetTime+0x1e>
 8014dfc:	2302      	movs	r3, #2
 8014dfe:	e0ba      	b.n	8014f76 <HAL_RTC_SetTime+0x194>
 8014e00:	68fb      	ldr	r3, [r7, #12]
 8014e02:	2201      	movs	r2, #1
 8014e04:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8014e08:	68fb      	ldr	r3, [r7, #12]
 8014e0a:	2202      	movs	r2, #2
 8014e0c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if(Format == RTC_FORMAT_BIN)
 8014e10:	687b      	ldr	r3, [r7, #4]
 8014e12:	2b00      	cmp	r3, #0
 8014e14:	d126      	bne.n	8014e64 <HAL_RTC_SetTime+0x82>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8014e16:	68fb      	ldr	r3, [r7, #12]
 8014e18:	681b      	ldr	r3, [r3, #0]
 8014e1a:	689b      	ldr	r3, [r3, #8]
 8014e1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014e20:	2b00      	cmp	r3, #0
 8014e22:	d102      	bne.n	8014e2a <HAL_RTC_SetTime+0x48>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 8014e24:	68bb      	ldr	r3, [r7, #8]
 8014e26:	2200      	movs	r2, #0
 8014e28:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8014e2a:	68bb      	ldr	r3, [r7, #8]
 8014e2c:	781b      	ldrb	r3, [r3, #0]
 8014e2e:	4618      	mov	r0, r3
 8014e30:	f000 f9b7 	bl	80151a2 <RTC_ByteToBcd2>
 8014e34:	4603      	mov	r3, r0
 8014e36:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8014e38:	68bb      	ldr	r3, [r7, #8]
 8014e3a:	785b      	ldrb	r3, [r3, #1]
 8014e3c:	4618      	mov	r0, r3
 8014e3e:	f000 f9b0 	bl	80151a2 <RTC_ByteToBcd2>
 8014e42:	4603      	mov	r3, r0
 8014e44:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8014e46:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8014e48:	68bb      	ldr	r3, [r7, #8]
 8014e4a:	789b      	ldrb	r3, [r3, #2]
 8014e4c:	4618      	mov	r0, r3
 8014e4e:	f000 f9a8 	bl	80151a2 <RTC_ByteToBcd2>
 8014e52:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8014e54:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16));
 8014e58:	68bb      	ldr	r3, [r7, #8]
 8014e5a:	78db      	ldrb	r3, [r3, #3]
 8014e5c:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8014e5e:	4313      	orrs	r3, r2
 8014e60:	617b      	str	r3, [r7, #20]
 8014e62:	e020      	b.n	8014ea6 <HAL_RTC_SetTime+0xc4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8014e64:	68fb      	ldr	r3, [r7, #12]
 8014e66:	681b      	ldr	r3, [r3, #0]
 8014e68:	689b      	ldr	r3, [r3, #8]
 8014e6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014e6e:	2b00      	cmp	r3, #0
 8014e70:	d007      	beq.n	8014e82 <HAL_RTC_SetTime+0xa0>
    {
      tmpreg = RTC_Bcd2ToByte(sTime->Hours);
 8014e72:	68bb      	ldr	r3, [r7, #8]
 8014e74:	781b      	ldrb	r3, [r3, #0]
 8014e76:	4618      	mov	r0, r3
 8014e78:	f000 f9b1 	bl	80151de <RTC_Bcd2ToByte>
 8014e7c:	4603      	mov	r3, r0
 8014e7e:	617b      	str	r3, [r7, #20]
 8014e80:	e002      	b.n	8014e88 <HAL_RTC_SetTime+0xa6>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 8014e82:	68bb      	ldr	r3, [r7, #8]
 8014e84:	2200      	movs	r2, #0
 8014e86:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8014e88:	68bb      	ldr	r3, [r7, #8]
 8014e8a:	781b      	ldrb	r3, [r3, #0]
 8014e8c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8) | \
 8014e8e:	68bb      	ldr	r3, [r7, #8]
 8014e90:	785b      	ldrb	r3, [r3, #1]
 8014e92:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8014e94:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8014e96:	68ba      	ldr	r2, [r7, #8]
 8014e98:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 8014e9a:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16));
 8014e9c:	68bb      	ldr	r3, [r7, #8]
 8014e9e:	78db      	ldrb	r3, [r3, #3]
 8014ea0:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8014ea2:	4313      	orrs	r3, r2
 8014ea4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8014ea6:	68fb      	ldr	r3, [r7, #12]
 8014ea8:	681b      	ldr	r3, [r3, #0]
 8014eaa:	22ca      	movs	r2, #202	@ 0xca
 8014eac:	625a      	str	r2, [r3, #36]	@ 0x24
 8014eae:	68fb      	ldr	r3, [r7, #12]
 8014eb0:	681b      	ldr	r3, [r3, #0]
 8014eb2:	2253      	movs	r2, #83	@ 0x53
 8014eb4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8014eb6:	68f8      	ldr	r0, [r7, #12]
 8014eb8:	f000 f947 	bl	801514a <RTC_EnterInitMode>
 8014ebc:	4603      	mov	r3, r0
 8014ebe:	2b00      	cmp	r3, #0
 8014ec0:	d00d      	beq.n	8014ede <HAL_RTC_SetTime+0xfc>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8014ec2:	68fb      	ldr	r3, [r7, #12]
 8014ec4:	681b      	ldr	r3, [r3, #0]
 8014ec6:	22ff      	movs	r2, #255	@ 0xff
 8014ec8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8014eca:	68fb      	ldr	r3, [r7, #12]
 8014ecc:	2204      	movs	r2, #4
 8014ece:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8014ed2:	68fb      	ldr	r3, [r7, #12]
 8014ed4:	2200      	movs	r2, #0
 8014ed6:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8014eda:	2301      	movs	r3, #1
 8014edc:	e04b      	b.n	8014f76 <HAL_RTC_SetTime+0x194>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8014ede:	68fb      	ldr	r3, [r7, #12]
 8014ee0:	681a      	ldr	r2, [r3, #0]
 8014ee2:	697b      	ldr	r3, [r7, #20]
 8014ee4:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8014ee8:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8014eec:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 8014eee:	68fb      	ldr	r3, [r7, #12]
 8014ef0:	681b      	ldr	r3, [r3, #0]
 8014ef2:	689a      	ldr	r2, [r3, #8]
 8014ef4:	68fb      	ldr	r3, [r7, #12]
 8014ef6:	681b      	ldr	r3, [r3, #0]
 8014ef8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8014efc:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8014efe:	68fb      	ldr	r3, [r7, #12]
 8014f00:	681b      	ldr	r3, [r3, #0]
 8014f02:	6899      	ldr	r1, [r3, #8]
 8014f04:	68bb      	ldr	r3, [r7, #8]
 8014f06:	68da      	ldr	r2, [r3, #12]
 8014f08:	68bb      	ldr	r3, [r7, #8]
 8014f0a:	691b      	ldr	r3, [r3, #16]
 8014f0c:	431a      	orrs	r2, r3
 8014f0e:	68fb      	ldr	r3, [r7, #12]
 8014f10:	681b      	ldr	r3, [r3, #0]
 8014f12:	430a      	orrs	r2, r1
 8014f14:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8014f16:	68fb      	ldr	r3, [r7, #12]
 8014f18:	681b      	ldr	r3, [r3, #0]
 8014f1a:	68da      	ldr	r2, [r3, #12]
 8014f1c:	68fb      	ldr	r3, [r7, #12]
 8014f1e:	681b      	ldr	r3, [r3, #0]
 8014f20:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8014f24:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8014f26:	68fb      	ldr	r3, [r7, #12]
 8014f28:	681b      	ldr	r3, [r3, #0]
 8014f2a:	689b      	ldr	r3, [r3, #8]
 8014f2c:	f003 0320 	and.w	r3, r3, #32
 8014f30:	2b00      	cmp	r3, #0
 8014f32:	d113      	bne.n	8014f5c <HAL_RTC_SetTime+0x17a>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8014f34:	68f8      	ldr	r0, [r7, #12]
 8014f36:	f000 f8e0 	bl	80150fa <HAL_RTC_WaitForSynchro>
 8014f3a:	4603      	mov	r3, r0
 8014f3c:	2b00      	cmp	r3, #0
 8014f3e:	d00d      	beq.n	8014f5c <HAL_RTC_SetTime+0x17a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8014f40:	68fb      	ldr	r3, [r7, #12]
 8014f42:	681b      	ldr	r3, [r3, #0]
 8014f44:	22ff      	movs	r2, #255	@ 0xff
 8014f46:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8014f48:	68fb      	ldr	r3, [r7, #12]
 8014f4a:	2204      	movs	r2, #4
 8014f4c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 8014f50:	68fb      	ldr	r3, [r7, #12]
 8014f52:	2200      	movs	r2, #0
 8014f54:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8014f58:	2301      	movs	r3, #1
 8014f5a:	e00c      	b.n	8014f76 <HAL_RTC_SetTime+0x194>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8014f5c:	68fb      	ldr	r3, [r7, #12]
 8014f5e:	681b      	ldr	r3, [r3, #0]
 8014f60:	22ff      	movs	r2, #255	@ 0xff
 8014f62:	625a      	str	r2, [r3, #36]	@ 0x24
    
   hrtc->State = HAL_RTC_STATE_READY;
 8014f64:	68fb      	ldr	r3, [r7, #12]
 8014f66:	2201      	movs	r2, #1
 8014f68:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

   __HAL_UNLOCK(hrtc); 
 8014f6c:	68fb      	ldr	r3, [r7, #12]
 8014f6e:	2200      	movs	r2, #0
 8014f70:	f883 2020 	strb.w	r2, [r3, #32]

   return HAL_OK;
 8014f74:	2300      	movs	r3, #0
  }
}
 8014f76:	4618      	mov	r0, r3
 8014f78:	371c      	adds	r7, #28
 8014f7a:	46bd      	mov	sp, r7
 8014f7c:	bd90      	pop	{r4, r7, pc}

08014f7e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8014f7e:	b590      	push	{r4, r7, lr}
 8014f80:	b087      	sub	sp, #28
 8014f82:	af00      	add	r7, sp, #0
 8014f84:	60f8      	str	r0, [r7, #12]
 8014f86:	60b9      	str	r1, [r7, #8]
 8014f88:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 8014f8a:	2300      	movs	r3, #0
 8014f8c:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8014f8e:	68fb      	ldr	r3, [r7, #12]
 8014f90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014f94:	2b01      	cmp	r3, #1
 8014f96:	d101      	bne.n	8014f9c <HAL_RTC_SetDate+0x1e>
 8014f98:	2302      	movs	r3, #2
 8014f9a:	e0aa      	b.n	80150f2 <HAL_RTC_SetDate+0x174>
 8014f9c:	68fb      	ldr	r3, [r7, #12]
 8014f9e:	2201      	movs	r2, #1
 8014fa0:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8014fa4:	68fb      	ldr	r3, [r7, #12]
 8014fa6:	2202      	movs	r2, #2
 8014fa8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10) == 0x10))
 8014fac:	687b      	ldr	r3, [r7, #4]
 8014fae:	2b00      	cmp	r3, #0
 8014fb0:	d10e      	bne.n	8014fd0 <HAL_RTC_SetDate+0x52>
 8014fb2:	68bb      	ldr	r3, [r7, #8]
 8014fb4:	785b      	ldrb	r3, [r3, #1]
 8014fb6:	f003 0310 	and.w	r3, r3, #16
 8014fba:	2b00      	cmp	r3, #0
 8014fbc:	d008      	beq.n	8014fd0 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10)) + (uint8_t)0x0A);
 8014fbe:	68bb      	ldr	r3, [r7, #8]
 8014fc0:	785b      	ldrb	r3, [r3, #1]
 8014fc2:	f023 0310 	bic.w	r3, r3, #16
 8014fc6:	b2db      	uxtb	r3, r3
 8014fc8:	330a      	adds	r3, #10
 8014fca:	b2da      	uxtb	r2, r3
 8014fcc:	68bb      	ldr	r3, [r7, #8]
 8014fce:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8014fd0:	687b      	ldr	r3, [r7, #4]
 8014fd2:	2b00      	cmp	r3, #0
 8014fd4:	d11c      	bne.n	8015010 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8014fd6:	68bb      	ldr	r3, [r7, #8]
 8014fd8:	78db      	ldrb	r3, [r3, #3]
 8014fda:	4618      	mov	r0, r3
 8014fdc:	f000 f8e1 	bl	80151a2 <RTC_ByteToBcd2>
 8014fe0:	4603      	mov	r3, r0
 8014fe2:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8014fe4:	68bb      	ldr	r3, [r7, #8]
 8014fe6:	785b      	ldrb	r3, [r3, #1]
 8014fe8:	4618      	mov	r0, r3
 8014fea:	f000 f8da 	bl	80151a2 <RTC_ByteToBcd2>
 8014fee:	4603      	mov	r3, r0
 8014ff0:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8014ff2:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8014ff4:	68bb      	ldr	r3, [r7, #8]
 8014ff6:	789b      	ldrb	r3, [r3, #2]
 8014ff8:	4618      	mov	r0, r3
 8014ffa:	f000 f8d2 	bl	80151a2 <RTC_ByteToBcd2>
 8014ffe:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8015000:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13));
 8015004:	68bb      	ldr	r3, [r7, #8]
 8015006:	781b      	ldrb	r3, [r3, #0]
 8015008:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 801500a:	4313      	orrs	r3, r2
 801500c:	617b      	str	r3, [r7, #20]
 801500e:	e01c      	b.n	801504a <HAL_RTC_SetDate+0xcc>
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    datetmpreg = RTC_Bcd2ToByte(sDate->Month);
 8015010:	68bb      	ldr	r3, [r7, #8]
 8015012:	785b      	ldrb	r3, [r3, #1]
 8015014:	4618      	mov	r0, r3
 8015016:	f000 f8e2 	bl	80151de <RTC_Bcd2ToByte>
 801501a:	4603      	mov	r3, r0
 801501c:	617b      	str	r3, [r7, #20]
    assert_param(IS_RTC_MONTH(datetmpreg));
    datetmpreg = RTC_Bcd2ToByte(sDate->Date);
 801501e:	68bb      	ldr	r3, [r7, #8]
 8015020:	789b      	ldrb	r3, [r3, #2]
 8015022:	4618      	mov	r0, r3
 8015024:	f000 f8db 	bl	80151de <RTC_Bcd2ToByte>
 8015028:	4603      	mov	r3, r0
 801502a:	617b      	str	r3, [r7, #20]
    assert_param(IS_RTC_DATE(datetmpreg));

    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 801502c:	68bb      	ldr	r3, [r7, #8]
 801502e:	78db      	ldrb	r3, [r3, #3]
 8015030:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8) | \
 8015032:	68bb      	ldr	r3, [r7, #8]
 8015034:	785b      	ldrb	r3, [r3, #1]
 8015036:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8015038:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 801503a:	68ba      	ldr	r2, [r7, #8]
 801503c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 801503e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13));
 8015040:	68bb      	ldr	r3, [r7, #8]
 8015042:	781b      	ldrb	r3, [r3, #0]
 8015044:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8015046:	4313      	orrs	r3, r2
 8015048:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801504a:	68fb      	ldr	r3, [r7, #12]
 801504c:	681b      	ldr	r3, [r3, #0]
 801504e:	22ca      	movs	r2, #202	@ 0xca
 8015050:	625a      	str	r2, [r3, #36]	@ 0x24
 8015052:	68fb      	ldr	r3, [r7, #12]
 8015054:	681b      	ldr	r3, [r3, #0]
 8015056:	2253      	movs	r2, #83	@ 0x53
 8015058:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 801505a:	68f8      	ldr	r0, [r7, #12]
 801505c:	f000 f875 	bl	801514a <RTC_EnterInitMode>
 8015060:	4603      	mov	r3, r0
 8015062:	2b00      	cmp	r3, #0
 8015064:	d00d      	beq.n	8015082 <HAL_RTC_SetDate+0x104>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8015066:	68fb      	ldr	r3, [r7, #12]
 8015068:	681b      	ldr	r3, [r3, #0]
 801506a:	22ff      	movs	r2, #255	@ 0xff
 801506c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 801506e:	68fb      	ldr	r3, [r7, #12]
 8015070:	2204      	movs	r2, #4
 8015072:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8015076:	68fb      	ldr	r3, [r7, #12]
 8015078:	2200      	movs	r2, #0
 801507a:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 801507e:	2301      	movs	r3, #1
 8015080:	e037      	b.n	80150f2 <HAL_RTC_SetDate+0x174>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8015082:	68fb      	ldr	r3, [r7, #12]
 8015084:	681a      	ldr	r2, [r3, #0]
 8015086:	697b      	ldr	r3, [r7, #20]
 8015088:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 801508c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8015090:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8015092:	68fb      	ldr	r3, [r7, #12]
 8015094:	681b      	ldr	r3, [r3, #0]
 8015096:	68da      	ldr	r2, [r3, #12]
 8015098:	68fb      	ldr	r3, [r7, #12]
 801509a:	681b      	ldr	r3, [r3, #0]
 801509c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80150a0:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80150a2:	68fb      	ldr	r3, [r7, #12]
 80150a4:	681b      	ldr	r3, [r3, #0]
 80150a6:	689b      	ldr	r3, [r3, #8]
 80150a8:	f003 0320 	and.w	r3, r3, #32
 80150ac:	2b00      	cmp	r3, #0
 80150ae:	d113      	bne.n	80150d8 <HAL_RTC_SetDate+0x15a>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80150b0:	68f8      	ldr	r0, [r7, #12]
 80150b2:	f000 f822 	bl	80150fa <HAL_RTC_WaitForSynchro>
 80150b6:	4603      	mov	r3, r0
 80150b8:	2b00      	cmp	r3, #0
 80150ba:	d00d      	beq.n	80150d8 <HAL_RTC_SetDate+0x15a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 80150bc:	68fb      	ldr	r3, [r7, #12]
 80150be:	681b      	ldr	r3, [r3, #0]
 80150c0:	22ff      	movs	r2, #255	@ 0xff
 80150c2:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80150c4:	68fb      	ldr	r3, [r7, #12]
 80150c6:	2204      	movs	r2, #4
 80150c8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 80150cc:	68fb      	ldr	r3, [r7, #12]
 80150ce:	2200      	movs	r2, #0
 80150d0:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80150d4:	2301      	movs	r3, #1
 80150d6:	e00c      	b.n	80150f2 <HAL_RTC_SetDate+0x174>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80150d8:	68fb      	ldr	r3, [r7, #12]
 80150da:	681b      	ldr	r3, [r3, #0]
 80150dc:	22ff      	movs	r2, #255	@ 0xff
 80150de:	625a      	str	r2, [r3, #36]	@ 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80150e0:	68fb      	ldr	r3, [r7, #12]
 80150e2:	2201      	movs	r2, #1
 80150e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 80150e8:	68fb      	ldr	r3, [r7, #12]
 80150ea:	2200      	movs	r2, #0
 80150ec:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_OK;
 80150f0:	2300      	movs	r3, #0
  }
}
 80150f2:	4618      	mov	r0, r3
 80150f4:	371c      	adds	r7, #28
 80150f6:	46bd      	mov	sp, r7
 80150f8:	bd90      	pop	{r4, r7, pc}

080150fa <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc: RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80150fa:	b580      	push	{r7, lr}
 80150fc:	b084      	sub	sp, #16
 80150fe:	af00      	add	r7, sp, #0
 8015100:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8015102:	2300      	movs	r3, #0
 8015104:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8015106:	687b      	ldr	r3, [r7, #4]
 8015108:	681b      	ldr	r3, [r3, #0]
 801510a:	68da      	ldr	r2, [r3, #12]
 801510c:	687b      	ldr	r3, [r7, #4]
 801510e:	681b      	ldr	r3, [r3, #0]
 8015110:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8015114:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8015116:	f7fc f835 	bl	8011184 <HAL_GetTick>
 801511a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 801511c:	e009      	b.n	8015132 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 801511e:	f7fc f831 	bl	8011184 <HAL_GetTick>
 8015122:	4602      	mov	r2, r0
 8015124:	68fb      	ldr	r3, [r7, #12]
 8015126:	1ad3      	subs	r3, r2, r3
 8015128:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801512c:	d901      	bls.n	8015132 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 801512e:	2303      	movs	r3, #3
 8015130:	e007      	b.n	8015142 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8015132:	687b      	ldr	r3, [r7, #4]
 8015134:	681b      	ldr	r3, [r3, #0]
 8015136:	68db      	ldr	r3, [r3, #12]
 8015138:	f003 0320 	and.w	r3, r3, #32
 801513c:	2b00      	cmp	r3, #0
 801513e:	d0ee      	beq.n	801511e <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8015140:	2300      	movs	r3, #0
}
 8015142:	4618      	mov	r0, r3
 8015144:	3710      	adds	r7, #16
 8015146:	46bd      	mov	sp, r7
 8015148:	bd80      	pop	{r7, pc}

0801514a <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc: RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 801514a:	b580      	push	{r7, lr}
 801514c:	b084      	sub	sp, #16
 801514e:	af00      	add	r7, sp, #0
 8015150:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8015152:	2300      	movs	r3, #0
 8015154:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8015156:	687b      	ldr	r3, [r7, #4]
 8015158:	681b      	ldr	r3, [r3, #0]
 801515a:	68db      	ldr	r3, [r3, #12]
 801515c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015160:	2b00      	cmp	r3, #0
 8015162:	d119      	bne.n	8015198 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8015164:	687b      	ldr	r3, [r7, #4]
 8015166:	681b      	ldr	r3, [r3, #0]
 8015168:	f04f 32ff 	mov.w	r2, #4294967295
 801516c:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 801516e:	f7fc f809 	bl	8011184 <HAL_GetTick>
 8015172:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8015174:	e009      	b.n	801518a <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8015176:	f7fc f805 	bl	8011184 <HAL_GetTick>
 801517a:	4602      	mov	r2, r0
 801517c:	68fb      	ldr	r3, [r7, #12]
 801517e:	1ad3      	subs	r3, r2, r3
 8015180:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8015184:	d901      	bls.n	801518a <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8015186:	2303      	movs	r3, #3
 8015188:	e007      	b.n	801519a <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 801518a:	687b      	ldr	r3, [r7, #4]
 801518c:	681b      	ldr	r3, [r3, #0]
 801518e:	68db      	ldr	r3, [r3, #12]
 8015190:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015194:	2b00      	cmp	r3, #0
 8015196:	d0ee      	beq.n	8015176 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8015198:	2300      	movs	r3, #0
}
 801519a:	4618      	mov	r0, r3
 801519c:	3710      	adds	r7, #16
 801519e:	46bd      	mov	sp, r7
 80151a0:	bd80      	pop	{r7, pc}

080151a2 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80151a2:	b480      	push	{r7}
 80151a4:	b085      	sub	sp, #20
 80151a6:	af00      	add	r7, sp, #0
 80151a8:	4603      	mov	r3, r0
 80151aa:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0;
 80151ac:	2300      	movs	r3, #0
 80151ae:	60fb      	str	r3, [r7, #12]

  while(Value >= 10)
 80151b0:	e005      	b.n	80151be <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80151b2:	68fb      	ldr	r3, [r7, #12]
 80151b4:	3301      	adds	r3, #1
 80151b6:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 80151b8:	79fb      	ldrb	r3, [r7, #7]
 80151ba:	3b0a      	subs	r3, #10
 80151bc:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10)
 80151be:	79fb      	ldrb	r3, [r7, #7]
 80151c0:	2b09      	cmp	r3, #9
 80151c2:	d8f6      	bhi.n	80151b2 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 80151c4:	68fb      	ldr	r3, [r7, #12]
 80151c6:	b2db      	uxtb	r3, r3
 80151c8:	011b      	lsls	r3, r3, #4
 80151ca:	b2da      	uxtb	r2, r3
 80151cc:	79fb      	ldrb	r3, [r7, #7]
 80151ce:	4313      	orrs	r3, r2
 80151d0:	b2db      	uxtb	r3, r3
}
 80151d2:	4618      	mov	r0, r3
 80151d4:	3714      	adds	r7, #20
 80151d6:	46bd      	mov	sp, r7
 80151d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151dc:	4770      	bx	lr

080151de <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80151de:	b480      	push	{r7}
 80151e0:	b085      	sub	sp, #20
 80151e2:	af00      	add	r7, sp, #0
 80151e4:	4603      	mov	r3, r0
 80151e6:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 80151e8:	2300      	movs	r3, #0
 80151ea:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80151ec:	79fb      	ldrb	r3, [r7, #7]
 80151ee:	091b      	lsrs	r3, r3, #4
 80151f0:	b2db      	uxtb	r3, r3
 80151f2:	461a      	mov	r2, r3
 80151f4:	4613      	mov	r3, r2
 80151f6:	009b      	lsls	r3, r3, #2
 80151f8:	4413      	add	r3, r2
 80151fa:	005b      	lsls	r3, r3, #1
 80151fc:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80151fe:	79fb      	ldrb	r3, [r7, #7]
 8015200:	f003 030f 	and.w	r3, r3, #15
 8015204:	b2da      	uxtb	r2, r3
 8015206:	68fb      	ldr	r3, [r7, #12]
 8015208:	b2db      	uxtb	r3, r3
 801520a:	4413      	add	r3, r2
 801520c:	b2db      	uxtb	r3, r3
}
 801520e:	4618      	mov	r0, r3
 8015210:	3714      	adds	r7, #20
 8015212:	46bd      	mov	sp, r7
 8015214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015218:	4770      	bx	lr

0801521a <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 801521a:	b580      	push	{r7, lr}
 801521c:	b084      	sub	sp, #16
 801521e:	af00      	add	r7, sp, #0
 8015220:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8015222:	687b      	ldr	r3, [r7, #4]
 8015224:	2b00      	cmp	r3, #0
 8015226:	d101      	bne.n	801522c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8015228:	2301      	movs	r3, #1
 801522a:	e08a      	b.n	8015342 <HAL_SPI_Init+0x128>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
  assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));

  if(hspi->State == HAL_SPI_STATE_RESET)
 801522c:	687b      	ldr	r3, [r7, #4]
 801522e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8015232:	b2db      	uxtb	r3, r3
 8015234:	2b00      	cmp	r3, #0
 8015236:	d106      	bne.n	8015246 <HAL_SPI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8015238:	687b      	ldr	r3, [r7, #4]
 801523a:	2200      	movs	r2, #0
 801523c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8015240:	6878      	ldr	r0, [r7, #4]
 8015242:	f000 f8aa 	bl	801539a <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8015246:	687b      	ldr	r3, [r7, #4]
 8015248:	2202      	movs	r2, #2
 801524a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 801524e:	687b      	ldr	r3, [r7, #4]
 8015250:	681b      	ldr	r3, [r3, #0]
 8015252:	681a      	ldr	r2, [r3, #0]
 8015254:	687b      	ldr	r3, [r7, #4]
 8015256:	681b      	ldr	r3, [r3, #0]
 8015258:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801525c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801525e:	687b      	ldr	r3, [r7, #4]
 8015260:	68db      	ldr	r3, [r3, #12]
 8015262:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8015266:	d902      	bls.n	801526e <HAL_SPI_Init+0x54>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8015268:	2300      	movs	r3, #0
 801526a:	60fb      	str	r3, [r7, #12]
 801526c:	e002      	b.n	8015274 <HAL_SPI_Init+0x5a>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 801526e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8015272:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if(( hspi->Init.DataSize != SPI_DATASIZE_16BIT ) && ( hspi->Init.DataSize != SPI_DATASIZE_8BIT ))
 8015274:	687b      	ldr	r3, [r7, #4]
 8015276:	68db      	ldr	r3, [r3, #12]
 8015278:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 801527c:	d007      	beq.n	801528e <HAL_SPI_Init+0x74>
 801527e:	687b      	ldr	r3, [r7, #4]
 8015280:	68db      	ldr	r3, [r3, #12]
 8015282:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8015286:	d002      	beq.n	801528e <HAL_SPI_Init+0x74>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8015288:	687b      	ldr	r3, [r7, #4]
 801528a:	2200      	movs	r2, #0
 801528c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Align the CRC Length on the data size */
  if( hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 801528e:	687b      	ldr	r3, [r7, #4]
 8015290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015292:	2b00      	cmp	r3, #0
 8015294:	d10b      	bne.n	80152ae <HAL_SPI_Init+0x94>
  {
    /* CRC Length aligned on the data size : value set by default */
    if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8015296:	687b      	ldr	r3, [r7, #4]
 8015298:	68db      	ldr	r3, [r3, #12]
 801529a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 801529e:	d903      	bls.n	80152a8 <HAL_SPI_Init+0x8e>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80152a0:	687b      	ldr	r3, [r7, #4]
 80152a2:	2202      	movs	r2, #2
 80152a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80152a6:	e002      	b.n	80152ae <HAL_SPI_Init+0x94>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80152a8:	687b      	ldr	r3, [r7, #4]
 80152aa:	2201      	movs	r2, #1
 80152ac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /*---------------------------- SPIx CR1 & CR2 Configuration ------------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction |
 80152ae:	687b      	ldr	r3, [r7, #4]
 80152b0:	685a      	ldr	r2, [r3, #4]
 80152b2:	687b      	ldr	r3, [r7, #4]
 80152b4:	689b      	ldr	r3, [r3, #8]
 80152b6:	431a      	orrs	r2, r3
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
 80152b8:	687b      	ldr	r3, [r7, #4]
 80152ba:	691b      	ldr	r3, [r3, #16]
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction |
 80152bc:	431a      	orrs	r2, r3
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
 80152be:	687b      	ldr	r3, [r7, #4]
 80152c0:	695b      	ldr	r3, [r3, #20]
 80152c2:	431a      	orrs	r2, r3
 80152c4:	687b      	ldr	r3, [r7, #4]
 80152c6:	699b      	ldr	r3, [r3, #24]
 80152c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80152cc:	431a      	orrs	r2, r3
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
 80152ce:	687b      	ldr	r3, [r7, #4]
 80152d0:	69db      	ldr	r3, [r3, #28]
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
 80152d2:	431a      	orrs	r2, r3
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
 80152d4:	687b      	ldr	r3, [r7, #4]
 80152d6:	6a1b      	ldr	r3, [r3, #32]
 80152d8:	ea42 0103 	orr.w	r1, r2, r3
 80152dc:	687b      	ldr	r3, [r7, #4]
 80152de:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction |
 80152e0:	687b      	ldr	r3, [r7, #4]
 80152e2:	681b      	ldr	r3, [r3, #0]
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
 80152e4:	430a      	orrs	r2, r1
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction |
 80152e6:	601a      	str	r2, [r3, #0]

  if( hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 80152e8:	687b      	ldr	r3, [r7, #4]
 80152ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80152ec:	2b02      	cmp	r3, #2
 80152ee:	d107      	bne.n	8015300 <HAL_SPI_Init+0xe6>
  {
    hspi->Instance->CR1|= SPI_CR1_CRCL;
 80152f0:	687b      	ldr	r3, [r7, #4]
 80152f2:	681b      	ldr	r3, [r3, #0]
 80152f4:	681a      	ldr	r2, [r3, #0]
 80152f6:	687b      	ldr	r3, [r7, #4]
 80152f8:	681b      	ldr	r3, [r3, #0]
 80152fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80152fe:	601a      	str	r2, [r3, #0]
  }

  /* Configure : NSS management */
  /* Configure : Rx Fifo Threshold */
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 8015300:	687b      	ldr	r3, [r7, #4]
 8015302:	699b      	ldr	r3, [r3, #24]
 8015304:	0c1b      	lsrs	r3, r3, #16
 8015306:	f003 0204 	and.w	r2, r3, #4
 801530a:	687b      	ldr	r3, [r7, #4]
 801530c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801530e:	431a      	orrs	r2, r3
 8015310:	687b      	ldr	r3, [r7, #4]
 8015312:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015314:	431a      	orrs	r2, r3
                         hspi->Init.DataSize ) | frxth;
 8015316:	687b      	ldr	r3, [r7, #4]
 8015318:	68db      	ldr	r3, [r3, #12]
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 801531a:	ea42 0103 	orr.w	r1, r2, r3
 801531e:	687b      	ldr	r3, [r7, #4]
 8015320:	681b      	ldr	r3, [r3, #0]
                         hspi->Init.DataSize ) | frxth;
 8015322:	68fa      	ldr	r2, [r7, #12]
 8015324:	430a      	orrs	r2, r1
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 8015326:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Configure : CRC Polynomial */
  hspi->Instance->CRCPR = hspi->Init.CRCPolynomial;
 8015328:	687b      	ldr	r3, [r7, #4]
 801532a:	681b      	ldr	r3, [r3, #0]
 801532c:	687a      	ldr	r2, [r7, #4]
 801532e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8015330:	611a      	str	r2, [r3, #16]

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8015332:	687b      	ldr	r3, [r7, #4]
 8015334:	2200      	movs	r2, #0
 8015336:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State= HAL_SPI_STATE_READY;
 8015338:	687b      	ldr	r3, [r7, #4]
 801533a:	2201      	movs	r2, #1
 801533c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8015340:	2300      	movs	r3, #0
}
 8015342:	4618      	mov	r0, r3
 8015344:	3710      	adds	r7, #16
 8015346:	46bd      	mov	sp, r7
 8015348:	bd80      	pop	{r7, pc}

0801534a <HAL_SPI_DeInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 801534a:	b580      	push	{r7, lr}
 801534c:	b082      	sub	sp, #8
 801534e:	af00      	add	r7, sp, #0
 8015350:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8015352:	687b      	ldr	r3, [r7, #4]
 8015354:	2b00      	cmp	r3, #0
 8015356:	d101      	bne.n	801535c <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8015358:	2301      	movs	r3, #1
 801535a:	e01a      	b.n	8015392 <HAL_SPI_DeInit+0x48>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  hspi->State = HAL_SPI_STATE_BUSY;
 801535c:	687b      	ldr	r3, [r7, #4]
 801535e:	2202      	movs	r2, #2
 8015360:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8015364:	687b      	ldr	r3, [r7, #4]
 8015366:	681b      	ldr	r3, [r3, #0]
 8015368:	681a      	ldr	r2, [r3, #0]
 801536a:	687b      	ldr	r3, [r7, #4]
 801536c:	681b      	ldr	r3, [r3, #0]
 801536e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8015372:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8015374:	6878      	ldr	r0, [r7, #4]
 8015376:	f000 f81a 	bl	80153ae <HAL_SPI_MspDeInit>

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 801537a:	687b      	ldr	r3, [r7, #4]
 801537c:	2200      	movs	r2, #0
 801537e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8015380:	687b      	ldr	r3, [r7, #4]
 8015382:	2200      	movs	r2, #0
 8015384:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  __HAL_UNLOCK(hspi);
 8015388:	687b      	ldr	r3, [r7, #4]
 801538a:	2200      	movs	r2, #0
 801538c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 8015390:	2300      	movs	r3, #0
}
 8015392:	4618      	mov	r0, r3
 8015394:	3708      	adds	r7, #8
 8015396:	46bd      	mov	sp, r7
 8015398:	bd80      	pop	{r7, pc}

0801539a <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 801539a:	b480      	push	{r7}
 801539c:	b083      	sub	sp, #12
 801539e:	af00      	add	r7, sp, #0
 80153a0:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 80153a2:	bf00      	nop
 80153a4:	370c      	adds	r7, #12
 80153a6:	46bd      	mov	sp, r7
 80153a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153ac:	4770      	bx	lr

080153ae <HAL_SPI_MspDeInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 80153ae:	b480      	push	{r7}
 80153b0:	b083      	sub	sp, #12
 80153b2:	af00      	add	r7, sp, #0
 80153b4:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 80153b6:	bf00      	nop
 80153b8:	370c      	adds	r7, #12
 80153ba:	46bd      	mov	sp, r7
 80153bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153c0:	4770      	bx	lr

080153c2 <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80153c2:	b580      	push	{r7, lr}
 80153c4:	b088      	sub	sp, #32
 80153c6:	af00      	add	r7, sp, #0
 80153c8:	60f8      	str	r0, [r7, #12]
 80153ca:	60b9      	str	r1, [r7, #8]
 80153cc:	603b      	str	r3, [r7, #0]
 80153ce:	4613      	mov	r3, r2
 80153d0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 80153d2:	f7fb fed7 	bl	8011184 <HAL_GetTick>
 80153d6:	61b8      	str	r0, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80153d8:	2300      	movs	r3, #0
 80153da:	77fb      	strb	r3, [r7, #31]

  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80153dc:	68fb      	ldr	r3, [r7, #12]
 80153de:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80153e2:	2b01      	cmp	r3, #1
 80153e4:	d101      	bne.n	80153ea <HAL_SPI_Transmit+0x28>
 80153e6:	2302      	movs	r3, #2
 80153e8:	e111      	b.n	801560e <HAL_SPI_Transmit+0x24c>
 80153ea:	68fb      	ldr	r3, [r7, #12]
 80153ec:	2201      	movs	r2, #1
 80153ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if(hspi->State != HAL_SPI_STATE_READY)
 80153f2:	68fb      	ldr	r3, [r7, #12]
 80153f4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80153f8:	b2db      	uxtb	r3, r3
 80153fa:	2b01      	cmp	r3, #1
 80153fc:	d002      	beq.n	8015404 <HAL_SPI_Transmit+0x42>
  {
    errorcode = HAL_BUSY;
 80153fe:	2302      	movs	r3, #2
 8015400:	77fb      	strb	r3, [r7, #31]
    goto error;
 8015402:	e0fb      	b.n	80155fc <HAL_SPI_Transmit+0x23a>
  }

  if((pData == NULL ) || (Size == 0))
 8015404:	68bb      	ldr	r3, [r7, #8]
 8015406:	2b00      	cmp	r3, #0
 8015408:	d002      	beq.n	8015410 <HAL_SPI_Transmit+0x4e>
 801540a:	88fb      	ldrh	r3, [r7, #6]
 801540c:	2b00      	cmp	r3, #0
 801540e:	d102      	bne.n	8015416 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_ERROR;
 8015410:	2301      	movs	r3, #1
 8015412:	77fb      	strb	r3, [r7, #31]
    goto error;
 8015414:	e0f2      	b.n	80155fc <HAL_SPI_Transmit+0x23a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8015416:	68fb      	ldr	r3, [r7, #12]
 8015418:	2203      	movs	r2, #3
 801541a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801541e:	68fb      	ldr	r3, [r7, #12]
 8015420:	2200      	movs	r2, #0
 8015422:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = pData;
 8015424:	68fb      	ldr	r3, [r7, #12]
 8015426:	68ba      	ldr	r2, [r7, #8]
 8015428:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 801542a:	68fb      	ldr	r3, [r7, #12]
 801542c:	88fa      	ldrh	r2, [r7, #6]
 801542e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8015430:	68fb      	ldr	r3, [r7, #12]
 8015432:	88fa      	ldrh	r2, [r7, #6]
 8015434:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8015436:	68fb      	ldr	r3, [r7, #12]
 8015438:	2200      	movs	r2, #0
 801543a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0;
 801543c:	68fb      	ldr	r3, [r7, #12]
 801543e:	2200      	movs	r2, #0
 8015440:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0;
 8015444:	68fb      	ldr	r3, [r7, #12]
 8015446:	2200      	movs	r2, #0
 8015448:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801544c:	68fb      	ldr	r3, [r7, #12]
 801544e:	689b      	ldr	r3, [r3, #8]
 8015450:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8015454:	d107      	bne.n	8015466 <HAL_SPI_Transmit+0xa4>
  {
    SPI_1LINE_TX(hspi);
 8015456:	68fb      	ldr	r3, [r7, #12]
 8015458:	681b      	ldr	r3, [r3, #0]
 801545a:	681a      	ldr	r2, [r3, #0]
 801545c:	68fb      	ldr	r3, [r7, #12]
 801545e:	681b      	ldr	r3, [r3, #0]
 8015460:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8015464:	601a      	str	r2, [r3, #0]
  }

  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8015466:	68fb      	ldr	r3, [r7, #12]
 8015468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801546a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801546e:	d110      	bne.n	8015492 <HAL_SPI_Transmit+0xd0>
  {
    SPI_RESET_CRC(hspi);
 8015470:	68fb      	ldr	r3, [r7, #12]
 8015472:	681b      	ldr	r3, [r3, #0]
 8015474:	6819      	ldr	r1, [r3, #0]
 8015476:	68fb      	ldr	r3, [r7, #12]
 8015478:	681a      	ldr	r2, [r3, #0]
 801547a:	f64d 73ff 	movw	r3, #57343	@ 0xdfff
 801547e:	400b      	ands	r3, r1
 8015480:	6013      	str	r3, [r2, #0]
 8015482:	68fb      	ldr	r3, [r7, #12]
 8015484:	681b      	ldr	r3, [r3, #0]
 8015486:	681a      	ldr	r2, [r3, #0]
 8015488:	68fb      	ldr	r3, [r7, #12]
 801548a:	681b      	ldr	r3, [r3, #0]
 801548c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8015490:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8015492:	68fb      	ldr	r3, [r7, #12]
 8015494:	681b      	ldr	r3, [r3, #0]
 8015496:	681b      	ldr	r3, [r3, #0]
 8015498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801549c:	2b40      	cmp	r3, #64	@ 0x40
 801549e:	d007      	beq.n	80154b0 <HAL_SPI_Transmit+0xee>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80154a0:	68fb      	ldr	r3, [r7, #12]
 80154a2:	681b      	ldr	r3, [r3, #0]
 80154a4:	681a      	ldr	r2, [r3, #0]
 80154a6:	68fb      	ldr	r3, [r7, #12]
 80154a8:	681b      	ldr	r3, [r3, #0]
 80154aa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80154ae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80154b0:	68fb      	ldr	r3, [r7, #12]
 80154b2:	68db      	ldr	r3, [r3, #12]
 80154b4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80154b8:	d970      	bls.n	801559c <HAL_SPI_Transmit+0x1da>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0)
 80154ba:	e02a      	b.n	8015512 <HAL_SPI_Transmit+0x150>
    {
      /* Wait until TXE flag is set to send data */
      if((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE)
 80154bc:	68fb      	ldr	r3, [r7, #12]
 80154be:	681b      	ldr	r3, [r3, #0]
 80154c0:	689b      	ldr	r3, [r3, #8]
 80154c2:	f003 0302 	and.w	r3, r3, #2
 80154c6:	2b02      	cmp	r3, #2
 80154c8:	d111      	bne.n	80154ee <HAL_SPI_Transmit+0x12c>
      {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80154ca:	68fb      	ldr	r3, [r7, #12]
 80154cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80154ce:	881a      	ldrh	r2, [r3, #0]
 80154d0:	68fb      	ldr	r3, [r7, #12]
 80154d2:	681b      	ldr	r3, [r3, #0]
 80154d4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80154d6:	68fb      	ldr	r3, [r7, #12]
 80154d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80154da:	1c9a      	adds	r2, r3, #2
 80154dc:	68fb      	ldr	r3, [r7, #12]
 80154de:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80154e0:	68fb      	ldr	r3, [r7, #12]
 80154e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80154e4:	3b01      	subs	r3, #1
 80154e6:	b29a      	uxth	r2, r3
 80154e8:	68fb      	ldr	r3, [r7, #12]
 80154ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80154ec:	e011      	b.n	8015512 <HAL_SPI_Transmit+0x150>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80154ee:	683b      	ldr	r3, [r7, #0]
 80154f0:	2b00      	cmp	r3, #0
 80154f2:	d00b      	beq.n	801550c <HAL_SPI_Transmit+0x14a>
 80154f4:	683b      	ldr	r3, [r7, #0]
 80154f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80154fa:	d00a      	beq.n	8015512 <HAL_SPI_Transmit+0x150>
 80154fc:	f7fb fe42 	bl	8011184 <HAL_GetTick>
 8015500:	4602      	mov	r2, r0
 8015502:	69bb      	ldr	r3, [r7, #24]
 8015504:	1ad3      	subs	r3, r2, r3
 8015506:	683a      	ldr	r2, [r7, #0]
 8015508:	429a      	cmp	r2, r3
 801550a:	d802      	bhi.n	8015512 <HAL_SPI_Transmit+0x150>
        {
          errorcode = HAL_TIMEOUT;
 801550c:	2303      	movs	r3, #3
 801550e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8015510:	e074      	b.n	80155fc <HAL_SPI_Transmit+0x23a>
    while (hspi->TxXferCount > 0)
 8015512:	68fb      	ldr	r3, [r7, #12]
 8015514:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015516:	2b00      	cmp	r3, #0
 8015518:	d1d0      	bne.n	80154bc <HAL_SPI_Transmit+0xfa>
 801551a:	e043      	b.n	80155a4 <HAL_SPI_Transmit+0x1e2>
  else
  {
    while (hspi->TxXferCount > 0)
    {
      /* Wait until TXE flag is set to send data */
      if((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE)
 801551c:	68fb      	ldr	r3, [r7, #12]
 801551e:	681b      	ldr	r3, [r3, #0]
 8015520:	689b      	ldr	r3, [r3, #8]
 8015522:	f003 0302 	and.w	r3, r3, #2
 8015526:	2b02      	cmp	r3, #2
 8015528:	d126      	bne.n	8015578 <HAL_SPI_Transmit+0x1b6>
      {
        if(hspi->TxXferCount > 1)
 801552a:	68fb      	ldr	r3, [r7, #12]
 801552c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801552e:	2b01      	cmp	r3, #1
 8015530:	d911      	bls.n	8015556 <HAL_SPI_Transmit+0x194>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 8015532:	68fb      	ldr	r3, [r7, #12]
 8015534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015536:	881a      	ldrh	r2, [r3, #0]
 8015538:	68fb      	ldr	r3, [r7, #12]
 801553a:	681b      	ldr	r3, [r3, #0]
 801553c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 801553e:	68fb      	ldr	r3, [r7, #12]
 8015540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015542:	1c9a      	adds	r2, r3, #2
 8015544:	68fb      	ldr	r3, [r7, #12]
 8015546:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2;
 8015548:	68fb      	ldr	r3, [r7, #12]
 801554a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801554c:	3b02      	subs	r3, #2
 801554e:	b29a      	uxth	r2, r3
 8015550:	68fb      	ldr	r3, [r7, #12]
 8015552:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8015554:	e022      	b.n	801559c <HAL_SPI_Transmit+0x1da>
        }
        else
        {
          *((__IO uint8_t*)&hspi->Instance->DR) = (*hspi->pTxBuffPtr++);
 8015556:	68fb      	ldr	r3, [r7, #12]
 8015558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801555a:	1c59      	adds	r1, r3, #1
 801555c:	68fa      	ldr	r2, [r7, #12]
 801555e:	6391      	str	r1, [r2, #56]	@ 0x38
 8015560:	68fa      	ldr	r2, [r7, #12]
 8015562:	6812      	ldr	r2, [r2, #0]
 8015564:	320c      	adds	r2, #12
 8015566:	781b      	ldrb	r3, [r3, #0]
 8015568:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 801556a:	68fb      	ldr	r3, [r7, #12]
 801556c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801556e:	3b01      	subs	r3, #1
 8015570:	b29a      	uxth	r2, r3
 8015572:	68fb      	ldr	r3, [r7, #12]
 8015574:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8015576:	e011      	b.n	801559c <HAL_SPI_Transmit+0x1da>
        }
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8015578:	683b      	ldr	r3, [r7, #0]
 801557a:	2b00      	cmp	r3, #0
 801557c:	d00b      	beq.n	8015596 <HAL_SPI_Transmit+0x1d4>
 801557e:	683b      	ldr	r3, [r7, #0]
 8015580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015584:	d00a      	beq.n	801559c <HAL_SPI_Transmit+0x1da>
 8015586:	f7fb fdfd 	bl	8011184 <HAL_GetTick>
 801558a:	4602      	mov	r2, r0
 801558c:	69bb      	ldr	r3, [r7, #24]
 801558e:	1ad3      	subs	r3, r2, r3
 8015590:	683a      	ldr	r2, [r7, #0]
 8015592:	429a      	cmp	r2, r3
 8015594:	d802      	bhi.n	801559c <HAL_SPI_Transmit+0x1da>
        {
          errorcode = HAL_TIMEOUT;
 8015596:	2303      	movs	r3, #3
 8015598:	77fb      	strb	r3, [r7, #31]
          goto error;
 801559a:	e02f      	b.n	80155fc <HAL_SPI_Transmit+0x23a>
    while (hspi->TxXferCount > 0)
 801559c:	68fb      	ldr	r3, [r7, #12]
 801559e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80155a0:	2b00      	cmp	r3, #0
 80155a2:	d1bb      	bne.n	801551c <HAL_SPI_Transmit+0x15a>
      }
    }
  }

  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80155a4:	68fb      	ldr	r3, [r7, #12]
 80155a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80155a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80155ac:	d107      	bne.n	80155be <HAL_SPI_Transmit+0x1fc>
  {
     hspi->Instance->CR1|= SPI_CR1_CRCNEXT;
 80155ae:	68fb      	ldr	r3, [r7, #12]
 80155b0:	681b      	ldr	r3, [r3, #0]
 80155b2:	681a      	ldr	r2, [r3, #0]
 80155b4:	68fb      	ldr	r3, [r7, #12]
 80155b6:	681b      	ldr	r3, [r3, #0]
 80155b8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80155bc:	601a      	str	r2, [r3, #0]
  }

  /* Check the end of the transaction */
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
 80155be:	6839      	ldr	r1, [r7, #0]
 80155c0:	68f8      	ldr	r0, [r7, #12]
 80155c2:	f000 fb21 	bl	8015c08 <SPI_EndRxTxTransaction>
 80155c6:	4603      	mov	r3, r0
 80155c8:	2b00      	cmp	r3, #0
 80155ca:	d002      	beq.n	80155d2 <HAL_SPI_Transmit+0x210>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80155cc:	68fb      	ldr	r3, [r7, #12]
 80155ce:	2220      	movs	r2, #32
 80155d0:	661a      	str	r2, [r3, #96]	@ 0x60
  }
  
  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80155d2:	68fb      	ldr	r3, [r7, #12]
 80155d4:	689b      	ldr	r3, [r3, #8]
 80155d6:	2b00      	cmp	r3, #0
 80155d8:	d108      	bne.n	80155ec <HAL_SPI_Transmit+0x22a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80155da:	68fb      	ldr	r3, [r7, #12]
 80155dc:	681b      	ldr	r3, [r3, #0]
 80155de:	68db      	ldr	r3, [r3, #12]
 80155e0:	617b      	str	r3, [r7, #20]
 80155e2:	68fb      	ldr	r3, [r7, #12]
 80155e4:	681b      	ldr	r3, [r3, #0]
 80155e6:	689b      	ldr	r3, [r3, #8]
 80155e8:	617b      	str	r3, [r7, #20]
 80155ea:	697b      	ldr	r3, [r7, #20]
  }

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80155ec:	68fb      	ldr	r3, [r7, #12]
 80155ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80155f0:	2b00      	cmp	r3, #0
 80155f2:	d002      	beq.n	80155fa <HAL_SPI_Transmit+0x238>
  {
    errorcode = HAL_ERROR;
 80155f4:	2301      	movs	r3, #1
 80155f6:	77fb      	strb	r3, [r7, #31]
 80155f8:	e000      	b.n	80155fc <HAL_SPI_Transmit+0x23a>
  }

error:
 80155fa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80155fc:	68fb      	ldr	r3, [r7, #12]
 80155fe:	2201      	movs	r2, #1
 8015600:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8015604:	68fb      	ldr	r3, [r7, #12]
 8015606:	2200      	movs	r2, #0
 8015608:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 801560c:	7ffb      	ldrb	r3, [r7, #31]
}
 801560e:	4618      	mov	r0, r3
 8015610:	3720      	adds	r7, #32
 8015612:	46bd      	mov	sp, r7
 8015614:	bd80      	pop	{r7, pc}

08015616 <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8015616:	b580      	push	{r7, lr}
 8015618:	b088      	sub	sp, #32
 801561a:	af00      	add	r7, sp, #0
 801561c:	60f8      	str	r0, [r7, #12]
 801561e:	60b9      	str	r1, [r7, #8]
 8015620:	607a      	str	r2, [r7, #4]
 8015622:	807b      	strh	r3, [r7, #2]
__IO uint16_t tmpreg;
  uint32_t tickstart = HAL_GetTick();
 8015624:	f7fb fdae 	bl	8011184 <HAL_GetTick>
 8015628:	61b8      	str	r0, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 801562a:	2300      	movs	r3, #0
 801562c:	77fb      	strb	r3, [r7, #31]

  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 801562e:	68fb      	ldr	r3, [r7, #12]
 8015630:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8015634:	2b01      	cmp	r3, #1
 8015636:	d101      	bne.n	801563c <HAL_SPI_TransmitReceive+0x26>
 8015638:	2302      	movs	r3, #2
 801563a:	e1f9      	b.n	8015a30 <HAL_SPI_TransmitReceive+0x41a>
 801563c:	68fb      	ldr	r3, [r7, #12]
 801563e:	2201      	movs	r2, #1
 8015640:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if(hspi->State != HAL_SPI_STATE_READY)
 8015644:	68fb      	ldr	r3, [r7, #12]
 8015646:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 801564a:	b2db      	uxtb	r3, r3
 801564c:	2b01      	cmp	r3, #1
 801564e:	d002      	beq.n	8015656 <HAL_SPI_TransmitReceive+0x40>
  {
    errorcode = HAL_BUSY;
 8015650:	2302      	movs	r3, #2
 8015652:	77fb      	strb	r3, [r7, #31]
    goto error;
 8015654:	e1e3      	b.n	8015a1e <HAL_SPI_TransmitReceive+0x408>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 8015656:	68bb      	ldr	r3, [r7, #8]
 8015658:	2b00      	cmp	r3, #0
 801565a:	d005      	beq.n	8015668 <HAL_SPI_TransmitReceive+0x52>
 801565c:	687b      	ldr	r3, [r7, #4]
 801565e:	2b00      	cmp	r3, #0
 8015660:	d002      	beq.n	8015668 <HAL_SPI_TransmitReceive+0x52>
 8015662:	887b      	ldrh	r3, [r7, #2]
 8015664:	2b00      	cmp	r3, #0
 8015666:	d102      	bne.n	801566e <HAL_SPI_TransmitReceive+0x58>
  {
    errorcode = HAL_ERROR;
 8015668:	2301      	movs	r3, #1
 801566a:	77fb      	strb	r3, [r7, #31]
    goto error;
 801566c:	e1d7      	b.n	8015a1e <HAL_SPI_TransmitReceive+0x408>
  }

  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 801566e:	68fb      	ldr	r3, [r7, #12]
 8015670:	2205      	movs	r2, #5
 8015672:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8015676:	68fb      	ldr	r3, [r7, #12]
 8015678:	2200      	movs	r2, #0
 801567a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = pRxData;
 801567c:	68fb      	ldr	r3, [r7, #12]
 801567e:	687a      	ldr	r2, [r7, #4]
 8015680:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8015682:	68fb      	ldr	r3, [r7, #12]
 8015684:	887a      	ldrh	r2, [r7, #2]
 8015686:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 801568a:	68fb      	ldr	r3, [r7, #12]
 801568c:	887a      	ldrh	r2, [r7, #2]
 801568e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = pTxData;
 8015692:	68fb      	ldr	r3, [r7, #12]
 8015694:	68ba      	ldr	r2, [r7, #8]
 8015696:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8015698:	68fb      	ldr	r3, [r7, #12]
 801569a:	887a      	ldrh	r2, [r7, #2]
 801569c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 801569e:	68fb      	ldr	r3, [r7, #12]
 80156a0:	887a      	ldrh	r2, [r7, #2]
 80156a2:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80156a4:	68fb      	ldr	r3, [r7, #12]
 80156a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80156a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80156ac:	d110      	bne.n	80156d0 <HAL_SPI_TransmitReceive+0xba>
  {
    SPI_RESET_CRC(hspi);
 80156ae:	68fb      	ldr	r3, [r7, #12]
 80156b0:	681b      	ldr	r3, [r3, #0]
 80156b2:	6819      	ldr	r1, [r3, #0]
 80156b4:	68fb      	ldr	r3, [r7, #12]
 80156b6:	681a      	ldr	r2, [r3, #0]
 80156b8:	f64d 73ff 	movw	r3, #57343	@ 0xdfff
 80156bc:	400b      	ands	r3, r1
 80156be:	6013      	str	r3, [r2, #0]
 80156c0:	68fb      	ldr	r3, [r7, #12]
 80156c2:	681b      	ldr	r3, [r3, #0]
 80156c4:	681a      	ldr	r2, [r3, #0]
 80156c6:	68fb      	ldr	r3, [r7, #12]
 80156c8:	681b      	ldr	r3, [r3, #0]
 80156ca:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80156ce:	601a      	str	r2, [r3, #0]
  }

  /* Set the Rx Fido threshold */
  if((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 80156d0:	68fb      	ldr	r3, [r7, #12]
 80156d2:	68db      	ldr	r3, [r3, #12]
 80156d4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80156d8:	d804      	bhi.n	80156e4 <HAL_SPI_TransmitReceive+0xce>
 80156da:	68fb      	ldr	r3, [r7, #12]
 80156dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80156e0:	2b01      	cmp	r3, #1
 80156e2:	d908      	bls.n	80156f6 <HAL_SPI_TransmitReceive+0xe0>
  {
    /* set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80156e4:	68fb      	ldr	r3, [r7, #12]
 80156e6:	681b      	ldr	r3, [r3, #0]
 80156e8:	685a      	ldr	r2, [r3, #4]
 80156ea:	68fb      	ldr	r3, [r7, #12]
 80156ec:	681b      	ldr	r3, [r3, #0]
 80156ee:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80156f2:	605a      	str	r2, [r3, #4]
 80156f4:	e007      	b.n	8015706 <HAL_SPI_TransmitReceive+0xf0>
  }
  else
  {
    /* set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80156f6:	68fb      	ldr	r3, [r7, #12]
 80156f8:	681b      	ldr	r3, [r3, #0]
 80156fa:	685a      	ldr	r2, [r3, #4]
 80156fc:	68fb      	ldr	r3, [r7, #12]
 80156fe:	681b      	ldr	r3, [r3, #0]
 8015700:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8015704:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8015706:	68fb      	ldr	r3, [r7, #12]
 8015708:	681b      	ldr	r3, [r3, #0]
 801570a:	681b      	ldr	r3, [r3, #0]
 801570c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015710:	2b40      	cmp	r3, #64	@ 0x40
 8015712:	d007      	beq.n	8015724 <HAL_SPI_TransmitReceive+0x10e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8015714:	68fb      	ldr	r3, [r7, #12]
 8015716:	681b      	ldr	r3, [r3, #0]
 8015718:	681a      	ldr	r2, [r3, #0]
 801571a:	68fb      	ldr	r3, [r7, #12]
 801571c:	681b      	ldr	r3, [r3, #0]
 801571e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015722:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8015724:	68fb      	ldr	r3, [r7, #12]
 8015726:	68db      	ldr	r3, [r3, #12]
 8015728:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 801572c:	f240 80ff 	bls.w	801592e <HAL_SPI_TransmitReceive+0x318>
  {
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
 8015730:	e05b      	b.n	80157ea <HAL_SPI_TransmitReceive+0x1d4>
    {
      /* Check TXE flag */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
 8015732:	68fb      	ldr	r3, [r7, #12]
 8015734:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015736:	2b00      	cmp	r3, #0
 8015738:	d028      	beq.n	801578c <HAL_SPI_TransmitReceive+0x176>
 801573a:	68fb      	ldr	r3, [r7, #12]
 801573c:	681b      	ldr	r3, [r3, #0]
 801573e:	689b      	ldr	r3, [r3, #8]
 8015740:	f003 0302 	and.w	r3, r3, #2
 8015744:	2b02      	cmp	r3, #2
 8015746:	d121      	bne.n	801578c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8015748:	68fb      	ldr	r3, [r7, #12]
 801574a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801574c:	881a      	ldrh	r2, [r3, #0]
 801574e:	68fb      	ldr	r3, [r7, #12]
 8015750:	681b      	ldr	r3, [r3, #0]
 8015752:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8015754:	68fb      	ldr	r3, [r7, #12]
 8015756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015758:	1c9a      	adds	r2, r3, #2
 801575a:	68fb      	ldr	r3, [r7, #12]
 801575c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 801575e:	68fb      	ldr	r3, [r7, #12]
 8015760:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015762:	3b01      	subs	r3, #1
 8015764:	b29a      	uxth	r2, r3
 8015766:	68fb      	ldr	r3, [r7, #12]
 8015768:	87da      	strh	r2, [r3, #62]	@ 0x3e

        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 801576a:	68fb      	ldr	r3, [r7, #12]
 801576c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801576e:	2b00      	cmp	r3, #0
 8015770:	d10c      	bne.n	801578c <HAL_SPI_TransmitReceive+0x176>
 8015772:	68fb      	ldr	r3, [r7, #12]
 8015774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015776:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801577a:	d107      	bne.n	801578c <HAL_SPI_TransmitReceive+0x176>
        {
          hspi->Instance->CR1|= SPI_CR1_CRCNEXT;
 801577c:	68fb      	ldr	r3, [r7, #12]
 801577e:	681b      	ldr	r3, [r3, #0]
 8015780:	681a      	ldr	r2, [r3, #0]
 8015782:	68fb      	ldr	r3, [r7, #12]
 8015784:	681b      	ldr	r3, [r3, #0]
 8015786:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 801578a:	601a      	str	r2, [r3, #0]
        }
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 801578c:	68fb      	ldr	r3, [r7, #12]
 801578e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8015792:	2b00      	cmp	r3, #0
 8015794:	d01a      	beq.n	80157cc <HAL_SPI_TransmitReceive+0x1b6>
 8015796:	68fb      	ldr	r3, [r7, #12]
 8015798:	681b      	ldr	r3, [r3, #0]
 801579a:	689b      	ldr	r3, [r3, #8]
 801579c:	f003 0301 	and.w	r3, r3, #1
 80157a0:	2b01      	cmp	r3, #1
 80157a2:	d113      	bne.n	80157cc <HAL_SPI_TransmitReceive+0x1b6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80157a4:	68fb      	ldr	r3, [r7, #12]
 80157a6:	681b      	ldr	r3, [r3, #0]
 80157a8:	68da      	ldr	r2, [r3, #12]
 80157aa:	68fb      	ldr	r3, [r7, #12]
 80157ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80157ae:	b292      	uxth	r2, r2
 80157b0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80157b2:	68fb      	ldr	r3, [r7, #12]
 80157b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80157b6:	1c9a      	adds	r2, r3, #2
 80157b8:	68fb      	ldr	r3, [r7, #12]
 80157ba:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80157bc:	68fb      	ldr	r3, [r7, #12]
 80157be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80157c2:	3b01      	subs	r3, #1
 80157c4:	b29a      	uxth	r2, r3
 80157c6:	68fb      	ldr	r3, [r7, #12]
 80157c8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80157cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80157d2:	d00a      	beq.n	80157ea <HAL_SPI_TransmitReceive+0x1d4>
 80157d4:	f7fb fcd6 	bl	8011184 <HAL_GetTick>
 80157d8:	4602      	mov	r2, r0
 80157da:	69bb      	ldr	r3, [r7, #24]
 80157dc:	1ad3      	subs	r3, r2, r3
 80157de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80157e0:	429a      	cmp	r2, r3
 80157e2:	d802      	bhi.n	80157ea <HAL_SPI_TransmitReceive+0x1d4>
      {
        errorcode = HAL_TIMEOUT;
 80157e4:	2303      	movs	r3, #3
 80157e6:	77fb      	strb	r3, [r7, #31]
        goto error;
 80157e8:	e119      	b.n	8015a1e <HAL_SPI_TransmitReceive+0x408>
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
 80157ea:	68fb      	ldr	r3, [r7, #12]
 80157ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80157ee:	2b00      	cmp	r3, #0
 80157f0:	d19f      	bne.n	8015732 <HAL_SPI_TransmitReceive+0x11c>
 80157f2:	68fb      	ldr	r3, [r7, #12]
 80157f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80157f8:	2b00      	cmp	r3, #0
 80157fa:	d19a      	bne.n	8015732 <HAL_SPI_TransmitReceive+0x11c>
 80157fc:	e0a2      	b.n	8015944 <HAL_SPI_TransmitReceive+0x32e>
  else
  {
    while((hspi->TxXferCount > 0) || (hspi->RxXferCount > 0))
    {
      /* check TXE flag */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
 80157fe:	68fb      	ldr	r3, [r7, #12]
 8015800:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015802:	2b00      	cmp	r3, #0
 8015804:	d03d      	beq.n	8015882 <HAL_SPI_TransmitReceive+0x26c>
 8015806:	68fb      	ldr	r3, [r7, #12]
 8015808:	681b      	ldr	r3, [r3, #0]
 801580a:	689b      	ldr	r3, [r3, #8]
 801580c:	f003 0302 	and.w	r3, r3, #2
 8015810:	2b02      	cmp	r3, #2
 8015812:	d136      	bne.n	8015882 <HAL_SPI_TransmitReceive+0x26c>
      {
        if(hspi->TxXferCount > 1)
 8015814:	68fb      	ldr	r3, [r7, #12]
 8015816:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015818:	2b01      	cmp	r3, #1
 801581a:	d911      	bls.n	8015840 <HAL_SPI_TransmitReceive+0x22a>
        {
          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 801581c:	68fb      	ldr	r3, [r7, #12]
 801581e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015820:	881a      	ldrh	r2, [r3, #0]
 8015822:	68fb      	ldr	r3, [r7, #12]
 8015824:	681b      	ldr	r3, [r3, #0]
 8015826:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8015828:	68fb      	ldr	r3, [r7, #12]
 801582a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801582c:	1c9a      	adds	r2, r3, #2
 801582e:	68fb      	ldr	r3, [r7, #12]
 8015830:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2;
 8015832:	68fb      	ldr	r3, [r7, #12]
 8015834:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015836:	3b02      	subs	r3, #2
 8015838:	b29a      	uxth	r2, r3
 801583a:	68fb      	ldr	r3, [r7, #12]
 801583c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 801583e:	e00f      	b.n	8015860 <HAL_SPI_TransmitReceive+0x24a>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 8015840:	68fb      	ldr	r3, [r7, #12]
 8015842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015844:	1c59      	adds	r1, r3, #1
 8015846:	68fa      	ldr	r2, [r7, #12]
 8015848:	6391      	str	r1, [r2, #56]	@ 0x38
 801584a:	68fa      	ldr	r2, [r7, #12]
 801584c:	6812      	ldr	r2, [r2, #0]
 801584e:	320c      	adds	r2, #12
 8015850:	781b      	ldrb	r3, [r3, #0]
 8015852:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 8015854:	68fb      	ldr	r3, [r7, #12]
 8015856:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015858:	3b01      	subs	r3, #1
 801585a:	b29a      	uxth	r2, r3
 801585c:	68fb      	ldr	r3, [r7, #12]
 801585e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }

        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8015860:	68fb      	ldr	r3, [r7, #12]
 8015862:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015864:	2b00      	cmp	r3, #0
 8015866:	d10c      	bne.n	8015882 <HAL_SPI_TransmitReceive+0x26c>
 8015868:	68fb      	ldr	r3, [r7, #12]
 801586a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801586c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8015870:	d107      	bne.n	8015882 <HAL_SPI_TransmitReceive+0x26c>
        {
          hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 8015872:	68fb      	ldr	r3, [r7, #12]
 8015874:	681b      	ldr	r3, [r3, #0]
 8015876:	681a      	ldr	r2, [r3, #0]
 8015878:	68fb      	ldr	r3, [r7, #12]
 801587a:	681b      	ldr	r3, [r3, #0]
 801587c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8015880:	601a      	str	r2, [r3, #0]
        }
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 8015882:	68fb      	ldr	r3, [r7, #12]
 8015884:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8015888:	2b00      	cmp	r3, #0
 801588a:	d041      	beq.n	8015910 <HAL_SPI_TransmitReceive+0x2fa>
 801588c:	68fb      	ldr	r3, [r7, #12]
 801588e:	681b      	ldr	r3, [r3, #0]
 8015890:	689b      	ldr	r3, [r3, #8]
 8015892:	f003 0301 	and.w	r3, r3, #1
 8015896:	2b01      	cmp	r3, #1
 8015898:	d13a      	bne.n	8015910 <HAL_SPI_TransmitReceive+0x2fa>
      {
        if(hspi->RxXferCount > 1)
 801589a:	68fb      	ldr	r3, [r7, #12]
 801589c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80158a0:	2b01      	cmp	r3, #1
 80158a2:	d921      	bls.n	80158e8 <HAL_SPI_TransmitReceive+0x2d2>
        {
          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80158a4:	68fb      	ldr	r3, [r7, #12]
 80158a6:	681b      	ldr	r3, [r3, #0]
 80158a8:	68da      	ldr	r2, [r3, #12]
 80158aa:	68fb      	ldr	r3, [r7, #12]
 80158ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80158ae:	b292      	uxth	r2, r2
 80158b0:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80158b2:	68fb      	ldr	r3, [r7, #12]
 80158b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80158b6:	1c9a      	adds	r2, r3, #2
 80158b8:	68fb      	ldr	r3, [r7, #12]
 80158ba:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2;
 80158bc:	68fb      	ldr	r3, [r7, #12]
 80158be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80158c2:	3b02      	subs	r3, #2
 80158c4:	b29a      	uxth	r2, r3
 80158c6:	68fb      	ldr	r3, [r7, #12]
 80158c8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if(hspi->RxXferCount <= 1)
 80158cc:	68fb      	ldr	r3, [r7, #12]
 80158ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80158d2:	2b01      	cmp	r3, #1
 80158d4:	d81c      	bhi.n	8015910 <HAL_SPI_TransmitReceive+0x2fa>
          {
            /* set fiforxthresold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80158d6:	68fb      	ldr	r3, [r7, #12]
 80158d8:	681b      	ldr	r3, [r3, #0]
 80158da:	685a      	ldr	r2, [r3, #4]
 80158dc:	68fb      	ldr	r3, [r7, #12]
 80158de:	681b      	ldr	r3, [r3, #0]
 80158e0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80158e4:	605a      	str	r2, [r3, #4]
 80158e6:	e013      	b.n	8015910 <HAL_SPI_TransmitReceive+0x2fa>
          }
        }
        else
        {
          (*hspi->pRxBuffPtr++) =  *(__IO uint8_t *)&hspi->Instance->DR;
 80158e8:	68fb      	ldr	r3, [r7, #12]
 80158ea:	681b      	ldr	r3, [r3, #0]
 80158ec:	f103 020c 	add.w	r2, r3, #12
 80158f0:	68fb      	ldr	r3, [r7, #12]
 80158f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80158f4:	1c58      	adds	r0, r3, #1
 80158f6:	68f9      	ldr	r1, [r7, #12]
 80158f8:	6408      	str	r0, [r1, #64]	@ 0x40
 80158fa:	7812      	ldrb	r2, [r2, #0]
 80158fc:	b2d2      	uxtb	r2, r2
 80158fe:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8015900:	68fb      	ldr	r3, [r7, #12]
 8015902:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8015906:	3b01      	subs	r3, #1
 8015908:	b29a      	uxth	r2, r3
 801590a:	68fb      	ldr	r3, [r7, #12]
 801590c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8015910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015912:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015916:	d00a      	beq.n	801592e <HAL_SPI_TransmitReceive+0x318>
 8015918:	f7fb fc34 	bl	8011184 <HAL_GetTick>
 801591c:	4602      	mov	r2, r0
 801591e:	69bb      	ldr	r3, [r7, #24]
 8015920:	1ad3      	subs	r3, r2, r3
 8015922:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015924:	429a      	cmp	r2, r3
 8015926:	d802      	bhi.n	801592e <HAL_SPI_TransmitReceive+0x318>
      {
        errorcode = HAL_TIMEOUT;
 8015928:	2303      	movs	r3, #3
 801592a:	77fb      	strb	r3, [r7, #31]
        goto error;
 801592c:	e077      	b.n	8015a1e <HAL_SPI_TransmitReceive+0x408>
    while((hspi->TxXferCount > 0) || (hspi->RxXferCount > 0))
 801592e:	68fb      	ldr	r3, [r7, #12]
 8015930:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015932:	2b00      	cmp	r3, #0
 8015934:	f47f af63 	bne.w	80157fe <HAL_SPI_TransmitReceive+0x1e8>
 8015938:	68fb      	ldr	r3, [r7, #12]
 801593a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801593e:	2b00      	cmp	r3, #0
 8015940:	f47f af5d 	bne.w	80157fe <HAL_SPI_TransmitReceive+0x1e8>
      }
    }
  }

  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8015944:	68fb      	ldr	r3, [r7, #12]
 8015946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015948:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801594c:	d141      	bne.n	80159d2 <HAL_SPI_TransmitReceive+0x3bc>
  {
    /* Wait until TXE flag */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SPI_FLAG_RXNE, Timeout) != HAL_OK)
 801594e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015950:	2201      	movs	r2, #1
 8015952:	2101      	movs	r1, #1
 8015954:	68f8      	ldr	r0, [r7, #12]
 8015956:	f000 f87d 	bl	8015a54 <SPI_WaitFlagStateUntilTimeout>
 801595a:	4603      	mov	r3, r0
 801595c:	2b00      	cmp	r3, #0
 801595e:	d008      	beq.n	8015972 <HAL_SPI_TransmitReceive+0x35c>
    {
      /* Error on the CRC reception */
      hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 8015960:	68fb      	ldr	r3, [r7, #12]
 8015962:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8015964:	f043 0202 	orr.w	r2, r3, #2
 8015968:	68fb      	ldr	r3, [r7, #12]
 801596a:	661a      	str	r2, [r3, #96]	@ 0x60
      errorcode = HAL_TIMEOUT;
 801596c:	2303      	movs	r3, #3
 801596e:	77fb      	strb	r3, [r7, #31]
      goto error;
 8015970:	e055      	b.n	8015a1e <HAL_SPI_TransmitReceive+0x408>
    }

    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8015972:	68fb      	ldr	r3, [r7, #12]
 8015974:	68db      	ldr	r3, [r3, #12]
 8015976:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 801597a:	d106      	bne.n	801598a <HAL_SPI_TransmitReceive+0x374>
    {
      tmpreg = hspi->Instance->DR;
 801597c:	68fb      	ldr	r3, [r7, #12]
 801597e:	681b      	ldr	r3, [r3, #0]
 8015980:	68db      	ldr	r3, [r3, #12]
 8015982:	b29b      	uxth	r3, r3
 8015984:	82fb      	strh	r3, [r7, #22]
      UNUSED(tmpreg); /* To avoid GCC warning */
 8015986:	8afb      	ldrh	r3, [r7, #22]
 8015988:	e023      	b.n	80159d2 <HAL_SPI_TransmitReceive+0x3bc>
    }
    else
    {
      tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 801598a:	68fb      	ldr	r3, [r7, #12]
 801598c:	681b      	ldr	r3, [r3, #0]
 801598e:	330c      	adds	r3, #12
 8015990:	781b      	ldrb	r3, [r3, #0]
 8015992:	b2db      	uxtb	r3, r3
 8015994:	82fb      	strh	r3, [r7, #22]
      UNUSED(tmpreg); /* To avoid GCC warning */
 8015996:	8afb      	ldrh	r3, [r7, #22]

      if(hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8015998:	68fb      	ldr	r3, [r7, #12]
 801599a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801599c:	2b02      	cmp	r3, #2
 801599e:	d118      	bne.n	80159d2 <HAL_SPI_TransmitReceive+0x3bc>
      {
        if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SPI_FLAG_RXNE, Timeout) != HAL_OK)
 80159a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80159a2:	2201      	movs	r2, #1
 80159a4:	2101      	movs	r1, #1
 80159a6:	68f8      	ldr	r0, [r7, #12]
 80159a8:	f000 f854 	bl	8015a54 <SPI_WaitFlagStateUntilTimeout>
 80159ac:	4603      	mov	r3, r0
 80159ae:	2b00      	cmp	r3, #0
 80159b0:	d008      	beq.n	80159c4 <HAL_SPI_TransmitReceive+0x3ae>
        {
          /* Error on the CRC reception */
          hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 80159b2:	68fb      	ldr	r3, [r7, #12]
 80159b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80159b6:	f043 0202 	orr.w	r2, r3, #2
 80159ba:	68fb      	ldr	r3, [r7, #12]
 80159bc:	661a      	str	r2, [r3, #96]	@ 0x60
          errorcode = HAL_TIMEOUT;
 80159be:	2303      	movs	r3, #3
 80159c0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80159c2:	e02c      	b.n	8015a1e <HAL_SPI_TransmitReceive+0x408>
        }
        tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 80159c4:	68fb      	ldr	r3, [r7, #12]
 80159c6:	681b      	ldr	r3, [r3, #0]
 80159c8:	330c      	adds	r3, #12
 80159ca:	781b      	ldrb	r3, [r3, #0]
 80159cc:	b2db      	uxtb	r3, r3
 80159ce:	82fb      	strh	r3, [r7, #22]
        UNUSED(tmpreg); /* To avoid GCC warning */
 80159d0:	8afb      	ldrh	r3, [r7, #22]
      }
    }
  }

  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 80159d2:	68fb      	ldr	r3, [r7, #12]
 80159d4:	681b      	ldr	r3, [r3, #0]
 80159d6:	689b      	ldr	r3, [r3, #8]
 80159d8:	f003 0310 	and.w	r3, r3, #16
 80159dc:	2b10      	cmp	r3, #16
 80159de:	d10c      	bne.n	80159fa <HAL_SPI_TransmitReceive+0x3e4>
  {
    hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 80159e0:	68fb      	ldr	r3, [r7, #12]
 80159e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80159e4:	f043 0202 	orr.w	r2, r3, #2
 80159e8:	68fb      	ldr	r3, [r7, #12]
 80159ea:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80159ec:	68fb      	ldr	r3, [r7, #12]
 80159ee:	681b      	ldr	r3, [r3, #0]
 80159f0:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80159f4:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 80159f6:	2301      	movs	r3, #1
 80159f8:	77fb      	strb	r3, [r7, #31]
  }

  /* Check the end of the transaction */
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
 80159fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80159fc:	68f8      	ldr	r0, [r7, #12]
 80159fe:	f000 f903 	bl	8015c08 <SPI_EndRxTxTransaction>
 8015a02:	4603      	mov	r3, r0
 8015a04:	2b00      	cmp	r3, #0
 8015a06:	d002      	beq.n	8015a0e <HAL_SPI_TransmitReceive+0x3f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8015a08:	68fb      	ldr	r3, [r7, #12]
 8015a0a:	2220      	movs	r2, #32
 8015a0c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8015a0e:	68fb      	ldr	r3, [r7, #12]
 8015a10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8015a12:	2b00      	cmp	r3, #0
 8015a14:	d002      	beq.n	8015a1c <HAL_SPI_TransmitReceive+0x406>
  {
    errorcode = HAL_ERROR;
 8015a16:	2301      	movs	r3, #1
 8015a18:	77fb      	strb	r3, [r7, #31]
 8015a1a:	e000      	b.n	8015a1e <HAL_SPI_TransmitReceive+0x408>
  }

error :
 8015a1c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8015a1e:	68fb      	ldr	r3, [r7, #12]
 8015a20:	2201      	movs	r2, #1
 8015a22:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  __HAL_UNLOCK(hspi);
 8015a26:	68fb      	ldr	r3, [r7, #12]
 8015a28:	2200      	movs	r2, #0
 8015a2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8015a2e:	7ffb      	ldrb	r3, [r7, #31]
}
 8015a30:	4618      	mov	r0, r3
 8015a32:	3720      	adds	r7, #32
 8015a34:	46bd      	mov	sp, r7
 8015a36:	bd80      	pop	{r7, pc}

08015a38 <HAL_SPI_GetState>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8015a38:	b480      	push	{r7}
 8015a3a:	b083      	sub	sp, #12
 8015a3c:	af00      	add	r7, sp, #0
 8015a3e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8015a40:	687b      	ldr	r3, [r7, #4]
 8015a42:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8015a46:	b2db      	uxtb	r3, r3
}
 8015a48:	4618      	mov	r0, r3
 8015a4a:	370c      	adds	r7, #12
 8015a4c:	46bd      	mov	sp, r7
 8015a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a52:	4770      	bx	lr

08015a54 <SPI_WaitFlagStateUntilTimeout>:
  * @param State : flag state to check
  * @param Timeout : Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout)
{
 8015a54:	b580      	push	{r7, lr}
 8015a56:	b086      	sub	sp, #24
 8015a58:	af00      	add	r7, sp, #0
 8015a5a:	60f8      	str	r0, [r7, #12]
 8015a5c:	60b9      	str	r1, [r7, #8]
 8015a5e:	607a      	str	r2, [r7, #4]
 8015a60:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = HAL_GetTick();
 8015a62:	f7fb fb8f 	bl	8011184 <HAL_GetTick>
 8015a66:	6178      	str	r0, [r7, #20]

  while((hspi->Instance->SR & Flag) != State)
 8015a68:	e04d      	b.n	8015b06 <SPI_WaitFlagStateUntilTimeout+0xb2>
  {
    if(Timeout != HAL_MAX_DELAY)
 8015a6a:	683b      	ldr	r3, [r7, #0]
 8015a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015a70:	d049      	beq.n	8015b06 <SPI_WaitFlagStateUntilTimeout+0xb2>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) >= Timeout))
 8015a72:	683b      	ldr	r3, [r7, #0]
 8015a74:	2b00      	cmp	r3, #0
 8015a76:	d007      	beq.n	8015a88 <SPI_WaitFlagStateUntilTimeout+0x34>
 8015a78:	f7fb fb84 	bl	8011184 <HAL_GetTick>
 8015a7c:	4602      	mov	r2, r0
 8015a7e:	697b      	ldr	r3, [r7, #20]
 8015a80:	1ad3      	subs	r3, r2, r3
 8015a82:	683a      	ldr	r2, [r7, #0]
 8015a84:	429a      	cmp	r2, r3
 8015a86:	d83e      	bhi.n	8015b06 <SPI_WaitFlagStateUntilTimeout+0xb2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8015a88:	68fb      	ldr	r3, [r7, #12]
 8015a8a:	681b      	ldr	r3, [r3, #0]
 8015a8c:	685a      	ldr	r2, [r3, #4]
 8015a8e:	68fb      	ldr	r3, [r7, #12]
 8015a90:	681b      	ldr	r3, [r3, #0]
 8015a92:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8015a96:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8015a98:	68fb      	ldr	r3, [r7, #12]
 8015a9a:	685b      	ldr	r3, [r3, #4]
 8015a9c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8015aa0:	d111      	bne.n	8015ac6 <SPI_WaitFlagStateUntilTimeout+0x72>
 8015aa2:	68fb      	ldr	r3, [r7, #12]
 8015aa4:	689b      	ldr	r3, [r3, #8]
 8015aa6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8015aaa:	d004      	beq.n	8015ab6 <SPI_WaitFlagStateUntilTimeout+0x62>
 8015aac:	68fb      	ldr	r3, [r7, #12]
 8015aae:	689b      	ldr	r3, [r3, #8]
 8015ab0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8015ab4:	d107      	bne.n	8015ac6 <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8015ab6:	68fb      	ldr	r3, [r7, #12]
 8015ab8:	681b      	ldr	r3, [r3, #0]
 8015aba:	681a      	ldr	r2, [r3, #0]
 8015abc:	68fb      	ldr	r3, [r7, #12]
 8015abe:	681b      	ldr	r3, [r3, #0]
 8015ac0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8015ac4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8015ac6:	68fb      	ldr	r3, [r7, #12]
 8015ac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015aca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8015ace:	d110      	bne.n	8015af2 <SPI_WaitFlagStateUntilTimeout+0x9e>
        {
          SPI_RESET_CRC(hspi);
 8015ad0:	68fb      	ldr	r3, [r7, #12]
 8015ad2:	681b      	ldr	r3, [r3, #0]
 8015ad4:	6819      	ldr	r1, [r3, #0]
 8015ad6:	68fb      	ldr	r3, [r7, #12]
 8015ad8:	681a      	ldr	r2, [r3, #0]
 8015ada:	f64d 73ff 	movw	r3, #57343	@ 0xdfff
 8015ade:	400b      	ands	r3, r1
 8015ae0:	6013      	str	r3, [r2, #0]
 8015ae2:	68fb      	ldr	r3, [r7, #12]
 8015ae4:	681b      	ldr	r3, [r3, #0]
 8015ae6:	681a      	ldr	r2, [r3, #0]
 8015ae8:	68fb      	ldr	r3, [r7, #12]
 8015aea:	681b      	ldr	r3, [r3, #0]
 8015aec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8015af0:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8015af2:	68fb      	ldr	r3, [r7, #12]
 8015af4:	2201      	movs	r2, #1
 8015af6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8015afa:	68fb      	ldr	r3, [r7, #12]
 8015afc:	2200      	movs	r2, #0
 8015afe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8015b02:	2303      	movs	r3, #3
 8015b04:	e008      	b.n	8015b18 <SPI_WaitFlagStateUntilTimeout+0xc4>
  while((hspi->Instance->SR & Flag) != State)
 8015b06:	68fb      	ldr	r3, [r7, #12]
 8015b08:	681b      	ldr	r3, [r3, #0]
 8015b0a:	689a      	ldr	r2, [r3, #8]
 8015b0c:	68bb      	ldr	r3, [r7, #8]
 8015b0e:	4013      	ands	r3, r2
 8015b10:	687a      	ldr	r2, [r7, #4]
 8015b12:	429a      	cmp	r2, r3
 8015b14:	d1a9      	bne.n	8015a6a <SPI_WaitFlagStateUntilTimeout+0x16>
      }
    }
  }

  return HAL_OK;
 8015b16:	2300      	movs	r3, #0
}
 8015b18:	4618      	mov	r0, r3
 8015b1a:	3718      	adds	r7, #24
 8015b1c:	46bd      	mov	sp, r7
 8015b1e:	bd80      	pop	{r7, pc}

08015b20 <SPI_WaitFifoStateUntilTimeout>:
  * @param State : Fifo state to check
  * @param Timeout : Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State, uint32_t Timeout)
{
 8015b20:	b580      	push	{r7, lr}
 8015b22:	b086      	sub	sp, #24
 8015b24:	af00      	add	r7, sp, #0
 8015b26:	60f8      	str	r0, [r7, #12]
 8015b28:	60b9      	str	r1, [r7, #8]
 8015b2a:	607a      	str	r2, [r7, #4]
 8015b2c:	603b      	str	r3, [r7, #0]
  __IO uint8_t tmpreg;
  uint32_t tickstart = HAL_GetTick();
 8015b2e:	f7fb fb29 	bl	8011184 <HAL_GetTick>
 8015b32:	6178      	str	r0, [r7, #20]

  while((hspi->Instance->SR & Fifo) != State)
 8015b34:	e05b      	b.n	8015bee <SPI_WaitFifoStateUntilTimeout+0xce>
  {
    if((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8015b36:	68bb      	ldr	r3, [r7, #8]
 8015b38:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8015b3c:	d109      	bne.n	8015b52 <SPI_WaitFifoStateUntilTimeout+0x32>
 8015b3e:	687b      	ldr	r3, [r7, #4]
 8015b40:	2b00      	cmp	r3, #0
 8015b42:	d106      	bne.n	8015b52 <SPI_WaitFifoStateUntilTimeout+0x32>
    {
      tmpreg = *((__IO uint8_t*)&hspi->Instance->DR);
 8015b44:	68fb      	ldr	r3, [r7, #12]
 8015b46:	681b      	ldr	r3, [r3, #0]
 8015b48:	330c      	adds	r3, #12
 8015b4a:	781b      	ldrb	r3, [r3, #0]
 8015b4c:	b2db      	uxtb	r3, r3
 8015b4e:	74fb      	strb	r3, [r7, #19]
      UNUSED(tmpreg); /* To avoid GCC warning */
 8015b50:	7cfb      	ldrb	r3, [r7, #19]
    }

    if(Timeout != HAL_MAX_DELAY)
 8015b52:	683b      	ldr	r3, [r7, #0]
 8015b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015b58:	d049      	beq.n	8015bee <SPI_WaitFifoStateUntilTimeout+0xce>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) >= Timeout))
 8015b5a:	683b      	ldr	r3, [r7, #0]
 8015b5c:	2b00      	cmp	r3, #0
 8015b5e:	d007      	beq.n	8015b70 <SPI_WaitFifoStateUntilTimeout+0x50>
 8015b60:	f7fb fb10 	bl	8011184 <HAL_GetTick>
 8015b64:	4602      	mov	r2, r0
 8015b66:	697b      	ldr	r3, [r7, #20]
 8015b68:	1ad3      	subs	r3, r2, r3
 8015b6a:	683a      	ldr	r2, [r7, #0]
 8015b6c:	429a      	cmp	r2, r3
 8015b6e:	d83e      	bhi.n	8015bee <SPI_WaitFifoStateUntilTimeout+0xce>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
                  on both master and slave sides in order to resynchronize the master
                 and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8015b70:	68fb      	ldr	r3, [r7, #12]
 8015b72:	681b      	ldr	r3, [r3, #0]
 8015b74:	685a      	ldr	r2, [r3, #4]
 8015b76:	68fb      	ldr	r3, [r7, #12]
 8015b78:	681b      	ldr	r3, [r3, #0]
 8015b7a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8015b7e:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8015b80:	68fb      	ldr	r3, [r7, #12]
 8015b82:	685b      	ldr	r3, [r3, #4]
 8015b84:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8015b88:	d111      	bne.n	8015bae <SPI_WaitFifoStateUntilTimeout+0x8e>
 8015b8a:	68fb      	ldr	r3, [r7, #12]
 8015b8c:	689b      	ldr	r3, [r3, #8]
 8015b8e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8015b92:	d004      	beq.n	8015b9e <SPI_WaitFifoStateUntilTimeout+0x7e>
 8015b94:	68fb      	ldr	r3, [r7, #12]
 8015b96:	689b      	ldr	r3, [r3, #8]
 8015b98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8015b9c:	d107      	bne.n	8015bae <SPI_WaitFifoStateUntilTimeout+0x8e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8015b9e:	68fb      	ldr	r3, [r7, #12]
 8015ba0:	681b      	ldr	r3, [r3, #0]
 8015ba2:	681a      	ldr	r2, [r3, #0]
 8015ba4:	68fb      	ldr	r3, [r7, #12]
 8015ba6:	681b      	ldr	r3, [r3, #0]
 8015ba8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8015bac:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8015bae:	68fb      	ldr	r3, [r7, #12]
 8015bb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015bb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8015bb6:	d110      	bne.n	8015bda <SPI_WaitFifoStateUntilTimeout+0xba>
        {
          SPI_RESET_CRC(hspi);
 8015bb8:	68fb      	ldr	r3, [r7, #12]
 8015bba:	681b      	ldr	r3, [r3, #0]
 8015bbc:	6819      	ldr	r1, [r3, #0]
 8015bbe:	68fb      	ldr	r3, [r7, #12]
 8015bc0:	681a      	ldr	r2, [r3, #0]
 8015bc2:	f64d 73ff 	movw	r3, #57343	@ 0xdfff
 8015bc6:	400b      	ands	r3, r1
 8015bc8:	6013      	str	r3, [r2, #0]
 8015bca:	68fb      	ldr	r3, [r7, #12]
 8015bcc:	681b      	ldr	r3, [r3, #0]
 8015bce:	681a      	ldr	r2, [r3, #0]
 8015bd0:	68fb      	ldr	r3, [r7, #12]
 8015bd2:	681b      	ldr	r3, [r3, #0]
 8015bd4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8015bd8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8015bda:	68fb      	ldr	r3, [r7, #12]
 8015bdc:	2201      	movs	r2, #1
 8015bde:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8015be2:	68fb      	ldr	r3, [r7, #12]
 8015be4:	2200      	movs	r2, #0
 8015be6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8015bea:	2303      	movs	r3, #3
 8015bec:	e008      	b.n	8015c00 <SPI_WaitFifoStateUntilTimeout+0xe0>
  while((hspi->Instance->SR & Fifo) != State)
 8015bee:	68fb      	ldr	r3, [r7, #12]
 8015bf0:	681b      	ldr	r3, [r3, #0]
 8015bf2:	689a      	ldr	r2, [r3, #8]
 8015bf4:	68bb      	ldr	r3, [r7, #8]
 8015bf6:	4013      	ands	r3, r2
 8015bf8:	687a      	ldr	r2, [r7, #4]
 8015bfa:	429a      	cmp	r2, r3
 8015bfc:	d19b      	bne.n	8015b36 <SPI_WaitFifoStateUntilTimeout+0x16>
      }
    }
  }

  return HAL_OK;
 8015bfe:	2300      	movs	r3, #0
}
 8015c00:	4618      	mov	r0, r3
 8015c02:	3718      	adds	r7, #24
 8015c04:	46bd      	mov	sp, r7
 8015c06:	bd80      	pop	{r7, pc}

08015c08 <SPI_EndRxTxTransaction>:
  * @brief Handle the check of the RXTX or TX transaction complete.
  * @param hspi: SPI handle
  * @param Timeout : Timeout duration
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout)
{
 8015c08:	b580      	push	{r7, lr}
 8015c0a:	b082      	sub	sp, #8
 8015c0c:	af00      	add	r7, sp, #0
 8015c0e:	6078      	str	r0, [r7, #4]
 8015c10:	6039      	str	r1, [r7, #0]
  /* Control if the TX fifo is empty */
  if(SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout) != HAL_OK)
 8015c12:	683b      	ldr	r3, [r7, #0]
 8015c14:	2200      	movs	r2, #0
 8015c16:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8015c1a:	6878      	ldr	r0, [r7, #4]
 8015c1c:	f7ff ff80 	bl	8015b20 <SPI_WaitFifoStateUntilTimeout>
 8015c20:	4603      	mov	r3, r0
 8015c22:	2b00      	cmp	r3, #0
 8015c24:	d007      	beq.n	8015c36 <SPI_EndRxTxTransaction+0x2e>
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 8015c26:	687b      	ldr	r3, [r7, #4]
 8015c28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8015c2a:	f043 0220 	orr.w	r2, r3, #32
 8015c2e:	687b      	ldr	r3, [r7, #4]
 8015c30:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8015c32:	2303      	movs	r3, #3
 8015c34:	e011      	b.n	8015c5a <SPI_EndRxTxTransaction+0x52>
  }
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout) != HAL_OK)
 8015c36:	683b      	ldr	r3, [r7, #0]
 8015c38:	2200      	movs	r2, #0
 8015c3a:	2180      	movs	r1, #128	@ 0x80
 8015c3c:	6878      	ldr	r0, [r7, #4]
 8015c3e:	f7ff ff09 	bl	8015a54 <SPI_WaitFlagStateUntilTimeout>
 8015c42:	4603      	mov	r3, r0
 8015c44:	2b00      	cmp	r3, #0
 8015c46:	d007      	beq.n	8015c58 <SPI_EndRxTxTransaction+0x50>
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 8015c48:	687b      	ldr	r3, [r7, #4]
 8015c4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8015c4c:	f043 0220 	orr.w	r2, r3, #32
 8015c50:	687b      	ldr	r3, [r7, #4]
 8015c52:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8015c54:	2303      	movs	r3, #3
 8015c56:	e000      	b.n	8015c5a <SPI_EndRxTxTransaction+0x52>
  }
  return HAL_OK;
 8015c58:	2300      	movs	r3, #0
}
 8015c5a:	4618      	mov	r0, r3
 8015c5c:	3708      	adds	r7, #8
 8015c5e:	46bd      	mov	sp, r7
 8015c60:	bd80      	pop	{r7, pc}

08015c62 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and initialize the associated handle.
  * @param  htim: TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8015c62:	b580      	push	{r7, lr}
 8015c64:	b082      	sub	sp, #8
 8015c66:	af00      	add	r7, sp, #0
 8015c68:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8015c6a:	687b      	ldr	r3, [r7, #4]
 8015c6c:	2b00      	cmp	r3, #0
 8015c6e:	d101      	bne.n	8015c74 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8015c70:	2301      	movs	r3, #1
 8015c72:	e01d      	b.n	8015cb0 <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8015c74:	687b      	ldr	r3, [r7, #4]
 8015c76:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8015c7a:	b2db      	uxtb	r3, r3
 8015c7c:	2b00      	cmp	r3, #0
 8015c7e:	d106      	bne.n	8015c8e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8015c80:	687b      	ldr	r3, [r7, #4]
 8015c82:	2200      	movs	r2, #0
 8015c84:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8015c88:	6878      	ldr	r0, [r7, #4]
 8015c8a:	f000 f815 	bl	8015cb8 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8015c8e:	687b      	ldr	r3, [r7, #4]
 8015c90:	2202      	movs	r2, #2
 8015c92:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8015c96:	687b      	ldr	r3, [r7, #4]
 8015c98:	681a      	ldr	r2, [r3, #0]
 8015c9a:	687b      	ldr	r3, [r7, #4]
 8015c9c:	3304      	adds	r3, #4
 8015c9e:	4619      	mov	r1, r3
 8015ca0:	4610      	mov	r0, r2
 8015ca2:	f000 f95f 	bl	8015f64 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8015ca6:	687b      	ldr	r3, [r7, #4]
 8015ca8:	2201      	movs	r2, #1
 8015caa:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8015cae:	2300      	movs	r3, #0
}
 8015cb0:	4618      	mov	r0, r3
 8015cb2:	3708      	adds	r7, #8
 8015cb4:	46bd      	mov	sp, r7
 8015cb6:	bd80      	pop	{r7, pc}

08015cb8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8015cb8:	b480      	push	{r7}
 8015cba:	b083      	sub	sp, #12
 8015cbc:	af00      	add	r7, sp, #0
 8015cbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8015cc0:	bf00      	nop
 8015cc2:	370c      	adds	r7, #12
 8015cc4:	46bd      	mov	sp, r7
 8015cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cca:	4770      	bx	lr

08015ccc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8015ccc:	b480      	push	{r7}
 8015cce:	b083      	sub	sp, #12
 8015cd0:	af00      	add	r7, sp, #0
 8015cd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8015cd4:	687b      	ldr	r3, [r7, #4]
 8015cd6:	681b      	ldr	r3, [r3, #0]
 8015cd8:	68da      	ldr	r2, [r3, #12]
 8015cda:	687b      	ldr	r3, [r7, #4]
 8015cdc:	681b      	ldr	r3, [r3, #0]
 8015cde:	f042 0201 	orr.w	r2, r2, #1
 8015ce2:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8015ce4:	687b      	ldr	r3, [r7, #4]
 8015ce6:	681b      	ldr	r3, [r3, #0]
 8015ce8:	681a      	ldr	r2, [r3, #0]
 8015cea:	687b      	ldr	r3, [r7, #4]
 8015cec:	681b      	ldr	r3, [r3, #0]
 8015cee:	f042 0201 	orr.w	r2, r2, #1
 8015cf2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8015cf4:	2300      	movs	r3, #0
}
 8015cf6:	4618      	mov	r0, r3
 8015cf8:	370c      	adds	r7, #12
 8015cfa:	46bd      	mov	sp, r7
 8015cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d00:	4770      	bx	lr

08015d02 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim: TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8015d02:	b580      	push	{r7, lr}
 8015d04:	b082      	sub	sp, #8
 8015d06:	af00      	add	r7, sp, #0
 8015d08:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8015d0a:	687b      	ldr	r3, [r7, #4]
 8015d0c:	681b      	ldr	r3, [r3, #0]
 8015d0e:	691b      	ldr	r3, [r3, #16]
 8015d10:	f003 0302 	and.w	r3, r3, #2
 8015d14:	2b02      	cmp	r3, #2
 8015d16:	d122      	bne.n	8015d5e <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8015d18:	687b      	ldr	r3, [r7, #4]
 8015d1a:	681b      	ldr	r3, [r3, #0]
 8015d1c:	68db      	ldr	r3, [r3, #12]
 8015d1e:	f003 0302 	and.w	r3, r3, #2
 8015d22:	2b02      	cmp	r3, #2
 8015d24:	d11b      	bne.n	8015d5e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8015d26:	687b      	ldr	r3, [r7, #4]
 8015d28:	681b      	ldr	r3, [r3, #0]
 8015d2a:	f06f 0202 	mvn.w	r2, #2
 8015d2e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8015d30:	687b      	ldr	r3, [r7, #4]
 8015d32:	2201      	movs	r2, #1
 8015d34:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8015d36:	687b      	ldr	r3, [r7, #4]
 8015d38:	681b      	ldr	r3, [r3, #0]
 8015d3a:	699b      	ldr	r3, [r3, #24]
 8015d3c:	f003 0303 	and.w	r3, r3, #3
 8015d40:	2b00      	cmp	r3, #0
 8015d42:	d003      	beq.n	8015d4c <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8015d44:	6878      	ldr	r0, [r7, #4]
 8015d46:	f000 f8ee 	bl	8015f26 <HAL_TIM_IC_CaptureCallback>
 8015d4a:	e005      	b.n	8015d58 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8015d4c:	6878      	ldr	r0, [r7, #4]
 8015d4e:	f000 f8e0 	bl	8015f12 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8015d52:	6878      	ldr	r0, [r7, #4]
 8015d54:	f000 f8f1 	bl	8015f3a <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8015d58:	687b      	ldr	r3, [r7, #4]
 8015d5a:	2200      	movs	r2, #0
 8015d5c:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8015d5e:	687b      	ldr	r3, [r7, #4]
 8015d60:	681b      	ldr	r3, [r3, #0]
 8015d62:	691b      	ldr	r3, [r3, #16]
 8015d64:	f003 0304 	and.w	r3, r3, #4
 8015d68:	2b04      	cmp	r3, #4
 8015d6a:	d122      	bne.n	8015db2 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8015d6c:	687b      	ldr	r3, [r7, #4]
 8015d6e:	681b      	ldr	r3, [r3, #0]
 8015d70:	68db      	ldr	r3, [r3, #12]
 8015d72:	f003 0304 	and.w	r3, r3, #4
 8015d76:	2b04      	cmp	r3, #4
 8015d78:	d11b      	bne.n	8015db2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8015d7a:	687b      	ldr	r3, [r7, #4]
 8015d7c:	681b      	ldr	r3, [r3, #0]
 8015d7e:	f06f 0204 	mvn.w	r2, #4
 8015d82:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8015d84:	687b      	ldr	r3, [r7, #4]
 8015d86:	2202      	movs	r2, #2
 8015d88:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8015d8a:	687b      	ldr	r3, [r7, #4]
 8015d8c:	681b      	ldr	r3, [r3, #0]
 8015d8e:	699b      	ldr	r3, [r3, #24]
 8015d90:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8015d94:	2b00      	cmp	r3, #0
 8015d96:	d003      	beq.n	8015da0 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8015d98:	6878      	ldr	r0, [r7, #4]
 8015d9a:	f000 f8c4 	bl	8015f26 <HAL_TIM_IC_CaptureCallback>
 8015d9e:	e005      	b.n	8015dac <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8015da0:	6878      	ldr	r0, [r7, #4]
 8015da2:	f000 f8b6 	bl	8015f12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8015da6:	6878      	ldr	r0, [r7, #4]
 8015da8:	f000 f8c7 	bl	8015f3a <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8015dac:	687b      	ldr	r3, [r7, #4]
 8015dae:	2200      	movs	r2, #0
 8015db0:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8015db2:	687b      	ldr	r3, [r7, #4]
 8015db4:	681b      	ldr	r3, [r3, #0]
 8015db6:	691b      	ldr	r3, [r3, #16]
 8015db8:	f003 0308 	and.w	r3, r3, #8
 8015dbc:	2b08      	cmp	r3, #8
 8015dbe:	d122      	bne.n	8015e06 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8015dc0:	687b      	ldr	r3, [r7, #4]
 8015dc2:	681b      	ldr	r3, [r3, #0]
 8015dc4:	68db      	ldr	r3, [r3, #12]
 8015dc6:	f003 0308 	and.w	r3, r3, #8
 8015dca:	2b08      	cmp	r3, #8
 8015dcc:	d11b      	bne.n	8015e06 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8015dce:	687b      	ldr	r3, [r7, #4]
 8015dd0:	681b      	ldr	r3, [r3, #0]
 8015dd2:	f06f 0208 	mvn.w	r2, #8
 8015dd6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8015dd8:	687b      	ldr	r3, [r7, #4]
 8015dda:	2204      	movs	r2, #4
 8015ddc:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8015dde:	687b      	ldr	r3, [r7, #4]
 8015de0:	681b      	ldr	r3, [r3, #0]
 8015de2:	69db      	ldr	r3, [r3, #28]
 8015de4:	f003 0303 	and.w	r3, r3, #3
 8015de8:	2b00      	cmp	r3, #0
 8015dea:	d003      	beq.n	8015df4 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8015dec:	6878      	ldr	r0, [r7, #4]
 8015dee:	f000 f89a 	bl	8015f26 <HAL_TIM_IC_CaptureCallback>
 8015df2:	e005      	b.n	8015e00 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8015df4:	6878      	ldr	r0, [r7, #4]
 8015df6:	f000 f88c 	bl	8015f12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8015dfa:	6878      	ldr	r0, [r7, #4]
 8015dfc:	f000 f89d 	bl	8015f3a <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8015e00:	687b      	ldr	r3, [r7, #4]
 8015e02:	2200      	movs	r2, #0
 8015e04:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8015e06:	687b      	ldr	r3, [r7, #4]
 8015e08:	681b      	ldr	r3, [r3, #0]
 8015e0a:	691b      	ldr	r3, [r3, #16]
 8015e0c:	f003 0310 	and.w	r3, r3, #16
 8015e10:	2b10      	cmp	r3, #16
 8015e12:	d122      	bne.n	8015e5a <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8015e14:	687b      	ldr	r3, [r7, #4]
 8015e16:	681b      	ldr	r3, [r3, #0]
 8015e18:	68db      	ldr	r3, [r3, #12]
 8015e1a:	f003 0310 	and.w	r3, r3, #16
 8015e1e:	2b10      	cmp	r3, #16
 8015e20:	d11b      	bne.n	8015e5a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8015e22:	687b      	ldr	r3, [r7, #4]
 8015e24:	681b      	ldr	r3, [r3, #0]
 8015e26:	f06f 0210 	mvn.w	r2, #16
 8015e2a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8015e2c:	687b      	ldr	r3, [r7, #4]
 8015e2e:	2208      	movs	r2, #8
 8015e30:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8015e32:	687b      	ldr	r3, [r7, #4]
 8015e34:	681b      	ldr	r3, [r3, #0]
 8015e36:	69db      	ldr	r3, [r3, #28]
 8015e38:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8015e3c:	2b00      	cmp	r3, #0
 8015e3e:	d003      	beq.n	8015e48 <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8015e40:	6878      	ldr	r0, [r7, #4]
 8015e42:	f000 f870 	bl	8015f26 <HAL_TIM_IC_CaptureCallback>
 8015e46:	e005      	b.n	8015e54 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8015e48:	6878      	ldr	r0, [r7, #4]
 8015e4a:	f000 f862 	bl	8015f12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8015e4e:	6878      	ldr	r0, [r7, #4]
 8015e50:	f000 f873 	bl	8015f3a <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8015e54:	687b      	ldr	r3, [r7, #4]
 8015e56:	2200      	movs	r2, #0
 8015e58:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8015e5a:	687b      	ldr	r3, [r7, #4]
 8015e5c:	681b      	ldr	r3, [r3, #0]
 8015e5e:	691b      	ldr	r3, [r3, #16]
 8015e60:	f003 0301 	and.w	r3, r3, #1
 8015e64:	2b01      	cmp	r3, #1
 8015e66:	d10e      	bne.n	8015e86 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8015e68:	687b      	ldr	r3, [r7, #4]
 8015e6a:	681b      	ldr	r3, [r3, #0]
 8015e6c:	68db      	ldr	r3, [r3, #12]
 8015e6e:	f003 0301 	and.w	r3, r3, #1
 8015e72:	2b01      	cmp	r3, #1
 8015e74:	d107      	bne.n	8015e86 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8015e76:	687b      	ldr	r3, [r7, #4]
 8015e78:	681b      	ldr	r3, [r3, #0]
 8015e7a:	f06f 0201 	mvn.w	r2, #1
 8015e7e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8015e80:	6878      	ldr	r0, [r7, #4]
 8015e82:	f7ef fe3b 	bl	8005afc <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8015e86:	687b      	ldr	r3, [r7, #4]
 8015e88:	681b      	ldr	r3, [r3, #0]
 8015e8a:	691b      	ldr	r3, [r3, #16]
 8015e8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8015e90:	2b80      	cmp	r3, #128	@ 0x80
 8015e92:	d10e      	bne.n	8015eb2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8015e94:	687b      	ldr	r3, [r7, #4]
 8015e96:	681b      	ldr	r3, [r3, #0]
 8015e98:	68db      	ldr	r3, [r3, #12]
 8015e9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8015e9e:	2b80      	cmp	r3, #128	@ 0x80
 8015ea0:	d107      	bne.n	8015eb2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8015ea2:	687b      	ldr	r3, [r7, #4]
 8015ea4:	681b      	ldr	r3, [r3, #0]
 8015ea6:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8015eaa:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8015eac:	6878      	ldr	r0, [r7, #4]
 8015eae:	f000 f8f7 	bl	80160a0 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8015eb2:	687b      	ldr	r3, [r7, #4]
 8015eb4:	681b      	ldr	r3, [r3, #0]
 8015eb6:	691b      	ldr	r3, [r3, #16]
 8015eb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015ebc:	2b40      	cmp	r3, #64	@ 0x40
 8015ebe:	d10e      	bne.n	8015ede <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8015ec0:	687b      	ldr	r3, [r7, #4]
 8015ec2:	681b      	ldr	r3, [r3, #0]
 8015ec4:	68db      	ldr	r3, [r3, #12]
 8015ec6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015eca:	2b40      	cmp	r3, #64	@ 0x40
 8015ecc:	d107      	bne.n	8015ede <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8015ece:	687b      	ldr	r3, [r7, #4]
 8015ed0:	681b      	ldr	r3, [r3, #0]
 8015ed2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8015ed6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8015ed8:	6878      	ldr	r0, [r7, #4]
 8015eda:	f000 f838 	bl	8015f4e <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8015ede:	687b      	ldr	r3, [r7, #4]
 8015ee0:	681b      	ldr	r3, [r3, #0]
 8015ee2:	691b      	ldr	r3, [r3, #16]
 8015ee4:	f003 0320 	and.w	r3, r3, #32
 8015ee8:	2b20      	cmp	r3, #32
 8015eea:	d10e      	bne.n	8015f0a <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8015eec:	687b      	ldr	r3, [r7, #4]
 8015eee:	681b      	ldr	r3, [r3, #0]
 8015ef0:	68db      	ldr	r3, [r3, #12]
 8015ef2:	f003 0320 	and.w	r3, r3, #32
 8015ef6:	2b20      	cmp	r3, #32
 8015ef8:	d107      	bne.n	8015f0a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8015efa:	687b      	ldr	r3, [r7, #4]
 8015efc:	681b      	ldr	r3, [r3, #0]
 8015efe:	f06f 0220 	mvn.w	r2, #32
 8015f02:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8015f04:	6878      	ldr	r0, [r7, #4]
 8015f06:	f000 f8c1 	bl	801608c <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8015f0a:	bf00      	nop
 8015f0c:	3708      	adds	r7, #8
 8015f0e:	46bd      	mov	sp, r7
 8015f10:	bd80      	pop	{r7, pc}

08015f12 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8015f12:	b480      	push	{r7}
 8015f14:	b083      	sub	sp, #12
 8015f16:	af00      	add	r7, sp, #0
 8015f18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8015f1a:	bf00      	nop
 8015f1c:	370c      	adds	r7, #12
 8015f1e:	46bd      	mov	sp, r7
 8015f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f24:	4770      	bx	lr

08015f26 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8015f26:	b480      	push	{r7}
 8015f28:	b083      	sub	sp, #12
 8015f2a:	af00      	add	r7, sp, #0
 8015f2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8015f2e:	bf00      	nop
 8015f30:	370c      	adds	r7, #12
 8015f32:	46bd      	mov	sp, r7
 8015f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f38:	4770      	bx	lr

08015f3a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8015f3a:	b480      	push	{r7}
 8015f3c:	b083      	sub	sp, #12
 8015f3e:	af00      	add	r7, sp, #0
 8015f40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8015f42:	bf00      	nop
 8015f44:	370c      	adds	r7, #12
 8015f46:	46bd      	mov	sp, r7
 8015f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f4c:	4770      	bx	lr

08015f4e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8015f4e:	b480      	push	{r7}
 8015f50:	b083      	sub	sp, #12
 8015f52:	af00      	add	r7, sp, #0
 8015f54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8015f56:	bf00      	nop
 8015f58:	370c      	adds	r7, #12
 8015f5a:	46bd      	mov	sp, r7
 8015f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f60:	4770      	bx	lr
	...

08015f64 <TIM_Base_SetConfig>:
  * @param  TIMx: TIM peripheral
  * @param  Structure: TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8015f64:	b480      	push	{r7}
 8015f66:	b085      	sub	sp, #20
 8015f68:	af00      	add	r7, sp, #0
 8015f6a:	6078      	str	r0, [r7, #4]
 8015f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0;
 8015f6e:	2300      	movs	r3, #0
 8015f70:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8015f72:	687b      	ldr	r3, [r7, #4]
 8015f74:	681b      	ldr	r3, [r3, #0]
 8015f76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8015f78:	687b      	ldr	r3, [r7, #4]
 8015f7a:	4a3c      	ldr	r2, [pc, #240]	@ (801606c <TIM_Base_SetConfig+0x108>)
 8015f7c:	4293      	cmp	r3, r2
 8015f7e:	d013      	beq.n	8015fa8 <TIM_Base_SetConfig+0x44>
 8015f80:	687b      	ldr	r3, [r7, #4]
 8015f82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015f86:	d00f      	beq.n	8015fa8 <TIM_Base_SetConfig+0x44>
 8015f88:	687b      	ldr	r3, [r7, #4]
 8015f8a:	4a39      	ldr	r2, [pc, #228]	@ (8016070 <TIM_Base_SetConfig+0x10c>)
 8015f8c:	4293      	cmp	r3, r2
 8015f8e:	d00b      	beq.n	8015fa8 <TIM_Base_SetConfig+0x44>
 8015f90:	687b      	ldr	r3, [r7, #4]
 8015f92:	4a38      	ldr	r2, [pc, #224]	@ (8016074 <TIM_Base_SetConfig+0x110>)
 8015f94:	4293      	cmp	r3, r2
 8015f96:	d007      	beq.n	8015fa8 <TIM_Base_SetConfig+0x44>
 8015f98:	687b      	ldr	r3, [r7, #4]
 8015f9a:	4a37      	ldr	r2, [pc, #220]	@ (8016078 <TIM_Base_SetConfig+0x114>)
 8015f9c:	4293      	cmp	r3, r2
 8015f9e:	d003      	beq.n	8015fa8 <TIM_Base_SetConfig+0x44>
 8015fa0:	687b      	ldr	r3, [r7, #4]
 8015fa2:	4a36      	ldr	r2, [pc, #216]	@ (801607c <TIM_Base_SetConfig+0x118>)
 8015fa4:	4293      	cmp	r3, r2
 8015fa6:	d108      	bne.n	8015fba <TIM_Base_SetConfig+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8015fa8:	68fb      	ldr	r3, [r7, #12]
 8015faa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8015fae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8015fb0:	683b      	ldr	r3, [r7, #0]
 8015fb2:	685b      	ldr	r3, [r3, #4]
 8015fb4:	68fa      	ldr	r2, [r7, #12]
 8015fb6:	4313      	orrs	r3, r2
 8015fb8:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8015fba:	687b      	ldr	r3, [r7, #4]
 8015fbc:	4a2b      	ldr	r2, [pc, #172]	@ (801606c <TIM_Base_SetConfig+0x108>)
 8015fbe:	4293      	cmp	r3, r2
 8015fc0:	d01f      	beq.n	8016002 <TIM_Base_SetConfig+0x9e>
 8015fc2:	687b      	ldr	r3, [r7, #4]
 8015fc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015fc8:	d01b      	beq.n	8016002 <TIM_Base_SetConfig+0x9e>
 8015fca:	687b      	ldr	r3, [r7, #4]
 8015fcc:	4a28      	ldr	r2, [pc, #160]	@ (8016070 <TIM_Base_SetConfig+0x10c>)
 8015fce:	4293      	cmp	r3, r2
 8015fd0:	d017      	beq.n	8016002 <TIM_Base_SetConfig+0x9e>
 8015fd2:	687b      	ldr	r3, [r7, #4]
 8015fd4:	4a27      	ldr	r2, [pc, #156]	@ (8016074 <TIM_Base_SetConfig+0x110>)
 8015fd6:	4293      	cmp	r3, r2
 8015fd8:	d013      	beq.n	8016002 <TIM_Base_SetConfig+0x9e>
 8015fda:	687b      	ldr	r3, [r7, #4]
 8015fdc:	4a26      	ldr	r2, [pc, #152]	@ (8016078 <TIM_Base_SetConfig+0x114>)
 8015fde:	4293      	cmp	r3, r2
 8015fe0:	d00f      	beq.n	8016002 <TIM_Base_SetConfig+0x9e>
 8015fe2:	687b      	ldr	r3, [r7, #4]
 8015fe4:	4a25      	ldr	r2, [pc, #148]	@ (801607c <TIM_Base_SetConfig+0x118>)
 8015fe6:	4293      	cmp	r3, r2
 8015fe8:	d00b      	beq.n	8016002 <TIM_Base_SetConfig+0x9e>
 8015fea:	687b      	ldr	r3, [r7, #4]
 8015fec:	4a24      	ldr	r2, [pc, #144]	@ (8016080 <TIM_Base_SetConfig+0x11c>)
 8015fee:	4293      	cmp	r3, r2
 8015ff0:	d007      	beq.n	8016002 <TIM_Base_SetConfig+0x9e>
 8015ff2:	687b      	ldr	r3, [r7, #4]
 8015ff4:	4a23      	ldr	r2, [pc, #140]	@ (8016084 <TIM_Base_SetConfig+0x120>)
 8015ff6:	4293      	cmp	r3, r2
 8015ff8:	d003      	beq.n	8016002 <TIM_Base_SetConfig+0x9e>
 8015ffa:	687b      	ldr	r3, [r7, #4]
 8015ffc:	4a22      	ldr	r2, [pc, #136]	@ (8016088 <TIM_Base_SetConfig+0x124>)
 8015ffe:	4293      	cmp	r3, r2
 8016000:	d108      	bne.n	8016014 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8016002:	68fb      	ldr	r3, [r7, #12]
 8016004:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8016008:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801600a:	683b      	ldr	r3, [r7, #0]
 801600c:	68db      	ldr	r3, [r3, #12]
 801600e:	68fa      	ldr	r2, [r7, #12]
 8016010:	4313      	orrs	r3, r2
 8016012:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8016014:	687b      	ldr	r3, [r7, #4]
 8016016:	68fa      	ldr	r2, [r7, #12]
 8016018:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801601a:	683b      	ldr	r3, [r7, #0]
 801601c:	689a      	ldr	r2, [r3, #8]
 801601e:	687b      	ldr	r3, [r7, #4]
 8016020:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8016022:	683b      	ldr	r3, [r7, #0]
 8016024:	681a      	ldr	r2, [r3, #0]
 8016026:	687b      	ldr	r3, [r7, #4]
 8016028:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801602a:	687b      	ldr	r3, [r7, #4]
 801602c:	4a0f      	ldr	r2, [pc, #60]	@ (801606c <TIM_Base_SetConfig+0x108>)
 801602e:	4293      	cmp	r3, r2
 8016030:	d00f      	beq.n	8016052 <TIM_Base_SetConfig+0xee>
 8016032:	687b      	ldr	r3, [r7, #4]
 8016034:	4a11      	ldr	r2, [pc, #68]	@ (801607c <TIM_Base_SetConfig+0x118>)
 8016036:	4293      	cmp	r3, r2
 8016038:	d00b      	beq.n	8016052 <TIM_Base_SetConfig+0xee>
 801603a:	687b      	ldr	r3, [r7, #4]
 801603c:	4a10      	ldr	r2, [pc, #64]	@ (8016080 <TIM_Base_SetConfig+0x11c>)
 801603e:	4293      	cmp	r3, r2
 8016040:	d007      	beq.n	8016052 <TIM_Base_SetConfig+0xee>
 8016042:	687b      	ldr	r3, [r7, #4]
 8016044:	4a0f      	ldr	r2, [pc, #60]	@ (8016084 <TIM_Base_SetConfig+0x120>)
 8016046:	4293      	cmp	r3, r2
 8016048:	d003      	beq.n	8016052 <TIM_Base_SetConfig+0xee>
 801604a:	687b      	ldr	r3, [r7, #4]
 801604c:	4a0e      	ldr	r2, [pc, #56]	@ (8016088 <TIM_Base_SetConfig+0x124>)
 801604e:	4293      	cmp	r3, r2
 8016050:	d103      	bne.n	801605a <TIM_Base_SetConfig+0xf6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8016052:	683b      	ldr	r3, [r7, #0]
 8016054:	691a      	ldr	r2, [r3, #16]
 8016056:	687b      	ldr	r3, [r7, #4]
 8016058:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801605a:	687b      	ldr	r3, [r7, #4]
 801605c:	2201      	movs	r2, #1
 801605e:	615a      	str	r2, [r3, #20]
}
 8016060:	bf00      	nop
 8016062:	3714      	adds	r7, #20
 8016064:	46bd      	mov	sp, r7
 8016066:	f85d 7b04 	ldr.w	r7, [sp], #4
 801606a:	4770      	bx	lr
 801606c:	40012c00 	.word	0x40012c00
 8016070:	40000400 	.word	0x40000400
 8016074:	40000800 	.word	0x40000800
 8016078:	40000c00 	.word	0x40000c00
 801607c:	40013400 	.word	0x40013400
 8016080:	40014000 	.word	0x40014000
 8016084:	40014400 	.word	0x40014400
 8016088:	40014800 	.word	0x40014800

0801608c <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 801608c:	b480      	push	{r7}
 801608e:	b083      	sub	sp, #12
 8016090:	af00      	add	r7, sp, #0
 8016092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8016094:	bf00      	nop
 8016096:	370c      	adds	r7, #12
 8016098:	46bd      	mov	sp, r7
 801609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801609e:	4770      	bx	lr

080160a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80160a0:	b480      	push	{r7}
 80160a2:	b083      	sub	sp, #12
 80160a4:	af00      	add	r7, sp, #0
 80160a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80160a8:	bf00      	nop
 80160aa:	370c      	adds	r7, #12
 80160ac:	46bd      	mov	sp, r7
 80160ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160b2:	4770      	bx	lr

080160b4 <USB_CoreInit>:
  * @param  cfg: pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80160b4:	b084      	sub	sp, #16
 80160b6:	b580      	push	{r7, lr}
 80160b8:	b082      	sub	sp, #8
 80160ba:	af00      	add	r7, sp, #0
 80160bc:	6078      	str	r0, [r7, #4]
 80160be:	f107 0014 	add.w	r0, r7, #20
 80160c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80160c6:	687b      	ldr	r3, [r7, #4]
 80160c8:	68db      	ldr	r3, [r3, #12]
 80160ca:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80160ce:	687b      	ldr	r3, [r7, #4]
 80160d0:	60da      	str	r2, [r3, #12]
  
  /* Reset after a PHY select and set Host mode */
  USB_CoreReset(USBx);
 80160d2:	6878      	ldr	r0, [r7, #4]
 80160d4:	f001 f8a8 	bl	8017228 <USB_CoreReset>
  
  /* Deactivate the power down*/
  USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 80160d8:	687b      	ldr	r3, [r7, #4]
 80160da:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80160de:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return HAL_OK;
 80160e0:	2300      	movs	r3, #0
}
 80160e2:	4618      	mov	r0, r3
 80160e4:	3708      	adds	r7, #8
 80160e6:	46bd      	mov	sp, r7
 80160e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80160ec:	b004      	add	sp, #16
 80160ee:	4770      	bx	lr

080160f0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx: Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80160f0:	b480      	push	{r7}
 80160f2:	b083      	sub	sp, #12
 80160f4:	af00      	add	r7, sp, #0
 80160f6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80160f8:	687b      	ldr	r3, [r7, #4]
 80160fa:	689b      	ldr	r3, [r3, #8]
 80160fc:	f043 0201 	orr.w	r2, r3, #1
 8016100:	687b      	ldr	r3, [r7, #4]
 8016102:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8016104:	2300      	movs	r3, #0
}
 8016106:	4618      	mov	r0, r3
 8016108:	370c      	adds	r7, #12
 801610a:	46bd      	mov	sp, r7
 801610c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016110:	4770      	bx	lr

08016112 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx: Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8016112:	b480      	push	{r7}
 8016114:	b083      	sub	sp, #12
 8016116:	af00      	add	r7, sp, #0
 8016118:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 801611a:	687b      	ldr	r3, [r7, #4]
 801611c:	689b      	ldr	r3, [r3, #8]
 801611e:	f023 0201 	bic.w	r2, r3, #1
 8016122:	687b      	ldr	r3, [r7, #4]
 8016124:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8016126:	2300      	movs	r3, #0
}
 8016128:	4618      	mov	r0, r3
 801612a:	370c      	adds	r7, #12
 801612c:	46bd      	mov	sp, r7
 801612e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016132:	4770      	bx	lr

08016134 <USB_SetCurrentMode>:
  *            @arg USB_OTG_HOST_MODE: Host mode
  *            @arg USB_OTG_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_ModeTypeDef mode)
{
 8016134:	b580      	push	{r7, lr}
 8016136:	b082      	sub	sp, #8
 8016138:	af00      	add	r7, sp, #0
 801613a:	6078      	str	r0, [r7, #4]
 801613c:	460b      	mov	r3, r1
 801613e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8016140:	687b      	ldr	r3, [r7, #4]
 8016142:	68db      	ldr	r3, [r3, #12]
 8016144:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8016148:	687b      	ldr	r3, [r7, #4]
 801614a:	60da      	str	r2, [r3, #12]
  
  if ( mode == USB_HOST_MODE)
 801614c:	78fb      	ldrb	r3, [r7, #3]
 801614e:	2b01      	cmp	r3, #1
 8016150:	d106      	bne.n	8016160 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD; 
 8016152:	687b      	ldr	r3, [r7, #4]
 8016154:	68db      	ldr	r3, [r3, #12]
 8016156:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 801615a:	687b      	ldr	r3, [r7, #4]
 801615c:	60da      	str	r2, [r3, #12]
 801615e:	e008      	b.n	8016172 <USB_SetCurrentMode+0x3e>
  }
  else if ( mode == USB_DEVICE_MODE)
 8016160:	78fb      	ldrb	r3, [r7, #3]
 8016162:	2b00      	cmp	r3, #0
 8016164:	d105      	bne.n	8016172 <USB_SetCurrentMode+0x3e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
 8016166:	687b      	ldr	r3, [r7, #4]
 8016168:	68db      	ldr	r3, [r3, #12]
 801616a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 801616e:	687b      	ldr	r3, [r7, #4]
 8016170:	60da      	str	r2, [r3, #12]
  }
  HAL_Delay(50);
 8016172:	2032      	movs	r0, #50	@ 0x32
 8016174:	f7fb f812 	bl	801119c <HAL_Delay>
  
  return HAL_OK;
 8016178:	2300      	movs	r3, #0
}
 801617a:	4618      	mov	r0, r3
 801617c:	3708      	adds	r7, #8
 801617e:	46bd      	mov	sp, r7
 8016180:	bd80      	pop	{r7, pc}
	...

08016184 <USB_DevInit>:
  * @param  cfg: pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8016184:	b084      	sub	sp, #16
 8016186:	b580      	push	{r7, lr}
 8016188:	b084      	sub	sp, #16
 801618a:	af00      	add	r7, sp, #0
 801618c:	6078      	str	r0, [r7, #4]
 801618e:	f107 001c 	add.w	r0, r7, #28
 8016192:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t index = 0;
 8016196:	2300      	movs	r3, #0
 8016198:	60fb      	str	r3, [r7, #12]

  /*Activate VBUS Sensing B */
  USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 801619a:	687b      	ldr	r3, [r7, #4]
 801619c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801619e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80161a2:	687b      	ldr	r3, [r7, #4]
 80161a4:	639a      	str	r2, [r3, #56]	@ 0x38
  
  if (cfg.vbus_sensing_enable == 0)
 80161a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80161a8:	2b00      	cmp	r3, #0
 80161aa:	d111      	bne.n	80161d0 <USB_DevInit+0x4c>
  {
    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~ USB_OTG_GCCFG_VBDEN;
 80161ac:	687b      	ldr	r3, [r7, #4]
 80161ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80161b0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80161b4:	687b      	ldr	r3, [r7, #4]
 80161b6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* B-peripheral session valid override enable*/ 
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80161b8:	687b      	ldr	r3, [r7, #4]
 80161ba:	681b      	ldr	r3, [r3, #0]
 80161bc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80161c0:	687b      	ldr	r3, [r7, #4]
 80161c2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80161c4:	687b      	ldr	r3, [r7, #4]
 80161c6:	681b      	ldr	r3, [r3, #0]
 80161c8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80161cc:	687b      	ldr	r3, [r7, #4]
 80161ce:	601a      	str	r2, [r3, #0]
  }
   
  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0;
 80161d0:	687b      	ldr	r3, [r7, #4]
 80161d2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80161d6:	461a      	mov	r2, r3
 80161d8:	2300      	movs	r3, #0
 80161da:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80161dc:	687b      	ldr	r3, [r7, #4]
 80161de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80161e2:	4619      	mov	r1, r3
 80161e4:	687b      	ldr	r3, [r7, #4]
 80161e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80161ea:	461a      	mov	r2, r3
 80161ec:	680b      	ldr	r3, [r1, #0]
 80161ee:	6013      	str	r3, [r2, #0]
  
  /* Set Full speed phy */
  USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 80161f0:	2103      	movs	r1, #3
 80161f2:	6878      	ldr	r0, [r7, #4]
 80161f4:	f000 f93a 	bl	801646c <USB_SetDevSpeed>

  /* Flush the FIFOs */
  USB_FlushTxFifo(USBx , 0x10); /* all Tx FIFOs */
 80161f8:	2110      	movs	r1, #16
 80161fa:	6878      	ldr	r0, [r7, #4]
 80161fc:	f000 f8ee 	bl	80163dc <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 8016200:	6878      	ldr	r0, [r7, #4]
 8016202:	f000 f911 	bl	8016428 <USB_FlushRxFifo>
  
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0;
 8016206:	687b      	ldr	r3, [r7, #4]
 8016208:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801620c:	461a      	mov	r2, r3
 801620e:	2300      	movs	r3, #0
 8016210:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0;
 8016212:	687b      	ldr	r3, [r7, #4]
 8016214:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016218:	461a      	mov	r2, r3
 801621a:	2300      	movs	r3, #0
 801621c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINT = 0xFFFFFFFF;
 801621e:	687b      	ldr	r3, [r7, #4]
 8016220:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016224:	461a      	mov	r2, r3
 8016226:	f04f 33ff 	mov.w	r3, #4294967295
 801622a:	6193      	str	r3, [r2, #24]
  USBx_DEVICE->DAINTMSK = 0;
 801622c:	687b      	ldr	r3, [r7, #4]
 801622e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016232:	461a      	mov	r2, r3
 8016234:	2300      	movs	r3, #0
 8016236:	61d3      	str	r3, [r2, #28]
  
  for (index = 0; index < cfg.dev_endpoints; index++)
 8016238:	2300      	movs	r3, #0
 801623a:	60fb      	str	r3, [r7, #12]
 801623c:	e034      	b.n	80162a8 <USB_DevInit+0x124>
  {
    if ((USBx_INEP(index)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801623e:	68fb      	ldr	r3, [r7, #12]
 8016240:	015a      	lsls	r2, r3, #5
 8016242:	687b      	ldr	r3, [r7, #4]
 8016244:	4413      	add	r3, r2
 8016246:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801624a:	681b      	ldr	r3, [r3, #0]
 801624c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8016250:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8016254:	d10a      	bne.n	801626c <USB_DevInit+0xe8>
    {
      USBx_INEP(index)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 8016256:	68fb      	ldr	r3, [r7, #12]
 8016258:	015a      	lsls	r2, r3, #5
 801625a:	687b      	ldr	r3, [r7, #4]
 801625c:	4413      	add	r3, r2
 801625e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016262:	461a      	mov	r2, r3
 8016264:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8016268:	6013      	str	r3, [r2, #0]
 801626a:	e008      	b.n	801627e <USB_DevInit+0xfa>
    }
    else
    {
      USBx_INEP(index)->DIEPCTL = 0;
 801626c:	68fb      	ldr	r3, [r7, #12]
 801626e:	015a      	lsls	r2, r3, #5
 8016270:	687b      	ldr	r3, [r7, #4]
 8016272:	4413      	add	r3, r2
 8016274:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016278:	461a      	mov	r2, r3
 801627a:	2300      	movs	r3, #0
 801627c:	6013      	str	r3, [r2, #0]
    }
    
    USBx_INEP(index)->DIEPTSIZ = 0;
 801627e:	68fb      	ldr	r3, [r7, #12]
 8016280:	015a      	lsls	r2, r3, #5
 8016282:	687b      	ldr	r3, [r7, #4]
 8016284:	4413      	add	r3, r2
 8016286:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801628a:	461a      	mov	r2, r3
 801628c:	2300      	movs	r3, #0
 801628e:	6113      	str	r3, [r2, #16]
    USBx_INEP(index)->DIEPINT  = 0xFF;
 8016290:	68fb      	ldr	r3, [r7, #12]
 8016292:	015a      	lsls	r2, r3, #5
 8016294:	687b      	ldr	r3, [r7, #4]
 8016296:	4413      	add	r3, r2
 8016298:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801629c:	461a      	mov	r2, r3
 801629e:	23ff      	movs	r3, #255	@ 0xff
 80162a0:	6093      	str	r3, [r2, #8]
  for (index = 0; index < cfg.dev_endpoints; index++)
 80162a2:	68fb      	ldr	r3, [r7, #12]
 80162a4:	3301      	adds	r3, #1
 80162a6:	60fb      	str	r3, [r7, #12]
 80162a8:	69fb      	ldr	r3, [r7, #28]
 80162aa:	68fa      	ldr	r2, [r7, #12]
 80162ac:	429a      	cmp	r2, r3
 80162ae:	d3c6      	bcc.n	801623e <USB_DevInit+0xba>
  }
  
  for (index = 0; index < cfg.dev_endpoints; index++)
 80162b0:	2300      	movs	r3, #0
 80162b2:	60fb      	str	r3, [r7, #12]
 80162b4:	e034      	b.n	8016320 <USB_DevInit+0x19c>
  {
    if ((USBx_OUTEP(index)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80162b6:	68fb      	ldr	r3, [r7, #12]
 80162b8:	015a      	lsls	r2, r3, #5
 80162ba:	687b      	ldr	r3, [r7, #4]
 80162bc:	4413      	add	r3, r2
 80162be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80162c2:	681b      	ldr	r3, [r3, #0]
 80162c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80162c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80162cc:	d10a      	bne.n	80162e4 <USB_DevInit+0x160>
    {
      USBx_OUTEP(index)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 80162ce:	68fb      	ldr	r3, [r7, #12]
 80162d0:	015a      	lsls	r2, r3, #5
 80162d2:	687b      	ldr	r3, [r7, #4]
 80162d4:	4413      	add	r3, r2
 80162d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80162da:	461a      	mov	r2, r3
 80162dc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80162e0:	6013      	str	r3, [r2, #0]
 80162e2:	e008      	b.n	80162f6 <USB_DevInit+0x172>
    }
    else
    {
      USBx_OUTEP(index)->DOEPCTL = 0;
 80162e4:	68fb      	ldr	r3, [r7, #12]
 80162e6:	015a      	lsls	r2, r3, #5
 80162e8:	687b      	ldr	r3, [r7, #4]
 80162ea:	4413      	add	r3, r2
 80162ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80162f0:	461a      	mov	r2, r3
 80162f2:	2300      	movs	r3, #0
 80162f4:	6013      	str	r3, [r2, #0]
    }
    
    USBx_OUTEP(index)->DOEPTSIZ = 0;
 80162f6:	68fb      	ldr	r3, [r7, #12]
 80162f8:	015a      	lsls	r2, r3, #5
 80162fa:	687b      	ldr	r3, [r7, #4]
 80162fc:	4413      	add	r3, r2
 80162fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016302:	461a      	mov	r2, r3
 8016304:	2300      	movs	r3, #0
 8016306:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(index)->DOEPINT  = 0xFF;
 8016308:	68fb      	ldr	r3, [r7, #12]
 801630a:	015a      	lsls	r2, r3, #5
 801630c:	687b      	ldr	r3, [r7, #4]
 801630e:	4413      	add	r3, r2
 8016310:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016314:	461a      	mov	r2, r3
 8016316:	23ff      	movs	r3, #255	@ 0xff
 8016318:	6093      	str	r3, [r2, #8]
  for (index = 0; index < cfg.dev_endpoints; index++)
 801631a:	68fb      	ldr	r3, [r7, #12]
 801631c:	3301      	adds	r3, #1
 801631e:	60fb      	str	r3, [r7, #12]
 8016320:	69fb      	ldr	r3, [r7, #28]
 8016322:	68fa      	ldr	r2, [r7, #12]
 8016324:	429a      	cmp	r2, r3
 8016326:	d3c6      	bcc.n	80162b6 <USB_DevInit+0x132>
  }
  
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8016328:	687b      	ldr	r3, [r7, #4]
 801632a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801632e:	691b      	ldr	r3, [r3, #16]
 8016330:	687a      	ldr	r2, [r7, #4]
 8016332:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8016336:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801633a:	6113      	str	r3, [r2, #16]
  
  if (cfg.dma_enable == 1)
 801633c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801633e:	2b01      	cmp	r3, #1
 8016340:	d116      	bne.n	8016370 <USB_DevInit+0x1ec>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = (USB_OTG_DTHRCTL_TXTHRLEN_6 | USB_OTG_DTHRCTL_RXTHRLEN_6);
 8016342:	687b      	ldr	r3, [r7, #4]
 8016344:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016348:	461a      	mov	r2, r3
 801634a:	4b22      	ldr	r3, [pc, #136]	@ (80163d4 <USB_DevInit+0x250>)
 801634c:	6313      	str	r3, [r2, #48]	@ 0x30
    USBx_DEVICE->DTHRCTL |= (USB_OTG_DTHRCTL_RXTHREN | USB_OTG_DTHRCTL_ISOTHREN | USB_OTG_DTHRCTL_NONISOTHREN);
 801634e:	687b      	ldr	r3, [r7, #4]
 8016350:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016356:	687a      	ldr	r2, [r7, #4]
 8016358:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801635c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8016360:	f043 0303 	orr.w	r3, r3, #3
 8016364:	6313      	str	r3, [r2, #48]	@ 0x30
    
    index= USBx_DEVICE->DTHRCTL;
 8016366:	687b      	ldr	r3, [r7, #4]
 8016368:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801636c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801636e:	60fb      	str	r3, [r7, #12]
  }
  
  /* Disable all interrupts. */
  USBx->GINTMSK = 0;
 8016370:	687b      	ldr	r3, [r7, #4]
 8016372:	2200      	movs	r2, #0
 8016374:	619a      	str	r2, [r3, #24]
  
  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFF;
 8016376:	687b      	ldr	r3, [r7, #4]
 8016378:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 801637c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == DISABLE)
 801637e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016380:	2b00      	cmp	r3, #0
 8016382:	d105      	bne.n	8016390 <USB_DevInit+0x20c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM; 
 8016384:	687b      	ldr	r3, [r7, #4]
 8016386:	699b      	ldr	r3, [r3, #24]
 8016388:	f043 0210 	orr.w	r2, r3, #16
 801638c:	687b      	ldr	r3, [r7, #4]
 801638e:	619a      	str	r2, [r3, #24]
  }

    /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |\
 8016390:	687b      	ldr	r3, [r7, #4]
 8016392:	699a      	ldr	r2, [r3, #24]
 8016394:	4b10      	ldr	r3, [pc, #64]	@ (80163d8 <USB_DevInit+0x254>)
 8016396:	4313      	orrs	r3, r2
 8016398:	687a      	ldr	r2, [r7, #4]
 801639a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |\
                    USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM);

  if(cfg.Sof_enable)
 801639c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801639e:	2b00      	cmp	r3, #0
 80163a0:	d005      	beq.n	80163ae <USB_DevInit+0x22a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80163a2:	687b      	ldr	r3, [r7, #4]
 80163a4:	699b      	ldr	r3, [r3, #24]
 80163a6:	f043 0208 	orr.w	r2, r3, #8
 80163aa:	687b      	ldr	r3, [r7, #4]
 80163ac:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == ENABLE)
 80163ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80163b0:	2b01      	cmp	r3, #1
 80163b2:	d107      	bne.n	80163c4 <USB_DevInit+0x240>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT); 
 80163b4:	687b      	ldr	r3, [r7, #4]
 80163b6:	699b      	ldr	r3, [r3, #24]
 80163b8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80163bc:	f043 0304 	orr.w	r3, r3, #4
 80163c0:	687a      	ldr	r2, [r7, #4]
 80163c2:	6193      	str	r3, [r2, #24]
  }
  
  return HAL_OK;
 80163c4:	2300      	movs	r3, #0
}
 80163c6:	4618      	mov	r0, r3
 80163c8:	3710      	adds	r7, #16
 80163ca:	46bd      	mov	sp, r7
 80163cc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80163d0:	b004      	add	sp, #16
 80163d2:	4770      	bx	lr
 80163d4:	00800100 	.word	0x00800100
 80163d8:	803c3800 	.word	0x803c3800

080163dc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80163dc:	b480      	push	{r7}
 80163de:	b085      	sub	sp, #20
 80163e0:	af00      	add	r7, sp, #0
 80163e2:	6078      	str	r0, [r7, #4]
 80163e4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0;
 80163e6:	2300      	movs	r3, #0
 80163e8:	60fb      	str	r3, [r7, #12]
 
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 80163ea:	683b      	ldr	r3, [r7, #0]
 80163ec:	019b      	lsls	r3, r3, #6
 80163ee:	f043 0220 	orr.w	r2, r3, #32
 80163f2:	687b      	ldr	r3, [r7, #4]
 80163f4:	611a      	str	r2, [r3, #16]
 
  do
  {
    if (++count > 200000)
 80163f6:	68fb      	ldr	r3, [r7, #12]
 80163f8:	3301      	adds	r3, #1
 80163fa:	60fb      	str	r3, [r7, #12]
 80163fc:	68fb      	ldr	r3, [r7, #12]
 80163fe:	4a09      	ldr	r2, [pc, #36]	@ (8016424 <USB_FlushTxFifo+0x48>)
 8016400:	4293      	cmp	r3, r2
 8016402:	d901      	bls.n	8016408 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8016404:	2303      	movs	r3, #3
 8016406:	e006      	b.n	8016416 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8016408:	687b      	ldr	r3, [r7, #4]
 801640a:	691b      	ldr	r3, [r3, #16]
 801640c:	f003 0320 	and.w	r3, r3, #32
 8016410:	2b20      	cmp	r3, #32
 8016412:	d0f0      	beq.n	80163f6 <USB_FlushTxFifo+0x1a>
  
  return HAL_OK;
 8016414:	2300      	movs	r3, #0
}
 8016416:	4618      	mov	r0, r3
 8016418:	3714      	adds	r7, #20
 801641a:	46bd      	mov	sp, r7
 801641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016420:	4770      	bx	lr
 8016422:	bf00      	nop
 8016424:	00030d40 	.word	0x00030d40

08016428 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx: Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8016428:	b480      	push	{r7}
 801642a:	b085      	sub	sp, #20
 801642c:	af00      	add	r7, sp, #0
 801642e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8016430:	2300      	movs	r3, #0
 8016432:	60fb      	str	r3, [r7, #12]
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8016434:	687b      	ldr	r3, [r7, #4]
 8016436:	2210      	movs	r2, #16
 8016438:	611a      	str	r2, [r3, #16]
  
  do
  {
    if (++count > 200000)
 801643a:	68fb      	ldr	r3, [r7, #12]
 801643c:	3301      	adds	r3, #1
 801643e:	60fb      	str	r3, [r7, #12]
 8016440:	68fb      	ldr	r3, [r7, #12]
 8016442:	4a09      	ldr	r2, [pc, #36]	@ (8016468 <USB_FlushRxFifo+0x40>)
 8016444:	4293      	cmp	r3, r2
 8016446:	d901      	bls.n	801644c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8016448:	2303      	movs	r3, #3
 801644a:	e006      	b.n	801645a <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 801644c:	687b      	ldr	r3, [r7, #4]
 801644e:	691b      	ldr	r3, [r3, #16]
 8016450:	f003 0310 	and.w	r3, r3, #16
 8016454:	2b10      	cmp	r3, #16
 8016456:	d0f0      	beq.n	801643a <USB_FlushRxFifo+0x12>
  
  return HAL_OK;
 8016458:	2300      	movs	r3, #0
}
 801645a:	4618      	mov	r0, r3
 801645c:	3714      	adds	r7, #20
 801645e:	46bd      	mov	sp, r7
 8016460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016464:	4770      	bx	lr
 8016466:	bf00      	nop
 8016468:	00030d40 	.word	0x00030d40

0801646c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx , uint8_t speed)
{
 801646c:	b480      	push	{r7}
 801646e:	b083      	sub	sp, #12
 8016470:	af00      	add	r7, sp, #0
 8016472:	6078      	str	r0, [r7, #4]
 8016474:	460b      	mov	r3, r1
 8016476:	70fb      	strb	r3, [r7, #3]
  USBx_DEVICE->DCFG |= speed;
 8016478:	687b      	ldr	r3, [r7, #4]
 801647a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801647e:	681a      	ldr	r2, [r3, #0]
 8016480:	78fb      	ldrb	r3, [r7, #3]
 8016482:	6879      	ldr	r1, [r7, #4]
 8016484:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8016488:	4313      	orrs	r3, r2
 801648a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 801648c:	2300      	movs	r3, #0
}
 801648e:	4618      	mov	r0, r3
 8016490:	370c      	adds	r7, #12
 8016492:	46bd      	mov	sp, r7
 8016494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016498:	4770      	bx	lr

0801649a <USB_ActivateEndpoint>:
  * @param  USBx: Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 801649a:	b480      	push	{r7}
 801649c:	b083      	sub	sp, #12
 801649e:	af00      	add	r7, sp, #0
 80164a0:	6078      	str	r0, [r7, #4]
 80164a2:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1)
 80164a4:	683b      	ldr	r3, [r7, #0]
 80164a6:	785b      	ldrb	r3, [r3, #1]
 80164a8:	2b01      	cmp	r3, #1
 80164aa:	d13c      	bne.n	8016526 <USB_ActivateEndpoint+0x8c>
  {
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num)));
 80164ac:	687b      	ldr	r3, [r7, #4]
 80164ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80164b2:	69da      	ldr	r2, [r3, #28]
 80164b4:	683b      	ldr	r3, [r7, #0]
 80164b6:	781b      	ldrb	r3, [r3, #0]
 80164b8:	4619      	mov	r1, r3
 80164ba:	2301      	movs	r3, #1
 80164bc:	408b      	lsls	r3, r1
 80164be:	b29b      	uxth	r3, r3
 80164c0:	6879      	ldr	r1, [r7, #4]
 80164c2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80164c6:	4313      	orrs	r3, r2
 80164c8:	61cb      	str	r3, [r1, #28]
   
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0)
 80164ca:	683b      	ldr	r3, [r7, #0]
 80164cc:	781b      	ldrb	r3, [r3, #0]
 80164ce:	015a      	lsls	r2, r3, #5
 80164d0:	687b      	ldr	r3, [r7, #4]
 80164d2:	4413      	add	r3, r2
 80164d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80164d8:	681b      	ldr	r3, [r3, #0]
 80164da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80164de:	2b00      	cmp	r3, #0
 80164e0:	d159      	bne.n	8016596 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18 ) |\
 80164e2:	683b      	ldr	r3, [r7, #0]
 80164e4:	781b      	ldrb	r3, [r3, #0]
 80164e6:	015a      	lsls	r2, r3, #5
 80164e8:	687b      	ldr	r3, [r7, #4]
 80164ea:	4413      	add	r3, r2
 80164ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80164f0:	681a      	ldr	r2, [r3, #0]
 80164f2:	683b      	ldr	r3, [r7, #0]
 80164f4:	689b      	ldr	r3, [r3, #8]
 80164f6:	f3c3 010a 	ubfx	r1, r3, #0, #11
 80164fa:	683b      	ldr	r3, [r7, #0]
 80164fc:	78db      	ldrb	r3, [r3, #3]
 80164fe:	049b      	lsls	r3, r3, #18
 8016500:	4319      	orrs	r1, r3
        ((ep->num) << 22 ) | (USB_OTG_DIEPCTL_SD0PID_SEVNFRM) | (USB_OTG_DIEPCTL_USBAEP)); 
 8016502:	683b      	ldr	r3, [r7, #0]
 8016504:	781b      	ldrb	r3, [r3, #0]
 8016506:	059b      	lsls	r3, r3, #22
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18 ) |\
 8016508:	430b      	orrs	r3, r1
 801650a:	4313      	orrs	r3, r2
 801650c:	683a      	ldr	r2, [r7, #0]
 801650e:	7812      	ldrb	r2, [r2, #0]
 8016510:	0151      	lsls	r1, r2, #5
 8016512:	687a      	ldr	r2, [r7, #4]
 8016514:	440a      	add	r2, r1
 8016516:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801651a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801651e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8016522:	6013      	str	r3, [r2, #0]
 8016524:	e037      	b.n	8016596 <USB_ActivateEndpoint+0xfc>
    } 

  }
  else
  {
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16);
 8016526:	687b      	ldr	r3, [r7, #4]
 8016528:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801652c:	69da      	ldr	r2, [r3, #28]
 801652e:	683b      	ldr	r3, [r7, #0]
 8016530:	781b      	ldrb	r3, [r3, #0]
 8016532:	4619      	mov	r1, r3
 8016534:	2301      	movs	r3, #1
 8016536:	408b      	lsls	r3, r1
 8016538:	041b      	lsls	r3, r3, #16
 801653a:	6879      	ldr	r1, [r7, #4]
 801653c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8016540:	4313      	orrs	r3, r2
 8016542:	61cb      	str	r3, [r1, #28]
     
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0)
 8016544:	683b      	ldr	r3, [r7, #0]
 8016546:	781b      	ldrb	r3, [r3, #0]
 8016548:	015a      	lsls	r2, r3, #5
 801654a:	687b      	ldr	r3, [r7, #4]
 801654c:	4413      	add	r3, r2
 801654e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016552:	681b      	ldr	r3, [r3, #0]
 8016554:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8016558:	2b00      	cmp	r3, #0
 801655a:	d11c      	bne.n	8016596 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18 ) |\
 801655c:	683b      	ldr	r3, [r7, #0]
 801655e:	781b      	ldrb	r3, [r3, #0]
 8016560:	015a      	lsls	r2, r3, #5
 8016562:	687b      	ldr	r3, [r7, #4]
 8016564:	4413      	add	r3, r2
 8016566:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801656a:	681a      	ldr	r2, [r3, #0]
 801656c:	683b      	ldr	r3, [r7, #0]
 801656e:	689b      	ldr	r3, [r3, #8]
 8016570:	f3c3 010a 	ubfx	r1, r3, #0, #11
 8016574:	683b      	ldr	r3, [r7, #0]
 8016576:	78db      	ldrb	r3, [r3, #3]
 8016578:	049b      	lsls	r3, r3, #18
 801657a:	430b      	orrs	r3, r1
 801657c:	4313      	orrs	r3, r2
 801657e:	683a      	ldr	r2, [r7, #0]
 8016580:	7812      	ldrb	r2, [r2, #0]
 8016582:	0151      	lsls	r1, r2, #5
 8016584:	687a      	ldr	r2, [r7, #4]
 8016586:	440a      	add	r2, r1
 8016588:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801658c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8016590:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8016594:	6013      	str	r3, [r2, #0]
       (USB_OTG_DIEPCTL_SD0PID_SEVNFRM)| (USB_OTG_DOEPCTL_USBAEP));
    } 
  }
  return HAL_OK;
 8016596:	2300      	movs	r3, #0
}
 8016598:	4618      	mov	r0, r3
 801659a:	370c      	adds	r7, #12
 801659c:	46bd      	mov	sp, r7
 801659e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165a2:	4770      	bx	lr

080165a4 <USB_DeactivateEndpoint>:
  * @param  USBx: Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80165a4:	b480      	push	{r7}
 80165a6:	b083      	sub	sp, #12
 80165a8:	af00      	add	r7, sp, #0
 80165aa:	6078      	str	r0, [r7, #4]
 80165ac:	6039      	str	r1, [r7, #0]
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 80165ae:	683b      	ldr	r3, [r7, #0]
 80165b0:	785b      	ldrb	r3, [r3, #1]
 80165b2:	2b01      	cmp	r3, #1
 80165b4:	d132      	bne.n	801661c <USB_DeactivateEndpoint+0x78>
  {
   USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num))));
 80165b6:	687b      	ldr	r3, [r7, #4]
 80165b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80165bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80165be:	683b      	ldr	r3, [r7, #0]
 80165c0:	781b      	ldrb	r3, [r3, #0]
 80165c2:	4619      	mov	r1, r3
 80165c4:	2301      	movs	r3, #1
 80165c6:	408b      	lsls	r3, r1
 80165c8:	b29b      	uxth	r3, r3
 80165ca:	43db      	mvns	r3, r3
 80165cc:	6879      	ldr	r1, [r7, #4]
 80165ce:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80165d2:	4013      	ands	r3, r2
 80165d4:	63cb      	str	r3, [r1, #60]	@ 0x3c
   USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num))));   
 80165d6:	687b      	ldr	r3, [r7, #4]
 80165d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80165dc:	69da      	ldr	r2, [r3, #28]
 80165de:	683b      	ldr	r3, [r7, #0]
 80165e0:	781b      	ldrb	r3, [r3, #0]
 80165e2:	4619      	mov	r1, r3
 80165e4:	2301      	movs	r3, #1
 80165e6:	408b      	lsls	r3, r1
 80165e8:	b29b      	uxth	r3, r3
 80165ea:	43db      	mvns	r3, r3
 80165ec:	6879      	ldr	r1, [r7, #4]
 80165ee:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80165f2:	4013      	ands	r3, r2
 80165f4:	61cb      	str	r3, [r1, #28]
   USBx_INEP(ep->num)->DIEPCTL &= ~ USB_OTG_DIEPCTL_USBAEP;   
 80165f6:	683b      	ldr	r3, [r7, #0]
 80165f8:	781b      	ldrb	r3, [r3, #0]
 80165fa:	015a      	lsls	r2, r3, #5
 80165fc:	687b      	ldr	r3, [r7, #4]
 80165fe:	4413      	add	r3, r2
 8016600:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016604:	681b      	ldr	r3, [r3, #0]
 8016606:	683a      	ldr	r2, [r7, #0]
 8016608:	7812      	ldrb	r2, [r2, #0]
 801660a:	0151      	lsls	r1, r2, #5
 801660c:	687a      	ldr	r2, [r7, #4]
 801660e:	440a      	add	r2, r1
 8016610:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016614:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8016618:	6013      	str	r3, [r2, #0]
 801661a:	e031      	b.n	8016680 <USB_DeactivateEndpoint+0xdc>
  }
  else
  {
     USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16));
 801661c:	687b      	ldr	r3, [r7, #4]
 801661e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016622:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8016624:	683b      	ldr	r3, [r7, #0]
 8016626:	781b      	ldrb	r3, [r3, #0]
 8016628:	4619      	mov	r1, r3
 801662a:	2301      	movs	r3, #1
 801662c:	408b      	lsls	r3, r1
 801662e:	041b      	lsls	r3, r3, #16
 8016630:	43db      	mvns	r3, r3
 8016632:	6879      	ldr	r1, [r7, #4]
 8016634:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8016638:	4013      	ands	r3, r2
 801663a:	63cb      	str	r3, [r1, #60]	@ 0x3c
     USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16));     
 801663c:	687b      	ldr	r3, [r7, #4]
 801663e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016642:	69da      	ldr	r2, [r3, #28]
 8016644:	683b      	ldr	r3, [r7, #0]
 8016646:	781b      	ldrb	r3, [r3, #0]
 8016648:	4619      	mov	r1, r3
 801664a:	2301      	movs	r3, #1
 801664c:	408b      	lsls	r3, r1
 801664e:	041b      	lsls	r3, r3, #16
 8016650:	43db      	mvns	r3, r3
 8016652:	6879      	ldr	r1, [r7, #4]
 8016654:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8016658:	4013      	ands	r3, r2
 801665a:	61cb      	str	r3, [r1, #28]
     USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;      
 801665c:	683b      	ldr	r3, [r7, #0]
 801665e:	781b      	ldrb	r3, [r3, #0]
 8016660:	015a      	lsls	r2, r3, #5
 8016662:	687b      	ldr	r3, [r7, #4]
 8016664:	4413      	add	r3, r2
 8016666:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801666a:	681b      	ldr	r3, [r3, #0]
 801666c:	683a      	ldr	r2, [r7, #0]
 801666e:	7812      	ldrb	r2, [r2, #0]
 8016670:	0151      	lsls	r1, r2, #5
 8016672:	687a      	ldr	r2, [r7, #4]
 8016674:	440a      	add	r2, r1
 8016676:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801667a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 801667e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8016680:	2300      	movs	r3, #0
}
 8016682:	4618      	mov	r0, r3
 8016684:	370c      	adds	r7, #12
 8016686:	46bd      	mov	sp, r7
 8016688:	f85d 7b04 	ldr.w	r7, [sp], #4
 801668c:	4770      	bx	lr
	...

08016690 <USB_EPStartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8016690:	b580      	push	{r7, lr}
 8016692:	b088      	sub	sp, #32
 8016694:	af02      	add	r7, sp, #8
 8016696:	60f8      	str	r0, [r7, #12]
 8016698:	60b9      	str	r1, [r7, #8]
 801669a:	4613      	mov	r3, r2
 801669c:	71fb      	strb	r3, [r7, #7]
  uint16_t pktcnt = 0;
 801669e:	2300      	movs	r3, #0
 80166a0:	82fb      	strh	r3, [r7, #22]
  
  /* IN endpoint */
  if (ep->is_in == 1)
 80166a2:	68bb      	ldr	r3, [r7, #8]
 80166a4:	785b      	ldrb	r3, [r3, #1]
 80166a6:	2b01      	cmp	r3, #1
 80166a8:	f040 812b 	bne.w	8016902 <USB_EPStartXfer+0x272>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 80166ac:	68bb      	ldr	r3, [r7, #8]
 80166ae:	695b      	ldr	r3, [r3, #20]
 80166b0:	2b00      	cmp	r3, #0
 80166b2:	d138      	bne.n	8016726 <USB_EPStartXfer+0x96>
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80166b4:	68bb      	ldr	r3, [r7, #8]
 80166b6:	781b      	ldrb	r3, [r3, #0]
 80166b8:	015a      	lsls	r2, r3, #5
 80166ba:	68fb      	ldr	r3, [r7, #12]
 80166bc:	4413      	add	r3, r2
 80166be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80166c2:	691b      	ldr	r3, [r3, #16]
 80166c4:	68ba      	ldr	r2, [r7, #8]
 80166c6:	7812      	ldrb	r2, [r2, #0]
 80166c8:	0151      	lsls	r1, r2, #5
 80166ca:	68fa      	ldr	r2, [r7, #12]
 80166cc:	440a      	add	r2, r1
 80166ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80166d2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80166d6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80166da:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1 << 19)) ;
 80166dc:	68bb      	ldr	r3, [r7, #8]
 80166de:	781b      	ldrb	r3, [r3, #0]
 80166e0:	015a      	lsls	r2, r3, #5
 80166e2:	68fb      	ldr	r3, [r7, #12]
 80166e4:	4413      	add	r3, r2
 80166e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80166ea:	691b      	ldr	r3, [r3, #16]
 80166ec:	68ba      	ldr	r2, [r7, #8]
 80166ee:	7812      	ldrb	r2, [r2, #0]
 80166f0:	0151      	lsls	r1, r2, #5
 80166f2:	68fa      	ldr	r2, [r7, #12]
 80166f4:	440a      	add	r2, r1
 80166f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80166fa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80166fe:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 8016700:	68bb      	ldr	r3, [r7, #8]
 8016702:	781b      	ldrb	r3, [r3, #0]
 8016704:	015a      	lsls	r2, r3, #5
 8016706:	68fb      	ldr	r3, [r7, #12]
 8016708:	4413      	add	r3, r2
 801670a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801670e:	691b      	ldr	r3, [r3, #16]
 8016710:	68ba      	ldr	r2, [r7, #8]
 8016712:	7812      	ldrb	r2, [r2, #0]
 8016714:	0151      	lsls	r1, r2, #5
 8016716:	68fa      	ldr	r2, [r7, #12]
 8016718:	440a      	add	r2, r1
 801671a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801671e:	0cdb      	lsrs	r3, r3, #19
 8016720:	04db      	lsls	r3, r3, #19
 8016722:	6113      	str	r3, [r2, #16]
 8016724:	e080      	b.n	8016828 <USB_EPStartXfer+0x198>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8016726:	68bb      	ldr	r3, [r7, #8]
 8016728:	781b      	ldrb	r3, [r3, #0]
 801672a:	015a      	lsls	r2, r3, #5
 801672c:	68fb      	ldr	r3, [r7, #12]
 801672e:	4413      	add	r3, r2
 8016730:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016734:	691b      	ldr	r3, [r3, #16]
 8016736:	68ba      	ldr	r2, [r7, #8]
 8016738:	7812      	ldrb	r2, [r2, #0]
 801673a:	0151      	lsls	r1, r2, #5
 801673c:	68fa      	ldr	r2, [r7, #12]
 801673e:	440a      	add	r2, r1
 8016740:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016744:	0cdb      	lsrs	r3, r3, #19
 8016746:	04db      	lsls	r3, r3, #19
 8016748:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 801674a:	68bb      	ldr	r3, [r7, #8]
 801674c:	781b      	ldrb	r3, [r3, #0]
 801674e:	015a      	lsls	r2, r3, #5
 8016750:	68fb      	ldr	r3, [r7, #12]
 8016752:	4413      	add	r3, r2
 8016754:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016758:	691b      	ldr	r3, [r3, #16]
 801675a:	68ba      	ldr	r2, [r7, #8]
 801675c:	7812      	ldrb	r2, [r2, #0]
 801675e:	0151      	lsls	r1, r2, #5
 8016760:	68fa      	ldr	r2, [r7, #12]
 8016762:	440a      	add	r2, r1
 8016764:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016768:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 801676c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8016770:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1)/ ep->maxpacket) << 19)) ;
 8016772:	68bb      	ldr	r3, [r7, #8]
 8016774:	781b      	ldrb	r3, [r3, #0]
 8016776:	015a      	lsls	r2, r3, #5
 8016778:	68fb      	ldr	r3, [r7, #12]
 801677a:	4413      	add	r3, r2
 801677c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016780:	691a      	ldr	r2, [r3, #16]
 8016782:	68bb      	ldr	r3, [r7, #8]
 8016784:	6959      	ldr	r1, [r3, #20]
 8016786:	68bb      	ldr	r3, [r7, #8]
 8016788:	689b      	ldr	r3, [r3, #8]
 801678a:	440b      	add	r3, r1
 801678c:	1e59      	subs	r1, r3, #1
 801678e:	68bb      	ldr	r3, [r7, #8]
 8016790:	689b      	ldr	r3, [r3, #8]
 8016792:	fbb1 f3f3 	udiv	r3, r1, r3
 8016796:	04d9      	lsls	r1, r3, #19
 8016798:	4b83      	ldr	r3, [pc, #524]	@ (80169a8 <USB_EPStartXfer+0x318>)
 801679a:	400b      	ands	r3, r1
 801679c:	68b9      	ldr	r1, [r7, #8]
 801679e:	7809      	ldrb	r1, [r1, #0]
 80167a0:	0148      	lsls	r0, r1, #5
 80167a2:	68f9      	ldr	r1, [r7, #12]
 80167a4:	4401      	add	r1, r0
 80167a6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80167aa:	4313      	orrs	r3, r2
 80167ac:	610b      	str	r3, [r1, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 80167ae:	68bb      	ldr	r3, [r7, #8]
 80167b0:	781b      	ldrb	r3, [r3, #0]
 80167b2:	015a      	lsls	r2, r3, #5
 80167b4:	68fb      	ldr	r3, [r7, #12]
 80167b6:	4413      	add	r3, r2
 80167b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80167bc:	691a      	ldr	r2, [r3, #16]
 80167be:	68bb      	ldr	r3, [r7, #8]
 80167c0:	695b      	ldr	r3, [r3, #20]
 80167c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80167c6:	68b9      	ldr	r1, [r7, #8]
 80167c8:	7809      	ldrb	r1, [r1, #0]
 80167ca:	0148      	lsls	r0, r1, #5
 80167cc:	68f9      	ldr	r1, [r7, #12]
 80167ce:	4401      	add	r1, r0
 80167d0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80167d4:	4313      	orrs	r3, r2
 80167d6:	610b      	str	r3, [r1, #16]
      
      if (ep->type == EP_TYPE_ISOC)
 80167d8:	68bb      	ldr	r3, [r7, #8]
 80167da:	78db      	ldrb	r3, [r3, #3]
 80167dc:	2b01      	cmp	r3, #1
 80167de:	d123      	bne.n	8016828 <USB_EPStartXfer+0x198>
      {
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
 80167e0:	68bb      	ldr	r3, [r7, #8]
 80167e2:	781b      	ldrb	r3, [r3, #0]
 80167e4:	015a      	lsls	r2, r3, #5
 80167e6:	68fb      	ldr	r3, [r7, #12]
 80167e8:	4413      	add	r3, r2
 80167ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80167ee:	691b      	ldr	r3, [r3, #16]
 80167f0:	68ba      	ldr	r2, [r7, #8]
 80167f2:	7812      	ldrb	r2, [r2, #0]
 80167f4:	0151      	lsls	r1, r2, #5
 80167f6:	68fa      	ldr	r2, [r7, #12]
 80167f8:	440a      	add	r2, r1
 80167fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80167fe:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8016802:	6113      	str	r3, [r2, #16]
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1 << 29)); 
 8016804:	68bb      	ldr	r3, [r7, #8]
 8016806:	781b      	ldrb	r3, [r3, #0]
 8016808:	015a      	lsls	r2, r3, #5
 801680a:	68fb      	ldr	r3, [r7, #12]
 801680c:	4413      	add	r3, r2
 801680e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016812:	691b      	ldr	r3, [r3, #16]
 8016814:	68ba      	ldr	r2, [r7, #8]
 8016816:	7812      	ldrb	r2, [r2, #0]
 8016818:	0151      	lsls	r1, r2, #5
 801681a:	68fa      	ldr	r2, [r7, #12]
 801681c:	440a      	add	r2, r1
 801681e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016822:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8016826:	6113      	str	r3, [r2, #16]
      }       
    }
      if (ep->type != EP_TYPE_ISOC)
 8016828:	68bb      	ldr	r3, [r7, #8]
 801682a:	78db      	ldrb	r3, [r3, #3]
 801682c:	2b01      	cmp	r3, #1
 801682e:	d012      	beq.n	8016856 <USB_EPStartXfer+0x1c6>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0)
 8016830:	68bb      	ldr	r3, [r7, #8]
 8016832:	695b      	ldr	r3, [r3, #20]
 8016834:	2b00      	cmp	r3, #0
 8016836:	d00e      	beq.n	8016856 <USB_EPStartXfer+0x1c6>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1 << ep->num;
 8016838:	68fb      	ldr	r3, [r7, #12]
 801683a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801683e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016840:	68ba      	ldr	r2, [r7, #8]
 8016842:	7812      	ldrb	r2, [r2, #0]
 8016844:	4611      	mov	r1, r2
 8016846:	2201      	movs	r2, #1
 8016848:	408a      	lsls	r2, r1
 801684a:	4611      	mov	r1, r2
 801684c:	68fa      	ldr	r2, [r7, #12]
 801684e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8016852:	430b      	orrs	r3, r1
 8016854:	6353      	str	r3, [r2, #52]	@ 0x34
        }
      }

    if (ep->type == EP_TYPE_ISOC)
 8016856:	68bb      	ldr	r3, [r7, #8]
 8016858:	78db      	ldrb	r3, [r3, #3]
 801685a:	2b01      	cmp	r3, #1
 801685c:	d12c      	bne.n	80168b8 <USB_EPStartXfer+0x228>
    {
      if ((USBx_DEVICE->DSTS & ( 1 << 8 )) == 0)
 801685e:	68fb      	ldr	r3, [r7, #12]
 8016860:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016864:	689b      	ldr	r3, [r3, #8]
 8016866:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801686a:	2b00      	cmp	r3, #0
 801686c:	d112      	bne.n	8016894 <USB_EPStartXfer+0x204>
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801686e:	68bb      	ldr	r3, [r7, #8]
 8016870:	781b      	ldrb	r3, [r3, #0]
 8016872:	015a      	lsls	r2, r3, #5
 8016874:	68fb      	ldr	r3, [r7, #12]
 8016876:	4413      	add	r3, r2
 8016878:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801687c:	681b      	ldr	r3, [r3, #0]
 801687e:	68ba      	ldr	r2, [r7, #8]
 8016880:	7812      	ldrb	r2, [r2, #0]
 8016882:	0151      	lsls	r1, r2, #5
 8016884:	68fa      	ldr	r2, [r7, #12]
 8016886:	440a      	add	r2, r1
 8016888:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801688c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8016890:	6013      	str	r3, [r2, #0]
 8016892:	e011      	b.n	80168b8 <USB_EPStartXfer+0x228>
      }
      else
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8016894:	68bb      	ldr	r3, [r7, #8]
 8016896:	781b      	ldrb	r3, [r3, #0]
 8016898:	015a      	lsls	r2, r3, #5
 801689a:	68fb      	ldr	r3, [r7, #12]
 801689c:	4413      	add	r3, r2
 801689e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80168a2:	681b      	ldr	r3, [r3, #0]
 80168a4:	68ba      	ldr	r2, [r7, #8]
 80168a6:	7812      	ldrb	r2, [r2, #0]
 80168a8:	0151      	lsls	r1, r2, #5
 80168aa:	68fa      	ldr	r2, [r7, #12]
 80168ac:	440a      	add	r2, r1
 80168ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80168b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80168b6:	6013      	str	r3, [r2, #0]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80168b8:	68bb      	ldr	r3, [r7, #8]
 80168ba:	781b      	ldrb	r3, [r3, #0]
 80168bc:	015a      	lsls	r2, r3, #5
 80168be:	68fb      	ldr	r3, [r7, #12]
 80168c0:	4413      	add	r3, r2
 80168c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80168c6:	681b      	ldr	r3, [r3, #0]
 80168c8:	68ba      	ldr	r2, [r7, #8]
 80168ca:	7812      	ldrb	r2, [r2, #0]
 80168cc:	0151      	lsls	r1, r2, #5
 80168ce:	68fa      	ldr	r2, [r7, #12]
 80168d0:	440a      	add	r2, r1
 80168d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80168d6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80168da:	6013      	str	r3, [r2, #0]
    
    if (ep->type == EP_TYPE_ISOC)
 80168dc:	68bb      	ldr	r3, [r7, #8]
 80168de:	78db      	ldrb	r3, [r3, #3]
 80168e0:	2b01      	cmp	r3, #1
 80168e2:	f040 80de 	bne.w	8016aa2 <USB_EPStartXfer+0x412>
    {
      USB_WritePacket(USBx, ep->xfer_buff, ep->num, ep->xfer_len, dma);   
 80168e6:	68bb      	ldr	r3, [r7, #8]
 80168e8:	68d9      	ldr	r1, [r3, #12]
 80168ea:	68bb      	ldr	r3, [r7, #8]
 80168ec:	781a      	ldrb	r2, [r3, #0]
 80168ee:	68bb      	ldr	r3, [r7, #8]
 80168f0:	695b      	ldr	r3, [r3, #20]
 80168f2:	b298      	uxth	r0, r3
 80168f4:	79fb      	ldrb	r3, [r7, #7]
 80168f6:	9300      	str	r3, [sp, #0]
 80168f8:	4603      	mov	r3, r0
 80168fa:	68f8      	ldr	r0, [r7, #12]
 80168fc:	f000 fa0c 	bl	8016d18 <USB_WritePacket>
 8016900:	e0cf      	b.n	8016aa2 <USB_EPStartXfer+0x412>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */  
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 8016902:	68bb      	ldr	r3, [r7, #8]
 8016904:	781b      	ldrb	r3, [r3, #0]
 8016906:	015a      	lsls	r2, r3, #5
 8016908:	68fb      	ldr	r3, [r7, #12]
 801690a:	4413      	add	r3, r2
 801690c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016910:	691b      	ldr	r3, [r3, #16]
 8016912:	68ba      	ldr	r2, [r7, #8]
 8016914:	7812      	ldrb	r2, [r2, #0]
 8016916:	0151      	lsls	r1, r2, #5
 8016918:	68fa      	ldr	r2, [r7, #12]
 801691a:	440a      	add	r2, r1
 801691c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016920:	0cdb      	lsrs	r3, r3, #19
 8016922:	04db      	lsls	r3, r3, #19
 8016924:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 8016926:	68bb      	ldr	r3, [r7, #8]
 8016928:	781b      	ldrb	r3, [r3, #0]
 801692a:	015a      	lsls	r2, r3, #5
 801692c:	68fb      	ldr	r3, [r7, #12]
 801692e:	4413      	add	r3, r2
 8016930:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016934:	691b      	ldr	r3, [r3, #16]
 8016936:	68ba      	ldr	r2, [r7, #8]
 8016938:	7812      	ldrb	r2, [r2, #0]
 801693a:	0151      	lsls	r1, r2, #5
 801693c:	68fa      	ldr	r2, [r7, #12]
 801693e:	440a      	add	r2, r1
 8016940:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016944:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8016948:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 801694c:	6113      	str	r3, [r2, #16]
      
    if (ep->xfer_len == 0)
 801694e:	68bb      	ldr	r3, [r7, #8]
 8016950:	695b      	ldr	r3, [r3, #20]
 8016952:	2b00      	cmp	r3, #0
 8016954:	d12a      	bne.n	80169ac <USB_EPStartXfer+0x31c>
    {
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8016956:	68bb      	ldr	r3, [r7, #8]
 8016958:	781b      	ldrb	r3, [r3, #0]
 801695a:	015a      	lsls	r2, r3, #5
 801695c:	68fb      	ldr	r3, [r7, #12]
 801695e:	4413      	add	r3, r2
 8016960:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016964:	691a      	ldr	r2, [r3, #16]
 8016966:	68bb      	ldr	r3, [r7, #8]
 8016968:	689b      	ldr	r3, [r3, #8]
 801696a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801696e:	68b9      	ldr	r1, [r7, #8]
 8016970:	7809      	ldrb	r1, [r1, #0]
 8016972:	0148      	lsls	r0, r1, #5
 8016974:	68f9      	ldr	r1, [r7, #12]
 8016976:	4401      	add	r1, r0
 8016978:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801697c:	4313      	orrs	r3, r2
 801697e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1 << 19)) ;      
 8016980:	68bb      	ldr	r3, [r7, #8]
 8016982:	781b      	ldrb	r3, [r3, #0]
 8016984:	015a      	lsls	r2, r3, #5
 8016986:	68fb      	ldr	r3, [r7, #12]
 8016988:	4413      	add	r3, r2
 801698a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801698e:	691b      	ldr	r3, [r3, #16]
 8016990:	68ba      	ldr	r2, [r7, #8]
 8016992:	7812      	ldrb	r2, [r2, #0]
 8016994:	0151      	lsls	r1, r2, #5
 8016996:	68fa      	ldr	r2, [r7, #12]
 8016998:	440a      	add	r2, r1
 801699a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801699e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80169a2:	6113      	str	r3, [r2, #16]
 80169a4:	e03a      	b.n	8016a1c <USB_EPStartXfer+0x38c>
 80169a6:	bf00      	nop
 80169a8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (ep->xfer_len + ep->maxpacket -1)/ ep->maxpacket; 
 80169ac:	68bb      	ldr	r3, [r7, #8]
 80169ae:	695a      	ldr	r2, [r3, #20]
 80169b0:	68bb      	ldr	r3, [r7, #8]
 80169b2:	689b      	ldr	r3, [r3, #8]
 80169b4:	4413      	add	r3, r2
 80169b6:	1e5a      	subs	r2, r3, #1
 80169b8:	68bb      	ldr	r3, [r7, #8]
 80169ba:	689b      	ldr	r3, [r3, #8]
 80169bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80169c0:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19)); ;
 80169c2:	68bb      	ldr	r3, [r7, #8]
 80169c4:	781b      	ldrb	r3, [r3, #0]
 80169c6:	015a      	lsls	r2, r3, #5
 80169c8:	68fb      	ldr	r3, [r7, #12]
 80169ca:	4413      	add	r3, r2
 80169cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80169d0:	691a      	ldr	r2, [r3, #16]
 80169d2:	8afb      	ldrh	r3, [r7, #22]
 80169d4:	04d9      	lsls	r1, r3, #19
 80169d6:	4b35      	ldr	r3, [pc, #212]	@ (8016aac <USB_EPStartXfer+0x41c>)
 80169d8:	400b      	ands	r3, r1
 80169da:	68b9      	ldr	r1, [r7, #8]
 80169dc:	7809      	ldrb	r1, [r1, #0]
 80169de:	0148      	lsls	r0, r1, #5
 80169e0:	68f9      	ldr	r1, [r7, #12]
 80169e2:	4401      	add	r1, r0
 80169e4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80169e8:	4313      	orrs	r3, r2
 80169ea:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt)); 
 80169ec:	68bb      	ldr	r3, [r7, #8]
 80169ee:	781b      	ldrb	r3, [r3, #0]
 80169f0:	015a      	lsls	r2, r3, #5
 80169f2:	68fb      	ldr	r3, [r7, #12]
 80169f4:	4413      	add	r3, r2
 80169f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80169fa:	691a      	ldr	r2, [r3, #16]
 80169fc:	68bb      	ldr	r3, [r7, #8]
 80169fe:	689b      	ldr	r3, [r3, #8]
 8016a00:	8af9      	ldrh	r1, [r7, #22]
 8016a02:	fb01 f303 	mul.w	r3, r1, r3
 8016a06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8016a0a:	68b9      	ldr	r1, [r7, #8]
 8016a0c:	7809      	ldrb	r1, [r1, #0]
 8016a0e:	0148      	lsls	r0, r1, #5
 8016a10:	68f9      	ldr	r1, [r7, #12]
 8016a12:	4401      	add	r1, r0
 8016a14:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8016a18:	4313      	orrs	r3, r2
 8016a1a:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 8016a1c:	68bb      	ldr	r3, [r7, #8]
 8016a1e:	78db      	ldrb	r3, [r3, #3]
 8016a20:	2b01      	cmp	r3, #1
 8016a22:	d12c      	bne.n	8016a7e <USB_EPStartXfer+0x3ee>
    {
      if ((USBx_DEVICE->DSTS & ( 1 << 8 )) == 0)
 8016a24:	68fb      	ldr	r3, [r7, #12]
 8016a26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016a2a:	689b      	ldr	r3, [r3, #8]
 8016a2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8016a30:	2b00      	cmp	r3, #0
 8016a32:	d112      	bne.n	8016a5a <USB_EPStartXfer+0x3ca>
      {
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8016a34:	68bb      	ldr	r3, [r7, #8]
 8016a36:	781b      	ldrb	r3, [r3, #0]
 8016a38:	015a      	lsls	r2, r3, #5
 8016a3a:	68fb      	ldr	r3, [r7, #12]
 8016a3c:	4413      	add	r3, r2
 8016a3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016a42:	681b      	ldr	r3, [r3, #0]
 8016a44:	68ba      	ldr	r2, [r7, #8]
 8016a46:	7812      	ldrb	r2, [r2, #0]
 8016a48:	0151      	lsls	r1, r2, #5
 8016a4a:	68fa      	ldr	r2, [r7, #12]
 8016a4c:	440a      	add	r2, r1
 8016a4e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016a52:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8016a56:	6013      	str	r3, [r2, #0]
 8016a58:	e011      	b.n	8016a7e <USB_EPStartXfer+0x3ee>
      }
      else
      {
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8016a5a:	68bb      	ldr	r3, [r7, #8]
 8016a5c:	781b      	ldrb	r3, [r3, #0]
 8016a5e:	015a      	lsls	r2, r3, #5
 8016a60:	68fb      	ldr	r3, [r7, #12]
 8016a62:	4413      	add	r3, r2
 8016a64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016a68:	681b      	ldr	r3, [r3, #0]
 8016a6a:	68ba      	ldr	r2, [r7, #8]
 8016a6c:	7812      	ldrb	r2, [r2, #0]
 8016a6e:	0151      	lsls	r1, r2, #5
 8016a70:	68fa      	ldr	r2, [r7, #12]
 8016a72:	440a      	add	r2, r1
 8016a74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016a78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8016a7c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8016a7e:	68bb      	ldr	r3, [r7, #8]
 8016a80:	781b      	ldrb	r3, [r3, #0]
 8016a82:	015a      	lsls	r2, r3, #5
 8016a84:	68fb      	ldr	r3, [r7, #12]
 8016a86:	4413      	add	r3, r2
 8016a88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016a8c:	681b      	ldr	r3, [r3, #0]
 8016a8e:	68ba      	ldr	r2, [r7, #8]
 8016a90:	7812      	ldrb	r2, [r2, #0]
 8016a92:	0151      	lsls	r1, r2, #5
 8016a94:	68fa      	ldr	r2, [r7, #12]
 8016a96:	440a      	add	r2, r1
 8016a98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016a9c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8016aa0:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8016aa2:	2300      	movs	r3, #0
}
 8016aa4:	4618      	mov	r0, r3
 8016aa6:	3718      	adds	r7, #24
 8016aa8:	46bd      	mov	sp, r7
 8016aaa:	bd80      	pop	{r7, pc}
 8016aac:	1ff80000 	.word	0x1ff80000

08016ab0 <USB_EP0StartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8016ab0:	b480      	push	{r7}
 8016ab2:	b085      	sub	sp, #20
 8016ab4:	af00      	add	r7, sp, #0
 8016ab6:	60f8      	str	r0, [r7, #12]
 8016ab8:	60b9      	str	r1, [r7, #8]
 8016aba:	4613      	mov	r3, r2
 8016abc:	71fb      	strb	r3, [r7, #7]
  /* IN endpoint */
  if (ep->is_in == 1)
 8016abe:	68bb      	ldr	r3, [r7, #8]
 8016ac0:	785b      	ldrb	r3, [r3, #1]
 8016ac2:	2b01      	cmp	r3, #1
 8016ac4:	f040 80ba 	bne.w	8016c3c <USB_EP0StartXfer+0x18c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 8016ac8:	68bb      	ldr	r3, [r7, #8]
 8016aca:	695b      	ldr	r3, [r3, #20]
 8016acc:	2b00      	cmp	r3, #0
 8016ace:	d138      	bne.n	8016b42 <USB_EP0StartXfer+0x92>
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8016ad0:	68bb      	ldr	r3, [r7, #8]
 8016ad2:	781b      	ldrb	r3, [r3, #0]
 8016ad4:	015a      	lsls	r2, r3, #5
 8016ad6:	68fb      	ldr	r3, [r7, #12]
 8016ad8:	4413      	add	r3, r2
 8016ada:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016ade:	691b      	ldr	r3, [r3, #16]
 8016ae0:	68ba      	ldr	r2, [r7, #8]
 8016ae2:	7812      	ldrb	r2, [r2, #0]
 8016ae4:	0151      	lsls	r1, r2, #5
 8016ae6:	68fa      	ldr	r2, [r7, #12]
 8016ae8:	440a      	add	r2, r1
 8016aea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016aee:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8016af2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8016af6:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1 << 19)) ;
 8016af8:	68bb      	ldr	r3, [r7, #8]
 8016afa:	781b      	ldrb	r3, [r3, #0]
 8016afc:	015a      	lsls	r2, r3, #5
 8016afe:	68fb      	ldr	r3, [r7, #12]
 8016b00:	4413      	add	r3, r2
 8016b02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016b06:	691b      	ldr	r3, [r3, #16]
 8016b08:	68ba      	ldr	r2, [r7, #8]
 8016b0a:	7812      	ldrb	r2, [r2, #0]
 8016b0c:	0151      	lsls	r1, r2, #5
 8016b0e:	68fa      	ldr	r2, [r7, #12]
 8016b10:	440a      	add	r2, r1
 8016b12:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016b16:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8016b1a:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 8016b1c:	68bb      	ldr	r3, [r7, #8]
 8016b1e:	781b      	ldrb	r3, [r3, #0]
 8016b20:	015a      	lsls	r2, r3, #5
 8016b22:	68fb      	ldr	r3, [r7, #12]
 8016b24:	4413      	add	r3, r2
 8016b26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016b2a:	691b      	ldr	r3, [r3, #16]
 8016b2c:	68ba      	ldr	r2, [r7, #8]
 8016b2e:	7812      	ldrb	r2, [r2, #0]
 8016b30:	0151      	lsls	r1, r2, #5
 8016b32:	68fa      	ldr	r2, [r7, #12]
 8016b34:	440a      	add	r2, r1
 8016b36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016b3a:	0cdb      	lsrs	r3, r3, #19
 8016b3c:	04db      	lsls	r3, r3, #19
 8016b3e:	6113      	str	r3, [r2, #16]
 8016b40:	e056      	b.n	8016bf0 <USB_EP0StartXfer+0x140>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8016b42:	68bb      	ldr	r3, [r7, #8]
 8016b44:	781b      	ldrb	r3, [r3, #0]
 8016b46:	015a      	lsls	r2, r3, #5
 8016b48:	68fb      	ldr	r3, [r7, #12]
 8016b4a:	4413      	add	r3, r2
 8016b4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016b50:	691b      	ldr	r3, [r3, #16]
 8016b52:	68ba      	ldr	r2, [r7, #8]
 8016b54:	7812      	ldrb	r2, [r2, #0]
 8016b56:	0151      	lsls	r1, r2, #5
 8016b58:	68fa      	ldr	r2, [r7, #12]
 8016b5a:	440a      	add	r2, r1
 8016b5c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016b60:	0cdb      	lsrs	r3, r3, #19
 8016b62:	04db      	lsls	r3, r3, #19
 8016b64:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8016b66:	68bb      	ldr	r3, [r7, #8]
 8016b68:	781b      	ldrb	r3, [r3, #0]
 8016b6a:	015a      	lsls	r2, r3, #5
 8016b6c:	68fb      	ldr	r3, [r7, #12]
 8016b6e:	4413      	add	r3, r2
 8016b70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016b74:	691b      	ldr	r3, [r3, #16]
 8016b76:	68ba      	ldr	r2, [r7, #8]
 8016b78:	7812      	ldrb	r2, [r2, #0]
 8016b7a:	0151      	lsls	r1, r2, #5
 8016b7c:	68fa      	ldr	r2, [r7, #12]
 8016b7e:	440a      	add	r2, r1
 8016b80:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016b84:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8016b88:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8016b8c:	6113      	str	r3, [r2, #16]
      
      if(ep->xfer_len > ep->maxpacket)
 8016b8e:	68bb      	ldr	r3, [r7, #8]
 8016b90:	695a      	ldr	r2, [r3, #20]
 8016b92:	68bb      	ldr	r3, [r7, #8]
 8016b94:	689b      	ldr	r3, [r3, #8]
 8016b96:	429a      	cmp	r2, r3
 8016b98:	d903      	bls.n	8016ba2 <USB_EP0StartXfer+0xf2>
      {
        ep->xfer_len = ep->maxpacket;
 8016b9a:	68bb      	ldr	r3, [r7, #8]
 8016b9c:	689a      	ldr	r2, [r3, #8]
 8016b9e:	68bb      	ldr	r3, [r7, #8]
 8016ba0:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1 << 19)) ;
 8016ba2:	68bb      	ldr	r3, [r7, #8]
 8016ba4:	781b      	ldrb	r3, [r3, #0]
 8016ba6:	015a      	lsls	r2, r3, #5
 8016ba8:	68fb      	ldr	r3, [r7, #12]
 8016baa:	4413      	add	r3, r2
 8016bac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016bb0:	691b      	ldr	r3, [r3, #16]
 8016bb2:	68ba      	ldr	r2, [r7, #8]
 8016bb4:	7812      	ldrb	r2, [r2, #0]
 8016bb6:	0151      	lsls	r1, r2, #5
 8016bb8:	68fa      	ldr	r2, [r7, #12]
 8016bba:	440a      	add	r2, r1
 8016bbc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016bc0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8016bc4:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 8016bc6:	68bb      	ldr	r3, [r7, #8]
 8016bc8:	781b      	ldrb	r3, [r3, #0]
 8016bca:	015a      	lsls	r2, r3, #5
 8016bcc:	68fb      	ldr	r3, [r7, #12]
 8016bce:	4413      	add	r3, r2
 8016bd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016bd4:	691a      	ldr	r2, [r3, #16]
 8016bd6:	68bb      	ldr	r3, [r7, #8]
 8016bd8:	695b      	ldr	r3, [r3, #20]
 8016bda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8016bde:	68b9      	ldr	r1, [r7, #8]
 8016be0:	7809      	ldrb	r1, [r1, #0]
 8016be2:	0148      	lsls	r0, r1, #5
 8016be4:	68f9      	ldr	r1, [r7, #12]
 8016be6:	4401      	add	r1, r0
 8016be8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8016bec:	4313      	orrs	r3, r2
 8016bee:	610b      	str	r3, [r1, #16]
    
    }
    
    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0)
 8016bf0:	68bb      	ldr	r3, [r7, #8]
 8016bf2:	695b      	ldr	r3, [r3, #20]
 8016bf4:	2b00      	cmp	r3, #0
 8016bf6:	d00e      	beq.n	8016c16 <USB_EP0StartXfer+0x166>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1 << (ep->num);
 8016bf8:	68fb      	ldr	r3, [r7, #12]
 8016bfa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016bfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016c00:	68ba      	ldr	r2, [r7, #8]
 8016c02:	7812      	ldrb	r2, [r2, #0]
 8016c04:	4611      	mov	r1, r2
 8016c06:	2201      	movs	r2, #1
 8016c08:	408a      	lsls	r2, r1
 8016c0a:	4611      	mov	r1, r2
 8016c0c:	68fa      	ldr	r2, [r7, #12]
 8016c0e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8016c12:	430b      	orrs	r3, r1
 8016c14:	6353      	str	r3, [r2, #52]	@ 0x34
    }
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);   
 8016c16:	68bb      	ldr	r3, [r7, #8]
 8016c18:	781b      	ldrb	r3, [r3, #0]
 8016c1a:	015a      	lsls	r2, r3, #5
 8016c1c:	68fb      	ldr	r3, [r7, #12]
 8016c1e:	4413      	add	r3, r2
 8016c20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016c24:	681b      	ldr	r3, [r3, #0]
 8016c26:	68ba      	ldr	r2, [r7, #8]
 8016c28:	7812      	ldrb	r2, [r2, #0]
 8016c2a:	0151      	lsls	r1, r2, #5
 8016c2c:	68fa      	ldr	r2, [r7, #12]
 8016c2e:	440a      	add	r2, r1
 8016c30:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016c34:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8016c38:	6013      	str	r3, [r2, #0]
 8016c3a:	e066      	b.n	8016d0a <USB_EP0StartXfer+0x25a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 8016c3c:	68bb      	ldr	r3, [r7, #8]
 8016c3e:	781b      	ldrb	r3, [r3, #0]
 8016c40:	015a      	lsls	r2, r3, #5
 8016c42:	68fb      	ldr	r3, [r7, #12]
 8016c44:	4413      	add	r3, r2
 8016c46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016c4a:	691b      	ldr	r3, [r3, #16]
 8016c4c:	68ba      	ldr	r2, [r7, #8]
 8016c4e:	7812      	ldrb	r2, [r2, #0]
 8016c50:	0151      	lsls	r1, r2, #5
 8016c52:	68fa      	ldr	r2, [r7, #12]
 8016c54:	440a      	add	r2, r1
 8016c56:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016c5a:	0cdb      	lsrs	r3, r3, #19
 8016c5c:	04db      	lsls	r3, r3, #19
 8016c5e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 8016c60:	68bb      	ldr	r3, [r7, #8]
 8016c62:	781b      	ldrb	r3, [r3, #0]
 8016c64:	015a      	lsls	r2, r3, #5
 8016c66:	68fb      	ldr	r3, [r7, #12]
 8016c68:	4413      	add	r3, r2
 8016c6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016c6e:	691b      	ldr	r3, [r3, #16]
 8016c70:	68ba      	ldr	r2, [r7, #8]
 8016c72:	7812      	ldrb	r2, [r2, #0]
 8016c74:	0151      	lsls	r1, r2, #5
 8016c76:	68fa      	ldr	r2, [r7, #12]
 8016c78:	440a      	add	r2, r1
 8016c7a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016c7e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8016c82:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8016c86:	6113      	str	r3, [r2, #16]
      
    if (ep->xfer_len > 0)
 8016c88:	68bb      	ldr	r3, [r7, #8]
 8016c8a:	695b      	ldr	r3, [r3, #20]
 8016c8c:	2b00      	cmp	r3, #0
 8016c8e:	d003      	beq.n	8016c98 <USB_EP0StartXfer+0x1e8>
    {
      ep->xfer_len = ep->maxpacket;
 8016c90:	68bb      	ldr	r3, [r7, #8]
 8016c92:	689a      	ldr	r2, [r3, #8]
 8016c94:	68bb      	ldr	r3, [r7, #8]
 8016c96:	615a      	str	r2, [r3, #20]
    }
    
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1 << 19));
 8016c98:	68bb      	ldr	r3, [r7, #8]
 8016c9a:	781b      	ldrb	r3, [r3, #0]
 8016c9c:	015a      	lsls	r2, r3, #5
 8016c9e:	68fb      	ldr	r3, [r7, #12]
 8016ca0:	4413      	add	r3, r2
 8016ca2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016ca6:	691b      	ldr	r3, [r3, #16]
 8016ca8:	68ba      	ldr	r2, [r7, #8]
 8016caa:	7812      	ldrb	r2, [r2, #0]
 8016cac:	0151      	lsls	r1, r2, #5
 8016cae:	68fa      	ldr	r2, [r7, #12]
 8016cb0:	440a      	add	r2, r1
 8016cb2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016cb6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8016cba:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 8016cbc:	68bb      	ldr	r3, [r7, #8]
 8016cbe:	781b      	ldrb	r3, [r3, #0]
 8016cc0:	015a      	lsls	r2, r3, #5
 8016cc2:	68fb      	ldr	r3, [r7, #12]
 8016cc4:	4413      	add	r3, r2
 8016cc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016cca:	691a      	ldr	r2, [r3, #16]
 8016ccc:	68bb      	ldr	r3, [r7, #8]
 8016cce:	689b      	ldr	r3, [r3, #8]
 8016cd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8016cd4:	68b9      	ldr	r1, [r7, #8]
 8016cd6:	7809      	ldrb	r1, [r1, #0]
 8016cd8:	0148      	lsls	r0, r1, #5
 8016cda:	68f9      	ldr	r1, [r7, #12]
 8016cdc:	4401      	add	r1, r0
 8016cde:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8016ce2:	4313      	orrs	r3, r2
 8016ce4:	610b      	str	r3, [r1, #16]
    
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
 8016ce6:	68bb      	ldr	r3, [r7, #8]
 8016ce8:	781b      	ldrb	r3, [r3, #0]
 8016cea:	015a      	lsls	r2, r3, #5
 8016cec:	68fb      	ldr	r3, [r7, #12]
 8016cee:	4413      	add	r3, r2
 8016cf0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016cf4:	681b      	ldr	r3, [r3, #0]
 8016cf6:	68ba      	ldr	r2, [r7, #8]
 8016cf8:	7812      	ldrb	r2, [r2, #0]
 8016cfa:	0151      	lsls	r1, r2, #5
 8016cfc:	68fa      	ldr	r2, [r7, #12]
 8016cfe:	440a      	add	r2, r1
 8016d00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016d04:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8016d08:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8016d0a:	2300      	movs	r3, #0
}
 8016d0c:	4618      	mov	r0, r3
 8016d0e:	3714      	adds	r7, #20
 8016d10:	46bd      	mov	sp, r7
 8016d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d16:	4770      	bx	lr

08016d18 <USB_WritePacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8016d18:	b480      	push	{r7}
 8016d1a:	b087      	sub	sp, #28
 8016d1c:	af00      	add	r7, sp, #0
 8016d1e:	60f8      	str	r0, [r7, #12]
 8016d20:	60b9      	str	r1, [r7, #8]
 8016d22:	4611      	mov	r1, r2
 8016d24:	461a      	mov	r2, r3
 8016d26:	460b      	mov	r3, r1
 8016d28:	71fb      	strb	r3, [r7, #7]
 8016d2a:	4613      	mov	r3, r2
 8016d2c:	80bb      	strh	r3, [r7, #4]
  uint32_t count32b= 0 , index= 0;
 8016d2e:	2300      	movs	r3, #0
 8016d30:	613b      	str	r3, [r7, #16]
 8016d32:	2300      	movs	r3, #0
 8016d34:	617b      	str	r3, [r7, #20]
  count32b =  (len + 3) / 4;
 8016d36:	88bb      	ldrh	r3, [r7, #4]
 8016d38:	3303      	adds	r3, #3
 8016d3a:	2b00      	cmp	r3, #0
 8016d3c:	da00      	bge.n	8016d40 <USB_WritePacket+0x28>
 8016d3e:	3303      	adds	r3, #3
 8016d40:	109b      	asrs	r3, r3, #2
 8016d42:	613b      	str	r3, [r7, #16]
  for (index = 0; index < count32b; index++, src += 4)
 8016d44:	2300      	movs	r3, #0
 8016d46:	617b      	str	r3, [r7, #20]
 8016d48:	e00f      	b.n	8016d6a <USB_WritePacket+0x52>
  {
    USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 8016d4a:	79fb      	ldrb	r3, [r7, #7]
 8016d4c:	031a      	lsls	r2, r3, #12
 8016d4e:	68fb      	ldr	r3, [r7, #12]
 8016d50:	4413      	add	r3, r2
 8016d52:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8016d56:	461a      	mov	r2, r3
 8016d58:	68bb      	ldr	r3, [r7, #8]
 8016d5a:	681b      	ldr	r3, [r3, #0]
 8016d5c:	6013      	str	r3, [r2, #0]
  for (index = 0; index < count32b; index++, src += 4)
 8016d5e:	697b      	ldr	r3, [r7, #20]
 8016d60:	3301      	adds	r3, #1
 8016d62:	617b      	str	r3, [r7, #20]
 8016d64:	68bb      	ldr	r3, [r7, #8]
 8016d66:	3304      	adds	r3, #4
 8016d68:	60bb      	str	r3, [r7, #8]
 8016d6a:	697a      	ldr	r2, [r7, #20]
 8016d6c:	693b      	ldr	r3, [r7, #16]
 8016d6e:	429a      	cmp	r2, r3
 8016d70:	d3eb      	bcc.n	8016d4a <USB_WritePacket+0x32>
  }
  return HAL_OK;
 8016d72:	2300      	movs	r3, #0
}
 8016d74:	4618      	mov	r0, r3
 8016d76:	371c      	adds	r7, #28
 8016d78:	46bd      	mov	sp, r7
 8016d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d7e:	4770      	bx	lr

08016d80 <USB_ReadPacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8016d80:	b480      	push	{r7}
 8016d82:	b087      	sub	sp, #28
 8016d84:	af00      	add	r7, sp, #0
 8016d86:	60f8      	str	r0, [r7, #12]
 8016d88:	60b9      	str	r1, [r7, #8]
 8016d8a:	4613      	mov	r3, r2
 8016d8c:	80fb      	strh	r3, [r7, #6]
  uint32_t index=0;
 8016d8e:	2300      	movs	r3, #0
 8016d90:	617b      	str	r3, [r7, #20]
  uint32_t count32b = (len + 3) / 4;
 8016d92:	88fb      	ldrh	r3, [r7, #6]
 8016d94:	3303      	adds	r3, #3
 8016d96:	2b00      	cmp	r3, #0
 8016d98:	da00      	bge.n	8016d9c <USB_ReadPacket+0x1c>
 8016d9a:	3303      	adds	r3, #3
 8016d9c:	109b      	asrs	r3, r3, #2
 8016d9e:	613b      	str	r3, [r7, #16]
  
  for ( index = 0; index < count32b; index++, dest += 4 )
 8016da0:	2300      	movs	r3, #0
 8016da2:	617b      	str	r3, [r7, #20]
 8016da4:	e00b      	b.n	8016dbe <USB_ReadPacket+0x3e>
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0);
 8016da6:	68fb      	ldr	r3, [r7, #12]
 8016da8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8016dac:	681a      	ldr	r2, [r3, #0]
 8016dae:	68bb      	ldr	r3, [r7, #8]
 8016db0:	601a      	str	r2, [r3, #0]
  for ( index = 0; index < count32b; index++, dest += 4 )
 8016db2:	697b      	ldr	r3, [r7, #20]
 8016db4:	3301      	adds	r3, #1
 8016db6:	617b      	str	r3, [r7, #20]
 8016db8:	68bb      	ldr	r3, [r7, #8]
 8016dba:	3304      	adds	r3, #4
 8016dbc:	60bb      	str	r3, [r7, #8]
 8016dbe:	697a      	ldr	r2, [r7, #20]
 8016dc0:	693b      	ldr	r3, [r7, #16]
 8016dc2:	429a      	cmp	r2, r3
 8016dc4:	d3ef      	bcc.n	8016da6 <USB_ReadPacket+0x26>
    
  }
  return ((void *)dest);
 8016dc6:	68bb      	ldr	r3, [r7, #8]
}
 8016dc8:	4618      	mov	r0, r3
 8016dca:	371c      	adds	r7, #28
 8016dcc:	46bd      	mov	sp, r7
 8016dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dd2:	4770      	bx	lr

08016dd4 <USB_EPSetStall>:
  * @param  USBx: Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep)
{
 8016dd4:	b480      	push	{r7}
 8016dd6:	b083      	sub	sp, #12
 8016dd8:	af00      	add	r7, sp, #0
 8016dda:	6078      	str	r0, [r7, #4]
 8016ddc:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1)
 8016dde:	683b      	ldr	r3, [r7, #0]
 8016de0:	785b      	ldrb	r3, [r3, #1]
 8016de2:	2b01      	cmp	r3, #1
 8016de4:	d12e      	bne.n	8016e44 <USB_EPSetStall+0x70>
  {
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == 0)
 8016de6:	683b      	ldr	r3, [r7, #0]
 8016de8:	781b      	ldrb	r3, [r3, #0]
 8016dea:	015a      	lsls	r2, r3, #5
 8016dec:	687b      	ldr	r3, [r7, #4]
 8016dee:	4413      	add	r3, r2
 8016df0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016df4:	681b      	ldr	r3, [r3, #0]
 8016df6:	2b00      	cmp	r3, #0
 8016df8:	db11      	blt.n	8016e1e <USB_EPSetStall+0x4a>
    {
      USBx_INEP(ep->num)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS); 
 8016dfa:	683b      	ldr	r3, [r7, #0]
 8016dfc:	781b      	ldrb	r3, [r3, #0]
 8016dfe:	015a      	lsls	r2, r3, #5
 8016e00:	687b      	ldr	r3, [r7, #4]
 8016e02:	4413      	add	r3, r2
 8016e04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016e08:	681b      	ldr	r3, [r3, #0]
 8016e0a:	683a      	ldr	r2, [r7, #0]
 8016e0c:	7812      	ldrb	r2, [r2, #0]
 8016e0e:	0151      	lsls	r1, r2, #5
 8016e10:	687a      	ldr	r2, [r7, #4]
 8016e12:	440a      	add	r2, r1
 8016e14:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016e18:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8016e1c:	6013      	str	r3, [r2, #0]
    } 
    USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8016e1e:	683b      	ldr	r3, [r7, #0]
 8016e20:	781b      	ldrb	r3, [r3, #0]
 8016e22:	015a      	lsls	r2, r3, #5
 8016e24:	687b      	ldr	r3, [r7, #4]
 8016e26:	4413      	add	r3, r2
 8016e28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016e2c:	681b      	ldr	r3, [r3, #0]
 8016e2e:	683a      	ldr	r2, [r7, #0]
 8016e30:	7812      	ldrb	r2, [r2, #0]
 8016e32:	0151      	lsls	r1, r2, #5
 8016e34:	687a      	ldr	r2, [r7, #4]
 8016e36:	440a      	add	r2, r1
 8016e38:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016e3c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8016e40:	6013      	str	r3, [r2, #0]
 8016e42:	e02d      	b.n	8016ea0 <USB_EPSetStall+0xcc>
  }
  else
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0)
 8016e44:	683b      	ldr	r3, [r7, #0]
 8016e46:	781b      	ldrb	r3, [r3, #0]
 8016e48:	015a      	lsls	r2, r3, #5
 8016e4a:	687b      	ldr	r3, [r7, #4]
 8016e4c:	4413      	add	r3, r2
 8016e4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016e52:	681b      	ldr	r3, [r3, #0]
 8016e54:	2b00      	cmp	r3, #0
 8016e56:	db11      	blt.n	8016e7c <USB_EPSetStall+0xa8>
    {
      USBx_OUTEP(ep->num)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS); 
 8016e58:	683b      	ldr	r3, [r7, #0]
 8016e5a:	781b      	ldrb	r3, [r3, #0]
 8016e5c:	015a      	lsls	r2, r3, #5
 8016e5e:	687b      	ldr	r3, [r7, #4]
 8016e60:	4413      	add	r3, r2
 8016e62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016e66:	681b      	ldr	r3, [r3, #0]
 8016e68:	683a      	ldr	r2, [r7, #0]
 8016e6a:	7812      	ldrb	r2, [r2, #0]
 8016e6c:	0151      	lsls	r1, r2, #5
 8016e6e:	687a      	ldr	r2, [r7, #4]
 8016e70:	440a      	add	r2, r1
 8016e72:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016e76:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8016e7a:	6013      	str	r3, [r2, #0]
    } 
    USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8016e7c:	683b      	ldr	r3, [r7, #0]
 8016e7e:	781b      	ldrb	r3, [r3, #0]
 8016e80:	015a      	lsls	r2, r3, #5
 8016e82:	687b      	ldr	r3, [r7, #4]
 8016e84:	4413      	add	r3, r2
 8016e86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016e8a:	681b      	ldr	r3, [r3, #0]
 8016e8c:	683a      	ldr	r2, [r7, #0]
 8016e8e:	7812      	ldrb	r2, [r2, #0]
 8016e90:	0151      	lsls	r1, r2, #5
 8016e92:	687a      	ldr	r2, [r7, #4]
 8016e94:	440a      	add	r2, r1
 8016e96:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016e9a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8016e9e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8016ea0:	2300      	movs	r3, #0
}
 8016ea2:	4618      	mov	r0, r3
 8016ea4:	370c      	adds	r7, #12
 8016ea6:	46bd      	mov	sp, r7
 8016ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016eac:	4770      	bx	lr

08016eae <USB_EPClearStall>:
  * @param  USBx: Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8016eae:	b480      	push	{r7}
 8016eb0:	b083      	sub	sp, #12
 8016eb2:	af00      	add	r7, sp, #0
 8016eb4:	6078      	str	r0, [r7, #4]
 8016eb6:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1)
 8016eb8:	683b      	ldr	r3, [r7, #0]
 8016eba:	785b      	ldrb	r3, [r3, #1]
 8016ebc:	2b01      	cmp	r3, #1
 8016ebe:	d12c      	bne.n	8016f1a <USB_EPClearStall+0x6c>
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8016ec0:	683b      	ldr	r3, [r7, #0]
 8016ec2:	781b      	ldrb	r3, [r3, #0]
 8016ec4:	015a      	lsls	r2, r3, #5
 8016ec6:	687b      	ldr	r3, [r7, #4]
 8016ec8:	4413      	add	r3, r2
 8016eca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016ece:	681b      	ldr	r3, [r3, #0]
 8016ed0:	683a      	ldr	r2, [r7, #0]
 8016ed2:	7812      	ldrb	r2, [r2, #0]
 8016ed4:	0151      	lsls	r1, r2, #5
 8016ed6:	687a      	ldr	r2, [r7, #4]
 8016ed8:	440a      	add	r2, r1
 8016eda:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016ede:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8016ee2:	6013      	str	r3, [r2, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8016ee4:	683b      	ldr	r3, [r7, #0]
 8016ee6:	78db      	ldrb	r3, [r3, #3]
 8016ee8:	2b03      	cmp	r3, #3
 8016eea:	d003      	beq.n	8016ef4 <USB_EPClearStall+0x46>
 8016eec:	683b      	ldr	r3, [r7, #0]
 8016eee:	78db      	ldrb	r3, [r3, #3]
 8016ef0:	2b02      	cmp	r3, #2
 8016ef2:	d13e      	bne.n	8016f72 <USB_EPClearStall+0xc4>
    {
       USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8016ef4:	683b      	ldr	r3, [r7, #0]
 8016ef6:	781b      	ldrb	r3, [r3, #0]
 8016ef8:	015a      	lsls	r2, r3, #5
 8016efa:	687b      	ldr	r3, [r7, #4]
 8016efc:	4413      	add	r3, r2
 8016efe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016f02:	681b      	ldr	r3, [r3, #0]
 8016f04:	683a      	ldr	r2, [r7, #0]
 8016f06:	7812      	ldrb	r2, [r2, #0]
 8016f08:	0151      	lsls	r1, r2, #5
 8016f0a:	687a      	ldr	r2, [r7, #4]
 8016f0c:	440a      	add	r2, r1
 8016f0e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016f12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8016f16:	6013      	str	r3, [r2, #0]
 8016f18:	e02b      	b.n	8016f72 <USB_EPClearStall+0xc4>
    }    
  }
  else
  {
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8016f1a:	683b      	ldr	r3, [r7, #0]
 8016f1c:	781b      	ldrb	r3, [r3, #0]
 8016f1e:	015a      	lsls	r2, r3, #5
 8016f20:	687b      	ldr	r3, [r7, #4]
 8016f22:	4413      	add	r3, r2
 8016f24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016f28:	681b      	ldr	r3, [r3, #0]
 8016f2a:	683a      	ldr	r2, [r7, #0]
 8016f2c:	7812      	ldrb	r2, [r2, #0]
 8016f2e:	0151      	lsls	r1, r2, #5
 8016f30:	687a      	ldr	r2, [r7, #4]
 8016f32:	440a      	add	r2, r1
 8016f34:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016f38:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8016f3c:	6013      	str	r3, [r2, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8016f3e:	683b      	ldr	r3, [r7, #0]
 8016f40:	78db      	ldrb	r3, [r3, #3]
 8016f42:	2b03      	cmp	r3, #3
 8016f44:	d003      	beq.n	8016f4e <USB_EPClearStall+0xa0>
 8016f46:	683b      	ldr	r3, [r7, #0]
 8016f48:	78db      	ldrb	r3, [r3, #3]
 8016f4a:	2b02      	cmp	r3, #2
 8016f4c:	d111      	bne.n	8016f72 <USB_EPClearStall+0xc4>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8016f4e:	683b      	ldr	r3, [r7, #0]
 8016f50:	781b      	ldrb	r3, [r3, #0]
 8016f52:	015a      	lsls	r2, r3, #5
 8016f54:	687b      	ldr	r3, [r7, #4]
 8016f56:	4413      	add	r3, r2
 8016f58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016f5c:	681b      	ldr	r3, [r3, #0]
 8016f5e:	683a      	ldr	r2, [r7, #0]
 8016f60:	7812      	ldrb	r2, [r2, #0]
 8016f62:	0151      	lsls	r1, r2, #5
 8016f64:	687a      	ldr	r2, [r7, #4]
 8016f66:	440a      	add	r2, r1
 8016f68:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016f6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8016f70:	6013      	str	r3, [r2, #0]
    }    
  }
  return HAL_OK;
 8016f72:	2300      	movs	r3, #0
}
 8016f74:	4618      	mov	r0, r3
 8016f76:	370c      	adds	r7, #12
 8016f78:	46bd      	mov	sp, r7
 8016f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f7e:	4770      	bx	lr

08016f80 <USB_SetDevAddress>:
  * @param  address: new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8016f80:	b480      	push	{r7}
 8016f82:	b083      	sub	sp, #12
 8016f84:	af00      	add	r7, sp, #0
 8016f86:	6078      	str	r0, [r7, #4]
 8016f88:	460b      	mov	r3, r1
 8016f8a:	70fb      	strb	r3, [r7, #3]
  USBx_DEVICE->DCFG &= ~ (USB_OTG_DCFG_DAD);
 8016f8c:	687b      	ldr	r3, [r7, #4]
 8016f8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016f92:	681b      	ldr	r3, [r3, #0]
 8016f94:	687a      	ldr	r2, [r7, #4]
 8016f96:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8016f9a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8016f9e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= (address << 4) & USB_OTG_DCFG_DAD ;
 8016fa0:	687b      	ldr	r3, [r7, #4]
 8016fa2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016fa6:	681a      	ldr	r2, [r3, #0]
 8016fa8:	78fb      	ldrb	r3, [r7, #3]
 8016faa:	011b      	lsls	r3, r3, #4
 8016fac:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8016fb0:	6879      	ldr	r1, [r7, #4]
 8016fb2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8016fb6:	4313      	orrs	r3, r2
 8016fb8:	600b      	str	r3, [r1, #0]
  
  return HAL_OK;  
 8016fba:	2300      	movs	r3, #0
}
 8016fbc:	4618      	mov	r0, r3
 8016fbe:	370c      	adds	r7, #12
 8016fc0:	46bd      	mov	sp, r7
 8016fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fc6:	4770      	bx	lr

08016fc8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx: Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect (USB_OTG_GlobalTypeDef *USBx)
{
 8016fc8:	b580      	push	{r7, lr}
 8016fca:	b082      	sub	sp, #8
 8016fcc:	af00      	add	r7, sp, #0
 8016fce:	6078      	str	r0, [r7, #4]
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS ; 
 8016fd0:	687b      	ldr	r3, [r7, #4]
 8016fd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016fd6:	685b      	ldr	r3, [r3, #4]
 8016fd8:	687a      	ldr	r2, [r7, #4]
 8016fda:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8016fde:	f023 0302 	bic.w	r3, r3, #2
 8016fe2:	6053      	str	r3, [r2, #4]
  HAL_Delay(3);
 8016fe4:	2003      	movs	r0, #3
 8016fe6:	f7fa f8d9 	bl	801119c <HAL_Delay>
  
  return HAL_OK;  
 8016fea:	2300      	movs	r3, #0
}
 8016fec:	4618      	mov	r0, r3
 8016fee:	3708      	adds	r7, #8
 8016ff0:	46bd      	mov	sp, r7
 8016ff2:	bd80      	pop	{r7, pc}

08016ff4 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx: Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_OTG_GlobalTypeDef *USBx)
{
 8016ff4:	b580      	push	{r7, lr}
 8016ff6:	b082      	sub	sp, #8
 8016ff8:	af00      	add	r7, sp, #0
 8016ffa:	6078      	str	r0, [r7, #4]
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS ; 
 8016ffc:	687b      	ldr	r3, [r7, #4]
 8016ffe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8017002:	685b      	ldr	r3, [r3, #4]
 8017004:	687a      	ldr	r2, [r7, #4]
 8017006:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801700a:	f043 0302 	orr.w	r3, r3, #2
 801700e:	6053      	str	r3, [r2, #4]
  HAL_Delay(3);
 8017010:	2003      	movs	r0, #3
 8017012:	f7fa f8c3 	bl	801119c <HAL_Delay>
  
  return HAL_OK;  
 8017016:	2300      	movs	r3, #0
}
 8017018:	4618      	mov	r0, r3
 801701a:	3708      	adds	r7, #8
 801701c:	46bd      	mov	sp, r7
 801701e:	bd80      	pop	{r7, pc}

08017020 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx: Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
 8017020:	b480      	push	{r7}
 8017022:	b085      	sub	sp, #20
 8017024:	af00      	add	r7, sp, #0
 8017026:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8017028:	2300      	movs	r3, #0
 801702a:	60fb      	str	r3, [r7, #12]
  
  tmpreg = USBx->GINTSTS;
 801702c:	687b      	ldr	r3, [r7, #4]
 801702e:	695b      	ldr	r3, [r3, #20]
 8017030:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8017032:	687b      	ldr	r3, [r7, #4]
 8017034:	699b      	ldr	r3, [r3, #24]
 8017036:	68fa      	ldr	r2, [r7, #12]
 8017038:	4013      	ands	r3, r2
 801703a:	60fb      	str	r3, [r7, #12]
  return tmpreg;  
 801703c:	68fb      	ldr	r3, [r7, #12]
}
 801703e:	4618      	mov	r0, r3
 8017040:	3714      	adds	r7, #20
 8017042:	46bd      	mov	sp, r7
 8017044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017048:	4770      	bx	lr

0801704a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx: Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 801704a:	b480      	push	{r7}
 801704c:	b085      	sub	sp, #20
 801704e:	af00      	add	r7, sp, #0
 8017050:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  tmpreg  = USBx_DEVICE->DAINT;
 8017052:	687b      	ldr	r3, [r7, #4]
 8017054:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8017058:	699b      	ldr	r3, [r3, #24]
 801705a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801705c:	687b      	ldr	r3, [r7, #4]
 801705e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8017062:	69db      	ldr	r3, [r3, #28]
 8017064:	68fa      	ldr	r2, [r7, #12]
 8017066:	4013      	ands	r3, r2
 8017068:	60fb      	str	r3, [r7, #12]
  return ((tmpreg & 0xffff0000) >> 16);
 801706a:	68fb      	ldr	r3, [r7, #12]
 801706c:	0c1b      	lsrs	r3, r3, #16
}
 801706e:	4618      	mov	r0, r3
 8017070:	3714      	adds	r7, #20
 8017072:	46bd      	mov	sp, r7
 8017074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017078:	4770      	bx	lr

0801707a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx: Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 801707a:	b480      	push	{r7}
 801707c:	b085      	sub	sp, #20
 801707e:	af00      	add	r7, sp, #0
 8017080:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  tmpreg  = USBx_DEVICE->DAINT;
 8017082:	687b      	ldr	r3, [r7, #4]
 8017084:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8017088:	699b      	ldr	r3, [r3, #24]
 801708a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801708c:	687b      	ldr	r3, [r7, #4]
 801708e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8017092:	69db      	ldr	r3, [r3, #28]
 8017094:	68fa      	ldr	r2, [r7, #12]
 8017096:	4013      	ands	r3, r2
 8017098:	60fb      	str	r3, [r7, #12]
  return ((tmpreg & 0xFFFF));
 801709a:	68fb      	ldr	r3, [r7, #12]
 801709c:	b29b      	uxth	r3, r3
}
 801709e:	4618      	mov	r0, r3
 80170a0:	3714      	adds	r7, #20
 80170a2:	46bd      	mov	sp, r7
 80170a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170a8:	4770      	bx	lr

080170aa <USB_ReadDevOutEPInterrupt>:
  * @param  epnum: endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 80170aa:	b480      	push	{r7}
 80170ac:	b085      	sub	sp, #20
 80170ae:	af00      	add	r7, sp, #0
 80170b0:	6078      	str	r0, [r7, #4]
 80170b2:	460b      	mov	r3, r1
 80170b4:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg;
  tmpreg  = USBx_OUTEP(epnum)->DOEPINT;
 80170b6:	78fb      	ldrb	r3, [r7, #3]
 80170b8:	015a      	lsls	r2, r3, #5
 80170ba:	687b      	ldr	r3, [r7, #4]
 80170bc:	4413      	add	r3, r2
 80170be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80170c2:	689b      	ldr	r3, [r3, #8]
 80170c4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80170c6:	687b      	ldr	r3, [r7, #4]
 80170c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80170cc:	695b      	ldr	r3, [r3, #20]
 80170ce:	68fa      	ldr	r2, [r7, #12]
 80170d0:	4013      	ands	r3, r2
 80170d2:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80170d4:	68fb      	ldr	r3, [r7, #12]
}
 80170d6:	4618      	mov	r0, r3
 80170d8:	3714      	adds	r7, #20
 80170da:	46bd      	mov	sp, r7
 80170dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170e0:	4770      	bx	lr

080170e2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum: endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 80170e2:	b480      	push	{r7}
 80170e4:	b087      	sub	sp, #28
 80170e6:	af00      	add	r7, sp, #0
 80170e8:	6078      	str	r0, [r7, #4]
 80170ea:	460b      	mov	r3, r1
 80170ec:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg = 0, msk = 0, emp = 0;
 80170ee:	2300      	movs	r3, #0
 80170f0:	617b      	str	r3, [r7, #20]
 80170f2:	2300      	movs	r3, #0
 80170f4:	613b      	str	r3, [r7, #16]
 80170f6:	2300      	movs	r3, #0
 80170f8:	60fb      	str	r3, [r7, #12]
  
  msk = USBx_DEVICE->DIEPMSK;
 80170fa:	687b      	ldr	r3, [r7, #4]
 80170fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8017100:	691b      	ldr	r3, [r3, #16]
 8017102:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8017104:	687b      	ldr	r3, [r7, #4]
 8017106:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801710a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801710c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> epnum) & 0x1) << 7;
 801710e:	78fb      	ldrb	r3, [r7, #3]
 8017110:	68fa      	ldr	r2, [r7, #12]
 8017112:	fa22 f303 	lsr.w	r3, r2, r3
 8017116:	01db      	lsls	r3, r3, #7
 8017118:	b2db      	uxtb	r3, r3
 801711a:	693a      	ldr	r2, [r7, #16]
 801711c:	4313      	orrs	r3, r2
 801711e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP(epnum)->DIEPINT & msk;
 8017120:	78fb      	ldrb	r3, [r7, #3]
 8017122:	015a      	lsls	r2, r3, #5
 8017124:	687b      	ldr	r3, [r7, #4]
 8017126:	4413      	add	r3, r2
 8017128:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801712c:	689b      	ldr	r3, [r3, #8]
 801712e:	693a      	ldr	r2, [r7, #16]
 8017130:	4013      	ands	r3, r2
 8017132:	617b      	str	r3, [r7, #20]
  return tmpreg;
 8017134:	697b      	ldr	r3, [r7, #20]
}
 8017136:	4618      	mov	r0, r3
 8017138:	371c      	adds	r7, #28
 801713a:	46bd      	mov	sp, r7
 801713c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017140:	4770      	bx	lr

08017142 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8017142:	b480      	push	{r7}
 8017144:	b083      	sub	sp, #12
 8017146:	af00      	add	r7, sp, #0
 8017148:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS ) & 0x1);
 801714a:	687b      	ldr	r3, [r7, #4]
 801714c:	695b      	ldr	r3, [r3, #20]
 801714e:	f003 0301 	and.w	r3, r3, #1
}
 8017152:	4618      	mov	r0, r3
 8017154:	370c      	adds	r7, #12
 8017156:	46bd      	mov	sp, r7
 8017158:	f85d 7b04 	ldr.w	r7, [sp], #4
 801715c:	4770      	bx	lr

0801715e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx: Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup (USB_OTG_GlobalTypeDef *USBx)
{
 801715e:	b480      	push	{r7}
 8017160:	b083      	sub	sp, #12
 8017162:	af00      	add	r7, sp, #0
 8017164:	6078      	str	r0, [r7, #4]
  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8017166:	687b      	ldr	r3, [r7, #4]
 8017168:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801716c:	681b      	ldr	r3, [r3, #0]
 801716e:	687a      	ldr	r2, [r7, #4]
 8017170:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8017174:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8017178:	f023 0307 	bic.w	r3, r3, #7
 801717c:	6013      	str	r3, [r2, #0]
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 801717e:	687b      	ldr	r3, [r7, #4]
 8017180:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8017184:	689b      	ldr	r3, [r3, #8]
 8017186:	f003 0306 	and.w	r3, r3, #6
 801718a:	2b04      	cmp	r3, #4
 801718c:	d109      	bne.n	80171a2 <USB_ActivateSetup+0x44>
  {
    USBx_INEP(0)->DIEPCTL |= 3;
 801718e:	687b      	ldr	r3, [r7, #4]
 8017190:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8017194:	681b      	ldr	r3, [r3, #0]
 8017196:	687a      	ldr	r2, [r7, #4]
 8017198:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801719c:	f043 0303 	orr.w	r3, r3, #3
 80171a0:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80171a2:	687b      	ldr	r3, [r7, #4]
 80171a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80171a8:	685b      	ldr	r3, [r3, #4]
 80171aa:	687a      	ldr	r2, [r7, #4]
 80171ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80171b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80171b4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80171b6:	2300      	movs	r3, #0
}
 80171b8:	4618      	mov	r0, r3
 80171ba:	370c      	adds	r7, #12
 80171bc:	46bd      	mov	sp, r7
 80171be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171c2:	4770      	bx	lr

080171c4 <USB_EP0_OutStart>:
  *           1 : DMA feature used  
  * @param  psetup: pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80171c4:	b480      	push	{r7}
 80171c6:	b085      	sub	sp, #20
 80171c8:	af00      	add	r7, sp, #0
 80171ca:	60f8      	str	r0, [r7, #12]
 80171cc:	460b      	mov	r3, r1
 80171ce:	607a      	str	r2, [r7, #4]
 80171d0:	72fb      	strb	r3, [r7, #11]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(psetup);

  USBx_OUTEP(0)->DOEPTSIZ = 0;
 80171d2:	68fb      	ldr	r3, [r7, #12]
 80171d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80171d8:	461a      	mov	r2, r3
 80171da:	2300      	movs	r3, #0
 80171dc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1 << 19)) ;
 80171de:	68fb      	ldr	r3, [r7, #12]
 80171e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80171e4:	691b      	ldr	r3, [r3, #16]
 80171e6:	68fa      	ldr	r2, [r7, #12]
 80171e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80171ec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80171f0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0)->DOEPTSIZ |= (3 * 8);
 80171f2:	68fb      	ldr	r3, [r7, #12]
 80171f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80171f8:	691b      	ldr	r3, [r3, #16]
 80171fa:	68fa      	ldr	r2, [r7, #12]
 80171fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8017200:	f043 0318 	orr.w	r3, r3, #24
 8017204:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 8017206:	68fb      	ldr	r3, [r7, #12]
 8017208:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801720c:	691b      	ldr	r3, [r3, #16]
 801720e:	68fa      	ldr	r2, [r7, #12]
 8017210:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8017214:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8017218:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 801721a:	2300      	movs	r3, #0
}
 801721c:	4618      	mov	r0, r3
 801721e:	3714      	adds	r7, #20
 8017220:	46bd      	mov	sp, r7
 8017222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017226:	4770      	bx	lr

08017228 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx : Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8017228:	b480      	push	{r7}
 801722a:	b085      	sub	sp, #20
 801722c:	af00      	add	r7, sp, #0
 801722e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8017230:	2300      	movs	r3, #0
 8017232:	60fb      	str	r3, [r7, #12]
  
  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000)
 8017234:	68fb      	ldr	r3, [r7, #12]
 8017236:	3301      	adds	r3, #1
 8017238:	60fb      	str	r3, [r7, #12]
 801723a:	68fb      	ldr	r3, [r7, #12]
 801723c:	4a13      	ldr	r2, [pc, #76]	@ (801728c <USB_CoreReset+0x64>)
 801723e:	4293      	cmp	r3, r2
 8017240:	d901      	bls.n	8017246 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8017242:	2303      	movs	r3, #3
 8017244:	e01b      	b.n	801727e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0);
 8017246:	687b      	ldr	r3, [r7, #4]
 8017248:	691b      	ldr	r3, [r3, #16]
 801724a:	2b00      	cmp	r3, #0
 801724c:	daf2      	bge.n	8017234 <USB_CoreReset+0xc>
  
  /* Core Soft Reset */
  count = 0;
 801724e:	2300      	movs	r3, #0
 8017250:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8017252:	687b      	ldr	r3, [r7, #4]
 8017254:	691b      	ldr	r3, [r3, #16]
 8017256:	f043 0201 	orr.w	r2, r3, #1
 801725a:	687b      	ldr	r3, [r7, #4]
 801725c:	611a      	str	r2, [r3, #16]
  
  do
  {
    if (++count > 200000)
 801725e:	68fb      	ldr	r3, [r7, #12]
 8017260:	3301      	adds	r3, #1
 8017262:	60fb      	str	r3, [r7, #12]
 8017264:	68fb      	ldr	r3, [r7, #12]
 8017266:	4a09      	ldr	r2, [pc, #36]	@ (801728c <USB_CoreReset+0x64>)
 8017268:	4293      	cmp	r3, r2
 801726a:	d901      	bls.n	8017270 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 801726c:	2303      	movs	r3, #3
 801726e:	e006      	b.n	801727e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8017270:	687b      	ldr	r3, [r7, #4]
 8017272:	691b      	ldr	r3, [r3, #16]
 8017274:	f003 0301 	and.w	r3, r3, #1
 8017278:	2b01      	cmp	r3, #1
 801727a:	d0f0      	beq.n	801725e <USB_CoreReset+0x36>
  
  return HAL_OK;
 801727c:	2300      	movs	r3, #0
}
 801727e:	4618      	mov	r0, r3
 8017280:	3714      	adds	r7, #20
 8017282:	46bd      	mov	sp, r7
 8017284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017288:	4770      	bx	lr
 801728a:	bf00      	nop
 801728c:	00030d40 	.word	0x00030d40

08017290 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8017290:	b580      	push	{r7, lr}
 8017292:	b084      	sub	sp, #16
 8017294:	af00      	add	r7, sp, #0
 8017296:	4603      	mov	r3, r0
 8017298:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 801729a:	79fb      	ldrb	r3, [r7, #7]
 801729c:	4a08      	ldr	r2, [pc, #32]	@ (80172c0 <disk_status+0x30>)
 801729e:	009b      	lsls	r3, r3, #2
 80172a0:	4413      	add	r3, r2
 80172a2:	685b      	ldr	r3, [r3, #4]
 80172a4:	685b      	ldr	r3, [r3, #4]
 80172a6:	79fa      	ldrb	r2, [r7, #7]
 80172a8:	4905      	ldr	r1, [pc, #20]	@ (80172c0 <disk_status+0x30>)
 80172aa:	440a      	add	r2, r1
 80172ac:	7a12      	ldrb	r2, [r2, #8]
 80172ae:	4610      	mov	r0, r2
 80172b0:	4798      	blx	r3
 80172b2:	4603      	mov	r3, r0
 80172b4:	73fb      	strb	r3, [r7, #15]
  return stat;
 80172b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80172b8:	4618      	mov	r0, r3
 80172ba:	3710      	adds	r7, #16
 80172bc:	46bd      	mov	sp, r7
 80172be:	bd80      	pop	{r7, pc}
 80172c0:	20002e90 	.word	0x20002e90

080172c4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80172c4:	b580      	push	{r7, lr}
 80172c6:	b084      	sub	sp, #16
 80172c8:	af00      	add	r7, sp, #0
 80172ca:	4603      	mov	r3, r0
 80172cc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80172ce:	2300      	movs	r3, #0
 80172d0:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 80172d2:	79fb      	ldrb	r3, [r7, #7]
 80172d4:	4a0d      	ldr	r2, [pc, #52]	@ (801730c <disk_initialize+0x48>)
 80172d6:	5cd3      	ldrb	r3, [r2, r3]
 80172d8:	2b00      	cmp	r3, #0
 80172da:	d111      	bne.n	8017300 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 80172dc:	79fb      	ldrb	r3, [r7, #7]
 80172de:	4a0b      	ldr	r2, [pc, #44]	@ (801730c <disk_initialize+0x48>)
 80172e0:	2101      	movs	r1, #1
 80172e2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80172e4:	79fb      	ldrb	r3, [r7, #7]
 80172e6:	4a09      	ldr	r2, [pc, #36]	@ (801730c <disk_initialize+0x48>)
 80172e8:	009b      	lsls	r3, r3, #2
 80172ea:	4413      	add	r3, r2
 80172ec:	685b      	ldr	r3, [r3, #4]
 80172ee:	681b      	ldr	r3, [r3, #0]
 80172f0:	79fa      	ldrb	r2, [r7, #7]
 80172f2:	4906      	ldr	r1, [pc, #24]	@ (801730c <disk_initialize+0x48>)
 80172f4:	440a      	add	r2, r1
 80172f6:	7a12      	ldrb	r2, [r2, #8]
 80172f8:	4610      	mov	r0, r2
 80172fa:	4798      	blx	r3
 80172fc:	4603      	mov	r3, r0
 80172fe:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8017300:	7bfb      	ldrb	r3, [r7, #15]
}
 8017302:	4618      	mov	r0, r3
 8017304:	3710      	adds	r7, #16
 8017306:	46bd      	mov	sp, r7
 8017308:	bd80      	pop	{r7, pc}
 801730a:	bf00      	nop
 801730c:	20002e90 	.word	0x20002e90

08017310 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8017310:	b590      	push	{r4, r7, lr}
 8017312:	b087      	sub	sp, #28
 8017314:	af00      	add	r7, sp, #0
 8017316:	60b9      	str	r1, [r7, #8]
 8017318:	607a      	str	r2, [r7, #4]
 801731a:	603b      	str	r3, [r7, #0]
 801731c:	4603      	mov	r3, r0
 801731e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8017320:	7bfb      	ldrb	r3, [r7, #15]
 8017322:	4a0a      	ldr	r2, [pc, #40]	@ (801734c <disk_read+0x3c>)
 8017324:	009b      	lsls	r3, r3, #2
 8017326:	4413      	add	r3, r2
 8017328:	685b      	ldr	r3, [r3, #4]
 801732a:	689c      	ldr	r4, [r3, #8]
 801732c:	7bfb      	ldrb	r3, [r7, #15]
 801732e:	4a07      	ldr	r2, [pc, #28]	@ (801734c <disk_read+0x3c>)
 8017330:	4413      	add	r3, r2
 8017332:	7a18      	ldrb	r0, [r3, #8]
 8017334:	683b      	ldr	r3, [r7, #0]
 8017336:	687a      	ldr	r2, [r7, #4]
 8017338:	68b9      	ldr	r1, [r7, #8]
 801733a:	47a0      	blx	r4
 801733c:	4603      	mov	r3, r0
 801733e:	75fb      	strb	r3, [r7, #23]
  return res;
 8017340:	7dfb      	ldrb	r3, [r7, #23]
}
 8017342:	4618      	mov	r0, r3
 8017344:	371c      	adds	r7, #28
 8017346:	46bd      	mov	sp, r7
 8017348:	bd90      	pop	{r4, r7, pc}
 801734a:	bf00      	nop
 801734c:	20002e90 	.word	0x20002e90

08017350 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8017350:	b590      	push	{r4, r7, lr}
 8017352:	b087      	sub	sp, #28
 8017354:	af00      	add	r7, sp, #0
 8017356:	60b9      	str	r1, [r7, #8]
 8017358:	607a      	str	r2, [r7, #4]
 801735a:	603b      	str	r3, [r7, #0]
 801735c:	4603      	mov	r3, r0
 801735e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8017360:	7bfb      	ldrb	r3, [r7, #15]
 8017362:	4a0a      	ldr	r2, [pc, #40]	@ (801738c <disk_write+0x3c>)
 8017364:	009b      	lsls	r3, r3, #2
 8017366:	4413      	add	r3, r2
 8017368:	685b      	ldr	r3, [r3, #4]
 801736a:	68dc      	ldr	r4, [r3, #12]
 801736c:	7bfb      	ldrb	r3, [r7, #15]
 801736e:	4a07      	ldr	r2, [pc, #28]	@ (801738c <disk_write+0x3c>)
 8017370:	4413      	add	r3, r2
 8017372:	7a18      	ldrb	r0, [r3, #8]
 8017374:	683b      	ldr	r3, [r7, #0]
 8017376:	687a      	ldr	r2, [r7, #4]
 8017378:	68b9      	ldr	r1, [r7, #8]
 801737a:	47a0      	blx	r4
 801737c:	4603      	mov	r3, r0
 801737e:	75fb      	strb	r3, [r7, #23]
  return res;
 8017380:	7dfb      	ldrb	r3, [r7, #23]
}
 8017382:	4618      	mov	r0, r3
 8017384:	371c      	adds	r7, #28
 8017386:	46bd      	mov	sp, r7
 8017388:	bd90      	pop	{r4, r7, pc}
 801738a:	bf00      	nop
 801738c:	20002e90 	.word	0x20002e90

08017390 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8017390:	b480      	push	{r7}
 8017392:	b087      	sub	sp, #28
 8017394:	af00      	add	r7, sp, #0
 8017396:	60f8      	str	r0, [r7, #12]
 8017398:	60b9      	str	r1, [r7, #8]
 801739a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 801739c:	68fb      	ldr	r3, [r7, #12]
 801739e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80173a0:	68bb      	ldr	r3, [r7, #8]
 80173a2:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 80173a4:	e007      	b.n	80173b6 <mem_cpy+0x26>
		*d++ = *s++;
 80173a6:	693a      	ldr	r2, [r7, #16]
 80173a8:	1c53      	adds	r3, r2, #1
 80173aa:	613b      	str	r3, [r7, #16]
 80173ac:	697b      	ldr	r3, [r7, #20]
 80173ae:	1c59      	adds	r1, r3, #1
 80173b0:	6179      	str	r1, [r7, #20]
 80173b2:	7812      	ldrb	r2, [r2, #0]
 80173b4:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 80173b6:	687b      	ldr	r3, [r7, #4]
 80173b8:	1e5a      	subs	r2, r3, #1
 80173ba:	607a      	str	r2, [r7, #4]
 80173bc:	2b00      	cmp	r3, #0
 80173be:	d1f2      	bne.n	80173a6 <mem_cpy+0x16>
}
 80173c0:	bf00      	nop
 80173c2:	bf00      	nop
 80173c4:	371c      	adds	r7, #28
 80173c6:	46bd      	mov	sp, r7
 80173c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173cc:	4770      	bx	lr
	...

080173d0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80173d0:	b480      	push	{r7}
 80173d2:	b085      	sub	sp, #20
 80173d4:	af00      	add	r7, sp, #0
 80173d6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80173d8:	2300      	movs	r3, #0
 80173da:	60fb      	str	r3, [r7, #12]
 80173dc:	e016      	b.n	801740c <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80173de:	4910      	ldr	r1, [pc, #64]	@ (8017420 <clear_lock+0x50>)
 80173e0:	68fa      	ldr	r2, [r7, #12]
 80173e2:	4613      	mov	r3, r2
 80173e4:	005b      	lsls	r3, r3, #1
 80173e6:	4413      	add	r3, r2
 80173e8:	009b      	lsls	r3, r3, #2
 80173ea:	440b      	add	r3, r1
 80173ec:	681b      	ldr	r3, [r3, #0]
 80173ee:	687a      	ldr	r2, [r7, #4]
 80173f0:	429a      	cmp	r2, r3
 80173f2:	d108      	bne.n	8017406 <clear_lock+0x36>
 80173f4:	490a      	ldr	r1, [pc, #40]	@ (8017420 <clear_lock+0x50>)
 80173f6:	68fa      	ldr	r2, [r7, #12]
 80173f8:	4613      	mov	r3, r2
 80173fa:	005b      	lsls	r3, r3, #1
 80173fc:	4413      	add	r3, r2
 80173fe:	009b      	lsls	r3, r3, #2
 8017400:	440b      	add	r3, r1
 8017402:	2200      	movs	r2, #0
 8017404:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8017406:	68fb      	ldr	r3, [r7, #12]
 8017408:	3301      	adds	r3, #1
 801740a:	60fb      	str	r3, [r7, #12]
 801740c:	68fb      	ldr	r3, [r7, #12]
 801740e:	2b01      	cmp	r3, #1
 8017410:	d9e5      	bls.n	80173de <clear_lock+0xe>
	}
}
 8017412:	bf00      	nop
 8017414:	bf00      	nop
 8017416:	3714      	adds	r7, #20
 8017418:	46bd      	mov	sp, r7
 801741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801741e:	4770      	bx	lr
 8017420:	20002e78 	.word	0x20002e78

08017424 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 8017424:	b580      	push	{r7, lr}
 8017426:	b086      	sub	sp, #24
 8017428:	af00      	add	r7, sp, #0
 801742a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 801742c:	2300      	movs	r3, #0
 801742e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8017430:	687b      	ldr	r3, [r7, #4]
 8017432:	f893 3204 	ldrb.w	r3, [r3, #516]	@ 0x204
 8017436:	2b00      	cmp	r3, #0
 8017438:	d038      	beq.n	80174ac <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 801743a:	687b      	ldr	r3, [r7, #4]
 801743c:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8017440:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8017442:	687b      	ldr	r3, [r7, #4]
 8017444:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 8017448:	6879      	ldr	r1, [r7, #4]
 801744a:	2301      	movs	r3, #1
 801744c:	697a      	ldr	r2, [r7, #20]
 801744e:	f7ff ff7f 	bl	8017350 <disk_write>
 8017452:	4603      	mov	r3, r0
 8017454:	2b00      	cmp	r3, #0
 8017456:	d002      	beq.n	801745e <sync_window+0x3a>
			res = FR_DISK_ERR;
 8017458:	2301      	movs	r3, #1
 801745a:	73fb      	strb	r3, [r7, #15]
 801745c:	e026      	b.n	80174ac <sync_window+0x88>
		} else {
			fs->wflag = 0;
 801745e:	687b      	ldr	r3, [r7, #4]
 8017460:	2200      	movs	r2, #0
 8017462:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8017466:	687b      	ldr	r3, [r7, #4]
 8017468:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 801746c:	697a      	ldr	r2, [r7, #20]
 801746e:	1ad2      	subs	r2, r2, r3
 8017470:	687b      	ldr	r3, [r7, #4]
 8017472:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8017476:	429a      	cmp	r2, r3
 8017478:	d218      	bcs.n	80174ac <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801747a:	687b      	ldr	r3, [r7, #4]
 801747c:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8017480:	613b      	str	r3, [r7, #16]
 8017482:	e010      	b.n	80174a6 <sync_window+0x82>
					wsect += fs->fsize;
 8017484:	687b      	ldr	r3, [r7, #4]
 8017486:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 801748a:	697a      	ldr	r2, [r7, #20]
 801748c:	4413      	add	r3, r2
 801748e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8017490:	687b      	ldr	r3, [r7, #4]
 8017492:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 8017496:	6879      	ldr	r1, [r7, #4]
 8017498:	2301      	movs	r3, #1
 801749a:	697a      	ldr	r2, [r7, #20]
 801749c:	f7ff ff58 	bl	8017350 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80174a0:	693b      	ldr	r3, [r7, #16]
 80174a2:	3b01      	subs	r3, #1
 80174a4:	613b      	str	r3, [r7, #16]
 80174a6:	693b      	ldr	r3, [r7, #16]
 80174a8:	2b01      	cmp	r3, #1
 80174aa:	d8eb      	bhi.n	8017484 <sync_window+0x60>
				}
			}
		}
	}
	return res;
 80174ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80174ae:	4618      	mov	r0, r3
 80174b0:	3718      	adds	r7, #24
 80174b2:	46bd      	mov	sp, r7
 80174b4:	bd80      	pop	{r7, pc}

080174b6 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 80174b6:	b580      	push	{r7, lr}
 80174b8:	b084      	sub	sp, #16
 80174ba:	af00      	add	r7, sp, #0
 80174bc:	6078      	str	r0, [r7, #4]
 80174be:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80174c0:	2300      	movs	r3, #0
 80174c2:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80174c4:	687b      	ldr	r3, [r7, #4]
 80174c6:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80174ca:	683a      	ldr	r2, [r7, #0]
 80174cc:	429a      	cmp	r2, r3
 80174ce:	d01b      	beq.n	8017508 <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80174d0:	6878      	ldr	r0, [r7, #4]
 80174d2:	f7ff ffa7 	bl	8017424 <sync_window>
 80174d6:	4603      	mov	r3, r0
 80174d8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80174da:	7bfb      	ldrb	r3, [r7, #15]
 80174dc:	2b00      	cmp	r3, #0
 80174de:	d113      	bne.n	8017508 <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 80174e0:	687b      	ldr	r3, [r7, #4]
 80174e2:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 80174e6:	6879      	ldr	r1, [r7, #4]
 80174e8:	2301      	movs	r3, #1
 80174ea:	683a      	ldr	r2, [r7, #0]
 80174ec:	f7ff ff10 	bl	8017310 <disk_read>
 80174f0:	4603      	mov	r3, r0
 80174f2:	2b00      	cmp	r3, #0
 80174f4:	d004      	beq.n	8017500 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80174f6:	f04f 33ff 	mov.w	r3, #4294967295
 80174fa:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80174fc:	2301      	movs	r3, #1
 80174fe:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8017500:	687b      	ldr	r3, [r7, #4]
 8017502:	683a      	ldr	r2, [r7, #0]
 8017504:	f8c3 222c 	str.w	r2, [r3, #556]	@ 0x22c
		}
	}
	return res;
 8017508:	7bfb      	ldrb	r3, [r7, #15]
}
 801750a:	4618      	mov	r0, r3
 801750c:	3710      	adds	r7, #16
 801750e:	46bd      	mov	sp, r7
 8017510:	bd80      	pop	{r7, pc}

08017512 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8017512:	b480      	push	{r7}
 8017514:	b083      	sub	sp, #12
 8017516:	af00      	add	r7, sp, #0
 8017518:	6078      	str	r0, [r7, #4]
 801751a:	6039      	str	r1, [r7, #0]
	clst -= 2;
 801751c:	683b      	ldr	r3, [r7, #0]
 801751e:	3b02      	subs	r3, #2
 8017520:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8017522:	687b      	ldr	r3, [r7, #4]
 8017524:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8017528:	3b02      	subs	r3, #2
 801752a:	683a      	ldr	r2, [r7, #0]
 801752c:	429a      	cmp	r2, r3
 801752e:	d301      	bcc.n	8017534 <clust2sect+0x22>
 8017530:	2300      	movs	r3, #0
 8017532:	e00a      	b.n	801754a <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 8017534:	687b      	ldr	r3, [r7, #4]
 8017536:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 801753a:	461a      	mov	r2, r3
 801753c:	683b      	ldr	r3, [r7, #0]
 801753e:	fb03 f202 	mul.w	r2, r3, r2
 8017542:	687b      	ldr	r3, [r7, #4]
 8017544:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 8017548:	4413      	add	r3, r2
}
 801754a:	4618      	mov	r0, r3
 801754c:	370c      	adds	r7, #12
 801754e:	46bd      	mov	sp, r7
 8017550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017554:	4770      	bx	lr

08017556 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8017556:	b580      	push	{r7, lr}
 8017558:	b086      	sub	sp, #24
 801755a:	af00      	add	r7, sp, #0
 801755c:	6078      	str	r0, [r7, #4]
 801755e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8017560:	683b      	ldr	r3, [r7, #0]
 8017562:	2b01      	cmp	r3, #1
 8017564:	d905      	bls.n	8017572 <get_fat+0x1c>
 8017566:	687b      	ldr	r3, [r7, #4]
 8017568:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801756c:	683a      	ldr	r2, [r7, #0]
 801756e:	429a      	cmp	r2, r3
 8017570:	d302      	bcc.n	8017578 <get_fat+0x22>
		val = 1;	/* Internal error */
 8017572:	2301      	movs	r3, #1
 8017574:	617b      	str	r3, [r7, #20]
 8017576:	e0a3      	b.n	80176c0 <get_fat+0x16a>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8017578:	f04f 33ff 	mov.w	r3, #4294967295
 801757c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 801757e:	687b      	ldr	r3, [r7, #4]
 8017580:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8017584:	2b03      	cmp	r3, #3
 8017586:	d068      	beq.n	801765a <get_fat+0x104>
 8017588:	2b03      	cmp	r3, #3
 801758a:	f300 808f 	bgt.w	80176ac <get_fat+0x156>
 801758e:	2b01      	cmp	r3, #1
 8017590:	d002      	beq.n	8017598 <get_fat+0x42>
 8017592:	2b02      	cmp	r3, #2
 8017594:	d03f      	beq.n	8017616 <get_fat+0xc0>
 8017596:	e089      	b.n	80176ac <get_fat+0x156>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8017598:	683b      	ldr	r3, [r7, #0]
 801759a:	60fb      	str	r3, [r7, #12]
 801759c:	68fb      	ldr	r3, [r7, #12]
 801759e:	085b      	lsrs	r3, r3, #1
 80175a0:	68fa      	ldr	r2, [r7, #12]
 80175a2:	4413      	add	r3, r2
 80175a4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80175a6:	687b      	ldr	r3, [r7, #4]
 80175a8:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 80175ac:	68fb      	ldr	r3, [r7, #12]
 80175ae:	0a5b      	lsrs	r3, r3, #9
 80175b0:	4413      	add	r3, r2
 80175b2:	4619      	mov	r1, r3
 80175b4:	6878      	ldr	r0, [r7, #4]
 80175b6:	f7ff ff7e 	bl	80174b6 <move_window>
 80175ba:	4603      	mov	r3, r0
 80175bc:	2b00      	cmp	r3, #0
 80175be:	d178      	bne.n	80176b2 <get_fat+0x15c>
			wc = fs->win.d8[bc++ % SS(fs)];
 80175c0:	68fb      	ldr	r3, [r7, #12]
 80175c2:	1c5a      	adds	r2, r3, #1
 80175c4:	60fa      	str	r2, [r7, #12]
 80175c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80175ca:	687a      	ldr	r2, [r7, #4]
 80175cc:	5cd3      	ldrb	r3, [r2, r3]
 80175ce:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80175d0:	687b      	ldr	r3, [r7, #4]
 80175d2:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 80175d6:	68fb      	ldr	r3, [r7, #12]
 80175d8:	0a5b      	lsrs	r3, r3, #9
 80175da:	4413      	add	r3, r2
 80175dc:	4619      	mov	r1, r3
 80175de:	6878      	ldr	r0, [r7, #4]
 80175e0:	f7ff ff69 	bl	80174b6 <move_window>
 80175e4:	4603      	mov	r3, r0
 80175e6:	2b00      	cmp	r3, #0
 80175e8:	d165      	bne.n	80176b6 <get_fat+0x160>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 80175ea:	68fb      	ldr	r3, [r7, #12]
 80175ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80175f0:	687a      	ldr	r2, [r7, #4]
 80175f2:	5cd3      	ldrb	r3, [r2, r3]
 80175f4:	021b      	lsls	r3, r3, #8
 80175f6:	68ba      	ldr	r2, [r7, #8]
 80175f8:	4313      	orrs	r3, r2
 80175fa:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 80175fc:	683b      	ldr	r3, [r7, #0]
 80175fe:	f003 0301 	and.w	r3, r3, #1
 8017602:	2b00      	cmp	r3, #0
 8017604:	d002      	beq.n	801760c <get_fat+0xb6>
 8017606:	68bb      	ldr	r3, [r7, #8]
 8017608:	091b      	lsrs	r3, r3, #4
 801760a:	e002      	b.n	8017612 <get_fat+0xbc>
 801760c:	68bb      	ldr	r3, [r7, #8]
 801760e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8017612:	617b      	str	r3, [r7, #20]
			break;
 8017614:	e054      	b.n	80176c0 <get_fat+0x16a>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8017616:	687b      	ldr	r3, [r7, #4]
 8017618:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 801761c:	683b      	ldr	r3, [r7, #0]
 801761e:	0a1b      	lsrs	r3, r3, #8
 8017620:	4413      	add	r3, r2
 8017622:	4619      	mov	r1, r3
 8017624:	6878      	ldr	r0, [r7, #4]
 8017626:	f7ff ff46 	bl	80174b6 <move_window>
 801762a:	4603      	mov	r3, r0
 801762c:	2b00      	cmp	r3, #0
 801762e:	d144      	bne.n	80176ba <get_fat+0x164>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8017630:	683b      	ldr	r3, [r7, #0]
 8017632:	005b      	lsls	r3, r3, #1
 8017634:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8017638:	687a      	ldr	r2, [r7, #4]
 801763a:	4413      	add	r3, r2
 801763c:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 801763e:	693b      	ldr	r3, [r7, #16]
 8017640:	3301      	adds	r3, #1
 8017642:	781b      	ldrb	r3, [r3, #0]
 8017644:	b21b      	sxth	r3, r3
 8017646:	021b      	lsls	r3, r3, #8
 8017648:	b21a      	sxth	r2, r3
 801764a:	693b      	ldr	r3, [r7, #16]
 801764c:	781b      	ldrb	r3, [r3, #0]
 801764e:	b21b      	sxth	r3, r3
 8017650:	4313      	orrs	r3, r2
 8017652:	b21b      	sxth	r3, r3
 8017654:	b29b      	uxth	r3, r3
 8017656:	617b      	str	r3, [r7, #20]
			break;
 8017658:	e032      	b.n	80176c0 <get_fat+0x16a>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801765a:	687b      	ldr	r3, [r7, #4]
 801765c:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 8017660:	683b      	ldr	r3, [r7, #0]
 8017662:	09db      	lsrs	r3, r3, #7
 8017664:	4413      	add	r3, r2
 8017666:	4619      	mov	r1, r3
 8017668:	6878      	ldr	r0, [r7, #4]
 801766a:	f7ff ff24 	bl	80174b6 <move_window>
 801766e:	4603      	mov	r3, r0
 8017670:	2b00      	cmp	r3, #0
 8017672:	d124      	bne.n	80176be <get_fat+0x168>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8017674:	683b      	ldr	r3, [r7, #0]
 8017676:	009b      	lsls	r3, r3, #2
 8017678:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 801767c:	687a      	ldr	r2, [r7, #4]
 801767e:	4413      	add	r3, r2
 8017680:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8017682:	693b      	ldr	r3, [r7, #16]
 8017684:	3303      	adds	r3, #3
 8017686:	781b      	ldrb	r3, [r3, #0]
 8017688:	061a      	lsls	r2, r3, #24
 801768a:	693b      	ldr	r3, [r7, #16]
 801768c:	3302      	adds	r3, #2
 801768e:	781b      	ldrb	r3, [r3, #0]
 8017690:	041b      	lsls	r3, r3, #16
 8017692:	431a      	orrs	r2, r3
 8017694:	693b      	ldr	r3, [r7, #16]
 8017696:	3301      	adds	r3, #1
 8017698:	781b      	ldrb	r3, [r3, #0]
 801769a:	021b      	lsls	r3, r3, #8
 801769c:	4313      	orrs	r3, r2
 801769e:	693a      	ldr	r2, [r7, #16]
 80176a0:	7812      	ldrb	r2, [r2, #0]
 80176a2:	4313      	orrs	r3, r2
 80176a4:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80176a8:	617b      	str	r3, [r7, #20]
			break;
 80176aa:	e009      	b.n	80176c0 <get_fat+0x16a>

		default:
			val = 1;	/* Internal error */
 80176ac:	2301      	movs	r3, #1
 80176ae:	617b      	str	r3, [r7, #20]
 80176b0:	e006      	b.n	80176c0 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80176b2:	bf00      	nop
 80176b4:	e004      	b.n	80176c0 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80176b6:	bf00      	nop
 80176b8:	e002      	b.n	80176c0 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80176ba:	bf00      	nop
 80176bc:	e000      	b.n	80176c0 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80176be:	bf00      	nop
		}
	}

	return val;
 80176c0:	697b      	ldr	r3, [r7, #20]
}
 80176c2:	4618      	mov	r0, r3
 80176c4:	3718      	adds	r7, #24
 80176c6:	46bd      	mov	sp, r7
 80176c8:	bd80      	pop	{r7, pc}

080176ca <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 80176ca:	b580      	push	{r7, lr}
 80176cc:	b088      	sub	sp, #32
 80176ce:	af00      	add	r7, sp, #0
 80176d0:	60f8      	str	r0, [r7, #12]
 80176d2:	60b9      	str	r1, [r7, #8]
 80176d4:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80176d6:	68bb      	ldr	r3, [r7, #8]
 80176d8:	2b01      	cmp	r3, #1
 80176da:	d905      	bls.n	80176e8 <put_fat+0x1e>
 80176dc:	68fb      	ldr	r3, [r7, #12]
 80176de:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80176e2:	68ba      	ldr	r2, [r7, #8]
 80176e4:	429a      	cmp	r2, r3
 80176e6:	d302      	bcc.n	80176ee <put_fat+0x24>
		res = FR_INT_ERR;
 80176e8:	2302      	movs	r3, #2
 80176ea:	77fb      	strb	r3, [r7, #31]
 80176ec:	e0f6      	b.n	80178dc <put_fat+0x212>

	} else {
		switch (fs->fs_type) {
 80176ee:	68fb      	ldr	r3, [r7, #12]
 80176f0:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80176f4:	2b03      	cmp	r3, #3
 80176f6:	f000 809e 	beq.w	8017836 <put_fat+0x16c>
 80176fa:	2b03      	cmp	r3, #3
 80176fc:	f300 80e4 	bgt.w	80178c8 <put_fat+0x1fe>
 8017700:	2b01      	cmp	r3, #1
 8017702:	d002      	beq.n	801770a <put_fat+0x40>
 8017704:	2b02      	cmp	r3, #2
 8017706:	d06f      	beq.n	80177e8 <put_fat+0x11e>
 8017708:	e0de      	b.n	80178c8 <put_fat+0x1fe>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 801770a:	68bb      	ldr	r3, [r7, #8]
 801770c:	617b      	str	r3, [r7, #20]
 801770e:	697b      	ldr	r3, [r7, #20]
 8017710:	085b      	lsrs	r3, r3, #1
 8017712:	697a      	ldr	r2, [r7, #20]
 8017714:	4413      	add	r3, r2
 8017716:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8017718:	68fb      	ldr	r3, [r7, #12]
 801771a:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 801771e:	697b      	ldr	r3, [r7, #20]
 8017720:	0a5b      	lsrs	r3, r3, #9
 8017722:	4413      	add	r3, r2
 8017724:	4619      	mov	r1, r3
 8017726:	68f8      	ldr	r0, [r7, #12]
 8017728:	f7ff fec5 	bl	80174b6 <move_window>
 801772c:	4603      	mov	r3, r0
 801772e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8017730:	7ffb      	ldrb	r3, [r7, #31]
 8017732:	2b00      	cmp	r3, #0
 8017734:	f040 80cb 	bne.w	80178ce <put_fat+0x204>
			p = &fs->win.d8[bc++ % SS(fs)];
 8017738:	697b      	ldr	r3, [r7, #20]
 801773a:	1c5a      	adds	r2, r3, #1
 801773c:	617a      	str	r2, [r7, #20]
 801773e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017742:	68fa      	ldr	r2, [r7, #12]
 8017744:	4413      	add	r3, r2
 8017746:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8017748:	68bb      	ldr	r3, [r7, #8]
 801774a:	f003 0301 	and.w	r3, r3, #1
 801774e:	2b00      	cmp	r3, #0
 8017750:	d00d      	beq.n	801776e <put_fat+0xa4>
 8017752:	69bb      	ldr	r3, [r7, #24]
 8017754:	781b      	ldrb	r3, [r3, #0]
 8017756:	b25b      	sxtb	r3, r3
 8017758:	f003 030f 	and.w	r3, r3, #15
 801775c:	b25a      	sxtb	r2, r3
 801775e:	687b      	ldr	r3, [r7, #4]
 8017760:	b25b      	sxtb	r3, r3
 8017762:	011b      	lsls	r3, r3, #4
 8017764:	b25b      	sxtb	r3, r3
 8017766:	4313      	orrs	r3, r2
 8017768:	b25b      	sxtb	r3, r3
 801776a:	b2db      	uxtb	r3, r3
 801776c:	e001      	b.n	8017772 <put_fat+0xa8>
 801776e:	687b      	ldr	r3, [r7, #4]
 8017770:	b2db      	uxtb	r3, r3
 8017772:	69ba      	ldr	r2, [r7, #24]
 8017774:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8017776:	68fb      	ldr	r3, [r7, #12]
 8017778:	2201      	movs	r2, #1
 801777a:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801777e:	68fb      	ldr	r3, [r7, #12]
 8017780:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 8017784:	697b      	ldr	r3, [r7, #20]
 8017786:	0a5b      	lsrs	r3, r3, #9
 8017788:	4413      	add	r3, r2
 801778a:	4619      	mov	r1, r3
 801778c:	68f8      	ldr	r0, [r7, #12]
 801778e:	f7ff fe92 	bl	80174b6 <move_window>
 8017792:	4603      	mov	r3, r0
 8017794:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8017796:	7ffb      	ldrb	r3, [r7, #31]
 8017798:	2b00      	cmp	r3, #0
 801779a:	f040 809a 	bne.w	80178d2 <put_fat+0x208>
			p = &fs->win.d8[bc % SS(fs)];
 801779e:	697b      	ldr	r3, [r7, #20]
 80177a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80177a4:	68fa      	ldr	r2, [r7, #12]
 80177a6:	4413      	add	r3, r2
 80177a8:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80177aa:	68bb      	ldr	r3, [r7, #8]
 80177ac:	f003 0301 	and.w	r3, r3, #1
 80177b0:	2b00      	cmp	r3, #0
 80177b2:	d003      	beq.n	80177bc <put_fat+0xf2>
 80177b4:	687b      	ldr	r3, [r7, #4]
 80177b6:	091b      	lsrs	r3, r3, #4
 80177b8:	b2db      	uxtb	r3, r3
 80177ba:	e00e      	b.n	80177da <put_fat+0x110>
 80177bc:	69bb      	ldr	r3, [r7, #24]
 80177be:	781b      	ldrb	r3, [r3, #0]
 80177c0:	b25b      	sxtb	r3, r3
 80177c2:	f023 030f 	bic.w	r3, r3, #15
 80177c6:	b25a      	sxtb	r2, r3
 80177c8:	687b      	ldr	r3, [r7, #4]
 80177ca:	0a1b      	lsrs	r3, r3, #8
 80177cc:	b25b      	sxtb	r3, r3
 80177ce:	f003 030f 	and.w	r3, r3, #15
 80177d2:	b25b      	sxtb	r3, r3
 80177d4:	4313      	orrs	r3, r2
 80177d6:	b25b      	sxtb	r3, r3
 80177d8:	b2db      	uxtb	r3, r3
 80177da:	69ba      	ldr	r2, [r7, #24]
 80177dc:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80177de:	68fb      	ldr	r3, [r7, #12]
 80177e0:	2201      	movs	r2, #1
 80177e2:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
			break;
 80177e6:	e079      	b.n	80178dc <put_fat+0x212>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80177e8:	68fb      	ldr	r3, [r7, #12]
 80177ea:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 80177ee:	68bb      	ldr	r3, [r7, #8]
 80177f0:	0a1b      	lsrs	r3, r3, #8
 80177f2:	4413      	add	r3, r2
 80177f4:	4619      	mov	r1, r3
 80177f6:	68f8      	ldr	r0, [r7, #12]
 80177f8:	f7ff fe5d 	bl	80174b6 <move_window>
 80177fc:	4603      	mov	r3, r0
 80177fe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8017800:	7ffb      	ldrb	r3, [r7, #31]
 8017802:	2b00      	cmp	r3, #0
 8017804:	d167      	bne.n	80178d6 <put_fat+0x20c>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8017806:	68bb      	ldr	r3, [r7, #8]
 8017808:	005b      	lsls	r3, r3, #1
 801780a:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 801780e:	68fa      	ldr	r2, [r7, #12]
 8017810:	4413      	add	r3, r2
 8017812:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 8017814:	687b      	ldr	r3, [r7, #4]
 8017816:	b2da      	uxtb	r2, r3
 8017818:	69bb      	ldr	r3, [r7, #24]
 801781a:	701a      	strb	r2, [r3, #0]
 801781c:	687b      	ldr	r3, [r7, #4]
 801781e:	b29b      	uxth	r3, r3
 8017820:	0a1b      	lsrs	r3, r3, #8
 8017822:	b29a      	uxth	r2, r3
 8017824:	69bb      	ldr	r3, [r7, #24]
 8017826:	3301      	adds	r3, #1
 8017828:	b2d2      	uxtb	r2, r2
 801782a:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 801782c:	68fb      	ldr	r3, [r7, #12]
 801782e:	2201      	movs	r2, #1
 8017830:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
			break;
 8017834:	e052      	b.n	80178dc <put_fat+0x212>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8017836:	68fb      	ldr	r3, [r7, #12]
 8017838:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 801783c:	68bb      	ldr	r3, [r7, #8]
 801783e:	09db      	lsrs	r3, r3, #7
 8017840:	4413      	add	r3, r2
 8017842:	4619      	mov	r1, r3
 8017844:	68f8      	ldr	r0, [r7, #12]
 8017846:	f7ff fe36 	bl	80174b6 <move_window>
 801784a:	4603      	mov	r3, r0
 801784c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801784e:	7ffb      	ldrb	r3, [r7, #31]
 8017850:	2b00      	cmp	r3, #0
 8017852:	d142      	bne.n	80178da <put_fat+0x210>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8017854:	68bb      	ldr	r3, [r7, #8]
 8017856:	009b      	lsls	r3, r3, #2
 8017858:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 801785c:	68fa      	ldr	r2, [r7, #12]
 801785e:	4413      	add	r3, r2
 8017860:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 8017862:	69bb      	ldr	r3, [r7, #24]
 8017864:	3303      	adds	r3, #3
 8017866:	781b      	ldrb	r3, [r3, #0]
 8017868:	061a      	lsls	r2, r3, #24
 801786a:	69bb      	ldr	r3, [r7, #24]
 801786c:	3302      	adds	r3, #2
 801786e:	781b      	ldrb	r3, [r3, #0]
 8017870:	041b      	lsls	r3, r3, #16
 8017872:	431a      	orrs	r2, r3
 8017874:	69bb      	ldr	r3, [r7, #24]
 8017876:	3301      	adds	r3, #1
 8017878:	781b      	ldrb	r3, [r3, #0]
 801787a:	021b      	lsls	r3, r3, #8
 801787c:	4313      	orrs	r3, r2
 801787e:	69ba      	ldr	r2, [r7, #24]
 8017880:	7812      	ldrb	r2, [r2, #0]
 8017882:	4313      	orrs	r3, r2
 8017884:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8017888:	687a      	ldr	r2, [r7, #4]
 801788a:	4313      	orrs	r3, r2
 801788c:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 801788e:	687b      	ldr	r3, [r7, #4]
 8017890:	b2da      	uxtb	r2, r3
 8017892:	69bb      	ldr	r3, [r7, #24]
 8017894:	701a      	strb	r2, [r3, #0]
 8017896:	687b      	ldr	r3, [r7, #4]
 8017898:	b29b      	uxth	r3, r3
 801789a:	0a1b      	lsrs	r3, r3, #8
 801789c:	b29a      	uxth	r2, r3
 801789e:	69bb      	ldr	r3, [r7, #24]
 80178a0:	3301      	adds	r3, #1
 80178a2:	b2d2      	uxtb	r2, r2
 80178a4:	701a      	strb	r2, [r3, #0]
 80178a6:	687b      	ldr	r3, [r7, #4]
 80178a8:	0c1a      	lsrs	r2, r3, #16
 80178aa:	69bb      	ldr	r3, [r7, #24]
 80178ac:	3302      	adds	r3, #2
 80178ae:	b2d2      	uxtb	r2, r2
 80178b0:	701a      	strb	r2, [r3, #0]
 80178b2:	687b      	ldr	r3, [r7, #4]
 80178b4:	0e1a      	lsrs	r2, r3, #24
 80178b6:	69bb      	ldr	r3, [r7, #24]
 80178b8:	3303      	adds	r3, #3
 80178ba:	b2d2      	uxtb	r2, r2
 80178bc:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 80178be:	68fb      	ldr	r3, [r7, #12]
 80178c0:	2201      	movs	r2, #1
 80178c2:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
			break;
 80178c6:	e009      	b.n	80178dc <put_fat+0x212>

		default :
			res = FR_INT_ERR;
 80178c8:	2302      	movs	r3, #2
 80178ca:	77fb      	strb	r3, [r7, #31]
 80178cc:	e006      	b.n	80178dc <put_fat+0x212>
			if (res != FR_OK) break;
 80178ce:	bf00      	nop
 80178d0:	e004      	b.n	80178dc <put_fat+0x212>
			if (res != FR_OK) break;
 80178d2:	bf00      	nop
 80178d4:	e002      	b.n	80178dc <put_fat+0x212>
			if (res != FR_OK) break;
 80178d6:	bf00      	nop
 80178d8:	e000      	b.n	80178dc <put_fat+0x212>
			if (res != FR_OK) break;
 80178da:	bf00      	nop
		}
	}

	return res;
 80178dc:	7ffb      	ldrb	r3, [r7, #31]
}
 80178de:	4618      	mov	r0, r3
 80178e0:	3720      	adds	r7, #32
 80178e2:	46bd      	mov	sp, r7
 80178e4:	bd80      	pop	{r7, pc}

080178e6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 80178e6:	b580      	push	{r7, lr}
 80178e8:	b086      	sub	sp, #24
 80178ea:	af00      	add	r7, sp, #0
 80178ec:	6078      	str	r0, [r7, #4]
 80178ee:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 80178f0:	683b      	ldr	r3, [r7, #0]
 80178f2:	2b00      	cmp	r3, #0
 80178f4:	d10f      	bne.n	8017916 <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 80178f6:	687b      	ldr	r3, [r7, #4]
 80178f8:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 80178fc:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 80178fe:	693b      	ldr	r3, [r7, #16]
 8017900:	2b00      	cmp	r3, #0
 8017902:	d005      	beq.n	8017910 <create_chain+0x2a>
 8017904:	687b      	ldr	r3, [r7, #4]
 8017906:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801790a:	693a      	ldr	r2, [r7, #16]
 801790c:	429a      	cmp	r2, r3
 801790e:	d31c      	bcc.n	801794a <create_chain+0x64>
 8017910:	2301      	movs	r3, #1
 8017912:	613b      	str	r3, [r7, #16]
 8017914:	e019      	b.n	801794a <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8017916:	6839      	ldr	r1, [r7, #0]
 8017918:	6878      	ldr	r0, [r7, #4]
 801791a:	f7ff fe1c 	bl	8017556 <get_fat>
 801791e:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 8017920:	68bb      	ldr	r3, [r7, #8]
 8017922:	2b01      	cmp	r3, #1
 8017924:	d801      	bhi.n	801792a <create_chain+0x44>
 8017926:	2301      	movs	r3, #1
 8017928:	e076      	b.n	8017a18 <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 801792a:	68bb      	ldr	r3, [r7, #8]
 801792c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017930:	d101      	bne.n	8017936 <create_chain+0x50>
 8017932:	68bb      	ldr	r3, [r7, #8]
 8017934:	e070      	b.n	8017a18 <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8017936:	687b      	ldr	r3, [r7, #4]
 8017938:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801793c:	68ba      	ldr	r2, [r7, #8]
 801793e:	429a      	cmp	r2, r3
 8017940:	d201      	bcs.n	8017946 <create_chain+0x60>
 8017942:	68bb      	ldr	r3, [r7, #8]
 8017944:	e068      	b.n	8017a18 <create_chain+0x132>
		scl = clst;
 8017946:	683b      	ldr	r3, [r7, #0]
 8017948:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 801794a:	693b      	ldr	r3, [r7, #16]
 801794c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 801794e:	697b      	ldr	r3, [r7, #20]
 8017950:	3301      	adds	r3, #1
 8017952:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 8017954:	687b      	ldr	r3, [r7, #4]
 8017956:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801795a:	697a      	ldr	r2, [r7, #20]
 801795c:	429a      	cmp	r2, r3
 801795e:	d307      	bcc.n	8017970 <create_chain+0x8a>
			ncl = 2;
 8017960:	2302      	movs	r3, #2
 8017962:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 8017964:	697a      	ldr	r2, [r7, #20]
 8017966:	693b      	ldr	r3, [r7, #16]
 8017968:	429a      	cmp	r2, r3
 801796a:	d901      	bls.n	8017970 <create_chain+0x8a>
 801796c:	2300      	movs	r3, #0
 801796e:	e053      	b.n	8017a18 <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 8017970:	6979      	ldr	r1, [r7, #20]
 8017972:	6878      	ldr	r0, [r7, #4]
 8017974:	f7ff fdef 	bl	8017556 <get_fat>
 8017978:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 801797a:	68bb      	ldr	r3, [r7, #8]
 801797c:	2b00      	cmp	r3, #0
 801797e:	d00e      	beq.n	801799e <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8017980:	68bb      	ldr	r3, [r7, #8]
 8017982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017986:	d002      	beq.n	801798e <create_chain+0xa8>
 8017988:	68bb      	ldr	r3, [r7, #8]
 801798a:	2b01      	cmp	r3, #1
 801798c:	d101      	bne.n	8017992 <create_chain+0xac>
			return cs;
 801798e:	68bb      	ldr	r3, [r7, #8]
 8017990:	e042      	b.n	8017a18 <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 8017992:	697a      	ldr	r2, [r7, #20]
 8017994:	693b      	ldr	r3, [r7, #16]
 8017996:	429a      	cmp	r2, r3
 8017998:	d1d9      	bne.n	801794e <create_chain+0x68>
 801799a:	2300      	movs	r3, #0
 801799c:	e03c      	b.n	8017a18 <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 801799e:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 80179a0:	f06f 4270 	mvn.w	r2, #4026531840	@ 0xf0000000
 80179a4:	6979      	ldr	r1, [r7, #20]
 80179a6:	6878      	ldr	r0, [r7, #4]
 80179a8:	f7ff fe8f 	bl	80176ca <put_fat>
 80179ac:	4603      	mov	r3, r0
 80179ae:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 80179b0:	7bfb      	ldrb	r3, [r7, #15]
 80179b2:	2b00      	cmp	r3, #0
 80179b4:	d109      	bne.n	80179ca <create_chain+0xe4>
 80179b6:	683b      	ldr	r3, [r7, #0]
 80179b8:	2b00      	cmp	r3, #0
 80179ba:	d006      	beq.n	80179ca <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 80179bc:	697a      	ldr	r2, [r7, #20]
 80179be:	6839      	ldr	r1, [r7, #0]
 80179c0:	6878      	ldr	r0, [r7, #4]
 80179c2:	f7ff fe82 	bl	80176ca <put_fat>
 80179c6:	4603      	mov	r3, r0
 80179c8:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 80179ca:	7bfb      	ldrb	r3, [r7, #15]
 80179cc:	2b00      	cmp	r3, #0
 80179ce:	d11a      	bne.n	8017a06 <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 80179d0:	687b      	ldr	r3, [r7, #4]
 80179d2:	697a      	ldr	r2, [r7, #20]
 80179d4:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
		if (fs->free_clust != 0xFFFFFFFF) {
 80179d8:	687b      	ldr	r3, [r7, #4]
 80179da:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80179de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80179e2:	d018      	beq.n	8017a16 <create_chain+0x130>
			fs->free_clust--;
 80179e4:	687b      	ldr	r3, [r7, #4]
 80179e6:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80179ea:	1e5a      	subs	r2, r3, #1
 80179ec:	687b      	ldr	r3, [r7, #4]
 80179ee:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
			fs->fsi_flag |= 1;
 80179f2:	687b      	ldr	r3, [r7, #4]
 80179f4:	f893 3205 	ldrb.w	r3, [r3, #517]	@ 0x205
 80179f8:	f043 0301 	orr.w	r3, r3, #1
 80179fc:	b2da      	uxtb	r2, r3
 80179fe:	687b      	ldr	r3, [r7, #4]
 8017a00:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
 8017a04:	e007      	b.n	8017a16 <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8017a06:	7bfb      	ldrb	r3, [r7, #15]
 8017a08:	2b01      	cmp	r3, #1
 8017a0a:	d102      	bne.n	8017a12 <create_chain+0x12c>
 8017a0c:	f04f 33ff 	mov.w	r3, #4294967295
 8017a10:	e000      	b.n	8017a14 <create_chain+0x12e>
 8017a12:	2301      	movs	r3, #1
 8017a14:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 8017a16:	697b      	ldr	r3, [r7, #20]
}
 8017a18:	4618      	mov	r0, r3
 8017a1a:	3718      	adds	r7, #24
 8017a1c:	46bd      	mov	sp, r7
 8017a1e:	bd80      	pop	{r7, pc}

08017a20 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 8017a20:	b480      	push	{r7}
 8017a22:	b087      	sub	sp, #28
 8017a24:	af00      	add	r7, sp, #0
 8017a26:	6078      	str	r0, [r7, #4]
 8017a28:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8017a2a:	687b      	ldr	r3, [r7, #4]
 8017a2c:	f8d3 3224 	ldr.w	r3, [r3, #548]	@ 0x224
 8017a30:	3304      	adds	r3, #4
 8017a32:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 8017a34:	683b      	ldr	r3, [r7, #0]
 8017a36:	0a5b      	lsrs	r3, r3, #9
 8017a38:	687a      	ldr	r2, [r7, #4]
 8017a3a:	f8d2 2200 	ldr.w	r2, [r2, #512]	@ 0x200
 8017a3e:	f892 2202 	ldrb.w	r2, [r2, #514]	@ 0x202
 8017a42:	fbb3 f3f2 	udiv	r3, r3, r2
 8017a46:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8017a48:	693b      	ldr	r3, [r7, #16]
 8017a4a:	1d1a      	adds	r2, r3, #4
 8017a4c:	613a      	str	r2, [r7, #16]
 8017a4e:	681b      	ldr	r3, [r3, #0]
 8017a50:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 8017a52:	68fb      	ldr	r3, [r7, #12]
 8017a54:	2b00      	cmp	r3, #0
 8017a56:	d101      	bne.n	8017a5c <clmt_clust+0x3c>
 8017a58:	2300      	movs	r3, #0
 8017a5a:	e010      	b.n	8017a7e <clmt_clust+0x5e>
		if (cl < ncl) break;	/* In this fragment? */
 8017a5c:	697a      	ldr	r2, [r7, #20]
 8017a5e:	68fb      	ldr	r3, [r7, #12]
 8017a60:	429a      	cmp	r2, r3
 8017a62:	d307      	bcc.n	8017a74 <clmt_clust+0x54>
		cl -= ncl; tbl++;		/* Next fragment */
 8017a64:	697a      	ldr	r2, [r7, #20]
 8017a66:	68fb      	ldr	r3, [r7, #12]
 8017a68:	1ad3      	subs	r3, r2, r3
 8017a6a:	617b      	str	r3, [r7, #20]
 8017a6c:	693b      	ldr	r3, [r7, #16]
 8017a6e:	3304      	adds	r3, #4
 8017a70:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8017a72:	e7e9      	b.n	8017a48 <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 8017a74:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8017a76:	693b      	ldr	r3, [r7, #16]
 8017a78:	681a      	ldr	r2, [r3, #0]
 8017a7a:	697b      	ldr	r3, [r7, #20]
 8017a7c:	4413      	add	r3, r2
}
 8017a7e:	4618      	mov	r0, r3
 8017a80:	371c      	adds	r7, #28
 8017a82:	46bd      	mov	sp, r7
 8017a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a88:	4770      	bx	lr

08017a8a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8017a8a:	b480      	push	{r7}
 8017a8c:	b087      	sub	sp, #28
 8017a8e:	af00      	add	r7, sp, #0
 8017a90:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8017a92:	f04f 33ff 	mov.w	r3, #4294967295
 8017a96:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8017a98:	687b      	ldr	r3, [r7, #4]
 8017a9a:	681b      	ldr	r3, [r3, #0]
 8017a9c:	2b00      	cmp	r3, #0
 8017a9e:	d031      	beq.n	8017b04 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8017aa0:	687b      	ldr	r3, [r7, #4]
 8017aa2:	681b      	ldr	r3, [r3, #0]
 8017aa4:	617b      	str	r3, [r7, #20]
 8017aa6:	e002      	b.n	8017aae <get_ldnumber+0x24>
 8017aa8:	697b      	ldr	r3, [r7, #20]
 8017aaa:	3301      	adds	r3, #1
 8017aac:	617b      	str	r3, [r7, #20]
 8017aae:	697b      	ldr	r3, [r7, #20]
 8017ab0:	781b      	ldrb	r3, [r3, #0]
 8017ab2:	2b1f      	cmp	r3, #31
 8017ab4:	d903      	bls.n	8017abe <get_ldnumber+0x34>
 8017ab6:	697b      	ldr	r3, [r7, #20]
 8017ab8:	781b      	ldrb	r3, [r3, #0]
 8017aba:	2b3a      	cmp	r3, #58	@ 0x3a
 8017abc:	d1f4      	bne.n	8017aa8 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8017abe:	697b      	ldr	r3, [r7, #20]
 8017ac0:	781b      	ldrb	r3, [r3, #0]
 8017ac2:	2b3a      	cmp	r3, #58	@ 0x3a
 8017ac4:	d11c      	bne.n	8017b00 <get_ldnumber+0x76>
			tp = *path;
 8017ac6:	687b      	ldr	r3, [r7, #4]
 8017ac8:	681b      	ldr	r3, [r3, #0]
 8017aca:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 8017acc:	68fb      	ldr	r3, [r7, #12]
 8017ace:	1c5a      	adds	r2, r3, #1
 8017ad0:	60fa      	str	r2, [r7, #12]
 8017ad2:	781b      	ldrb	r3, [r3, #0]
 8017ad4:	3b30      	subs	r3, #48	@ 0x30
 8017ad6:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8017ad8:	68bb      	ldr	r3, [r7, #8]
 8017ada:	2b09      	cmp	r3, #9
 8017adc:	d80e      	bhi.n	8017afc <get_ldnumber+0x72>
 8017ade:	68fa      	ldr	r2, [r7, #12]
 8017ae0:	697b      	ldr	r3, [r7, #20]
 8017ae2:	429a      	cmp	r2, r3
 8017ae4:	d10a      	bne.n	8017afc <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8017ae6:	68bb      	ldr	r3, [r7, #8]
 8017ae8:	2b00      	cmp	r3, #0
 8017aea:	d107      	bne.n	8017afc <get_ldnumber+0x72>
					vol = (int)i;
 8017aec:	68bb      	ldr	r3, [r7, #8]
 8017aee:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8017af0:	697b      	ldr	r3, [r7, #20]
 8017af2:	3301      	adds	r3, #1
 8017af4:	617b      	str	r3, [r7, #20]
 8017af6:	687b      	ldr	r3, [r7, #4]
 8017af8:	697a      	ldr	r2, [r7, #20]
 8017afa:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8017afc:	693b      	ldr	r3, [r7, #16]
 8017afe:	e002      	b.n	8017b06 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8017b00:	2300      	movs	r3, #0
 8017b02:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8017b04:	693b      	ldr	r3, [r7, #16]
}
 8017b06:	4618      	mov	r0, r3
 8017b08:	371c      	adds	r7, #28
 8017b0a:	46bd      	mov	sp, r7
 8017b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b10:	4770      	bx	lr
	...

08017b14 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8017b14:	b580      	push	{r7, lr}
 8017b16:	b082      	sub	sp, #8
 8017b18:	af00      	add	r7, sp, #0
 8017b1a:	6078      	str	r0, [r7, #4]
 8017b1c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8017b1e:	687b      	ldr	r3, [r7, #4]
 8017b20:	2200      	movs	r2, #0
 8017b22:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
 8017b26:	687b      	ldr	r3, [r7, #4]
 8017b28:	f04f 32ff 	mov.w	r2, #4294967295
 8017b2c:	f8c3 222c 	str.w	r2, [r3, #556]	@ 0x22c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8017b30:	6839      	ldr	r1, [r7, #0]
 8017b32:	6878      	ldr	r0, [r7, #4]
 8017b34:	f7ff fcbf 	bl	80174b6 <move_window>
 8017b38:	4603      	mov	r3, r0
 8017b3a:	2b00      	cmp	r3, #0
 8017b3c:	d001      	beq.n	8017b42 <check_fs+0x2e>
		return 3;
 8017b3e:	2303      	movs	r3, #3
 8017b40:	e04b      	b.n	8017bda <check_fs+0xc6>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8017b42:	687b      	ldr	r3, [r7, #4]
 8017b44:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8017b48:	3301      	adds	r3, #1
 8017b4a:	781b      	ldrb	r3, [r3, #0]
 8017b4c:	b21b      	sxth	r3, r3
 8017b4e:	021b      	lsls	r3, r3, #8
 8017b50:	b21a      	sxth	r2, r3
 8017b52:	687b      	ldr	r3, [r7, #4]
 8017b54:	f893 31fe 	ldrb.w	r3, [r3, #510]	@ 0x1fe
 8017b58:	b21b      	sxth	r3, r3
 8017b5a:	4313      	orrs	r3, r2
 8017b5c:	b21b      	sxth	r3, r3
 8017b5e:	4a21      	ldr	r2, [pc, #132]	@ (8017be4 <check_fs+0xd0>)
 8017b60:	4293      	cmp	r3, r2
 8017b62:	d001      	beq.n	8017b68 <check_fs+0x54>
		return 2;
 8017b64:	2302      	movs	r3, #2
 8017b66:	e038      	b.n	8017bda <check_fs+0xc6>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8017b68:	687b      	ldr	r3, [r7, #4]
 8017b6a:	3336      	adds	r3, #54	@ 0x36
 8017b6c:	3303      	adds	r3, #3
 8017b6e:	781b      	ldrb	r3, [r3, #0]
 8017b70:	061a      	lsls	r2, r3, #24
 8017b72:	687b      	ldr	r3, [r7, #4]
 8017b74:	3336      	adds	r3, #54	@ 0x36
 8017b76:	3302      	adds	r3, #2
 8017b78:	781b      	ldrb	r3, [r3, #0]
 8017b7a:	041b      	lsls	r3, r3, #16
 8017b7c:	431a      	orrs	r2, r3
 8017b7e:	687b      	ldr	r3, [r7, #4]
 8017b80:	3336      	adds	r3, #54	@ 0x36
 8017b82:	3301      	adds	r3, #1
 8017b84:	781b      	ldrb	r3, [r3, #0]
 8017b86:	021b      	lsls	r3, r3, #8
 8017b88:	4313      	orrs	r3, r2
 8017b8a:	687a      	ldr	r2, [r7, #4]
 8017b8c:	f892 2036 	ldrb.w	r2, [r2, #54]	@ 0x36
 8017b90:	4313      	orrs	r3, r2
 8017b92:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8017b96:	4a14      	ldr	r2, [pc, #80]	@ (8017be8 <check_fs+0xd4>)
 8017b98:	4293      	cmp	r3, r2
 8017b9a:	d101      	bne.n	8017ba0 <check_fs+0x8c>
		return 0;
 8017b9c:	2300      	movs	r3, #0
 8017b9e:	e01c      	b.n	8017bda <check_fs+0xc6>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8017ba0:	687b      	ldr	r3, [r7, #4]
 8017ba2:	3352      	adds	r3, #82	@ 0x52
 8017ba4:	3303      	adds	r3, #3
 8017ba6:	781b      	ldrb	r3, [r3, #0]
 8017ba8:	061a      	lsls	r2, r3, #24
 8017baa:	687b      	ldr	r3, [r7, #4]
 8017bac:	3352      	adds	r3, #82	@ 0x52
 8017bae:	3302      	adds	r3, #2
 8017bb0:	781b      	ldrb	r3, [r3, #0]
 8017bb2:	041b      	lsls	r3, r3, #16
 8017bb4:	431a      	orrs	r2, r3
 8017bb6:	687b      	ldr	r3, [r7, #4]
 8017bb8:	3352      	adds	r3, #82	@ 0x52
 8017bba:	3301      	adds	r3, #1
 8017bbc:	781b      	ldrb	r3, [r3, #0]
 8017bbe:	021b      	lsls	r3, r3, #8
 8017bc0:	4313      	orrs	r3, r2
 8017bc2:	687a      	ldr	r2, [r7, #4]
 8017bc4:	f892 2052 	ldrb.w	r2, [r2, #82]	@ 0x52
 8017bc8:	4313      	orrs	r3, r2
 8017bca:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8017bce:	4a06      	ldr	r2, [pc, #24]	@ (8017be8 <check_fs+0xd4>)
 8017bd0:	4293      	cmp	r3, r2
 8017bd2:	d101      	bne.n	8017bd8 <check_fs+0xc4>
		return 0;
 8017bd4:	2300      	movs	r3, #0
 8017bd6:	e000      	b.n	8017bda <check_fs+0xc6>

	return 1;
 8017bd8:	2301      	movs	r3, #1
}
 8017bda:	4618      	mov	r0, r3
 8017bdc:	3708      	adds	r7, #8
 8017bde:	46bd      	mov	sp, r7
 8017be0:	bd80      	pop	{r7, pc}
 8017be2:	bf00      	nop
 8017be4:	ffffaa55 	.word	0xffffaa55
 8017be8:	00544146 	.word	0x00544146

08017bec <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8017bec:	b580      	push	{r7, lr}
 8017bee:	b096      	sub	sp, #88	@ 0x58
 8017bf0:	af00      	add	r7, sp, #0
 8017bf2:	60f8      	str	r0, [r7, #12]
 8017bf4:	60b9      	str	r1, [r7, #8]
 8017bf6:	4613      	mov	r3, r2
 8017bf8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8017bfa:	68fb      	ldr	r3, [r7, #12]
 8017bfc:	2200      	movs	r2, #0
 8017bfe:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8017c00:	68b8      	ldr	r0, [r7, #8]
 8017c02:	f7ff ff42 	bl	8017a8a <get_ldnumber>
 8017c06:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8017c08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017c0a:	2b00      	cmp	r3, #0
 8017c0c:	da01      	bge.n	8017c12 <find_volume+0x26>
 8017c0e:	230b      	movs	r3, #11
 8017c10:	e2ae      	b.n	8018170 <find_volume+0x584>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8017c12:	4a9e      	ldr	r2, [pc, #632]	@ (8017e8c <find_volume+0x2a0>)
 8017c14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017c16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017c1a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8017c1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c1e:	2b00      	cmp	r3, #0
 8017c20:	d101      	bne.n	8017c26 <find_volume+0x3a>
 8017c22:	230c      	movs	r3, #12
 8017c24:	e2a4      	b.n	8018170 <find_volume+0x584>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8017c26:	68fb      	ldr	r3, [r7, #12]
 8017c28:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017c2a:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8017c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c2e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8017c32:	2b00      	cmp	r3, #0
 8017c34:	d01b      	beq.n	8017c6e <find_volume+0x82>
		stat = disk_status(fs->drv);
 8017c36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c38:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8017c3c:	4618      	mov	r0, r3
 8017c3e:	f7ff fb27 	bl	8017290 <disk_status>
 8017c42:	4603      	mov	r3, r0
 8017c44:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8017c48:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8017c4c:	f003 0301 	and.w	r3, r3, #1
 8017c50:	2b00      	cmp	r3, #0
 8017c52:	d10c      	bne.n	8017c6e <find_volume+0x82>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8017c54:	79fb      	ldrb	r3, [r7, #7]
 8017c56:	2b00      	cmp	r3, #0
 8017c58:	d007      	beq.n	8017c6a <find_volume+0x7e>
 8017c5a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8017c5e:	f003 0304 	and.w	r3, r3, #4
 8017c62:	2b00      	cmp	r3, #0
 8017c64:	d001      	beq.n	8017c6a <find_volume+0x7e>
				return FR_WRITE_PROTECTED;
 8017c66:	230a      	movs	r3, #10
 8017c68:	e282      	b.n	8018170 <find_volume+0x584>
			return FR_OK;				/* The file system object is valid */
 8017c6a:	2300      	movs	r3, #0
 8017c6c:	e280      	b.n	8018170 <find_volume+0x584>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8017c6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c70:	2200      	movs	r2, #0
 8017c72:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8017c76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017c78:	b2da      	uxtb	r2, r3
 8017c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c7c:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8017c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c82:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8017c86:	4618      	mov	r0, r3
 8017c88:	f7ff fb1c 	bl	80172c4 <disk_initialize>
 8017c8c:	4603      	mov	r3, r0
 8017c8e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8017c92:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8017c96:	f003 0301 	and.w	r3, r3, #1
 8017c9a:	2b00      	cmp	r3, #0
 8017c9c:	d001      	beq.n	8017ca2 <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8017c9e:	2303      	movs	r3, #3
 8017ca0:	e266      	b.n	8018170 <find_volume+0x584>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8017ca2:	79fb      	ldrb	r3, [r7, #7]
 8017ca4:	2b00      	cmp	r3, #0
 8017ca6:	d007      	beq.n	8017cb8 <find_volume+0xcc>
 8017ca8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8017cac:	f003 0304 	and.w	r3, r3, #4
 8017cb0:	2b00      	cmp	r3, #0
 8017cb2:	d001      	beq.n	8017cb8 <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 8017cb4:	230a      	movs	r3, #10
 8017cb6:	e25b      	b.n	8018170 <find_volume+0x584>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 8017cb8:	2300      	movs	r3, #0
 8017cba:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8017cbc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8017cbe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8017cc0:	f7ff ff28 	bl	8017b14 <check_fs>
 8017cc4:	4603      	mov	r3, r0
 8017cc6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8017cca:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8017cce:	2b01      	cmp	r3, #1
 8017cd0:	d153      	bne.n	8017d7a <find_volume+0x18e>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8017cd2:	2300      	movs	r3, #0
 8017cd4:	643b      	str	r3, [r7, #64]	@ 0x40
 8017cd6:	e028      	b.n	8017d2a <find_volume+0x13e>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 8017cd8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017cda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017cdc:	011b      	lsls	r3, r3, #4
 8017cde:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8017ce2:	4413      	add	r3, r2
 8017ce4:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8017ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017ce8:	3304      	adds	r3, #4
 8017cea:	781b      	ldrb	r3, [r3, #0]
 8017cec:	2b00      	cmp	r3, #0
 8017cee:	d012      	beq.n	8017d16 <find_volume+0x12a>
 8017cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017cf2:	330b      	adds	r3, #11
 8017cf4:	781b      	ldrb	r3, [r3, #0]
 8017cf6:	061a      	lsls	r2, r3, #24
 8017cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017cfa:	330a      	adds	r3, #10
 8017cfc:	781b      	ldrb	r3, [r3, #0]
 8017cfe:	041b      	lsls	r3, r3, #16
 8017d00:	431a      	orrs	r2, r3
 8017d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017d04:	3309      	adds	r3, #9
 8017d06:	781b      	ldrb	r3, [r3, #0]
 8017d08:	021b      	lsls	r3, r3, #8
 8017d0a:	4313      	orrs	r3, r2
 8017d0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017d0e:	3208      	adds	r2, #8
 8017d10:	7812      	ldrb	r2, [r2, #0]
 8017d12:	431a      	orrs	r2, r3
 8017d14:	e000      	b.n	8017d18 <find_volume+0x12c>
 8017d16:	2200      	movs	r2, #0
 8017d18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017d1a:	009b      	lsls	r3, r3, #2
 8017d1c:	3358      	adds	r3, #88	@ 0x58
 8017d1e:	443b      	add	r3, r7
 8017d20:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8017d24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017d26:	3301      	adds	r3, #1
 8017d28:	643b      	str	r3, [r7, #64]	@ 0x40
 8017d2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017d2c:	2b03      	cmp	r3, #3
 8017d2e:	d9d3      	bls.n	8017cd8 <find_volume+0xec>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 8017d30:	2300      	movs	r3, #0
 8017d32:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8017d34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017d36:	2b00      	cmp	r3, #0
 8017d38:	d002      	beq.n	8017d40 <find_volume+0x154>
 8017d3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017d3c:	3b01      	subs	r3, #1
 8017d3e:	643b      	str	r3, [r7, #64]	@ 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8017d40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017d42:	009b      	lsls	r3, r3, #2
 8017d44:	3358      	adds	r3, #88	@ 0x58
 8017d46:	443b      	add	r3, r7
 8017d48:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8017d4c:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8017d4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017d50:	2b00      	cmp	r3, #0
 8017d52:	d005      	beq.n	8017d60 <find_volume+0x174>
 8017d54:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8017d56:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8017d58:	f7ff fedc 	bl	8017b14 <check_fs>
 8017d5c:	4603      	mov	r3, r0
 8017d5e:	e000      	b.n	8017d62 <find_volume+0x176>
 8017d60:	2302      	movs	r3, #2
 8017d62:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8017d66:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8017d6a:	2b00      	cmp	r3, #0
 8017d6c:	d005      	beq.n	8017d7a <find_volume+0x18e>
 8017d6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017d70:	3301      	adds	r3, #1
 8017d72:	643b      	str	r3, [r7, #64]	@ 0x40
 8017d74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017d76:	2b03      	cmp	r3, #3
 8017d78:	d9e2      	bls.n	8017d40 <find_volume+0x154>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8017d7a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8017d7e:	2b03      	cmp	r3, #3
 8017d80:	d101      	bne.n	8017d86 <find_volume+0x19a>
 8017d82:	2301      	movs	r3, #1
 8017d84:	e1f4      	b.n	8018170 <find_volume+0x584>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8017d86:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8017d8a:	2b00      	cmp	r3, #0
 8017d8c:	d001      	beq.n	8017d92 <find_volume+0x1a6>
 8017d8e:	230d      	movs	r3, #13
 8017d90:	e1ee      	b.n	8018170 <find_volume+0x584>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8017d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017d94:	7b1b      	ldrb	r3, [r3, #12]
 8017d96:	b21b      	sxth	r3, r3
 8017d98:	021b      	lsls	r3, r3, #8
 8017d9a:	b21a      	sxth	r2, r3
 8017d9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017d9e:	7adb      	ldrb	r3, [r3, #11]
 8017da0:	b21b      	sxth	r3, r3
 8017da2:	4313      	orrs	r3, r2
 8017da4:	b21b      	sxth	r3, r3
 8017da6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017daa:	d001      	beq.n	8017db0 <find_volume+0x1c4>
		return FR_NO_FILESYSTEM;
 8017dac:	230d      	movs	r3, #13
 8017dae:	e1df      	b.n	8018170 <find_volume+0x584>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8017db0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017db2:	7ddb      	ldrb	r3, [r3, #23]
 8017db4:	b21b      	sxth	r3, r3
 8017db6:	021b      	lsls	r3, r3, #8
 8017db8:	b21a      	sxth	r2, r3
 8017dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017dbc:	7d9b      	ldrb	r3, [r3, #22]
 8017dbe:	b21b      	sxth	r3, r3
 8017dc0:	4313      	orrs	r3, r2
 8017dc2:	b21b      	sxth	r3, r3
 8017dc4:	b29b      	uxth	r3, r3
 8017dc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8017dc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017dca:	2b00      	cmp	r3, #0
 8017dcc:	d112      	bne.n	8017df4 <find_volume+0x208>
 8017dce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017dd0:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8017dd4:	061a      	lsls	r2, r3, #24
 8017dd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017dd8:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8017ddc:	041b      	lsls	r3, r3, #16
 8017dde:	431a      	orrs	r2, r3
 8017de0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017de2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8017de6:	021b      	lsls	r3, r3, #8
 8017de8:	4313      	orrs	r3, r2
 8017dea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017dec:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 8017df0:	4313      	orrs	r3, r2
 8017df2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	fs->fsize = fasize;
 8017df4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017df6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8017df8:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8017dfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017dfe:	7c1a      	ldrb	r2, [r3, #16]
 8017e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e02:	f883 2203 	strb.w	r2, [r3, #515]	@ 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8017e06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e08:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8017e0c:	2b01      	cmp	r3, #1
 8017e0e:	d006      	beq.n	8017e1e <find_volume+0x232>
 8017e10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e12:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8017e16:	2b02      	cmp	r3, #2
 8017e18:	d001      	beq.n	8017e1e <find_volume+0x232>
		return FR_NO_FILESYSTEM;
 8017e1a:	230d      	movs	r3, #13
 8017e1c:	e1a8      	b.n	8018170 <find_volume+0x584>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8017e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e20:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8017e24:	461a      	mov	r2, r3
 8017e26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017e28:	fb02 f303 	mul.w	r3, r2, r3
 8017e2c:	64fb      	str	r3, [r7, #76]	@ 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8017e2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e30:	7b5a      	ldrb	r2, [r3, #13]
 8017e32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e34:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8017e38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e3a:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8017e3e:	2b00      	cmp	r3, #0
 8017e40:	d00a      	beq.n	8017e58 <find_volume+0x26c>
 8017e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e44:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8017e48:	461a      	mov	r2, r3
 8017e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e4c:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8017e50:	3b01      	subs	r3, #1
 8017e52:	4013      	ands	r3, r2
 8017e54:	2b00      	cmp	r3, #0
 8017e56:	d001      	beq.n	8017e5c <find_volume+0x270>
		return FR_NO_FILESYSTEM;
 8017e58:	230d      	movs	r3, #13
 8017e5a:	e189      	b.n	8018170 <find_volume+0x584>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8017e5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e5e:	7c9b      	ldrb	r3, [r3, #18]
 8017e60:	b21b      	sxth	r3, r3
 8017e62:	021b      	lsls	r3, r3, #8
 8017e64:	b21a      	sxth	r2, r3
 8017e66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e68:	7c5b      	ldrb	r3, [r3, #17]
 8017e6a:	b21b      	sxth	r3, r3
 8017e6c:	4313      	orrs	r3, r2
 8017e6e:	b21b      	sxth	r3, r3
 8017e70:	b29a      	uxth	r2, r3
 8017e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e74:	f8a3 2208 	strh.w	r2, [r3, #520]	@ 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8017e78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e7a:	f8b3 3208 	ldrh.w	r3, [r3, #520]	@ 0x208
 8017e7e:	f003 030f 	and.w	r3, r3, #15
 8017e82:	b29b      	uxth	r3, r3
 8017e84:	2b00      	cmp	r3, #0
 8017e86:	d003      	beq.n	8017e90 <find_volume+0x2a4>
		return FR_NO_FILESYSTEM;
 8017e88:	230d      	movs	r3, #13
 8017e8a:	e171      	b.n	8018170 <find_volume+0x584>
 8017e8c:	20002e70 	.word	0x20002e70

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8017e90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e92:	7d1b      	ldrb	r3, [r3, #20]
 8017e94:	b21b      	sxth	r3, r3
 8017e96:	021b      	lsls	r3, r3, #8
 8017e98:	b21a      	sxth	r2, r3
 8017e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e9c:	7cdb      	ldrb	r3, [r3, #19]
 8017e9e:	b21b      	sxth	r3, r3
 8017ea0:	4313      	orrs	r3, r2
 8017ea2:	b21b      	sxth	r3, r3
 8017ea4:	b29b      	uxth	r3, r3
 8017ea6:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8017ea8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017eaa:	2b00      	cmp	r3, #0
 8017eac:	d112      	bne.n	8017ed4 <find_volume+0x2e8>
 8017eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017eb0:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8017eb4:	061a      	lsls	r2, r3, #24
 8017eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017eb8:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8017ebc:	041b      	lsls	r3, r3, #16
 8017ebe:	431a      	orrs	r2, r3
 8017ec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ec2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8017ec6:	021b      	lsls	r3, r3, #8
 8017ec8:	4313      	orrs	r3, r2
 8017eca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017ecc:	f892 2020 	ldrb.w	r2, [r2, #32]
 8017ed0:	4313      	orrs	r3, r2
 8017ed2:	64bb      	str	r3, [r7, #72]	@ 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8017ed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ed6:	7bdb      	ldrb	r3, [r3, #15]
 8017ed8:	b21b      	sxth	r3, r3
 8017eda:	021b      	lsls	r3, r3, #8
 8017edc:	b21a      	sxth	r2, r3
 8017ede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ee0:	7b9b      	ldrb	r3, [r3, #14]
 8017ee2:	b21b      	sxth	r3, r3
 8017ee4:	4313      	orrs	r3, r2
 8017ee6:	b21b      	sxth	r3, r3
 8017ee8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8017eea:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8017eec:	2b00      	cmp	r3, #0
 8017eee:	d101      	bne.n	8017ef4 <find_volume+0x308>
 8017ef0:	230d      	movs	r3, #13
 8017ef2:	e13d      	b.n	8018170 <find_volume+0x584>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8017ef4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8017ef6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017ef8:	4413      	add	r3, r2
 8017efa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017efc:	f8b2 2208 	ldrh.w	r2, [r2, #520]	@ 0x208
 8017f00:	0912      	lsrs	r2, r2, #4
 8017f02:	b292      	uxth	r2, r2
 8017f04:	4413      	add	r3, r2
 8017f06:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8017f08:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8017f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017f0c:	429a      	cmp	r2, r3
 8017f0e:	d201      	bcs.n	8017f14 <find_volume+0x328>
 8017f10:	230d      	movs	r3, #13
 8017f12:	e12d      	b.n	8018170 <find_volume+0x584>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8017f14:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8017f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017f18:	1ad3      	subs	r3, r2, r3
 8017f1a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017f1c:	f892 2202 	ldrb.w	r2, [r2, #514]	@ 0x202
 8017f20:	fbb3 f3f2 	udiv	r3, r3, r2
 8017f24:	627b      	str	r3, [r7, #36]	@ 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8017f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017f28:	2b00      	cmp	r3, #0
 8017f2a:	d101      	bne.n	8017f30 <find_volume+0x344>
 8017f2c:	230d      	movs	r3, #13
 8017f2e:	e11f      	b.n	8018170 <find_volume+0x584>
	fmt = FS_FAT12;
 8017f30:	2301      	movs	r3, #1
 8017f32:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8017f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017f38:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8017f3c:	4293      	cmp	r3, r2
 8017f3e:	d902      	bls.n	8017f46 <find_volume+0x35a>
 8017f40:	2302      	movs	r3, #2
 8017f42:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8017f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017f48:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8017f4c:	4293      	cmp	r3, r2
 8017f4e:	d902      	bls.n	8017f56 <find_volume+0x36a>
 8017f50:	2303      	movs	r3, #3
 8017f52:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8017f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017f58:	1c9a      	adds	r2, r3, #2
 8017f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f5c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
	fs->volbase = bsect;								/* Volume start sector */
 8017f60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f62:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8017f64:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8017f68:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8017f6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017f6c:	441a      	add	r2, r3
 8017f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f70:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 8017f74:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8017f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017f78:	441a      	add	r2, r3
 8017f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f7c:	f8c3 2228 	str.w	r2, [r3, #552]	@ 0x228
	if (fmt == FS_FAT32) {
 8017f80:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8017f84:	2b03      	cmp	r3, #3
 8017f86:	d121      	bne.n	8017fcc <find_volume+0x3e0>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8017f88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f8a:	f8b3 3208 	ldrh.w	r3, [r3, #520]	@ 0x208
 8017f8e:	2b00      	cmp	r3, #0
 8017f90:	d001      	beq.n	8017f96 <find_volume+0x3aa>
 8017f92:	230d      	movs	r3, #13
 8017f94:	e0ec      	b.n	8018170 <find_volume+0x584>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 8017f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f98:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8017f9c:	061a      	lsls	r2, r3, #24
 8017f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017fa0:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8017fa4:	041b      	lsls	r3, r3, #16
 8017fa6:	431a      	orrs	r2, r3
 8017fa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017faa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8017fae:	021b      	lsls	r3, r3, #8
 8017fb0:	4313      	orrs	r3, r2
 8017fb2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017fb4:	f892 202c 	ldrb.w	r2, [r2, #44]	@ 0x2c
 8017fb8:	431a      	orrs	r2, r3
 8017fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017fbc:	f8c3 2224 	str.w	r2, [r3, #548]	@ 0x224
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8017fc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017fc2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8017fc6:	009b      	lsls	r3, r3, #2
 8017fc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8017fca:	e025      	b.n	8018018 <find_volume+0x42c>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8017fcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017fce:	f8b3 3208 	ldrh.w	r3, [r3, #520]	@ 0x208
 8017fd2:	2b00      	cmp	r3, #0
 8017fd4:	d101      	bne.n	8017fda <find_volume+0x3ee>
 8017fd6:	230d      	movs	r3, #13
 8017fd8:	e0ca      	b.n	8018170 <find_volume+0x584>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8017fda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017fdc:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 8017fe0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017fe2:	441a      	add	r2, r3
 8017fe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017fe6:	f8c3 2224 	str.w	r2, [r3, #548]	@ 0x224
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8017fea:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8017fee:	2b02      	cmp	r3, #2
 8017ff0:	d104      	bne.n	8017ffc <find_volume+0x410>
 8017ff2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ff4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8017ff8:	005b      	lsls	r3, r3, #1
 8017ffa:	e00c      	b.n	8018016 <find_volume+0x42a>
 8017ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ffe:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8018002:	4613      	mov	r3, r2
 8018004:	005b      	lsls	r3, r3, #1
 8018006:	4413      	add	r3, r2
 8018008:	085a      	lsrs	r2, r3, #1
 801800a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801800c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018010:	f003 0301 	and.w	r3, r3, #1
 8018014:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 8018016:	647b      	str	r3, [r7, #68]	@ 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8018018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801801a:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 801801e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018020:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8018024:	0a5b      	lsrs	r3, r3, #9
 8018026:	429a      	cmp	r2, r3
 8018028:	d201      	bcs.n	801802e <find_volume+0x442>
		return FR_NO_FILESYSTEM;
 801802a:	230d      	movs	r3, #13
 801802c:	e0a0      	b.n	8018170 <find_volume+0x584>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 801802e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018030:	f04f 32ff 	mov.w	r2, #4294967295
 8018034:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
 8018038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801803a:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 801803e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018040:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 8018044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018046:	2280      	movs	r2, #128	@ 0x80
 8018048:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 801804c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8018050:	2b03      	cmp	r3, #3
 8018052:	d179      	bne.n	8018148 <find_volume+0x55c>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8018054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018056:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801805a:	b21b      	sxth	r3, r3
 801805c:	021b      	lsls	r3, r3, #8
 801805e:	b21a      	sxth	r2, r3
 8018060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018062:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8018066:	b21b      	sxth	r3, r3
 8018068:	4313      	orrs	r3, r2
 801806a:	b21b      	sxth	r3, r3
 801806c:	2b01      	cmp	r3, #1
 801806e:	d16b      	bne.n	8018148 <find_volume+0x55c>
		&& move_window(fs, bsect + 1) == FR_OK)
 8018070:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018072:	3301      	adds	r3, #1
 8018074:	4619      	mov	r1, r3
 8018076:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8018078:	f7ff fa1d 	bl	80174b6 <move_window>
 801807c:	4603      	mov	r3, r0
 801807e:	2b00      	cmp	r3, #0
 8018080:	d162      	bne.n	8018148 <find_volume+0x55c>
	{
		fs->fsi_flag = 0;
 8018082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018084:	2200      	movs	r2, #0
 8018086:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 801808a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801808c:	f893 31ff 	ldrb.w	r3, [r3, #511]	@ 0x1ff
 8018090:	b21b      	sxth	r3, r3
 8018092:	021b      	lsls	r3, r3, #8
 8018094:	b21a      	sxth	r2, r3
 8018096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018098:	f893 31fe 	ldrb.w	r3, [r3, #510]	@ 0x1fe
 801809c:	b21b      	sxth	r3, r3
 801809e:	4313      	orrs	r3, r2
 80180a0:	b21b      	sxth	r3, r3
 80180a2:	4a35      	ldr	r2, [pc, #212]	@ (8018178 <find_volume+0x58c>)
 80180a4:	4293      	cmp	r3, r2
 80180a6:	d14f      	bne.n	8018148 <find_volume+0x55c>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 80180a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80180aa:	78db      	ldrb	r3, [r3, #3]
 80180ac:	061a      	lsls	r2, r3, #24
 80180ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80180b0:	789b      	ldrb	r3, [r3, #2]
 80180b2:	041b      	lsls	r3, r3, #16
 80180b4:	431a      	orrs	r2, r3
 80180b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80180b8:	785b      	ldrb	r3, [r3, #1]
 80180ba:	021b      	lsls	r3, r3, #8
 80180bc:	4313      	orrs	r3, r2
 80180be:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80180c0:	7812      	ldrb	r2, [r2, #0]
 80180c2:	4313      	orrs	r3, r2
 80180c4:	4a2d      	ldr	r2, [pc, #180]	@ (801817c <find_volume+0x590>)
 80180c6:	4293      	cmp	r3, r2
 80180c8:	d13e      	bne.n	8018148 <find_volume+0x55c>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 80180ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80180cc:	f893 31e7 	ldrb.w	r3, [r3, #487]	@ 0x1e7
 80180d0:	061a      	lsls	r2, r3, #24
 80180d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80180d4:	f893 31e6 	ldrb.w	r3, [r3, #486]	@ 0x1e6
 80180d8:	041b      	lsls	r3, r3, #16
 80180da:	431a      	orrs	r2, r3
 80180dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80180de:	f893 31e5 	ldrb.w	r3, [r3, #485]	@ 0x1e5
 80180e2:	021b      	lsls	r3, r3, #8
 80180e4:	4313      	orrs	r3, r2
 80180e6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80180e8:	f892 21e4 	ldrb.w	r2, [r2, #484]	@ 0x1e4
 80180ec:	4313      	orrs	r3, r2
 80180ee:	4a24      	ldr	r2, [pc, #144]	@ (8018180 <find_volume+0x594>)
 80180f0:	4293      	cmp	r3, r2
 80180f2:	d129      	bne.n	8018148 <find_volume+0x55c>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 80180f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80180f6:	f893 31eb 	ldrb.w	r3, [r3, #491]	@ 0x1eb
 80180fa:	061a      	lsls	r2, r3, #24
 80180fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80180fe:	f893 31ea 	ldrb.w	r3, [r3, #490]	@ 0x1ea
 8018102:	041b      	lsls	r3, r3, #16
 8018104:	431a      	orrs	r2, r3
 8018106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018108:	f893 31e9 	ldrb.w	r3, [r3, #489]	@ 0x1e9
 801810c:	021b      	lsls	r3, r3, #8
 801810e:	4313      	orrs	r3, r2
 8018110:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8018112:	f892 21e8 	ldrb.w	r2, [r2, #488]	@ 0x1e8
 8018116:	431a      	orrs	r2, r3
 8018118:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801811a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 801811e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018120:	f893 31ef 	ldrb.w	r3, [r3, #495]	@ 0x1ef
 8018124:	061a      	lsls	r2, r3, #24
 8018126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018128:	f893 31ee 	ldrb.w	r3, [r3, #494]	@ 0x1ee
 801812c:	041b      	lsls	r3, r3, #16
 801812e:	431a      	orrs	r2, r3
 8018130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018132:	f893 31ed 	ldrb.w	r3, [r3, #493]	@ 0x1ed
 8018136:	021b      	lsls	r3, r3, #8
 8018138:	4313      	orrs	r3, r2
 801813a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801813c:	f892 21ec 	ldrb.w	r2, [r2, #492]	@ 0x1ec
 8018140:	431a      	orrs	r2, r3
 8018142:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018144:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8018148:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801814a:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 801814e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 8018152:	4b0c      	ldr	r3, [pc, #48]	@ (8018184 <find_volume+0x598>)
 8018154:	881b      	ldrh	r3, [r3, #0]
 8018156:	3301      	adds	r3, #1
 8018158:	b29a      	uxth	r2, r3
 801815a:	4b0a      	ldr	r3, [pc, #40]	@ (8018184 <find_volume+0x598>)
 801815c:	801a      	strh	r2, [r3, #0]
 801815e:	4b09      	ldr	r3, [pc, #36]	@ (8018184 <find_volume+0x598>)
 8018160:	881a      	ldrh	r2, [r3, #0]
 8018162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018164:	f8a3 2206 	strh.w	r2, [r3, #518]	@ 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8018168:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801816a:	f7ff f931 	bl	80173d0 <clear_lock>
#endif

	return FR_OK;
 801816e:	2300      	movs	r3, #0
}
 8018170:	4618      	mov	r0, r3
 8018172:	3758      	adds	r7, #88	@ 0x58
 8018174:	46bd      	mov	sp, r7
 8018176:	bd80      	pop	{r7, pc}
 8018178:	ffffaa55 	.word	0xffffaa55
 801817c:	41615252 	.word	0x41615252
 8018180:	61417272 	.word	0x61417272
 8018184:	20002e74 	.word	0x20002e74

08018188 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8018188:	b580      	push	{r7, lr}
 801818a:	b084      	sub	sp, #16
 801818c:	af00      	add	r7, sp, #0
 801818e:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8018190:	687b      	ldr	r3, [r7, #4]
 8018192:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8018194:	68fb      	ldr	r3, [r7, #12]
 8018196:	2b00      	cmp	r3, #0
 8018198:	d022      	beq.n	80181e0 <validate+0x58>
 801819a:	68fb      	ldr	r3, [r7, #12]
 801819c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80181a0:	2b00      	cmp	r3, #0
 80181a2:	d01d      	beq.n	80181e0 <validate+0x58>
 80181a4:	68fb      	ldr	r3, [r7, #12]
 80181a6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80181aa:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80181ae:	2b00      	cmp	r3, #0
 80181b0:	d016      	beq.n	80181e0 <validate+0x58>
 80181b2:	68fb      	ldr	r3, [r7, #12]
 80181b4:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80181b8:	f8b3 2206 	ldrh.w	r2, [r3, #518]	@ 0x206
 80181bc:	68fb      	ldr	r3, [r7, #12]
 80181be:	f8b3 3204 	ldrh.w	r3, [r3, #516]	@ 0x204
 80181c2:	429a      	cmp	r2, r3
 80181c4:	d10c      	bne.n	80181e0 <validate+0x58>
 80181c6:	68fb      	ldr	r3, [r7, #12]
 80181c8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80181cc:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80181d0:	4618      	mov	r0, r3
 80181d2:	f7ff f85d 	bl	8017290 <disk_status>
 80181d6:	4603      	mov	r3, r0
 80181d8:	f003 0301 	and.w	r3, r3, #1
 80181dc:	2b00      	cmp	r3, #0
 80181de:	d001      	beq.n	80181e4 <validate+0x5c>
		return FR_INVALID_OBJECT;
 80181e0:	2309      	movs	r3, #9
 80181e2:	e000      	b.n	80181e6 <validate+0x5e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 80181e4:	2300      	movs	r3, #0
}
 80181e6:	4618      	mov	r0, r3
 80181e8:	3710      	adds	r7, #16
 80181ea:	46bd      	mov	sp, r7
 80181ec:	bd80      	pop	{r7, pc}
	...

080181f0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80181f0:	b580      	push	{r7, lr}
 80181f2:	b088      	sub	sp, #32
 80181f4:	af00      	add	r7, sp, #0
 80181f6:	60f8      	str	r0, [r7, #12]
 80181f8:	60b9      	str	r1, [r7, #8]
 80181fa:	4613      	mov	r3, r2
 80181fc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80181fe:	68bb      	ldr	r3, [r7, #8]
 8018200:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 8018202:	f107 0310 	add.w	r3, r7, #16
 8018206:	4618      	mov	r0, r3
 8018208:	f7ff fc3f 	bl	8017a8a <get_ldnumber>
 801820c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801820e:	69fb      	ldr	r3, [r7, #28]
 8018210:	2b00      	cmp	r3, #0
 8018212:	da01      	bge.n	8018218 <f_mount+0x28>
 8018214:	230b      	movs	r3, #11
 8018216:	e02d      	b.n	8018274 <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8018218:	4a18      	ldr	r2, [pc, #96]	@ (801827c <f_mount+0x8c>)
 801821a:	69fb      	ldr	r3, [r7, #28]
 801821c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018220:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8018222:	69bb      	ldr	r3, [r7, #24]
 8018224:	2b00      	cmp	r3, #0
 8018226:	d006      	beq.n	8018236 <f_mount+0x46>
#if _FS_LOCK
		clear_lock(cfs);
 8018228:	69b8      	ldr	r0, [r7, #24]
 801822a:	f7ff f8d1 	bl	80173d0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801822e:	69bb      	ldr	r3, [r7, #24]
 8018230:	2200      	movs	r2, #0
 8018232:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
	}

	if (fs) {
 8018236:	68fb      	ldr	r3, [r7, #12]
 8018238:	2b00      	cmp	r3, #0
 801823a:	d003      	beq.n	8018244 <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 801823c:	68fb      	ldr	r3, [r7, #12]
 801823e:	2200      	movs	r2, #0
 8018240:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8018244:	68fa      	ldr	r2, [r7, #12]
 8018246:	490d      	ldr	r1, [pc, #52]	@ (801827c <f_mount+0x8c>)
 8018248:	69fb      	ldr	r3, [r7, #28]
 801824a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 801824e:	68fb      	ldr	r3, [r7, #12]
 8018250:	2b00      	cmp	r3, #0
 8018252:	d002      	beq.n	801825a <f_mount+0x6a>
 8018254:	79fb      	ldrb	r3, [r7, #7]
 8018256:	2b01      	cmp	r3, #1
 8018258:	d001      	beq.n	801825e <f_mount+0x6e>
 801825a:	2300      	movs	r3, #0
 801825c:	e00a      	b.n	8018274 <f_mount+0x84>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 801825e:	f107 0108 	add.w	r1, r7, #8
 8018262:	f107 030c 	add.w	r3, r7, #12
 8018266:	2200      	movs	r2, #0
 8018268:	4618      	mov	r0, r3
 801826a:	f7ff fcbf 	bl	8017bec <find_volume>
 801826e:	4603      	mov	r3, r0
 8018270:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8018272:	7dfb      	ldrb	r3, [r7, #23]
}
 8018274:	4618      	mov	r0, r3
 8018276:	3720      	adds	r7, #32
 8018278:	46bd      	mov	sp, r7
 801827a:	bd80      	pop	{r7, pc}
 801827c:	20002e70 	.word	0x20002e70

08018280 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8018280:	b580      	push	{r7, lr}
 8018282:	b08a      	sub	sp, #40	@ 0x28
 8018284:	af00      	add	r7, sp, #0
 8018286:	60f8      	str	r0, [r7, #12]
 8018288:	60b9      	str	r1, [r7, #8]
 801828a:	607a      	str	r2, [r7, #4]
 801828c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 801828e:	68bb      	ldr	r3, [r7, #8]
 8018290:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 8018292:	683b      	ldr	r3, [r7, #0]
 8018294:	2200      	movs	r2, #0
 8018296:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 8018298:	68f8      	ldr	r0, [r7, #12]
 801829a:	f7ff ff75 	bl	8018188 <validate>
 801829e:	4603      	mov	r3, r0
 80182a0:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 80182a2:	7dfb      	ldrb	r3, [r7, #23]
 80182a4:	2b00      	cmp	r3, #0
 80182a6:	d001      	beq.n	80182ac <f_write+0x2c>
 80182a8:	7dfb      	ldrb	r3, [r7, #23]
 80182aa:	e192      	b.n	80185d2 <f_write+0x352>
	if (fp->err)							/* Check error */
 80182ac:	68fb      	ldr	r3, [r7, #12]
 80182ae:	f893 3207 	ldrb.w	r3, [r3, #519]	@ 0x207
 80182b2:	2b00      	cmp	r3, #0
 80182b4:	d003      	beq.n	80182be <f_write+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 80182b6:	68fb      	ldr	r3, [r7, #12]
 80182b8:	f893 3207 	ldrb.w	r3, [r3, #519]	@ 0x207
 80182bc:	e189      	b.n	80185d2 <f_write+0x352>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 80182be:	68fb      	ldr	r3, [r7, #12]
 80182c0:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 80182c4:	f003 0302 	and.w	r3, r3, #2
 80182c8:	2b00      	cmp	r3, #0
 80182ca:	d101      	bne.n	80182d0 <f_write+0x50>
		LEAVE_FF(fp->fs, FR_DENIED);
 80182cc:	2307      	movs	r3, #7
 80182ce:	e180      	b.n	80185d2 <f_write+0x352>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 80182d0:	68fb      	ldr	r3, [r7, #12]
 80182d2:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80182d6:	687b      	ldr	r3, [r7, #4]
 80182d8:	441a      	add	r2, r3
 80182da:	68fb      	ldr	r3, [r7, #12]
 80182dc:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 80182e0:	429a      	cmp	r2, r3
 80182e2:	f080 8158 	bcs.w	8018596 <f_write+0x316>
 80182e6:	2300      	movs	r3, #0
 80182e8:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 80182ea:	e154      	b.n	8018596 <f_write+0x316>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 80182ec:	68fb      	ldr	r3, [r7, #12]
 80182ee:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 80182f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80182f6:	2b00      	cmp	r3, #0
 80182f8:	f040 8114 	bne.w	8018524 <f_write+0x2a4>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 80182fc:	68fb      	ldr	r3, [r7, #12]
 80182fe:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8018302:	0a5b      	lsrs	r3, r3, #9
 8018304:	b2da      	uxtb	r2, r3
 8018306:	68fb      	ldr	r3, [r7, #12]
 8018308:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 801830c:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8018310:	3b01      	subs	r3, #1
 8018312:	b2db      	uxtb	r3, r3
 8018314:	4013      	ands	r3, r2
 8018316:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 8018318:	7dbb      	ldrb	r3, [r7, #22]
 801831a:	2b00      	cmp	r3, #0
 801831c:	d151      	bne.n	80183c2 <f_write+0x142>
				if (fp->fptr == 0) {		/* On the top of the file? */
 801831e:	68fb      	ldr	r3, [r7, #12]
 8018320:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8018324:	2b00      	cmp	r3, #0
 8018326:	d10f      	bne.n	8018348 <f_write+0xc8>
					clst = fp->sclust;		/* Follow from the origin */
 8018328:	68fb      	ldr	r3, [r7, #12]
 801832a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 801832e:	627b      	str	r3, [r7, #36]	@ 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 8018330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018332:	2b00      	cmp	r3, #0
 8018334:	d121      	bne.n	801837a <f_write+0xfa>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 8018336:	68fb      	ldr	r3, [r7, #12]
 8018338:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 801833c:	2100      	movs	r1, #0
 801833e:	4618      	mov	r0, r3
 8018340:	f7ff fad1 	bl	80178e6 <create_chain>
 8018344:	6278      	str	r0, [r7, #36]	@ 0x24
 8018346:	e018      	b.n	801837a <f_write+0xfa>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8018348:	68fb      	ldr	r3, [r7, #12]
 801834a:	f8d3 3224 	ldr.w	r3, [r3, #548]	@ 0x224
 801834e:	2b00      	cmp	r3, #0
 8018350:	d008      	beq.n	8018364 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8018352:	68fb      	ldr	r3, [r7, #12]
 8018354:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8018358:	4619      	mov	r1, r3
 801835a:	68f8      	ldr	r0, [r7, #12]
 801835c:	f7ff fb60 	bl	8017a20 <clmt_clust>
 8018360:	6278      	str	r0, [r7, #36]	@ 0x24
 8018362:	e00a      	b.n	801837a <f_write+0xfa>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8018364:	68fb      	ldr	r3, [r7, #12]
 8018366:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 801836a:	68fb      	ldr	r3, [r7, #12]
 801836c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018370:	4619      	mov	r1, r3
 8018372:	4610      	mov	r0, r2
 8018374:	f7ff fab7 	bl	80178e6 <create_chain>
 8018378:	6278      	str	r0, [r7, #36]	@ 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801837a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801837c:	2b00      	cmp	r3, #0
 801837e:	f000 810f 	beq.w	80185a0 <f_write+0x320>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8018382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018384:	2b01      	cmp	r3, #1
 8018386:	d105      	bne.n	8018394 <f_write+0x114>
 8018388:	68fb      	ldr	r3, [r7, #12]
 801838a:	2202      	movs	r2, #2
 801838c:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 8018390:	2302      	movs	r3, #2
 8018392:	e11e      	b.n	80185d2 <f_write+0x352>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8018394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018396:	f1b3 3fff 	cmp.w	r3, #4294967295
 801839a:	d105      	bne.n	80183a8 <f_write+0x128>
 801839c:	68fb      	ldr	r3, [r7, #12]
 801839e:	2201      	movs	r2, #1
 80183a0:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 80183a4:	2301      	movs	r3, #1
 80183a6:	e114      	b.n	80185d2 <f_write+0x352>
				fp->clust = clst;			/* Update current cluster */
 80183a8:	68fb      	ldr	r3, [r7, #12]
 80183aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80183ac:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 80183b0:	68fb      	ldr	r3, [r7, #12]
 80183b2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80183b6:	2b00      	cmp	r3, #0
 80183b8:	d103      	bne.n	80183c2 <f_write+0x142>
 80183ba:	68fb      	ldr	r3, [r7, #12]
 80183bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80183be:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 80183c2:	68fb      	ldr	r3, [r7, #12]
 80183c4:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 80183c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80183cc:	2b00      	cmp	r3, #0
 80183ce:	d01d      	beq.n	801840c <f_write+0x18c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 80183d0:	68fb      	ldr	r3, [r7, #12]
 80183d2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80183d6:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 80183da:	68f9      	ldr	r1, [r7, #12]
 80183dc:	68fb      	ldr	r3, [r7, #12]
 80183de:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 80183e2:	2301      	movs	r3, #1
 80183e4:	f7fe ffb4 	bl	8017350 <disk_write>
 80183e8:	4603      	mov	r3, r0
 80183ea:	2b00      	cmp	r3, #0
 80183ec:	d005      	beq.n	80183fa <f_write+0x17a>
					ABORT(fp->fs, FR_DISK_ERR);
 80183ee:	68fb      	ldr	r3, [r7, #12]
 80183f0:	2201      	movs	r2, #1
 80183f2:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 80183f6:	2301      	movs	r3, #1
 80183f8:	e0eb      	b.n	80185d2 <f_write+0x352>
				fp->flag &= ~FA__DIRTY;
 80183fa:	68fb      	ldr	r3, [r7, #12]
 80183fc:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 8018400:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8018404:	b2da      	uxtb	r2, r3
 8018406:	68fb      	ldr	r3, [r7, #12]
 8018408:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 801840c:	68fb      	ldr	r3, [r7, #12]
 801840e:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8018412:	68fb      	ldr	r3, [r7, #12]
 8018414:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018418:	4619      	mov	r1, r3
 801841a:	4610      	mov	r0, r2
 801841c:	f7ff f879 	bl	8017512 <clust2sect>
 8018420:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8018422:	693b      	ldr	r3, [r7, #16]
 8018424:	2b00      	cmp	r3, #0
 8018426:	d105      	bne.n	8018434 <f_write+0x1b4>
 8018428:	68fb      	ldr	r3, [r7, #12]
 801842a:	2202      	movs	r2, #2
 801842c:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 8018430:	2302      	movs	r3, #2
 8018432:	e0ce      	b.n	80185d2 <f_write+0x352>
			sect += csect;
 8018434:	7dbb      	ldrb	r3, [r7, #22]
 8018436:	693a      	ldr	r2, [r7, #16]
 8018438:	4413      	add	r3, r2
 801843a:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 801843c:	687b      	ldr	r3, [r7, #4]
 801843e:	0a5b      	lsrs	r3, r3, #9
 8018440:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8018442:	69fb      	ldr	r3, [r7, #28]
 8018444:	2b00      	cmp	r3, #0
 8018446:	d048      	beq.n	80184da <f_write+0x25a>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8018448:	7dba      	ldrb	r2, [r7, #22]
 801844a:	69fb      	ldr	r3, [r7, #28]
 801844c:	4413      	add	r3, r2
 801844e:	68fa      	ldr	r2, [r7, #12]
 8018450:	f8d2 2200 	ldr.w	r2, [r2, #512]	@ 0x200
 8018454:	f892 2202 	ldrb.w	r2, [r2, #514]	@ 0x202
 8018458:	4293      	cmp	r3, r2
 801845a:	d908      	bls.n	801846e <f_write+0x1ee>
					cc = fp->fs->csize - csect;
 801845c:	68fb      	ldr	r3, [r7, #12]
 801845e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8018462:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8018466:	461a      	mov	r2, r3
 8018468:	7dbb      	ldrb	r3, [r7, #22]
 801846a:	1ad3      	subs	r3, r2, r3
 801846c:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 801846e:	68fb      	ldr	r3, [r7, #12]
 8018470:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8018474:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 8018478:	69fb      	ldr	r3, [r7, #28]
 801847a:	693a      	ldr	r2, [r7, #16]
 801847c:	69b9      	ldr	r1, [r7, #24]
 801847e:	f7fe ff67 	bl	8017350 <disk_write>
 8018482:	4603      	mov	r3, r0
 8018484:	2b00      	cmp	r3, #0
 8018486:	d005      	beq.n	8018494 <f_write+0x214>
					ABORT(fp->fs, FR_DISK_ERR);
 8018488:	68fb      	ldr	r3, [r7, #12]
 801848a:	2201      	movs	r2, #1
 801848c:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 8018490:	2301      	movs	r3, #1
 8018492:	e09e      	b.n	80185d2 <f_write+0x352>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8018494:	68fb      	ldr	r3, [r7, #12]
 8018496:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 801849a:	693b      	ldr	r3, [r7, #16]
 801849c:	1ad3      	subs	r3, r2, r3
 801849e:	69fa      	ldr	r2, [r7, #28]
 80184a0:	429a      	cmp	r2, r3
 80184a2:	d916      	bls.n	80184d2 <f_write+0x252>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 80184a4:	68f8      	ldr	r0, [r7, #12]
 80184a6:	68fb      	ldr	r3, [r7, #12]
 80184a8:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 80184ac:	693b      	ldr	r3, [r7, #16]
 80184ae:	1ad3      	subs	r3, r2, r3
 80184b0:	025b      	lsls	r3, r3, #9
 80184b2:	69ba      	ldr	r2, [r7, #24]
 80184b4:	4413      	add	r3, r2
 80184b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80184ba:	4619      	mov	r1, r3
 80184bc:	f7fe ff68 	bl	8017390 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 80184c0:	68fb      	ldr	r3, [r7, #12]
 80184c2:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 80184c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80184ca:	b2da      	uxtb	r2, r3
 80184cc:	68fb      	ldr	r3, [r7, #12]
 80184ce:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 80184d2:	69fb      	ldr	r3, [r7, #28]
 80184d4:	025b      	lsls	r3, r3, #9
 80184d6:	623b      	str	r3, [r7, #32]
				continue;
 80184d8:	e047      	b.n	801856a <f_write+0x2ea>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 80184da:	68fb      	ldr	r3, [r7, #12]
 80184dc:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80184e0:	693a      	ldr	r2, [r7, #16]
 80184e2:	429a      	cmp	r2, r3
 80184e4:	d01a      	beq.n	801851c <f_write+0x29c>
				if (fp->fptr < fp->fsize &&
 80184e6:	68fb      	ldr	r3, [r7, #12]
 80184e8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80184ec:	68fb      	ldr	r3, [r7, #12]
 80184ee:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 80184f2:	429a      	cmp	r2, r3
 80184f4:	d212      	bcs.n	801851c <f_write+0x29c>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 80184f6:	68fb      	ldr	r3, [r7, #12]
 80184f8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80184fc:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 8018500:	68f9      	ldr	r1, [r7, #12]
 8018502:	2301      	movs	r3, #1
 8018504:	693a      	ldr	r2, [r7, #16]
 8018506:	f7fe ff03 	bl	8017310 <disk_read>
 801850a:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 801850c:	2b00      	cmp	r3, #0
 801850e:	d005      	beq.n	801851c <f_write+0x29c>
						ABORT(fp->fs, FR_DISK_ERR);
 8018510:	68fb      	ldr	r3, [r7, #12]
 8018512:	2201      	movs	r2, #1
 8018514:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 8018518:	2301      	movs	r3, #1
 801851a:	e05a      	b.n	80185d2 <f_write+0x352>
			}
#endif
			fp->dsect = sect;
 801851c:	68fb      	ldr	r3, [r7, #12]
 801851e:	693a      	ldr	r2, [r7, #16]
 8018520:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8018524:	68fb      	ldr	r3, [r7, #12]
 8018526:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 801852a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801852e:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8018532:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 8018534:	6a3a      	ldr	r2, [r7, #32]
 8018536:	687b      	ldr	r3, [r7, #4]
 8018538:	429a      	cmp	r2, r3
 801853a:	d901      	bls.n	8018540 <f_write+0x2c0>
 801853c:	687b      	ldr	r3, [r7, #4]
 801853e:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8018540:	68fb      	ldr	r3, [r7, #12]
 8018542:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8018546:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801854a:	68fa      	ldr	r2, [r7, #12]
 801854c:	4413      	add	r3, r2
 801854e:	6a3a      	ldr	r2, [r7, #32]
 8018550:	69b9      	ldr	r1, [r7, #24]
 8018552:	4618      	mov	r0, r3
 8018554:	f7fe ff1c 	bl	8017390 <mem_cpy>
		fp->flag |= FA__DIRTY;
 8018558:	68fb      	ldr	r3, [r7, #12]
 801855a:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 801855e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018562:	b2da      	uxtb	r2, r3
 8018564:	68fb      	ldr	r3, [r7, #12]
 8018566:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 801856a:	69ba      	ldr	r2, [r7, #24]
 801856c:	6a3b      	ldr	r3, [r7, #32]
 801856e:	4413      	add	r3, r2
 8018570:	61bb      	str	r3, [r7, #24]
 8018572:	68fb      	ldr	r3, [r7, #12]
 8018574:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8018578:	6a3b      	ldr	r3, [r7, #32]
 801857a:	441a      	add	r2, r3
 801857c:	68fb      	ldr	r3, [r7, #12]
 801857e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
 8018582:	683b      	ldr	r3, [r7, #0]
 8018584:	681a      	ldr	r2, [r3, #0]
 8018586:	6a3b      	ldr	r3, [r7, #32]
 8018588:	441a      	add	r2, r3
 801858a:	683b      	ldr	r3, [r7, #0]
 801858c:	601a      	str	r2, [r3, #0]
 801858e:	687a      	ldr	r2, [r7, #4]
 8018590:	6a3b      	ldr	r3, [r7, #32]
 8018592:	1ad3      	subs	r3, r2, r3
 8018594:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8018596:	687b      	ldr	r3, [r7, #4]
 8018598:	2b00      	cmp	r3, #0
 801859a:	f47f aea7 	bne.w	80182ec <f_write+0x6c>
 801859e:	e000      	b.n	80185a2 <f_write+0x322>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80185a0:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 80185a2:	68fb      	ldr	r3, [r7, #12]
 80185a4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80185a8:	68fb      	ldr	r3, [r7, #12]
 80185aa:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 80185ae:	429a      	cmp	r2, r3
 80185b0:	d905      	bls.n	80185be <f_write+0x33e>
 80185b2:	68fb      	ldr	r3, [r7, #12]
 80185b4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80185b8:	68fb      	ldr	r3, [r7, #12]
 80185ba:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 80185be:	68fb      	ldr	r3, [r7, #12]
 80185c0:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 80185c4:	f043 0320 	orr.w	r3, r3, #32
 80185c8:	b2da      	uxtb	r2, r3
 80185ca:	68fb      	ldr	r3, [r7, #12]
 80185cc:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206

	LEAVE_FF(fp->fs, FR_OK);
 80185d0:	2300      	movs	r3, #0
}
 80185d2:	4618      	mov	r0, r3
 80185d4:	3728      	adds	r7, #40	@ 0x28
 80185d6:	46bd      	mov	sp, r7
 80185d8:	bd80      	pop	{r7, pc}
	...

080185dc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80185dc:	b480      	push	{r7}
 80185de:	b087      	sub	sp, #28
 80185e0:	af00      	add	r7, sp, #0
 80185e2:	60f8      	str	r0, [r7, #12]
 80185e4:	60b9      	str	r1, [r7, #8]
 80185e6:	4613      	mov	r3, r2
 80185e8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80185ea:	2301      	movs	r3, #1
 80185ec:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80185ee:	2300      	movs	r3, #0
 80185f0:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 80185f2:	4b1f      	ldr	r3, [pc, #124]	@ (8018670 <FATFS_LinkDriverEx+0x94>)
 80185f4:	7a5b      	ldrb	r3, [r3, #9]
 80185f6:	b2db      	uxtb	r3, r3
 80185f8:	2b01      	cmp	r3, #1
 80185fa:	d831      	bhi.n	8018660 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80185fc:	4b1c      	ldr	r3, [pc, #112]	@ (8018670 <FATFS_LinkDriverEx+0x94>)
 80185fe:	7a5b      	ldrb	r3, [r3, #9]
 8018600:	b2db      	uxtb	r3, r3
 8018602:	461a      	mov	r2, r3
 8018604:	4b1a      	ldr	r3, [pc, #104]	@ (8018670 <FATFS_LinkDriverEx+0x94>)
 8018606:	2100      	movs	r1, #0
 8018608:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 801860a:	4b19      	ldr	r3, [pc, #100]	@ (8018670 <FATFS_LinkDriverEx+0x94>)
 801860c:	7a5b      	ldrb	r3, [r3, #9]
 801860e:	b2db      	uxtb	r3, r3
 8018610:	4a17      	ldr	r2, [pc, #92]	@ (8018670 <FATFS_LinkDriverEx+0x94>)
 8018612:	009b      	lsls	r3, r3, #2
 8018614:	4413      	add	r3, r2
 8018616:	68fa      	ldr	r2, [r7, #12]
 8018618:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 801861a:	4b15      	ldr	r3, [pc, #84]	@ (8018670 <FATFS_LinkDriverEx+0x94>)
 801861c:	7a5b      	ldrb	r3, [r3, #9]
 801861e:	b2db      	uxtb	r3, r3
 8018620:	461a      	mov	r2, r3
 8018622:	4b13      	ldr	r3, [pc, #76]	@ (8018670 <FATFS_LinkDriverEx+0x94>)
 8018624:	4413      	add	r3, r2
 8018626:	79fa      	ldrb	r2, [r7, #7]
 8018628:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801862a:	4b11      	ldr	r3, [pc, #68]	@ (8018670 <FATFS_LinkDriverEx+0x94>)
 801862c:	7a5b      	ldrb	r3, [r3, #9]
 801862e:	b2db      	uxtb	r3, r3
 8018630:	1c5a      	adds	r2, r3, #1
 8018632:	b2d1      	uxtb	r1, r2
 8018634:	4a0e      	ldr	r2, [pc, #56]	@ (8018670 <FATFS_LinkDriverEx+0x94>)
 8018636:	7251      	strb	r1, [r2, #9]
 8018638:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801863a:	7dbb      	ldrb	r3, [r7, #22]
 801863c:	3330      	adds	r3, #48	@ 0x30
 801863e:	b2da      	uxtb	r2, r3
 8018640:	68bb      	ldr	r3, [r7, #8]
 8018642:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8018644:	68bb      	ldr	r3, [r7, #8]
 8018646:	3301      	adds	r3, #1
 8018648:	223a      	movs	r2, #58	@ 0x3a
 801864a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801864c:	68bb      	ldr	r3, [r7, #8]
 801864e:	3302      	adds	r3, #2
 8018650:	222f      	movs	r2, #47	@ 0x2f
 8018652:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8018654:	68bb      	ldr	r3, [r7, #8]
 8018656:	3303      	adds	r3, #3
 8018658:	2200      	movs	r2, #0
 801865a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801865c:	2300      	movs	r3, #0
 801865e:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8018660:	7dfb      	ldrb	r3, [r7, #23]
}
 8018662:	4618      	mov	r0, r3
 8018664:	371c      	adds	r7, #28
 8018666:	46bd      	mov	sp, r7
 8018668:	f85d 7b04 	ldr.w	r7, [sp], #4
 801866c:	4770      	bx	lr
 801866e:	bf00      	nop
 8018670:	20002e90 	.word	0x20002e90

08018674 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8018674:	b580      	push	{r7, lr}
 8018676:	b082      	sub	sp, #8
 8018678:	af00      	add	r7, sp, #0
 801867a:	6078      	str	r0, [r7, #4]
 801867c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801867e:	2200      	movs	r2, #0
 8018680:	6839      	ldr	r1, [r7, #0]
 8018682:	6878      	ldr	r0, [r7, #4]
 8018684:	f7ff ffaa 	bl	80185dc <FATFS_LinkDriverEx>
 8018688:	4603      	mov	r3, r0
}
 801868a:	4618      	mov	r0, r3
 801868c:	3708      	adds	r7, #8
 801868e:	46bd      	mov	sp, r7
 8018690:	bd80      	pop	{r7, pc}
	...

08018694 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8018694:	b580      	push	{r7, lr}
 8018696:	b082      	sub	sp, #8
 8018698:	af00      	add	r7, sp, #0
 801869a:	4603      	mov	r3, r0
 801869c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 801869e:	4b0b      	ldr	r3, [pc, #44]	@ (80186cc <SD_initialize+0x38>)
 80186a0:	2201      	movs	r2, #1
 80186a2:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 80186a4:	f7f7 ff20 	bl	80104e8 <BSP_SD_Init>
 80186a8:	4603      	mov	r3, r0
 80186aa:	2b00      	cmp	r3, #0
 80186ac:	d107      	bne.n	80186be <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80186ae:	4b07      	ldr	r3, [pc, #28]	@ (80186cc <SD_initialize+0x38>)
 80186b0:	781b      	ldrb	r3, [r3, #0]
 80186b2:	b2db      	uxtb	r3, r3
 80186b4:	f023 0301 	bic.w	r3, r3, #1
 80186b8:	b2da      	uxtb	r2, r3
 80186ba:	4b04      	ldr	r3, [pc, #16]	@ (80186cc <SD_initialize+0x38>)
 80186bc:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80186be:	4b03      	ldr	r3, [pc, #12]	@ (80186cc <SD_initialize+0x38>)
 80186c0:	781b      	ldrb	r3, [r3, #0]
 80186c2:	b2db      	uxtb	r3, r3
}
 80186c4:	4618      	mov	r0, r3
 80186c6:	3708      	adds	r7, #8
 80186c8:	46bd      	mov	sp, r7
 80186ca:	bd80      	pop	{r7, pc}
 80186cc:	200003f4 	.word	0x200003f4

080186d0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80186d0:	b580      	push	{r7, lr}
 80186d2:	b082      	sub	sp, #8
 80186d4:	af00      	add	r7, sp, #0
 80186d6:	4603      	mov	r3, r0
 80186d8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80186da:	4b0b      	ldr	r3, [pc, #44]	@ (8018708 <SD_status+0x38>)
 80186dc:	2201      	movs	r2, #1
 80186de:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetStatus() == MSD_OK)
 80186e0:	f7f8 fac1 	bl	8010c66 <BSP_SD_GetStatus>
 80186e4:	4603      	mov	r3, r0
 80186e6:	2b00      	cmp	r3, #0
 80186e8:	d107      	bne.n	80186fa <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80186ea:	4b07      	ldr	r3, [pc, #28]	@ (8018708 <SD_status+0x38>)
 80186ec:	781b      	ldrb	r3, [r3, #0]
 80186ee:	b2db      	uxtb	r3, r3
 80186f0:	f023 0301 	bic.w	r3, r3, #1
 80186f4:	b2da      	uxtb	r2, r3
 80186f6:	4b04      	ldr	r3, [pc, #16]	@ (8018708 <SD_status+0x38>)
 80186f8:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 80186fa:	4b03      	ldr	r3, [pc, #12]	@ (8018708 <SD_status+0x38>)
 80186fc:	781b      	ldrb	r3, [r3, #0]
 80186fe:	b2db      	uxtb	r3, r3
}
 8018700:	4618      	mov	r0, r3
 8018702:	3708      	adds	r7, #8
 8018704:	46bd      	mov	sp, r7
 8018706:	bd80      	pop	{r7, pc}
 8018708:	200003f4 	.word	0x200003f4

0801870c <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 801870c:	b5b0      	push	{r4, r5, r7, lr}
 801870e:	b088      	sub	sp, #32
 8018710:	af02      	add	r7, sp, #8
 8018712:	60b9      	str	r1, [r7, #8]
 8018714:	607a      	str	r2, [r7, #4]
 8018716:	603b      	str	r3, [r7, #0]
 8018718:	4603      	mov	r3, r0
 801871a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_OK;
 801871c:	2300      	movs	r3, #0
 801871e:	75fb      	strb	r3, [r7, #23]
  
//  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
//                       (uint64_t) (sector * BLOCK_SIZE), 
//                       BLOCK_SIZE, 
//                       count) != MSD_OK)
  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 8018720:	687b      	ldr	r3, [r7, #4]
 8018722:	2200      	movs	r2, #0
 8018724:	461c      	mov	r4, r3
 8018726:	4615      	mov	r5, r2
 8018728:	683b      	ldr	r3, [r7, #0]
 801872a:	9301      	str	r3, [sp, #4]
 801872c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8018730:	9300      	str	r3, [sp, #0]
 8018732:	4622      	mov	r2, r4
 8018734:	462b      	mov	r3, r5
 8018736:	68b8      	ldr	r0, [r7, #8]
 8018738:	f7f7 ff30 	bl	801059c <BSP_SD_ReadBlocks>
 801873c:	4603      	mov	r3, r0
 801873e:	2b00      	cmp	r3, #0
 8018740:	d001      	beq.n	8018746 <SD_read+0x3a>
                       (uint64_t) (sector), 
                       BLOCK_SIZE, 
                       count) != MSD_OK)
  {
    res = RES_ERROR;
 8018742:	2301      	movs	r3, #1
 8018744:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 8018746:	7dfb      	ldrb	r3, [r7, #23]
}
 8018748:	4618      	mov	r0, r3
 801874a:	3718      	adds	r7, #24
 801874c:	46bd      	mov	sp, r7
 801874e:	bdb0      	pop	{r4, r5, r7, pc}

08018750 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8018750:	b5b0      	push	{r4, r5, r7, lr}
 8018752:	b088      	sub	sp, #32
 8018754:	af02      	add	r7, sp, #8
 8018756:	60b9      	str	r1, [r7, #8]
 8018758:	607a      	str	r2, [r7, #4]
 801875a:	603b      	str	r3, [r7, #0]
 801875c:	4603      	mov	r3, r0
 801875e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_OK;
 8018760:	2300      	movs	r3, #0
 8018762:	75fb      	strb	r3, [r7, #23]
  
//  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
//                        (uint64_t)(sector * BLOCK_SIZE), 
//                        BLOCK_SIZE, count) != MSD_OK)
  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 8018764:	687b      	ldr	r3, [r7, #4]
 8018766:	2200      	movs	r2, #0
 8018768:	461c      	mov	r4, r3
 801876a:	4615      	mov	r5, r2
 801876c:	683b      	ldr	r3, [r7, #0]
 801876e:	9301      	str	r3, [sp, #4]
 8018770:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8018774:	9300      	str	r3, [sp, #0]
 8018776:	4622      	mov	r2, r4
 8018778:	462b      	mov	r3, r5
 801877a:	68b8      	ldr	r0, [r7, #8]
 801877c:	f7f7 ff86 	bl	801068c <BSP_SD_WriteBlocks>
 8018780:	4603      	mov	r3, r0
 8018782:	2b00      	cmp	r3, #0
 8018784:	d001      	beq.n	801878a <SD_write+0x3a>
                        (uint64_t)(sector), 
                        BLOCK_SIZE, count) != MSD_OK)
  {
    res = RES_ERROR;
 8018786:	2301      	movs	r3, #1
 8018788:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 801878a:	7dfb      	ldrb	r3, [r7, #23]
}
 801878c:	4618      	mov	r0, r3
 801878e:	3718      	adds	r7, #24
 8018790:	46bd      	mov	sp, r7
 8018792:	bdb0      	pop	{r4, r5, r7, pc}

08018794 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8018794:	b580      	push	{r7, lr}
 8018796:	b098      	sub	sp, #96	@ 0x60
 8018798:	af00      	add	r7, sp, #0
 801879a:	4603      	mov	r3, r0
 801879c:	603a      	str	r2, [r7, #0]
 801879e:	71fb      	strb	r3, [r7, #7]
 80187a0:	460b      	mov	r3, r1
 80187a2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80187a4:	2301      	movs	r3, #1
 80187a6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80187aa:	4b1f      	ldr	r3, [pc, #124]	@ (8018828 <SD_ioctl+0x94>)
 80187ac:	781b      	ldrb	r3, [r3, #0]
 80187ae:	b2db      	uxtb	r3, r3
 80187b0:	f003 0301 	and.w	r3, r3, #1
 80187b4:	2b00      	cmp	r3, #0
 80187b6:	d001      	beq.n	80187bc <SD_ioctl+0x28>
 80187b8:	2303      	movs	r3, #3
 80187ba:	e030      	b.n	801881e <SD_ioctl+0x8a>
  
  switch (cmd)
 80187bc:	79bb      	ldrb	r3, [r7, #6]
 80187be:	2b03      	cmp	r3, #3
 80187c0:	d828      	bhi.n	8018814 <SD_ioctl+0x80>
 80187c2:	a201      	add	r2, pc, #4	@ (adr r2, 80187c8 <SD_ioctl+0x34>)
 80187c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80187c8:	080187d9 	.word	0x080187d9
 80187cc:	080187e1 	.word	0x080187e1
 80187d0:	080187fb 	.word	0x080187fb
 80187d4:	0801880b 	.word	0x0801880b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80187d8:	2300      	movs	r3, #0
 80187da:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    break;
 80187de:	e01c      	b.n	801881a <SD_ioctl+0x86>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80187e0:	f107 030c 	add.w	r3, r7, #12
 80187e4:	4618      	mov	r0, r3
 80187e6:	f7f7 fea1 	bl	801052c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.CardCapacity / BLOCK_SIZE;
 80187ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80187ec:	0a5a      	lsrs	r2, r3, #9
 80187ee:	683b      	ldr	r3, [r7, #0]
 80187f0:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80187f2:	2300      	movs	r3, #0
 80187f4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    break;
 80187f8:	e00f      	b.n	801881a <SD_ioctl+0x86>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    *(WORD*)buff = BLOCK_SIZE;
 80187fa:	683b      	ldr	r3, [r7, #0]
 80187fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8018800:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8018802:	2300      	movs	r3, #0
 8018804:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    break;
 8018808:	e007      	b.n	801881a <SD_ioctl+0x86>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    *(DWORD*)buff = BLOCK_SIZE;
 801880a:	683b      	ldr	r3, [r7, #0]
 801880c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8018810:	601a      	str	r2, [r3, #0]
    break;
 8018812:	e002      	b.n	801881a <SD_ioctl+0x86>
  
  default:
    res = RES_PARERR;
 8018814:	2304      	movs	r3, #4
 8018816:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  }
  
  return res;
 801881a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 801881e:	4618      	mov	r0, r3
 8018820:	3760      	adds	r7, #96	@ 0x60
 8018822:	46bd      	mov	sp, r7
 8018824:	bd80      	pop	{r7, pc}
 8018826:	bf00      	nop
 8018828:	200003f4 	.word	0x200003f4

0801882c <USBD_CDC_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 801882c:	b580      	push	{r7, lr}
 801882e:	b084      	sub	sp, #16
 8018830:	af00      	add	r7, sp, #0
 8018832:	6078      	str	r0, [r7, #4]
 8018834:	460b      	mov	r3, r1
 8018836:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 8018838:	2300      	movs	r3, #0
 801883a:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 801883c:	687b      	ldr	r3, [r7, #4]
 801883e:	7c1b      	ldrb	r3, [r3, #16]
 8018840:	2b00      	cmp	r3, #0
 8018842:	d10e      	bne.n	8018862 <USBD_CDC_Init+0x36>
  {  
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8018844:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8018848:	2202      	movs	r2, #2
 801884a:	2181      	movs	r1, #129	@ 0x81
 801884c:	6878      	ldr	r0, [r7, #4]
 801884e:	f7ed fb2c 	bl	8005eaa <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_HS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 8018852:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8018856:	2202      	movs	r2, #2
 8018858:	2101      	movs	r1, #1
 801885a:	6878      	ldr	r0, [r7, #4]
 801885c:	f7ed fb25 	bl	8005eaa <USBD_LL_OpenEP>
 8018860:	e00b      	b.n	801887a <USBD_CDC_Init+0x4e>
    
  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8018862:	2340      	movs	r3, #64	@ 0x40
 8018864:	2202      	movs	r2, #2
 8018866:	2181      	movs	r1, #129	@ 0x81
 8018868:	6878      	ldr	r0, [r7, #4]
 801886a:	f7ed fb1e 	bl	8005eaa <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 801886e:	2340      	movs	r3, #64	@ 0x40
 8018870:	2202      	movs	r2, #2
 8018872:	2101      	movs	r1, #1
 8018874:	6878      	ldr	r0, [r7, #4]
 8018876:	f7ed fb18 	bl	8005eaa <USBD_LL_OpenEP>
                   CDC_OUT_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_OUT_PACKET_SIZE);
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev,
 801887a:	2308      	movs	r3, #8
 801887c:	2203      	movs	r2, #3
 801887e:	2182      	movs	r1, #130	@ 0x82
 8018880:	6878      	ldr	r0, [r7, #4]
 8018882:	f7ed fb12 	bl	8005eaa <USBD_LL_OpenEP>
                 CDC_CMD_EP,
                 USBD_EP_TYPE_INTR,
                 CDC_CMD_PACKET_SIZE);
  
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8018886:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 801888a:	f001 f949 	bl	8019b20 <malloc>
 801888e:	4603      	mov	r3, r0
 8018890:	461a      	mov	r2, r3
 8018892:	687b      	ldr	r3, [r7, #4]
 8018894:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
  
  if(pdev->pClassData == NULL)
 8018898:	687b      	ldr	r3, [r7, #4]
 801889a:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 801889e:	2b00      	cmp	r3, #0
 80188a0:	d102      	bne.n	80188a8 <USBD_CDC_Init+0x7c>
  {
    ret = 1; 
 80188a2:	2301      	movs	r3, #1
 80188a4:	73fb      	strb	r3, [r7, #15]
 80188a6:	e026      	b.n	80188f6 <USBD_CDC_Init+0xca>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80188a8:	687b      	ldr	r3, [r7, #4]
 80188aa:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80188ae:	60bb      	str	r3, [r7, #8]
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80188b0:	687b      	ldr	r3, [r7, #4]
 80188b2:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 80188b6:	681b      	ldr	r3, [r3, #0]
 80188b8:	4798      	blx	r3
    
    /* Init Xfer states */
    hcdc->TxState =0;
 80188ba:	68bb      	ldr	r3, [r7, #8]
 80188bc:	2200      	movs	r2, #0
 80188be:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState =0;
 80188c2:	68bb      	ldr	r3, [r7, #8]
 80188c4:	2200      	movs	r2, #0
 80188c6:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80188ca:	687b      	ldr	r3, [r7, #4]
 80188cc:	7c1b      	ldrb	r3, [r3, #16]
 80188ce:	2b00      	cmp	r3, #0
 80188d0:	d109      	bne.n	80188e6 <USBD_CDC_Init+0xba>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80188d2:	68bb      	ldr	r3, [r7, #8]
 80188d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80188d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80188dc:	2101      	movs	r1, #1
 80188de:	6878      	ldr	r0, [r7, #4]
 80188e0:	f7ed fb8c 	bl	8005ffc <USBD_LL_PrepareReceive>
 80188e4:	e007      	b.n	80188f6 <USBD_CDC_Init+0xca>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80188e6:	68bb      	ldr	r3, [r7, #8]
 80188e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80188ec:	2340      	movs	r3, #64	@ 0x40
 80188ee:	2101      	movs	r1, #1
 80188f0:	6878      	ldr	r0, [r7, #4]
 80188f2:	f7ed fb83 	bl	8005ffc <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    
    
  }
  return ret;
 80188f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80188f8:	4618      	mov	r0, r3
 80188fa:	3710      	adds	r7, #16
 80188fc:	46bd      	mov	sp, r7
 80188fe:	bd80      	pop	{r7, pc}

08018900 <USBD_CDC_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8018900:	b580      	push	{r7, lr}
 8018902:	b084      	sub	sp, #16
 8018904:	af00      	add	r7, sp, #0
 8018906:	6078      	str	r0, [r7, #4]
 8018908:	460b      	mov	r3, r1
 801890a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 801890c:	2300      	movs	r3, #0
 801890e:	73fb      	strb	r3, [r7, #15]
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 8018910:	2181      	movs	r1, #129	@ 0x81
 8018912:	6878      	ldr	r0, [r7, #4]
 8018914:	f7ed fae3 	bl	8005ede <USBD_LL_CloseEP>
              CDC_IN_EP);
  
  /* Open EP OUT */
  USBD_LL_CloseEP(pdev,
 8018918:	2101      	movs	r1, #1
 801891a:	6878      	ldr	r0, [r7, #4]
 801891c:	f7ed fadf 	bl	8005ede <USBD_LL_CloseEP>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  USBD_LL_CloseEP(pdev,
 8018920:	2182      	movs	r1, #130	@ 0x82
 8018922:	6878      	ldr	r0, [r7, #4]
 8018924:	f7ed fadb 	bl	8005ede <USBD_LL_CloseEP>
              CDC_CMD_EP);
  
  
  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 8018928:	687b      	ldr	r3, [r7, #4]
 801892a:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 801892e:	2b00      	cmp	r3, #0
 8018930:	d00e      	beq.n	8018950 <USBD_CDC_DeInit+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8018932:	687b      	ldr	r3, [r7, #4]
 8018934:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8018938:	685b      	ldr	r3, [r3, #4]
 801893a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 801893c:	687b      	ldr	r3, [r7, #4]
 801893e:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018942:	4618      	mov	r0, r3
 8018944:	f001 f8f4 	bl	8019b30 <free>
    pdev->pClassData = NULL;
 8018948:	687b      	ldr	r3, [r7, #4]
 801894a:	2200      	movs	r2, #0
 801894c:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
  }
  
  return ret;
 8018950:	7bfb      	ldrb	r3, [r7, #15]
}
 8018952:	4618      	mov	r0, r3
 8018954:	3710      	adds	r7, #16
 8018956:	46bd      	mov	sp, r7
 8018958:	bd80      	pop	{r7, pc}
	...

0801895c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 801895c:	b580      	push	{r7, lr}
 801895e:	b084      	sub	sp, #16
 8018960:	af00      	add	r7, sp, #0
 8018962:	6078      	str	r0, [r7, #4]
 8018964:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8018966:	687b      	ldr	r3, [r7, #4]
 8018968:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 801896c:	60fb      	str	r3, [r7, #12]
  static uint8_t ifalt = 0;
    
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801896e:	683b      	ldr	r3, [r7, #0]
 8018970:	781b      	ldrb	r3, [r3, #0]
 8018972:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8018976:	2b00      	cmp	r3, #0
 8018978:	d039      	beq.n	80189ee <USBD_CDC_Setup+0x92>
 801897a:	2b20      	cmp	r3, #32
 801897c:	d143      	bne.n	8018a06 <USBD_CDC_Setup+0xaa>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 801897e:	683b      	ldr	r3, [r7, #0]
 8018980:	88db      	ldrh	r3, [r3, #6]
 8018982:	2b00      	cmp	r3, #0
 8018984:	d029      	beq.n	80189da <USBD_CDC_Setup+0x7e>
    {
      if (req->bmRequest & 0x80)
 8018986:	683b      	ldr	r3, [r7, #0]
 8018988:	781b      	ldrb	r3, [r3, #0]
 801898a:	b25b      	sxtb	r3, r3
 801898c:	2b00      	cmp	r3, #0
 801898e:	da11      	bge.n	80189b4 <USBD_CDC_Setup+0x58>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8018990:	687b      	ldr	r3, [r7, #4]
 8018992:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8018996:	689b      	ldr	r3, [r3, #8]
 8018998:	683a      	ldr	r2, [r7, #0]
 801899a:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 801899c:	68f9      	ldr	r1, [r7, #12]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801899e:	683a      	ldr	r2, [r7, #0]
 80189a0:	88d2      	ldrh	r2, [r2, #6]
 80189a2:	4798      	blx	r3
                                                          req->wLength);
          USBD_CtlSendData (pdev, 
                            (uint8_t *)hcdc->data,
 80189a4:	68f9      	ldr	r1, [r7, #12]
          USBD_CtlSendData (pdev, 
 80189a6:	683b      	ldr	r3, [r7, #0]
 80189a8:	88db      	ldrh	r3, [r3, #6]
 80189aa:	461a      	mov	r2, r3
 80189ac:	6878      	ldr	r0, [r7, #4]
 80189ae:	f001 f832 	bl	8019a16 <USBD_CtlSendData>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t*)req,
                                                        0);
    }
    break;
 80189b2:	e029      	b.n	8018a08 <USBD_CDC_Setup+0xac>
        hcdc->CmdOpCode = req->bRequest;
 80189b4:	683b      	ldr	r3, [r7, #0]
 80189b6:	785a      	ldrb	r2, [r3, #1]
 80189b8:	68fb      	ldr	r3, [r7, #12]
 80189ba:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
        hcdc->CmdLength = req->wLength;
 80189be:	683b      	ldr	r3, [r7, #0]
 80189c0:	88db      	ldrh	r3, [r3, #6]
 80189c2:	b2da      	uxtb	r2, r3
 80189c4:	68fb      	ldr	r3, [r7, #12]
 80189c6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
                           (uint8_t *)hcdc->data,
 80189ca:	68f9      	ldr	r1, [r7, #12]
        USBD_CtlPrepareRx (pdev, 
 80189cc:	683b      	ldr	r3, [r7, #0]
 80189ce:	88db      	ldrh	r3, [r3, #6]
 80189d0:	461a      	mov	r2, r3
 80189d2:	6878      	ldr	r0, [r7, #4]
 80189d4:	f001 f84d 	bl	8019a72 <USBD_CtlPrepareRx>
    break;
 80189d8:	e016      	b.n	8018a08 <USBD_CDC_Setup+0xac>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80189da:	687b      	ldr	r3, [r7, #4]
 80189dc:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 80189e0:	689b      	ldr	r3, [r3, #8]
 80189e2:	683a      	ldr	r2, [r7, #0]
 80189e4:	7850      	ldrb	r0, [r2, #1]
 80189e6:	2200      	movs	r2, #0
 80189e8:	6839      	ldr	r1, [r7, #0]
 80189ea:	4798      	blx	r3
    break;
 80189ec:	e00c      	b.n	8018a08 <USBD_CDC_Setup+0xac>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80189ee:	683b      	ldr	r3, [r7, #0]
 80189f0:	785b      	ldrb	r3, [r3, #1]
 80189f2:	2b0a      	cmp	r3, #10
 80189f4:	d001      	beq.n	80189fa <USBD_CDC_Setup+0x9e>
 80189f6:	2b0b      	cmp	r3, #11
                        &ifalt,
                        1);
      break;
      
    case USB_REQ_SET_INTERFACE :
      break;
 80189f8:	e005      	b.n	8018a06 <USBD_CDC_Setup+0xaa>
      USBD_CtlSendData (pdev,
 80189fa:	2201      	movs	r2, #1
 80189fc:	4905      	ldr	r1, [pc, #20]	@ (8018a14 <USBD_CDC_Setup+0xb8>)
 80189fe:	6878      	ldr	r0, [r7, #4]
 8018a00:	f001 f809 	bl	8019a16 <USBD_CtlSendData>
      break;
 8018a04:	bf00      	nop
    }
 
  default: 
    break;
 8018a06:	bf00      	nop
  }
  return USBD_OK;
 8018a08:	2300      	movs	r3, #0
}
 8018a0a:	4618      	mov	r0, r3
 8018a0c:	3710      	adds	r7, #16
 8018a0e:	46bd      	mov	sp, r7
 8018a10:	bd80      	pop	{r7, pc}
 8018a12:	bf00      	nop
 8018a14:	20002e9c 	.word	0x20002e9c

08018a18 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8018a18:	b480      	push	{r7}
 8018a1a:	b085      	sub	sp, #20
 8018a1c:	af00      	add	r7, sp, #0
 8018a1e:	6078      	str	r0, [r7, #4]
 8018a20:	460b      	mov	r3, r1
 8018a22:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8018a24:	687b      	ldr	r3, [r7, #4]
 8018a26:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018a2a:	60fb      	str	r3, [r7, #12]
  
  if(pdev->pClassData != NULL)
 8018a2c:	687b      	ldr	r3, [r7, #4]
 8018a2e:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018a32:	2b00      	cmp	r3, #0
 8018a34:	d005      	beq.n	8018a42 <USBD_CDC_DataIn+0x2a>
  {
    
    hcdc->TxState = 0;
 8018a36:	68fb      	ldr	r3, [r7, #12]
 8018a38:	2200      	movs	r2, #0
 8018a3a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    return USBD_OK;
 8018a3e:	2300      	movs	r3, #0
 8018a40:	e000      	b.n	8018a44 <USBD_CDC_DataIn+0x2c>
  }
  else
  {
    return USBD_FAIL;
 8018a42:	2302      	movs	r3, #2
  }
}
 8018a44:	4618      	mov	r0, r3
 8018a46:	3714      	adds	r7, #20
 8018a48:	46bd      	mov	sp, r7
 8018a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a4e:	4770      	bx	lr

08018a50 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
 8018a50:	b580      	push	{r7, lr}
 8018a52:	b084      	sub	sp, #16
 8018a54:	af00      	add	r7, sp, #0
 8018a56:	6078      	str	r0, [r7, #4]
 8018a58:	460b      	mov	r3, r1
 8018a5a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8018a5c:	687b      	ldr	r3, [r7, #4]
 8018a5e:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018a62:	60fb      	str	r3, [r7, #12]
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8018a64:	78fb      	ldrb	r3, [r7, #3]
 8018a66:	4619      	mov	r1, r3
 8018a68:	6878      	ldr	r0, [r7, #4]
 8018a6a:	f7ed fade 	bl	800602a <USBD_LL_GetRxDataSize>
 8018a6e:	4602      	mov	r2, r0
 8018a70:	68fb      	ldr	r3, [r7, #12]
 8018a72:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8018a76:	687b      	ldr	r3, [r7, #4]
 8018a78:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018a7c:	2b00      	cmp	r3, #0
 8018a7e:	d00d      	beq.n	8018a9c <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8018a80:	687b      	ldr	r3, [r7, #4]
 8018a82:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8018a86:	68db      	ldr	r3, [r3, #12]
 8018a88:	68fa      	ldr	r2, [r7, #12]
 8018a8a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8018a8e:	68fa      	ldr	r2, [r7, #12]
 8018a90:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8018a94:	4611      	mov	r1, r2
 8018a96:	4798      	blx	r3

    return USBD_OK;
 8018a98:	2300      	movs	r3, #0
 8018a9a:	e000      	b.n	8018a9e <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8018a9c:	2302      	movs	r3, #2
  }
}
 8018a9e:	4618      	mov	r0, r3
 8018aa0:	3710      	adds	r7, #16
 8018aa2:	46bd      	mov	sp, r7
 8018aa4:	bd80      	pop	{r7, pc}

08018aa6 <USBD_CDC_EP0_RxReady>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
 8018aa6:	b580      	push	{r7, lr}
 8018aa8:	b084      	sub	sp, #16
 8018aaa:	af00      	add	r7, sp, #0
 8018aac:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8018aae:	687b      	ldr	r3, [r7, #4]
 8018ab0:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018ab4:	60fb      	str	r3, [r7, #12]
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8018ab6:	687b      	ldr	r3, [r7, #4]
 8018ab8:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8018abc:	2b00      	cmp	r3, #0
 8018abe:	d014      	beq.n	8018aea <USBD_CDC_EP0_RxReady+0x44>
 8018ac0:	68fb      	ldr	r3, [r7, #12]
 8018ac2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8018ac6:	2bff      	cmp	r3, #255	@ 0xff
 8018ac8:	d00f      	beq.n	8018aea <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8018aca:	687b      	ldr	r3, [r7, #4]
 8018acc:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8018ad0:	689b      	ldr	r3, [r3, #8]
 8018ad2:	68fa      	ldr	r2, [r7, #12]
 8018ad4:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8018ad8:	68f9      	ldr	r1, [r7, #12]
                                                      hcdc->CmdLength);
 8018ada:	68fa      	ldr	r2, [r7, #12]
 8018adc:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8018ae0:	4798      	blx	r3
      hcdc->CmdOpCode = 0xFF; 
 8018ae2:	68fb      	ldr	r3, [r7, #12]
 8018ae4:	22ff      	movs	r2, #255	@ 0xff
 8018ae6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
      
  }
  return USBD_OK;
 8018aea:	2300      	movs	r3, #0
}
 8018aec:	4618      	mov	r0, r3
 8018aee:	3710      	adds	r7, #16
 8018af0:	46bd      	mov	sp, r7
 8018af2:	bd80      	pop	{r7, pc}

08018af4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
 8018af4:	b480      	push	{r7}
 8018af6:	b083      	sub	sp, #12
 8018af8:	af00      	add	r7, sp, #0
 8018afa:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8018afc:	687b      	ldr	r3, [r7, #4]
 8018afe:	2243      	movs	r2, #67	@ 0x43
 8018b00:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8018b02:	4b03      	ldr	r3, [pc, #12]	@ (8018b10 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8018b04:	4618      	mov	r0, r3
 8018b06:	370c      	adds	r7, #12
 8018b08:	46bd      	mov	sp, r7
 8018b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b0e:	4770      	bx	lr
 8018b10:	20000480 	.word	0x20000480

08018b14 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
 8018b14:	b480      	push	{r7}
 8018b16:	b083      	sub	sp, #12
 8018b18:	af00      	add	r7, sp, #0
 8018b1a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8018b1c:	687b      	ldr	r3, [r7, #4]
 8018b1e:	2243      	movs	r2, #67	@ 0x43
 8018b20:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8018b22:	4b03      	ldr	r3, [pc, #12]	@ (8018b30 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8018b24:	4618      	mov	r0, r3
 8018b26:	370c      	adds	r7, #12
 8018b28:	46bd      	mov	sp, r7
 8018b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b2e:	4770      	bx	lr
 8018b30:	2000043c 	.word	0x2000043c

08018b34 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 8018b34:	b480      	push	{r7}
 8018b36:	b083      	sub	sp, #12
 8018b38:	af00      	add	r7, sp, #0
 8018b3a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8018b3c:	687b      	ldr	r3, [r7, #4]
 8018b3e:	2243      	movs	r2, #67	@ 0x43
 8018b40:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8018b42:	4b03      	ldr	r3, [pc, #12]	@ (8018b50 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8018b44:	4618      	mov	r0, r3
 8018b46:	370c      	adds	r7, #12
 8018b48:	46bd      	mov	sp, r7
 8018b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b4e:	4770      	bx	lr
 8018b50:	200004c4 	.word	0x200004c4

08018b54 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 8018b54:	b480      	push	{r7}
 8018b56:	b083      	sub	sp, #12
 8018b58:	af00      	add	r7, sp, #0
 8018b5a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 8018b5c:	687b      	ldr	r3, [r7, #4]
 8018b5e:	220a      	movs	r2, #10
 8018b60:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8018b62:	4b03      	ldr	r3, [pc, #12]	@ (8018b70 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8018b64:	4618      	mov	r0, r3
 8018b66:	370c      	adds	r7, #12
 8018b68:	46bd      	mov	sp, r7
 8018b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b6e:	4770      	bx	lr
 8018b70:	200003f8 	.word	0x200003f8

08018b74 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
 8018b74:	b480      	push	{r7}
 8018b76:	b085      	sub	sp, #20
 8018b78:	af00      	add	r7, sp, #0
 8018b7a:	6078      	str	r0, [r7, #4]
 8018b7c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8018b7e:	2302      	movs	r3, #2
 8018b80:	73fb      	strb	r3, [r7, #15]
  
  if(fops != NULL)
 8018b82:	683b      	ldr	r3, [r7, #0]
 8018b84:	2b00      	cmp	r3, #0
 8018b86:	d005      	beq.n	8018b94 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 8018b88:	687b      	ldr	r3, [r7, #4]
 8018b8a:	683a      	ldr	r2, [r7, #0]
 8018b8c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    ret = USBD_OK;    
 8018b90:	2300      	movs	r3, #0
 8018b92:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 8018b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8018b96:	4618      	mov	r0, r3
 8018b98:	3714      	adds	r7, #20
 8018b9a:	46bd      	mov	sp, r7
 8018b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ba0:	4770      	bx	lr

08018ba2 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 8018ba2:	b480      	push	{r7}
 8018ba4:	b087      	sub	sp, #28
 8018ba6:	af00      	add	r7, sp, #0
 8018ba8:	60f8      	str	r0, [r7, #12]
 8018baa:	60b9      	str	r1, [r7, #8]
 8018bac:	4613      	mov	r3, r2
 8018bae:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8018bb0:	68fb      	ldr	r3, [r7, #12]
 8018bb2:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018bb6:	617b      	str	r3, [r7, #20]
  
  hcdc->TxBuffer = pbuff;
 8018bb8:	697b      	ldr	r3, [r7, #20]
 8018bba:	68ba      	ldr	r2, [r7, #8]
 8018bbc:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;  
 8018bc0:	88fa      	ldrh	r2, [r7, #6]
 8018bc2:	697b      	ldr	r3, [r7, #20]
 8018bc4:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
  
  return USBD_OK;  
 8018bc8:	2300      	movs	r3, #0
}
 8018bca:	4618      	mov	r0, r3
 8018bcc:	371c      	adds	r7, #28
 8018bce:	46bd      	mov	sp, r7
 8018bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018bd4:	4770      	bx	lr

08018bd6 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 8018bd6:	b480      	push	{r7}
 8018bd8:	b085      	sub	sp, #20
 8018bda:	af00      	add	r7, sp, #0
 8018bdc:	6078      	str	r0, [r7, #4]
 8018bde:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8018be0:	687b      	ldr	r3, [r7, #4]
 8018be2:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018be6:	60fb      	str	r3, [r7, #12]
  
  hcdc->RxBuffer = pbuff;
 8018be8:	68fb      	ldr	r3, [r7, #12]
 8018bea:	683a      	ldr	r2, [r7, #0]
 8018bec:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
  
  return USBD_OK;
 8018bf0:	2300      	movs	r3, #0
}
 8018bf2:	4618      	mov	r0, r3
 8018bf4:	3714      	adds	r7, #20
 8018bf6:	46bd      	mov	sp, r7
 8018bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018bfc:	4770      	bx	lr

08018bfe <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
 8018bfe:	b580      	push	{r7, lr}
 8018c00:	b084      	sub	sp, #16
 8018c02:	af00      	add	r7, sp, #0
 8018c04:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8018c06:	687b      	ldr	r3, [r7, #4]
 8018c08:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018c0c:	60fb      	str	r3, [r7, #12]
  
  if(pdev->pClassData != NULL)
 8018c0e:	687b      	ldr	r3, [r7, #4]
 8018c10:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8018c14:	2b00      	cmp	r3, #0
 8018c16:	d017      	beq.n	8018c48 <USBD_CDC_TransmitPacket+0x4a>
  {
    if(hcdc->TxState == 0)
 8018c18:	68fb      	ldr	r3, [r7, #12]
 8018c1a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018c1e:	2b00      	cmp	r3, #0
 8018c20:	d110      	bne.n	8018c44 <USBD_CDC_TransmitPacket+0x46>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 8018c22:	68fb      	ldr	r3, [r7, #12]
 8018c24:	2201      	movs	r2, #1
 8018c26:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 8018c2a:	68fb      	ldr	r3, [r7, #12]
 8018c2c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
 8018c30:	68fb      	ldr	r3, [r7, #12]
 8018c32:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev,
 8018c36:	b29b      	uxth	r3, r3
 8018c38:	2181      	movs	r1, #129	@ 0x81
 8018c3a:	6878      	ldr	r0, [r7, #4]
 8018c3c:	f7ed f9c7 	bl	8005fce <USBD_LL_Transmit>
      
      return USBD_OK;
 8018c40:	2300      	movs	r3, #0
 8018c42:	e002      	b.n	8018c4a <USBD_CDC_TransmitPacket+0x4c>
    }
    else
    {
      return USBD_BUSY;
 8018c44:	2301      	movs	r3, #1
 8018c46:	e000      	b.n	8018c4a <USBD_CDC_TransmitPacket+0x4c>
    }
  }
  else
  {
    return USBD_FAIL;
 8018c48:	2302      	movs	r3, #2
  }
}
 8018c4a:	4618      	mov	r0, r3
 8018c4c:	3710      	adds	r7, #16
 8018c4e:	46bd      	mov	sp, r7
 8018c50:	bd80      	pop	{r7, pc}

08018c52 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8018c52:	b580      	push	{r7, lr}
 8018c54:	b084      	sub	sp, #16
 8018c56:	af00      	add	r7, sp, #0
 8018c58:	60f8      	str	r0, [r7, #12]
 8018c5a:	60b9      	str	r1, [r7, #8]
 8018c5c:	4613      	mov	r3, r2
 8018c5e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8018c60:	68fb      	ldr	r3, [r7, #12]
 8018c62:	2b00      	cmp	r3, #0
 8018c64:	d101      	bne.n	8018c6a <USBD_Init+0x18>
  {
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
 8018c66:	2302      	movs	r3, #2
 8018c68:	e01a      	b.n	8018ca0 <USBD_Init+0x4e>
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8018c6a:	68fb      	ldr	r3, [r7, #12]
 8018c6c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018c70:	2b00      	cmp	r3, #0
 8018c72:	d003      	beq.n	8018c7c <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8018c74:	68fb      	ldr	r3, [r7, #12]
 8018c76:	2200      	movs	r2, #0
 8018c78:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8018c7c:	68bb      	ldr	r3, [r7, #8]
 8018c7e:	2b00      	cmp	r3, #0
 8018c80:	d003      	beq.n	8018c8a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8018c82:	68fb      	ldr	r3, [r7, #12]
 8018c84:	68ba      	ldr	r2, [r7, #8]
 8018c86:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8018c8a:	68fb      	ldr	r3, [r7, #12]
 8018c8c:	2201      	movs	r2, #1
 8018c8e:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
  pdev->id = id;
 8018c92:	68fb      	ldr	r3, [r7, #12]
 8018c94:	79fa      	ldrb	r2, [r7, #7]
 8018c96:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8018c98:	68f8      	ldr	r0, [r7, #12]
 8018c9a:	f7ed f8ad 	bl	8005df8 <USBD_LL_Init>
  
  return USBD_OK; 
 8018c9e:	2300      	movs	r3, #0
}
 8018ca0:	4618      	mov	r0, r3
 8018ca2:	3710      	adds	r7, #16
 8018ca4:	46bd      	mov	sp, r7
 8018ca6:	bd80      	pop	{r7, pc}

08018ca8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8018ca8:	b480      	push	{r7}
 8018caa:	b085      	sub	sp, #20
 8018cac:	af00      	add	r7, sp, #0
 8018cae:	6078      	str	r0, [r7, #4]
 8018cb0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 8018cb2:	2300      	movs	r3, #0
 8018cb4:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 8018cb6:	683b      	ldr	r3, [r7, #0]
 8018cb8:	2b00      	cmp	r3, #0
 8018cba:	d006      	beq.n	8018cca <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8018cbc:	687b      	ldr	r3, [r7, #4]
 8018cbe:	683a      	ldr	r2, [r7, #0]
 8018cc0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    status = USBD_OK;
 8018cc4:	2300      	movs	r3, #0
 8018cc6:	73fb      	strb	r3, [r7, #15]
 8018cc8:	e001      	b.n	8018cce <USBD_RegisterClass+0x26>
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 8018cca:	2302      	movs	r3, #2
 8018ccc:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 8018cce:	7bfb      	ldrb	r3, [r7, #15]
}
 8018cd0:	4618      	mov	r0, r3
 8018cd2:	3714      	adds	r7, #20
 8018cd4:	46bd      	mov	sp, r7
 8018cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018cda:	4770      	bx	lr

08018cdc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8018cdc:	b580      	push	{r7, lr}
 8018cde:	b082      	sub	sp, #8
 8018ce0:	af00      	add	r7, sp, #0
 8018ce2:	6078      	str	r0, [r7, #4]
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 8018ce4:	6878      	ldr	r0, [r7, #4]
 8018ce6:	f7ed f8d1 	bl	8005e8c <USBD_LL_Start>
  
  return USBD_OK;  
 8018cea:	2300      	movs	r3, #0
}
 8018cec:	4618      	mov	r0, r3
 8018cee:	3708      	adds	r7, #8
 8018cf0:	46bd      	mov	sp, r7
 8018cf2:	bd80      	pop	{r7, pc}

08018cf4 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev) 
{
 8018cf4:	b480      	push	{r7}
 8018cf6:	b083      	sub	sp, #12
 8018cf8:	af00      	add	r7, sp, #0
 8018cfa:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 8018cfc:	2300      	movs	r3, #0
}
 8018cfe:	4618      	mov	r0, r3
 8018d00:	370c      	adds	r7, #12
 8018d02:	46bd      	mov	sp, r7
 8018d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d08:	4770      	bx	lr

08018d0a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8018d0a:	b580      	push	{r7, lr}
 8018d0c:	b084      	sub	sp, #16
 8018d0e:	af00      	add	r7, sp, #0
 8018d10:	6078      	str	r0, [r7, #4]
 8018d12:	460b      	mov	r3, r1
 8018d14:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8018d16:	2302      	movs	r3, #2
 8018d18:	73fb      	strb	r3, [r7, #15]
  
  if(pdev->pClass != NULL)
 8018d1a:	687b      	ldr	r3, [r7, #4]
 8018d1c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018d20:	2b00      	cmp	r3, #0
 8018d22:	d00c      	beq.n	8018d3e <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8018d24:	687b      	ldr	r3, [r7, #4]
 8018d26:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018d2a:	681b      	ldr	r3, [r3, #0]
 8018d2c:	78fa      	ldrb	r2, [r7, #3]
 8018d2e:	4611      	mov	r1, r2
 8018d30:	6878      	ldr	r0, [r7, #4]
 8018d32:	4798      	blx	r3
 8018d34:	4603      	mov	r3, r0
 8018d36:	2b00      	cmp	r3, #0
 8018d38:	d101      	bne.n	8018d3e <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8018d3a:	2300      	movs	r3, #0
 8018d3c:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret; 
 8018d3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8018d40:	4618      	mov	r0, r3
 8018d42:	3710      	adds	r7, #16
 8018d44:	46bd      	mov	sp, r7
 8018d46:	bd80      	pop	{r7, pc}

08018d48 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8018d48:	b580      	push	{r7, lr}
 8018d4a:	b082      	sub	sp, #8
 8018d4c:	af00      	add	r7, sp, #0
 8018d4e:	6078      	str	r0, [r7, #4]
 8018d50:	460b      	mov	r3, r1
 8018d52:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 8018d54:	687b      	ldr	r3, [r7, #4]
 8018d56:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018d5a:	685b      	ldr	r3, [r3, #4]
 8018d5c:	78fa      	ldrb	r2, [r7, #3]
 8018d5e:	4611      	mov	r1, r2
 8018d60:	6878      	ldr	r0, [r7, #4]
 8018d62:	4798      	blx	r3
  return USBD_OK;
 8018d64:	2300      	movs	r3, #0
}
 8018d66:	4618      	mov	r0, r3
 8018d68:	3708      	adds	r7, #8
 8018d6a:	46bd      	mov	sp, r7
 8018d6c:	bd80      	pop	{r7, pc}

08018d6e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8018d6e:	b580      	push	{r7, lr}
 8018d70:	b082      	sub	sp, #8
 8018d72:	af00      	add	r7, sp, #0
 8018d74:	6078      	str	r0, [r7, #4]
 8018d76:	6039      	str	r1, [r7, #0]

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8018d78:	687b      	ldr	r3, [r7, #4]
 8018d7a:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8018d7e:	6839      	ldr	r1, [r7, #0]
 8018d80:	4618      	mov	r0, r3
 8018d82:	f000 fda2 	bl	80198ca <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8018d86:	687b      	ldr	r3, [r7, #4]
 8018d88:	2201      	movs	r2, #1
 8018d8a:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 8018d8e:	687b      	ldr	r3, [r7, #4]
 8018d90:	f8b3 320e 	ldrh.w	r3, [r3, #526]	@ 0x20e
 8018d94:	461a      	mov	r2, r3
 8018d96:	687b      	ldr	r3, [r7, #4]
 8018d98:	f8c3 21f8 	str.w	r2, [r3, #504]	@ 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 8018d9c:	687b      	ldr	r3, [r7, #4]
 8018d9e:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8018da2:	f003 031f 	and.w	r3, r3, #31
 8018da6:	2b02      	cmp	r3, #2
 8018da8:	d016      	beq.n	8018dd8 <USBD_LL_SetupStage+0x6a>
 8018daa:	2b02      	cmp	r3, #2
 8018dac:	dc1c      	bgt.n	8018de8 <USBD_LL_SetupStage+0x7a>
 8018dae:	2b00      	cmp	r3, #0
 8018db0:	d002      	beq.n	8018db8 <USBD_LL_SetupStage+0x4a>
 8018db2:	2b01      	cmp	r3, #1
 8018db4:	d008      	beq.n	8018dc8 <USBD_LL_SetupStage+0x5a>
 8018db6:	e017      	b.n	8018de8 <USBD_LL_SetupStage+0x7a>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 8018db8:	687b      	ldr	r3, [r7, #4]
 8018dba:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8018dbe:	4619      	mov	r1, r3
 8018dc0:	6878      	ldr	r0, [r7, #4]
 8018dc2:	f000 f9c7 	bl	8019154 <USBD_StdDevReq>
    break;
 8018dc6:	e01a      	b.n	8018dfe <USBD_LL_SetupStage+0x90>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 8018dc8:	687b      	ldr	r3, [r7, #4]
 8018dca:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8018dce:	4619      	mov	r1, r3
 8018dd0:	6878      	ldr	r0, [r7, #4]
 8018dd2:	f000 fa0f 	bl	80191f4 <USBD_StdItfReq>
    break;
 8018dd6:	e012      	b.n	8018dfe <USBD_LL_SetupStage+0x90>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 8018dd8:	687b      	ldr	r3, [r7, #4]
 8018dda:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8018dde:	4619      	mov	r1, r3
 8018de0:	6878      	ldr	r0, [r7, #4]
 8018de2:	f000 fa3a 	bl	801925a <USBD_StdEPReq>
    break;
 8018de6:	e00a      	b.n	8018dfe <USBD_LL_SetupStage+0x90>
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8018de8:	687b      	ldr	r3, [r7, #4]
 8018dea:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8018dee:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8018df2:	b2db      	uxtb	r3, r3
 8018df4:	4619      	mov	r1, r3
 8018df6:	6878      	ldr	r0, [r7, #4]
 8018df8:	f7ed f884 	bl	8005f04 <USBD_LL_StallEP>
    break;
 8018dfc:	bf00      	nop
  }  
  return USBD_OK;  
 8018dfe:	2300      	movs	r3, #0
}
 8018e00:	4618      	mov	r0, r3
 8018e02:	3708      	adds	r7, #8
 8018e04:	46bd      	mov	sp, r7
 8018e06:	bd80      	pop	{r7, pc}

08018e08 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 8018e08:	b580      	push	{r7, lr}
 8018e0a:	b086      	sub	sp, #24
 8018e0c:	af00      	add	r7, sp, #0
 8018e0e:	60f8      	str	r0, [r7, #12]
 8018e10:	460b      	mov	r3, r1
 8018e12:	607a      	str	r2, [r7, #4]
 8018e14:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8018e16:	7afb      	ldrb	r3, [r7, #11]
 8018e18:	2b00      	cmp	r3, #0
 8018e1a:	d138      	bne.n	8018e8e <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8018e1c:	68fb      	ldr	r3, [r7, #12]
 8018e1e:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8018e22:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8018e24:	68fb      	ldr	r3, [r7, #12]
 8018e26:	f8d3 31f4 	ldr.w	r3, [r3, #500]	@ 0x1f4
 8018e2a:	2b03      	cmp	r3, #3
 8018e2c:	d142      	bne.n	8018eb4 <USBD_LL_DataOutStage+0xac>
    {
      if(pep->rem_length > pep->maxpacket)
 8018e2e:	697b      	ldr	r3, [r7, #20]
 8018e30:	689a      	ldr	r2, [r3, #8]
 8018e32:	697b      	ldr	r3, [r7, #20]
 8018e34:	68db      	ldr	r3, [r3, #12]
 8018e36:	429a      	cmp	r2, r3
 8018e38:	d914      	bls.n	8018e64 <USBD_LL_DataOutStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 8018e3a:	697b      	ldr	r3, [r7, #20]
 8018e3c:	689a      	ldr	r2, [r3, #8]
 8018e3e:	697b      	ldr	r3, [r7, #20]
 8018e40:	68db      	ldr	r3, [r3, #12]
 8018e42:	1ad2      	subs	r2, r2, r3
 8018e44:	697b      	ldr	r3, [r7, #20]
 8018e46:	609a      	str	r2, [r3, #8]
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 8018e48:	697b      	ldr	r3, [r7, #20]
 8018e4a:	68da      	ldr	r2, [r3, #12]
 8018e4c:	697b      	ldr	r3, [r7, #20]
 8018e4e:	689b      	ldr	r3, [r3, #8]
 8018e50:	4293      	cmp	r3, r2
 8018e52:	bf28      	it	cs
 8018e54:	4613      	movcs	r3, r2
        USBD_CtlContinueRx (pdev, 
 8018e56:	b29b      	uxth	r3, r3
 8018e58:	461a      	mov	r2, r3
 8018e5a:	6879      	ldr	r1, [r7, #4]
 8018e5c:	68f8      	ldr	r0, [r7, #12]
 8018e5e:	f000 fe26 	bl	8019aae <USBD_CtlContinueRx>
 8018e62:	e027      	b.n	8018eb4 <USBD_LL_DataOutStage+0xac>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8018e64:	68fb      	ldr	r3, [r7, #12]
 8018e66:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018e6a:	691b      	ldr	r3, [r3, #16]
 8018e6c:	2b00      	cmp	r3, #0
 8018e6e:	d00a      	beq.n	8018e86 <USBD_LL_DataOutStage+0x7e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8018e70:	68fb      	ldr	r3, [r7, #12]
 8018e72:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8018e76:	2b03      	cmp	r3, #3
 8018e78:	d105      	bne.n	8018e86 <USBD_LL_DataOutStage+0x7e>
        {
          pdev->pClass->EP0_RxReady(pdev); 
 8018e7a:	68fb      	ldr	r3, [r7, #12]
 8018e7c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018e80:	691b      	ldr	r3, [r3, #16]
 8018e82:	68f8      	ldr	r0, [r7, #12]
 8018e84:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8018e86:	68f8      	ldr	r0, [r7, #12]
 8018e88:	f000 fe23 	bl	8019ad2 <USBD_CtlSendStatus>
 8018e8c:	e012      	b.n	8018eb4 <USBD_LL_DataOutStage+0xac>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 8018e8e:	68fb      	ldr	r3, [r7, #12]
 8018e90:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018e94:	699b      	ldr	r3, [r3, #24]
 8018e96:	2b00      	cmp	r3, #0
 8018e98:	d00c      	beq.n	8018eb4 <USBD_LL_DataOutStage+0xac>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8018e9a:	68fb      	ldr	r3, [r7, #12]
 8018e9c:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
  else if((pdev->pClass->DataOut != NULL)&&
 8018ea0:	2b03      	cmp	r3, #3
 8018ea2:	d107      	bne.n	8018eb4 <USBD_LL_DataOutStage+0xac>
  {
    pdev->pClass->DataOut(pdev, epnum); 
 8018ea4:	68fb      	ldr	r3, [r7, #12]
 8018ea6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018eaa:	699b      	ldr	r3, [r3, #24]
 8018eac:	7afa      	ldrb	r2, [r7, #11]
 8018eae:	4611      	mov	r1, r2
 8018eb0:	68f8      	ldr	r0, [r7, #12]
 8018eb2:	4798      	blx	r3
  }  
  return USBD_OK;
 8018eb4:	2300      	movs	r3, #0
}
 8018eb6:	4618      	mov	r0, r3
 8018eb8:	3718      	adds	r7, #24
 8018eba:	46bd      	mov	sp, r7
 8018ebc:	bd80      	pop	{r7, pc}

08018ebe <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8018ebe:	b580      	push	{r7, lr}
 8018ec0:	b086      	sub	sp, #24
 8018ec2:	af00      	add	r7, sp, #0
 8018ec4:	60f8      	str	r0, [r7, #12]
 8018ec6:	460b      	mov	r3, r1
 8018ec8:	607a      	str	r2, [r7, #4]
 8018eca:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8018ecc:	7afb      	ldrb	r3, [r7, #11]
 8018ece:	2b00      	cmp	r3, #0
 8018ed0:	d16c      	bne.n	8018fac <USBD_LL_DataInStage+0xee>
  {
    pep = &pdev->ep_in[0];
 8018ed2:	68fb      	ldr	r3, [r7, #12]
 8018ed4:	3314      	adds	r3, #20
 8018ed6:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8018ed8:	68fb      	ldr	r3, [r7, #12]
 8018eda:	f8d3 31f4 	ldr.w	r3, [r3, #500]	@ 0x1f4
 8018ede:	2b02      	cmp	r3, #2
 8018ee0:	d157      	bne.n	8018f92 <USBD_LL_DataInStage+0xd4>
    {
      if(pep->rem_length > pep->maxpacket)
 8018ee2:	697b      	ldr	r3, [r7, #20]
 8018ee4:	689a      	ldr	r2, [r3, #8]
 8018ee6:	697b      	ldr	r3, [r7, #20]
 8018ee8:	68db      	ldr	r3, [r3, #12]
 8018eea:	429a      	cmp	r2, r3
 8018eec:	d915      	bls.n	8018f1a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 8018eee:	697b      	ldr	r3, [r7, #20]
 8018ef0:	689a      	ldr	r2, [r3, #8]
 8018ef2:	697b      	ldr	r3, [r7, #20]
 8018ef4:	68db      	ldr	r3, [r3, #12]
 8018ef6:	1ad2      	subs	r2, r2, r3
 8018ef8:	697b      	ldr	r3, [r7, #20]
 8018efa:	609a      	str	r2, [r3, #8]
        
        USBD_CtlContinueSendData (pdev, 
                                  pdata, 
                                  pep->rem_length);
 8018efc:	697b      	ldr	r3, [r7, #20]
 8018efe:	689b      	ldr	r3, [r3, #8]
        USBD_CtlContinueSendData (pdev, 
 8018f00:	b29b      	uxth	r3, r3
 8018f02:	461a      	mov	r2, r3
 8018f04:	6879      	ldr	r1, [r7, #4]
 8018f06:	68f8      	ldr	r0, [r7, #12]
 8018f08:	f000 fda1 	bl	8019a4e <USBD_CtlContinueSendData>
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8018f0c:	2300      	movs	r3, #0
 8018f0e:	2200      	movs	r2, #0
 8018f10:	2100      	movs	r1, #0
 8018f12:	68f8      	ldr	r0, [r7, #12]
 8018f14:	f7ed f872 	bl	8005ffc <USBD_LL_PrepareReceive>
 8018f18:	e03b      	b.n	8018f92 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 8018f1a:	697b      	ldr	r3, [r7, #20]
 8018f1c:	685b      	ldr	r3, [r3, #4]
 8018f1e:	697a      	ldr	r2, [r7, #20]
 8018f20:	68d2      	ldr	r2, [r2, #12]
 8018f22:	fbb3 f1f2 	udiv	r1, r3, r2
 8018f26:	fb01 f202 	mul.w	r2, r1, r2
 8018f2a:	1a9b      	subs	r3, r3, r2
 8018f2c:	2b00      	cmp	r3, #0
 8018f2e:	d11c      	bne.n	8018f6a <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 8018f30:	697b      	ldr	r3, [r7, #20]
 8018f32:	685a      	ldr	r2, [r3, #4]
 8018f34:	697b      	ldr	r3, [r7, #20]
 8018f36:	68db      	ldr	r3, [r3, #12]
        if((pep->total_length % pep->maxpacket == 0) &&
 8018f38:	429a      	cmp	r2, r3
 8018f3a:	d316      	bcc.n	8018f6a <USBD_LL_DataInStage+0xac>
             (pep->total_length < pdev->ep0_data_len ))
 8018f3c:	697b      	ldr	r3, [r7, #20]
 8018f3e:	685a      	ldr	r2, [r3, #4]
 8018f40:	68fb      	ldr	r3, [r7, #12]
 8018f42:	f8d3 31f8 	ldr.w	r3, [r3, #504]	@ 0x1f8
           (pep->total_length >= pep->maxpacket) &&
 8018f46:	429a      	cmp	r2, r3
 8018f48:	d20f      	bcs.n	8018f6a <USBD_LL_DataInStage+0xac>
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8018f4a:	2200      	movs	r2, #0
 8018f4c:	2100      	movs	r1, #0
 8018f4e:	68f8      	ldr	r0, [r7, #12]
 8018f50:	f000 fd7d 	bl	8019a4e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8018f54:	68fb      	ldr	r3, [r7, #12]
 8018f56:	2200      	movs	r2, #0
 8018f58:	f8c3 21f8 	str.w	r2, [r3, #504]	@ 0x1f8
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8018f5c:	2300      	movs	r3, #0
 8018f5e:	2200      	movs	r2, #0
 8018f60:	2100      	movs	r1, #0
 8018f62:	68f8      	ldr	r0, [r7, #12]
 8018f64:	f7ed f84a 	bl	8005ffc <USBD_LL_PrepareReceive>
 8018f68:	e013      	b.n	8018f92 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8018f6a:	68fb      	ldr	r3, [r7, #12]
 8018f6c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018f70:	68db      	ldr	r3, [r3, #12]
 8018f72:	2b00      	cmp	r3, #0
 8018f74:	d00a      	beq.n	8018f8c <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 8018f76:	68fb      	ldr	r3, [r7, #12]
 8018f78:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8018f7c:	2b03      	cmp	r3, #3
 8018f7e:	d105      	bne.n	8018f8c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev); 
 8018f80:	68fb      	ldr	r3, [r7, #12]
 8018f82:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018f86:	68db      	ldr	r3, [r3, #12]
 8018f88:	68f8      	ldr	r0, [r7, #12]
 8018f8a:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 8018f8c:	68f8      	ldr	r0, [r7, #12]
 8018f8e:	f000 fdb3 	bl	8019af8 <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8018f92:	68fb      	ldr	r3, [r7, #12]
 8018f94:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8018f98:	2b01      	cmp	r3, #1
 8018f9a:	d11a      	bne.n	8018fd2 <USBD_LL_DataInStage+0x114>
    {
      USBD_RunTestMode(pdev); 
 8018f9c:	68f8      	ldr	r0, [r7, #12]
 8018f9e:	f7ff fea9 	bl	8018cf4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0;
 8018fa2:	68fb      	ldr	r3, [r7, #12]
 8018fa4:	2200      	movs	r2, #0
 8018fa6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
 8018faa:	e012      	b.n	8018fd2 <USBD_LL_DataInStage+0x114>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 8018fac:	68fb      	ldr	r3, [r7, #12]
 8018fae:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018fb2:	695b      	ldr	r3, [r3, #20]
 8018fb4:	2b00      	cmp	r3, #0
 8018fb6:	d00c      	beq.n	8018fd2 <USBD_LL_DataInStage+0x114>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8018fb8:	68fb      	ldr	r3, [r7, #12]
 8018fba:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
  else if((pdev->pClass->DataIn != NULL)&& 
 8018fbe:	2b03      	cmp	r3, #3
 8018fc0:	d107      	bne.n	8018fd2 <USBD_LL_DataInStage+0x114>
  {
    pdev->pClass->DataIn(pdev, epnum); 
 8018fc2:	68fb      	ldr	r3, [r7, #12]
 8018fc4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018fc8:	695b      	ldr	r3, [r3, #20]
 8018fca:	7afa      	ldrb	r2, [r7, #11]
 8018fcc:	4611      	mov	r1, r2
 8018fce:	68f8      	ldr	r0, [r7, #12]
 8018fd0:	4798      	blx	r3
  }  
  return USBD_OK;
 8018fd2:	2300      	movs	r3, #0
}
 8018fd4:	4618      	mov	r0, r3
 8018fd6:	3718      	adds	r7, #24
 8018fd8:	46bd      	mov	sp, r7
 8018fda:	bd80      	pop	{r7, pc}

08018fdc <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8018fdc:	b580      	push	{r7, lr}
 8018fde:	b082      	sub	sp, #8
 8018fe0:	af00      	add	r7, sp, #0
 8018fe2:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8018fe4:	2340      	movs	r3, #64	@ 0x40
 8018fe6:	2200      	movs	r2, #0
 8018fe8:	2100      	movs	r1, #0
 8018fea:	6878      	ldr	r0, [r7, #4]
 8018fec:	f7ec ff5d 	bl	8005eaa <USBD_LL_OpenEP>
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8018ff0:	687b      	ldr	r3, [r7, #4]
 8018ff2:	2240      	movs	r2, #64	@ 0x40
 8018ff4:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8018ff8:	2340      	movs	r3, #64	@ 0x40
 8018ffa:	2200      	movs	r2, #0
 8018ffc:	2180      	movs	r1, #128	@ 0x80
 8018ffe:	6878      	ldr	r0, [r7, #4]
 8019000:	f7ec ff53 	bl	8005eaa <USBD_LL_OpenEP>
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8019004:	687b      	ldr	r3, [r7, #4]
 8019006:	2240      	movs	r2, #64	@ 0x40
 8019008:	621a      	str	r2, [r3, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801900a:	687b      	ldr	r3, [r7, #4]
 801900c:	2201      	movs	r2, #1
 801900e:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
  
  if (pdev->pClassData) 
 8019012:	687b      	ldr	r3, [r7, #4]
 8019014:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8019018:	2b00      	cmp	r3, #0
 801901a:	d009      	beq.n	8019030 <USBD_LL_Reset+0x54>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 801901c:	687b      	ldr	r3, [r7, #4]
 801901e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8019022:	685b      	ldr	r3, [r3, #4]
 8019024:	687a      	ldr	r2, [r7, #4]
 8019026:	6852      	ldr	r2, [r2, #4]
 8019028:	b2d2      	uxtb	r2, r2
 801902a:	4611      	mov	r1, r2
 801902c:	6878      	ldr	r0, [r7, #4]
 801902e:	4798      	blx	r3
 
  
  return USBD_OK;
 8019030:	2300      	movs	r3, #0
}
 8019032:	4618      	mov	r0, r3
 8019034:	3708      	adds	r7, #8
 8019036:	46bd      	mov	sp, r7
 8019038:	bd80      	pop	{r7, pc}

0801903a <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 801903a:	b480      	push	{r7}
 801903c:	b083      	sub	sp, #12
 801903e:	af00      	add	r7, sp, #0
 8019040:	6078      	str	r0, [r7, #4]
 8019042:	460b      	mov	r3, r1
 8019044:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8019046:	687b      	ldr	r3, [r7, #4]
 8019048:	78fa      	ldrb	r2, [r7, #3]
 801904a:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 801904c:	2300      	movs	r3, #0
}
 801904e:	4618      	mov	r0, r3
 8019050:	370c      	adds	r7, #12
 8019052:	46bd      	mov	sp, r7
 8019054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019058:	4770      	bx	lr

0801905a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 801905a:	b480      	push	{r7}
 801905c:	b083      	sub	sp, #12
 801905e:	af00      	add	r7, sp, #0
 8019060:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8019062:	687b      	ldr	r3, [r7, #4]
 8019064:	f893 21fc 	ldrb.w	r2, [r3, #508]	@ 0x1fc
 8019068:	687b      	ldr	r3, [r7, #4]
 801906a:	f883 21fd 	strb.w	r2, [r3, #509]	@ 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 801906e:	687b      	ldr	r3, [r7, #4]
 8019070:	2204      	movs	r2, #4
 8019072:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
  return USBD_OK;
 8019076:	2300      	movs	r3, #0
}
 8019078:	4618      	mov	r0, r3
 801907a:	370c      	adds	r7, #12
 801907c:	46bd      	mov	sp, r7
 801907e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019082:	4770      	bx	lr

08019084 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 8019084:	b480      	push	{r7}
 8019086:	b083      	sub	sp, #12
 8019088:	af00      	add	r7, sp, #0
 801908a:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;  
 801908c:	687b      	ldr	r3, [r7, #4]
 801908e:	f893 21fd 	ldrb.w	r2, [r3, #509]	@ 0x1fd
 8019092:	687b      	ldr	r3, [r7, #4]
 8019094:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
  return USBD_OK;
 8019098:	2300      	movs	r3, #0
}
 801909a:	4618      	mov	r0, r3
 801909c:	370c      	adds	r7, #12
 801909e:	46bd      	mov	sp, r7
 80190a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80190a4:	4770      	bx	lr

080190a6 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 80190a6:	b580      	push	{r7, lr}
 80190a8:	b082      	sub	sp, #8
 80190aa:	af00      	add	r7, sp, #0
 80190ac:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 80190ae:	687b      	ldr	r3, [r7, #4]
 80190b0:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 80190b4:	2b03      	cmp	r3, #3
 80190b6:	d10b      	bne.n	80190d0 <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 80190b8:	687b      	ldr	r3, [r7, #4]
 80190ba:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80190be:	69db      	ldr	r3, [r3, #28]
 80190c0:	2b00      	cmp	r3, #0
 80190c2:	d005      	beq.n	80190d0 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80190c4:	687b      	ldr	r3, [r7, #4]
 80190c6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80190ca:	69db      	ldr	r3, [r3, #28]
 80190cc:	6878      	ldr	r0, [r7, #4]
 80190ce:	4798      	blx	r3
    }
  }
  return USBD_OK;
 80190d0:	2300      	movs	r3, #0
}
 80190d2:	4618      	mov	r0, r3
 80190d4:	3708      	adds	r7, #8
 80190d6:	46bd      	mov	sp, r7
 80190d8:	bd80      	pop	{r7, pc}

080190da <USBD_LL_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 80190da:	b480      	push	{r7}
 80190dc:	b083      	sub	sp, #12
 80190de:	af00      	add	r7, sp, #0
 80190e0:	6078      	str	r0, [r7, #4]
 80190e2:	460b      	mov	r3, r1
 80190e4:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 80190e6:	2300      	movs	r3, #0
}
 80190e8:	4618      	mov	r0, r3
 80190ea:	370c      	adds	r7, #12
 80190ec:	46bd      	mov	sp, r7
 80190ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80190f2:	4770      	bx	lr

080190f4 <USBD_LL_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 80190f4:	b480      	push	{r7}
 80190f6:	b083      	sub	sp, #12
 80190f8:	af00      	add	r7, sp, #0
 80190fa:	6078      	str	r0, [r7, #4]
 80190fc:	460b      	mov	r3, r1
 80190fe:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 8019100:	2300      	movs	r3, #0
}
 8019102:	4618      	mov	r0, r3
 8019104:	370c      	adds	r7, #12
 8019106:	46bd      	mov	sp, r7
 8019108:	f85d 7b04 	ldr.w	r7, [sp], #4
 801910c:	4770      	bx	lr

0801910e <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
 801910e:	b480      	push	{r7}
 8019110:	b083      	sub	sp, #12
 8019112:	af00      	add	r7, sp, #0
 8019114:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 8019116:	2300      	movs	r3, #0
}
 8019118:	4618      	mov	r0, r3
 801911a:	370c      	adds	r7, #12
 801911c:	46bd      	mov	sp, r7
 801911e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019122:	4770      	bx	lr

08019124 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 8019124:	b580      	push	{r7, lr}
 8019126:	b082      	sub	sp, #8
 8019128:	af00      	add	r7, sp, #0
 801912a:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801912c:	687b      	ldr	r3, [r7, #4]
 801912e:	2201      	movs	r2, #1
 8019130:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8019134:	687b      	ldr	r3, [r7, #4]
 8019136:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801913a:	685b      	ldr	r3, [r3, #4]
 801913c:	687a      	ldr	r2, [r7, #4]
 801913e:	6852      	ldr	r2, [r2, #4]
 8019140:	b2d2      	uxtb	r2, r2
 8019142:	4611      	mov	r1, r2
 8019144:	6878      	ldr	r0, [r7, #4]
 8019146:	4798      	blx	r3
   
  return USBD_OK;
 8019148:	2300      	movs	r3, #0
}
 801914a:	4618      	mov	r0, r3
 801914c:	3708      	adds	r7, #8
 801914e:	46bd      	mov	sp, r7
 8019150:	bd80      	pop	{r7, pc}
	...

08019154 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8019154:	b580      	push	{r7, lr}
 8019156:	b084      	sub	sp, #16
 8019158:	af00      	add	r7, sp, #0
 801915a:	6078      	str	r0, [r7, #4]
 801915c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;  
 801915e:	2300      	movs	r3, #0
 8019160:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 8019162:	683b      	ldr	r3, [r7, #0]
 8019164:	785b      	ldrb	r3, [r3, #1]
 8019166:	2b09      	cmp	r3, #9
 8019168:	d839      	bhi.n	80191de <USBD_StdDevReq+0x8a>
 801916a:	a201      	add	r2, pc, #4	@ (adr r2, 8019170 <USBD_StdDevReq+0x1c>)
 801916c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019170:	080191c1 	.word	0x080191c1
 8019174:	080191d5 	.word	0x080191d5
 8019178:	080191df 	.word	0x080191df
 801917c:	080191cb 	.word	0x080191cb
 8019180:	080191df 	.word	0x080191df
 8019184:	080191a3 	.word	0x080191a3
 8019188:	08019199 	.word	0x08019199
 801918c:	080191df 	.word	0x080191df
 8019190:	080191b7 	.word	0x080191b7
 8019194:	080191ad 	.word	0x080191ad
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 8019198:	6839      	ldr	r1, [r7, #0]
 801919a:	6878      	ldr	r0, [r7, #4]
 801919c:	f000 f93a 	bl	8019414 <USBD_GetDescriptor>
    break;
 80191a0:	e022      	b.n	80191e8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 80191a2:	6839      	ldr	r1, [r7, #0]
 80191a4:	6878      	ldr	r0, [r7, #4]
 80191a6:	f000 fa29 	bl	80195fc <USBD_SetAddress>
    break;
 80191aa:	e01d      	b.n	80191e8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 80191ac:	6839      	ldr	r1, [r7, #0]
 80191ae:	6878      	ldr	r0, [r7, #4]
 80191b0:	f000 fa64 	bl	801967c <USBD_SetConfig>
    break;
 80191b4:	e018      	b.n	80191e8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 80191b6:	6839      	ldr	r1, [r7, #0]
 80191b8:	6878      	ldr	r0, [r7, #4]
 80191ba:	f000 fae7 	bl	801978c <USBD_GetConfig>
    break;
 80191be:	e013      	b.n	80191e8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 80191c0:	6839      	ldr	r1, [r7, #0]
 80191c2:	6878      	ldr	r0, [r7, #4]
 80191c4:	f000 fb14 	bl	80197f0 <USBD_GetStatus>
    break;
 80191c8:	e00e      	b.n	80191e8 <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 80191ca:	6839      	ldr	r1, [r7, #0]
 80191cc:	6878      	ldr	r0, [r7, #4]
 80191ce:	f000 fb39 	bl	8019844 <USBD_SetFeature>
    break;
 80191d2:	e009      	b.n	80191e8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 80191d4:	6839      	ldr	r1, [r7, #0]
 80191d6:	6878      	ldr	r0, [r7, #4]
 80191d8:	f000 fb4f 	bl	801987a <USBD_ClrFeature>
    break;
 80191dc:	e004      	b.n	80191e8 <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 80191de:	6839      	ldr	r1, [r7, #0]
 80191e0:	6878      	ldr	r0, [r7, #4]
 80191e2:	f000 fbac 	bl	801993e <USBD_CtlError>
    break;
 80191e6:	bf00      	nop
  }
  
  return ret;
 80191e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80191ea:	4618      	mov	r0, r3
 80191ec:	3710      	adds	r7, #16
 80191ee:	46bd      	mov	sp, r7
 80191f0:	bd80      	pop	{r7, pc}
 80191f2:	bf00      	nop

080191f4 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80191f4:	b580      	push	{r7, lr}
 80191f6:	b084      	sub	sp, #16
 80191f8:	af00      	add	r7, sp, #0
 80191fa:	6078      	str	r0, [r7, #4]
 80191fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK; 
 80191fe:	2300      	movs	r3, #0
 8019200:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev_state) 
 8019202:	687b      	ldr	r3, [r7, #4]
 8019204:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 8019208:	2b03      	cmp	r3, #3
 801920a:	d11b      	bne.n	8019244 <USBD_StdItfReq+0x50>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 801920c:	683b      	ldr	r3, [r7, #0]
 801920e:	889b      	ldrh	r3, [r3, #4]
 8019210:	b2db      	uxtb	r3, r3
 8019212:	2b01      	cmp	r3, #1
 8019214:	d811      	bhi.n	801923a <USBD_StdItfReq+0x46>
    {
      pdev->pClass->Setup (pdev, req); 
 8019216:	687b      	ldr	r3, [r7, #4]
 8019218:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801921c:	689b      	ldr	r3, [r3, #8]
 801921e:	6839      	ldr	r1, [r7, #0]
 8019220:	6878      	ldr	r0, [r7, #4]
 8019222:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8019224:	683b      	ldr	r3, [r7, #0]
 8019226:	88db      	ldrh	r3, [r3, #6]
 8019228:	2b00      	cmp	r3, #0
 801922a:	d110      	bne.n	801924e <USBD_StdItfReq+0x5a>
 801922c:	7bfb      	ldrb	r3, [r7, #15]
 801922e:	2b00      	cmp	r3, #0
 8019230:	d10d      	bne.n	801924e <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 8019232:	6878      	ldr	r0, [r7, #4]
 8019234:	f000 fc4d 	bl	8019ad2 <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 8019238:	e009      	b.n	801924e <USBD_StdItfReq+0x5a>
       USBD_CtlError(pdev , req);
 801923a:	6839      	ldr	r1, [r7, #0]
 801923c:	6878      	ldr	r0, [r7, #4]
 801923e:	f000 fb7e 	bl	801993e <USBD_CtlError>
    break;
 8019242:	e004      	b.n	801924e <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 8019244:	6839      	ldr	r1, [r7, #0]
 8019246:	6878      	ldr	r0, [r7, #4]
 8019248:	f000 fb79 	bl	801993e <USBD_CtlError>
    break;
 801924c:	e000      	b.n	8019250 <USBD_StdItfReq+0x5c>
    break;
 801924e:	bf00      	nop
  }
  return USBD_OK;
 8019250:	2300      	movs	r3, #0
}
 8019252:	4618      	mov	r0, r3
 8019254:	3710      	adds	r7, #16
 8019256:	46bd      	mov	sp, r7
 8019258:	bd80      	pop	{r7, pc}

0801925a <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 801925a:	b580      	push	{r7, lr}
 801925c:	b084      	sub	sp, #16
 801925e:	af00      	add	r7, sp, #0
 8019260:	6078      	str	r0, [r7, #4]
 8019262:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
 8019264:	2300      	movs	r3, #0
 8019266:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8019268:	683b      	ldr	r3, [r7, #0]
 801926a:	889b      	ldrh	r3, [r3, #4]
 801926c:	73bb      	strb	r3, [r7, #14]
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 801926e:	683b      	ldr	r3, [r7, #0]
 8019270:	781b      	ldrb	r3, [r3, #0]
 8019272:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8019276:	2b20      	cmp	r3, #32
 8019278:	d108      	bne.n	801928c <USBD_StdEPReq+0x32>
  {
    pdev->pClass->Setup (pdev, req);
 801927a:	687b      	ldr	r3, [r7, #4]
 801927c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8019280:	689b      	ldr	r3, [r3, #8]
 8019282:	6839      	ldr	r1, [r7, #0]
 8019284:	6878      	ldr	r0, [r7, #4]
 8019286:	4798      	blx	r3
    
    return USBD_OK;
 8019288:	2300      	movs	r3, #0
 801928a:	e0be      	b.n	801940a <USBD_StdEPReq+0x1b0>
  }
  
  switch (req->bRequest) 
 801928c:	683b      	ldr	r3, [r7, #0]
 801928e:	785b      	ldrb	r3, [r3, #1]
 8019290:	2b03      	cmp	r3, #3
 8019292:	d007      	beq.n	80192a4 <USBD_StdEPReq+0x4a>
 8019294:	2b03      	cmp	r3, #3
 8019296:	f300 80b6 	bgt.w	8019406 <USBD_StdEPReq+0x1ac>
 801929a:	2b00      	cmp	r3, #0
 801929c:	d06d      	beq.n	801937a <USBD_StdEPReq+0x120>
 801929e:	2b01      	cmp	r3, #1
 80192a0:	d035      	beq.n	801930e <USBD_StdEPReq+0xb4>
      break;
    }
    break;
    
  default:
    break;
 80192a2:	e0b0      	b.n	8019406 <USBD_StdEPReq+0x1ac>
    switch (pdev->dev_state) 
 80192a4:	687b      	ldr	r3, [r7, #4]
 80192a6:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 80192aa:	2b02      	cmp	r3, #2
 80192ac:	d002      	beq.n	80192b4 <USBD_StdEPReq+0x5a>
 80192ae:	2b03      	cmp	r3, #3
 80192b0:	d00c      	beq.n	80192cc <USBD_StdEPReq+0x72>
 80192b2:	e025      	b.n	8019300 <USBD_StdEPReq+0xa6>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 80192b4:	7bbb      	ldrb	r3, [r7, #14]
 80192b6:	2b00      	cmp	r3, #0
 80192b8:	d027      	beq.n	801930a <USBD_StdEPReq+0xb0>
 80192ba:	7bbb      	ldrb	r3, [r7, #14]
 80192bc:	2b80      	cmp	r3, #128	@ 0x80
 80192be:	d024      	beq.n	801930a <USBD_StdEPReq+0xb0>
        USBD_LL_StallEP(pdev , ep_addr);
 80192c0:	7bbb      	ldrb	r3, [r7, #14]
 80192c2:	4619      	mov	r1, r3
 80192c4:	6878      	ldr	r0, [r7, #4]
 80192c6:	f7ec fe1d 	bl	8005f04 <USBD_LL_StallEP>
      break;	
 80192ca:	e01e      	b.n	801930a <USBD_StdEPReq+0xb0>
      if (req->wValue == USB_FEATURE_EP_HALT)
 80192cc:	683b      	ldr	r3, [r7, #0]
 80192ce:	885b      	ldrh	r3, [r3, #2]
 80192d0:	2b00      	cmp	r3, #0
 80192d2:	d10a      	bne.n	80192ea <USBD_StdEPReq+0x90>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 80192d4:	7bbb      	ldrb	r3, [r7, #14]
 80192d6:	2b00      	cmp	r3, #0
 80192d8:	d007      	beq.n	80192ea <USBD_StdEPReq+0x90>
 80192da:	7bbb      	ldrb	r3, [r7, #14]
 80192dc:	2b80      	cmp	r3, #128	@ 0x80
 80192de:	d004      	beq.n	80192ea <USBD_StdEPReq+0x90>
          USBD_LL_StallEP(pdev , ep_addr);
 80192e0:	7bbb      	ldrb	r3, [r7, #14]
 80192e2:	4619      	mov	r1, r3
 80192e4:	6878      	ldr	r0, [r7, #4]
 80192e6:	f7ec fe0d 	bl	8005f04 <USBD_LL_StallEP>
      pdev->pClass->Setup (pdev, req);   
 80192ea:	687b      	ldr	r3, [r7, #4]
 80192ec:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80192f0:	689b      	ldr	r3, [r3, #8]
 80192f2:	6839      	ldr	r1, [r7, #0]
 80192f4:	6878      	ldr	r0, [r7, #4]
 80192f6:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 80192f8:	6878      	ldr	r0, [r7, #4]
 80192fa:	f000 fbea 	bl	8019ad2 <USBD_CtlSendStatus>
      break;
 80192fe:	e005      	b.n	801930c <USBD_StdEPReq+0xb2>
      USBD_CtlError(pdev , req);
 8019300:	6839      	ldr	r1, [r7, #0]
 8019302:	6878      	ldr	r0, [r7, #4]
 8019304:	f000 fb1b 	bl	801993e <USBD_CtlError>
      break;    
 8019308:	e000      	b.n	801930c <USBD_StdEPReq+0xb2>
      break;	
 801930a:	bf00      	nop
    break;
 801930c:	e07c      	b.n	8019408 <USBD_StdEPReq+0x1ae>
    switch (pdev->dev_state) 
 801930e:	687b      	ldr	r3, [r7, #4]
 8019310:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 8019314:	2b02      	cmp	r3, #2
 8019316:	d002      	beq.n	801931e <USBD_StdEPReq+0xc4>
 8019318:	2b03      	cmp	r3, #3
 801931a:	d00c      	beq.n	8019336 <USBD_StdEPReq+0xdc>
 801931c:	e024      	b.n	8019368 <USBD_StdEPReq+0x10e>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 801931e:	7bbb      	ldrb	r3, [r7, #14]
 8019320:	2b00      	cmp	r3, #0
 8019322:	d026      	beq.n	8019372 <USBD_StdEPReq+0x118>
 8019324:	7bbb      	ldrb	r3, [r7, #14]
 8019326:	2b80      	cmp	r3, #128	@ 0x80
 8019328:	d023      	beq.n	8019372 <USBD_StdEPReq+0x118>
        USBD_LL_StallEP(pdev , ep_addr);
 801932a:	7bbb      	ldrb	r3, [r7, #14]
 801932c:	4619      	mov	r1, r3
 801932e:	6878      	ldr	r0, [r7, #4]
 8019330:	f7ec fde8 	bl	8005f04 <USBD_LL_StallEP>
      break;	
 8019334:	e01d      	b.n	8019372 <USBD_StdEPReq+0x118>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8019336:	683b      	ldr	r3, [r7, #0]
 8019338:	885b      	ldrh	r3, [r3, #2]
 801933a:	2b00      	cmp	r3, #0
 801933c:	d11b      	bne.n	8019376 <USBD_StdEPReq+0x11c>
        if ((ep_addr & 0x7F) != 0x00) 
 801933e:	7bbb      	ldrb	r3, [r7, #14]
 8019340:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8019344:	2b00      	cmp	r3, #0
 8019346:	d00b      	beq.n	8019360 <USBD_StdEPReq+0x106>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8019348:	7bbb      	ldrb	r3, [r7, #14]
 801934a:	4619      	mov	r1, r3
 801934c:	6878      	ldr	r0, [r7, #4]
 801934e:	f7ec fdec 	bl	8005f2a <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 8019352:	687b      	ldr	r3, [r7, #4]
 8019354:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8019358:	689b      	ldr	r3, [r3, #8]
 801935a:	6839      	ldr	r1, [r7, #0]
 801935c:	6878      	ldr	r0, [r7, #4]
 801935e:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8019360:	6878      	ldr	r0, [r7, #4]
 8019362:	f000 fbb6 	bl	8019ad2 <USBD_CtlSendStatus>
      break;
 8019366:	e006      	b.n	8019376 <USBD_StdEPReq+0x11c>
      USBD_CtlError(pdev , req);
 8019368:	6839      	ldr	r1, [r7, #0]
 801936a:	6878      	ldr	r0, [r7, #4]
 801936c:	f000 fae7 	bl	801993e <USBD_CtlError>
      break;    
 8019370:	e002      	b.n	8019378 <USBD_StdEPReq+0x11e>
      break;	
 8019372:	bf00      	nop
 8019374:	e048      	b.n	8019408 <USBD_StdEPReq+0x1ae>
      break;
 8019376:	bf00      	nop
    break;
 8019378:	e046      	b.n	8019408 <USBD_StdEPReq+0x1ae>
    switch (pdev->dev_state) 
 801937a:	687b      	ldr	r3, [r7, #4]
 801937c:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 8019380:	2b02      	cmp	r3, #2
 8019382:	d002      	beq.n	801938a <USBD_StdEPReq+0x130>
 8019384:	2b03      	cmp	r3, #3
 8019386:	d00b      	beq.n	80193a0 <USBD_StdEPReq+0x146>
 8019388:	e036      	b.n	80193f8 <USBD_StdEPReq+0x19e>
      if ((ep_addr & 0x7F) != 0x00) 
 801938a:	7bbb      	ldrb	r3, [r7, #14]
 801938c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8019390:	2b00      	cmp	r3, #0
 8019392:	d036      	beq.n	8019402 <USBD_StdEPReq+0x1a8>
        USBD_LL_StallEP(pdev , ep_addr);
 8019394:	7bbb      	ldrb	r3, [r7, #14]
 8019396:	4619      	mov	r1, r3
 8019398:	6878      	ldr	r0, [r7, #4]
 801939a:	f7ec fdb3 	bl	8005f04 <USBD_LL_StallEP>
      break;	
 801939e:	e030      	b.n	8019402 <USBD_StdEPReq+0x1a8>
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 80193a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80193a4:	2b00      	cmp	r3, #0
 80193a6:	da08      	bge.n	80193ba <USBD_StdEPReq+0x160>
 80193a8:	7bbb      	ldrb	r3, [r7, #14]
 80193aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80193ae:	3301      	adds	r3, #1
 80193b0:	011b      	lsls	r3, r3, #4
 80193b2:	687a      	ldr	r2, [r7, #4]
 80193b4:	4413      	add	r3, r2
 80193b6:	3304      	adds	r3, #4
 80193b8:	e007      	b.n	80193ca <USBD_StdEPReq+0x170>
                                         &pdev->ep_out[ep_addr & 0x7F];
 80193ba:	7bbb      	ldrb	r3, [r7, #14]
 80193bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 80193c0:	3310      	adds	r3, #16
 80193c2:	011b      	lsls	r3, r3, #4
 80193c4:	687a      	ldr	r2, [r7, #4]
 80193c6:	4413      	add	r3, r2
 80193c8:	3304      	adds	r3, #4
 80193ca:	60bb      	str	r3, [r7, #8]
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 80193cc:	7bbb      	ldrb	r3, [r7, #14]
 80193ce:	4619      	mov	r1, r3
 80193d0:	6878      	ldr	r0, [r7, #4]
 80193d2:	f7ec fdbd 	bl	8005f50 <USBD_LL_IsStallEP>
 80193d6:	4603      	mov	r3, r0
 80193d8:	2b00      	cmp	r3, #0
 80193da:	d003      	beq.n	80193e4 <USBD_StdEPReq+0x18a>
        pep->status = 0x0001;     
 80193dc:	68bb      	ldr	r3, [r7, #8]
 80193de:	2201      	movs	r2, #1
 80193e0:	601a      	str	r2, [r3, #0]
 80193e2:	e002      	b.n	80193ea <USBD_StdEPReq+0x190>
        pep->status = 0x0000;  
 80193e4:	68bb      	ldr	r3, [r7, #8]
 80193e6:	2200      	movs	r2, #0
 80193e8:	601a      	str	r2, [r3, #0]
                        (uint8_t *)&pep->status,
 80193ea:	68bb      	ldr	r3, [r7, #8]
      USBD_CtlSendData (pdev,
 80193ec:	2202      	movs	r2, #2
 80193ee:	4619      	mov	r1, r3
 80193f0:	6878      	ldr	r0, [r7, #4]
 80193f2:	f000 fb10 	bl	8019a16 <USBD_CtlSendData>
      break;
 80193f6:	e005      	b.n	8019404 <USBD_StdEPReq+0x1aa>
      USBD_CtlError(pdev , req);
 80193f8:	6839      	ldr	r1, [r7, #0]
 80193fa:	6878      	ldr	r0, [r7, #4]
 80193fc:	f000 fa9f 	bl	801993e <USBD_CtlError>
      break;
 8019400:	e000      	b.n	8019404 <USBD_StdEPReq+0x1aa>
      break;	
 8019402:	bf00      	nop
    break;
 8019404:	e000      	b.n	8019408 <USBD_StdEPReq+0x1ae>
    break;
 8019406:	bf00      	nop
  }
  return ret;
 8019408:	7bfb      	ldrb	r3, [r7, #15]
}
 801940a:	4618      	mov	r0, r3
 801940c:	3710      	adds	r7, #16
 801940e:	46bd      	mov	sp, r7
 8019410:	bd80      	pop	{r7, pc}
	...

08019414 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev , 
                               USBD_SetupReqTypedef *req)
{
 8019414:	b580      	push	{r7, lr}
 8019416:	b084      	sub	sp, #16
 8019418:	af00      	add	r7, sp, #0
 801941a:	6078      	str	r0, [r7, #4]
 801941c:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 801941e:	683b      	ldr	r3, [r7, #0]
 8019420:	885b      	ldrh	r3, [r3, #2]
 8019422:	0a1b      	lsrs	r3, r3, #8
 8019424:	b29b      	uxth	r3, r3
 8019426:	3b01      	subs	r3, #1
 8019428:	2b06      	cmp	r3, #6
 801942a:	f200 80c9 	bhi.w	80195c0 <USBD_GetDescriptor+0x1ac>
 801942e:	a201      	add	r2, pc, #4	@ (adr r2, 8019434 <USBD_GetDescriptor+0x20>)
 8019430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019434:	08019451 	.word	0x08019451
 8019438:	08019469 	.word	0x08019469
 801943c:	080194a9 	.word	0x080194a9
 8019440:	080195c1 	.word	0x080195c1
 8019444:	080195c1 	.word	0x080195c1
 8019448:	0801956d 	.word	0x0801956d
 801944c:	08019593 	.word	0x08019593
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif    
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8019450:	687b      	ldr	r3, [r7, #4]
 8019452:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8019456:	681b      	ldr	r3, [r3, #0]
 8019458:	687a      	ldr	r2, [r7, #4]
 801945a:	7c12      	ldrb	r2, [r2, #16]
 801945c:	f107 010a 	add.w	r1, r7, #10
 8019460:	4610      	mov	r0, r2
 8019462:	4798      	blx	r3
 8019464:	60f8      	str	r0, [r7, #12]
    break;
 8019466:	e0b0      	b.n	80195ca <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8019468:	687b      	ldr	r3, [r7, #4]
 801946a:	7c1b      	ldrb	r3, [r3, #16]
 801946c:	2b00      	cmp	r3, #0
 801946e:	d10d      	bne.n	801948c <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8019470:	687b      	ldr	r3, [r7, #4]
 8019472:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8019476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019478:	f107 020a 	add.w	r2, r7, #10
 801947c:	4610      	mov	r0, r2
 801947e:	4798      	blx	r3
 8019480:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8019482:	68fb      	ldr	r3, [r7, #12]
 8019484:	3301      	adds	r3, #1
 8019486:	2202      	movs	r2, #2
 8019488:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 801948a:	e09e      	b.n	80195ca <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 801948c:	687b      	ldr	r3, [r7, #4]
 801948e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8019492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019494:	f107 020a 	add.w	r2, r7, #10
 8019498:	4610      	mov	r0, r2
 801949a:	4798      	blx	r3
 801949c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801949e:	68fb      	ldr	r3, [r7, #12]
 80194a0:	3301      	adds	r3, #1
 80194a2:	2202      	movs	r2, #2
 80194a4:	701a      	strb	r2, [r3, #0]
    break;
 80194a6:	e090      	b.n	80195ca <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 80194a8:	683b      	ldr	r3, [r7, #0]
 80194aa:	885b      	ldrh	r3, [r3, #2]
 80194ac:	b2db      	uxtb	r3, r3
 80194ae:	2b05      	cmp	r3, #5
 80194b0:	d856      	bhi.n	8019560 <USBD_GetDescriptor+0x14c>
 80194b2:	a201      	add	r2, pc, #4	@ (adr r2, 80194b8 <USBD_GetDescriptor+0xa4>)
 80194b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80194b8:	080194d1 	.word	0x080194d1
 80194bc:	080194e9 	.word	0x080194e9
 80194c0:	08019501 	.word	0x08019501
 80194c4:	08019519 	.word	0x08019519
 80194c8:	08019531 	.word	0x08019531
 80194cc:	08019549 	.word	0x08019549
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 80194d0:	687b      	ldr	r3, [r7, #4]
 80194d2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80194d6:	685b      	ldr	r3, [r3, #4]
 80194d8:	687a      	ldr	r2, [r7, #4]
 80194da:	7c12      	ldrb	r2, [r2, #16]
 80194dc:	f107 010a 	add.w	r1, r7, #10
 80194e0:	4610      	mov	r0, r2
 80194e2:	4798      	blx	r3
 80194e4:	60f8      	str	r0, [r7, #12]
      break;
 80194e6:	e040      	b.n	801956a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80194e8:	687b      	ldr	r3, [r7, #4]
 80194ea:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80194ee:	689b      	ldr	r3, [r3, #8]
 80194f0:	687a      	ldr	r2, [r7, #4]
 80194f2:	7c12      	ldrb	r2, [r2, #16]
 80194f4:	f107 010a 	add.w	r1, r7, #10
 80194f8:	4610      	mov	r0, r2
 80194fa:	4798      	blx	r3
 80194fc:	60f8      	str	r0, [r7, #12]
      break;
 80194fe:	e034      	b.n	801956a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8019500:	687b      	ldr	r3, [r7, #4]
 8019502:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8019506:	68db      	ldr	r3, [r3, #12]
 8019508:	687a      	ldr	r2, [r7, #4]
 801950a:	7c12      	ldrb	r2, [r2, #16]
 801950c:	f107 010a 	add.w	r1, r7, #10
 8019510:	4610      	mov	r0, r2
 8019512:	4798      	blx	r3
 8019514:	60f8      	str	r0, [r7, #12]
      break;
 8019516:	e028      	b.n	801956a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8019518:	687b      	ldr	r3, [r7, #4]
 801951a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 801951e:	691b      	ldr	r3, [r3, #16]
 8019520:	687a      	ldr	r2, [r7, #4]
 8019522:	7c12      	ldrb	r2, [r2, #16]
 8019524:	f107 010a 	add.w	r1, r7, #10
 8019528:	4610      	mov	r0, r2
 801952a:	4798      	blx	r3
 801952c:	60f8      	str	r0, [r7, #12]
      break;
 801952e:	e01c      	b.n	801956a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8019530:	687b      	ldr	r3, [r7, #4]
 8019532:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8019536:	695b      	ldr	r3, [r3, #20]
 8019538:	687a      	ldr	r2, [r7, #4]
 801953a:	7c12      	ldrb	r2, [r2, #16]
 801953c:	f107 010a 	add.w	r1, r7, #10
 8019540:	4610      	mov	r0, r2
 8019542:	4798      	blx	r3
 8019544:	60f8      	str	r0, [r7, #12]
      break;
 8019546:	e010      	b.n	801956a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8019548:	687b      	ldr	r3, [r7, #4]
 801954a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 801954e:	699b      	ldr	r3, [r3, #24]
 8019550:	687a      	ldr	r2, [r7, #4]
 8019552:	7c12      	ldrb	r2, [r2, #16]
 8019554:	f107 010a 	add.w	r1, r7, #10
 8019558:	4610      	mov	r0, r2
 801955a:	4798      	blx	r3
 801955c:	60f8      	str	r0, [r7, #12]
      break;
 801955e:	e004      	b.n	801956a <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else      
       USBD_CtlError(pdev , req);
 8019560:	6839      	ldr	r1, [r7, #0]
 8019562:	6878      	ldr	r0, [r7, #4]
 8019564:	f000 f9eb 	bl	801993e <USBD_CtlError>
      return;
 8019568:	e044      	b.n	80195f4 <USBD_GetDescriptor+0x1e0>
#endif   
    }
    break;
 801956a:	e02e      	b.n	80195ca <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 801956c:	687b      	ldr	r3, [r7, #4]
 801956e:	7c1b      	ldrb	r3, [r3, #16]
 8019570:	2b00      	cmp	r3, #0
 8019572:	d109      	bne.n	8019588 <USBD_GetDescriptor+0x174>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8019574:	687b      	ldr	r3, [r7, #4]
 8019576:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801957a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801957c:	f107 020a 	add.w	r2, r7, #10
 8019580:	4610      	mov	r0, r2
 8019582:	4798      	blx	r3
 8019584:	60f8      	str	r0, [r7, #12]
      break;
 8019586:	e020      	b.n	80195ca <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8019588:	6839      	ldr	r1, [r7, #0]
 801958a:	6878      	ldr	r0, [r7, #4]
 801958c:	f000 f9d7 	bl	801993e <USBD_CtlError>
      return;
 8019590:	e030      	b.n	80195f4 <USBD_GetDescriptor+0x1e0>
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8019592:	687b      	ldr	r3, [r7, #4]
 8019594:	7c1b      	ldrb	r3, [r3, #16]
 8019596:	2b00      	cmp	r3, #0
 8019598:	d10d      	bne.n	80195b6 <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 801959a:	687b      	ldr	r3, [r7, #4]
 801959c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80195a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80195a2:	f107 020a 	add.w	r2, r7, #10
 80195a6:	4610      	mov	r0, r2
 80195a8:	4798      	blx	r3
 80195aa:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80195ac:	68fb      	ldr	r3, [r7, #12]
 80195ae:	3301      	adds	r3, #1
 80195b0:	2207      	movs	r2, #7
 80195b2:	701a      	strb	r2, [r3, #0]
      break; 
 80195b4:	e009      	b.n	80195ca <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 80195b6:	6839      	ldr	r1, [r7, #0]
 80195b8:	6878      	ldr	r0, [r7, #4]
 80195ba:	f000 f9c0 	bl	801993e <USBD_CtlError>
      return;
 80195be:	e019      	b.n	80195f4 <USBD_GetDescriptor+0x1e0>
    }

  default: 
     USBD_CtlError(pdev , req);
 80195c0:	6839      	ldr	r1, [r7, #0]
 80195c2:	6878      	ldr	r0, [r7, #4]
 80195c4:	f000 f9bb 	bl	801993e <USBD_CtlError>
    return;
 80195c8:	e014      	b.n	80195f4 <USBD_GetDescriptor+0x1e0>
  }
  
  if((len != 0)&& (req->wLength != 0))
 80195ca:	897b      	ldrh	r3, [r7, #10]
 80195cc:	2b00      	cmp	r3, #0
 80195ce:	d011      	beq.n	80195f4 <USBD_GetDescriptor+0x1e0>
 80195d0:	683b      	ldr	r3, [r7, #0]
 80195d2:	88db      	ldrh	r3, [r3, #6]
 80195d4:	2b00      	cmp	r3, #0
 80195d6:	d00d      	beq.n	80195f4 <USBD_GetDescriptor+0x1e0>
  {
    
    len = MIN(len , req->wLength);
 80195d8:	683b      	ldr	r3, [r7, #0]
 80195da:	88da      	ldrh	r2, [r3, #6]
 80195dc:	897b      	ldrh	r3, [r7, #10]
 80195de:	4293      	cmp	r3, r2
 80195e0:	bf28      	it	cs
 80195e2:	4613      	movcs	r3, r2
 80195e4:	b29b      	uxth	r3, r3
 80195e6:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 80195e8:	897b      	ldrh	r3, [r7, #10]
 80195ea:	461a      	mov	r2, r3
 80195ec:	68f9      	ldr	r1, [r7, #12]
 80195ee:	6878      	ldr	r0, [r7, #4]
 80195f0:	f000 fa11 	bl	8019a16 <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 80195f4:	3710      	adds	r7, #16
 80195f6:	46bd      	mov	sp, r7
 80195f8:	bd80      	pop	{r7, pc}
 80195fa:	bf00      	nop

080195fc <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 80195fc:	b580      	push	{r7, lr}
 80195fe:	b084      	sub	sp, #16
 8019600:	af00      	add	r7, sp, #0
 8019602:	6078      	str	r0, [r7, #4]
 8019604:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8019606:	683b      	ldr	r3, [r7, #0]
 8019608:	889b      	ldrh	r3, [r3, #4]
 801960a:	2b00      	cmp	r3, #0
 801960c:	d12c      	bne.n	8019668 <USBD_SetAddress+0x6c>
 801960e:	683b      	ldr	r3, [r7, #0]
 8019610:	88db      	ldrh	r3, [r3, #6]
 8019612:	2b00      	cmp	r3, #0
 8019614:	d128      	bne.n	8019668 <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8019616:	683b      	ldr	r3, [r7, #0]
 8019618:	885b      	ldrh	r3, [r3, #2]
 801961a:	b2db      	uxtb	r3, r3
 801961c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8019620:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8019622:	687b      	ldr	r3, [r7, #4]
 8019624:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 8019628:	2b03      	cmp	r3, #3
 801962a:	d104      	bne.n	8019636 <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 801962c:	6839      	ldr	r1, [r7, #0]
 801962e:	6878      	ldr	r0, [r7, #4]
 8019630:	f000 f985 	bl	801993e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8019634:	e01d      	b.n	8019672 <USBD_SetAddress+0x76>
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 8019636:	687b      	ldr	r3, [r7, #4]
 8019638:	7bfa      	ldrb	r2, [r7, #15]
 801963a:	f883 21fe 	strb.w	r2, [r3, #510]	@ 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 801963e:	7bfb      	ldrb	r3, [r7, #15]
 8019640:	4619      	mov	r1, r3
 8019642:	6878      	ldr	r0, [r7, #4]
 8019644:	f7ec fcb0 	bl	8005fa8 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8019648:	6878      	ldr	r0, [r7, #4]
 801964a:	f000 fa42 	bl	8019ad2 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 801964e:	7bfb      	ldrb	r3, [r7, #15]
 8019650:	2b00      	cmp	r3, #0
 8019652:	d004      	beq.n	801965e <USBD_SetAddress+0x62>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8019654:	687b      	ldr	r3, [r7, #4]
 8019656:	2202      	movs	r2, #2
 8019658:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 801965c:	e009      	b.n	8019672 <USBD_SetAddress+0x76>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 801965e:	687b      	ldr	r3, [r7, #4]
 8019660:	2201      	movs	r2, #1
 8019662:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8019666:	e004      	b.n	8019672 <USBD_SetAddress+0x76>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 8019668:	6839      	ldr	r1, [r7, #0]
 801966a:	6878      	ldr	r0, [r7, #4]
 801966c:	f000 f967 	bl	801993e <USBD_CtlError>
  } 
}
 8019670:	bf00      	nop
 8019672:	bf00      	nop
 8019674:	3710      	adds	r7, #16
 8019676:	46bd      	mov	sp, r7
 8019678:	bd80      	pop	{r7, pc}
	...

0801967c <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 801967c:	b580      	push	{r7, lr}
 801967e:	b082      	sub	sp, #8
 8019680:	af00      	add	r7, sp, #0
 8019682:	6078      	str	r0, [r7, #4]
 8019684:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8019686:	683b      	ldr	r3, [r7, #0]
 8019688:	885b      	ldrh	r3, [r3, #2]
 801968a:	b2da      	uxtb	r2, r3
 801968c:	4b3e      	ldr	r3, [pc, #248]	@ (8019788 <USBD_SetConfig+0x10c>)
 801968e:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8019690:	4b3d      	ldr	r3, [pc, #244]	@ (8019788 <USBD_SetConfig+0x10c>)
 8019692:	781b      	ldrb	r3, [r3, #0]
 8019694:	2b01      	cmp	r3, #1
 8019696:	d904      	bls.n	80196a2 <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 8019698:	6839      	ldr	r1, [r7, #0]
 801969a:	6878      	ldr	r0, [r7, #4]
 801969c:	f000 f94f 	bl	801993e <USBD_CtlError>
 80196a0:	e06f      	b.n	8019782 <USBD_SetConfig+0x106>
  } 
  else 
  {
    switch (pdev->dev_state) 
 80196a2:	687b      	ldr	r3, [r7, #4]
 80196a4:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 80196a8:	2b02      	cmp	r3, #2
 80196aa:	d002      	beq.n	80196b2 <USBD_SetConfig+0x36>
 80196ac:	2b03      	cmp	r3, #3
 80196ae:	d023      	beq.n	80196f8 <USBD_SetConfig+0x7c>
 80196b0:	e062      	b.n	8019778 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 80196b2:	4b35      	ldr	r3, [pc, #212]	@ (8019788 <USBD_SetConfig+0x10c>)
 80196b4:	781b      	ldrb	r3, [r3, #0]
 80196b6:	2b00      	cmp	r3, #0
 80196b8:	d01a      	beq.n	80196f0 <USBD_SetConfig+0x74>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 80196ba:	4b33      	ldr	r3, [pc, #204]	@ (8019788 <USBD_SetConfig+0x10c>)
 80196bc:	781b      	ldrb	r3, [r3, #0]
 80196be:	461a      	mov	r2, r3
 80196c0:	687b      	ldr	r3, [r7, #4]
 80196c2:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80196c4:	687b      	ldr	r3, [r7, #4]
 80196c6:	2203      	movs	r2, #3
 80196c8:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 80196cc:	4b2e      	ldr	r3, [pc, #184]	@ (8019788 <USBD_SetConfig+0x10c>)
 80196ce:	781b      	ldrb	r3, [r3, #0]
 80196d0:	4619      	mov	r1, r3
 80196d2:	6878      	ldr	r0, [r7, #4]
 80196d4:	f7ff fb19 	bl	8018d0a <USBD_SetClassConfig>
 80196d8:	4603      	mov	r3, r0
 80196da:	2b02      	cmp	r3, #2
 80196dc:	d104      	bne.n	80196e8 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev , req);  
 80196de:	6839      	ldr	r1, [r7, #0]
 80196e0:	6878      	ldr	r0, [r7, #4]
 80196e2:	f000 f92c 	bl	801993e <USBD_CtlError>
          return;
 80196e6:	e04c      	b.n	8019782 <USBD_SetConfig+0x106>
        }
        USBD_CtlSendStatus(pdev);
 80196e8:	6878      	ldr	r0, [r7, #4]
 80196ea:	f000 f9f2 	bl	8019ad2 <USBD_CtlSendStatus>
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
      }
      break;
 80196ee:	e048      	b.n	8019782 <USBD_SetConfig+0x106>
         USBD_CtlSendStatus(pdev);
 80196f0:	6878      	ldr	r0, [r7, #4]
 80196f2:	f000 f9ee 	bl	8019ad2 <USBD_CtlSendStatus>
      break;
 80196f6:	e044      	b.n	8019782 <USBD_SetConfig+0x106>
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 80196f8:	4b23      	ldr	r3, [pc, #140]	@ (8019788 <USBD_SetConfig+0x10c>)
 80196fa:	781b      	ldrb	r3, [r3, #0]
 80196fc:	2b00      	cmp	r3, #0
 80196fe:	d112      	bne.n	8019726 <USBD_SetConfig+0xaa>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8019700:	687b      	ldr	r3, [r7, #4]
 8019702:	2202      	movs	r2, #2
 8019704:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
        pdev->dev_config = cfgidx;          
 8019708:	4b1f      	ldr	r3, [pc, #124]	@ (8019788 <USBD_SetConfig+0x10c>)
 801970a:	781b      	ldrb	r3, [r3, #0]
 801970c:	461a      	mov	r2, r3
 801970e:	687b      	ldr	r3, [r7, #4]
 8019710:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8019712:	4b1d      	ldr	r3, [pc, #116]	@ (8019788 <USBD_SetConfig+0x10c>)
 8019714:	781b      	ldrb	r3, [r3, #0]
 8019716:	4619      	mov	r1, r3
 8019718:	6878      	ldr	r0, [r7, #4]
 801971a:	f7ff fb15 	bl	8018d48 <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 801971e:	6878      	ldr	r0, [r7, #4]
 8019720:	f000 f9d7 	bl	8019ad2 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8019724:	e02d      	b.n	8019782 <USBD_SetConfig+0x106>
      else  if (cfgidx != pdev->dev_config) 
 8019726:	4b18      	ldr	r3, [pc, #96]	@ (8019788 <USBD_SetConfig+0x10c>)
 8019728:	781b      	ldrb	r3, [r3, #0]
 801972a:	461a      	mov	r2, r3
 801972c:	687b      	ldr	r3, [r7, #4]
 801972e:	685b      	ldr	r3, [r3, #4]
 8019730:	429a      	cmp	r2, r3
 8019732:	d01d      	beq.n	8019770 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8019734:	687b      	ldr	r3, [r7, #4]
 8019736:	685b      	ldr	r3, [r3, #4]
 8019738:	b2db      	uxtb	r3, r3
 801973a:	4619      	mov	r1, r3
 801973c:	6878      	ldr	r0, [r7, #4]
 801973e:	f7ff fb03 	bl	8018d48 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8019742:	4b11      	ldr	r3, [pc, #68]	@ (8019788 <USBD_SetConfig+0x10c>)
 8019744:	781b      	ldrb	r3, [r3, #0]
 8019746:	461a      	mov	r2, r3
 8019748:	687b      	ldr	r3, [r7, #4]
 801974a:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 801974c:	4b0e      	ldr	r3, [pc, #56]	@ (8019788 <USBD_SetConfig+0x10c>)
 801974e:	781b      	ldrb	r3, [r3, #0]
 8019750:	4619      	mov	r1, r3
 8019752:	6878      	ldr	r0, [r7, #4]
 8019754:	f7ff fad9 	bl	8018d0a <USBD_SetClassConfig>
 8019758:	4603      	mov	r3, r0
 801975a:	2b02      	cmp	r3, #2
 801975c:	d104      	bne.n	8019768 <USBD_SetConfig+0xec>
          USBD_CtlError(pdev , req);  
 801975e:	6839      	ldr	r1, [r7, #0]
 8019760:	6878      	ldr	r0, [r7, #4]
 8019762:	f000 f8ec 	bl	801993e <USBD_CtlError>
          return;
 8019766:	e00c      	b.n	8019782 <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 8019768:	6878      	ldr	r0, [r7, #4]
 801976a:	f000 f9b2 	bl	8019ad2 <USBD_CtlSendStatus>
      break;
 801976e:	e008      	b.n	8019782 <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 8019770:	6878      	ldr	r0, [r7, #4]
 8019772:	f000 f9ae 	bl	8019ad2 <USBD_CtlSendStatus>
      break;
 8019776:	e004      	b.n	8019782 <USBD_SetConfig+0x106>
      
    default:					
       USBD_CtlError(pdev , req);                     
 8019778:	6839      	ldr	r1, [r7, #0]
 801977a:	6878      	ldr	r0, [r7, #4]
 801977c:	f000 f8df 	bl	801993e <USBD_CtlError>
      break;
 8019780:	bf00      	nop
    }
  }
}
 8019782:	3708      	adds	r7, #8
 8019784:	46bd      	mov	sp, r7
 8019786:	bd80      	pop	{r7, pc}
 8019788:	20002e9d 	.word	0x20002e9d

0801978c <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 801978c:	b580      	push	{r7, lr}
 801978e:	b082      	sub	sp, #8
 8019790:	af00      	add	r7, sp, #0
 8019792:	6078      	str	r0, [r7, #4]
 8019794:	6039      	str	r1, [r7, #0]

  if (req->wLength != 1) 
 8019796:	683b      	ldr	r3, [r7, #0]
 8019798:	88db      	ldrh	r3, [r3, #6]
 801979a:	2b01      	cmp	r3, #1
 801979c:	d004      	beq.n	80197a8 <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 801979e:	6839      	ldr	r1, [r7, #0]
 80197a0:	6878      	ldr	r0, [r7, #4]
 80197a2:	f000 f8cc 	bl	801993e <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 80197a6:	e01f      	b.n	80197e8 <USBD_GetConfig+0x5c>
    switch (pdev->dev_state )  
 80197a8:	687b      	ldr	r3, [r7, #4]
 80197aa:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 80197ae:	2b02      	cmp	r3, #2
 80197b0:	d002      	beq.n	80197b8 <USBD_GetConfig+0x2c>
 80197b2:	2b03      	cmp	r3, #3
 80197b4:	d00b      	beq.n	80197ce <USBD_GetConfig+0x42>
 80197b6:	e012      	b.n	80197de <USBD_GetConfig+0x52>
      pdev->dev_default_config = 0;
 80197b8:	687b      	ldr	r3, [r7, #4]
 80197ba:	2200      	movs	r2, #0
 80197bc:	609a      	str	r2, [r3, #8]
                        (uint8_t *)&pdev->dev_default_config,
 80197be:	687b      	ldr	r3, [r7, #4]
 80197c0:	3308      	adds	r3, #8
      USBD_CtlSendData (pdev, 
 80197c2:	2201      	movs	r2, #1
 80197c4:	4619      	mov	r1, r3
 80197c6:	6878      	ldr	r0, [r7, #4]
 80197c8:	f000 f925 	bl	8019a16 <USBD_CtlSendData>
      break;
 80197cc:	e00c      	b.n	80197e8 <USBD_GetConfig+0x5c>
                        (uint8_t *)&pdev->dev_config,
 80197ce:	687b      	ldr	r3, [r7, #4]
 80197d0:	3304      	adds	r3, #4
      USBD_CtlSendData (pdev, 
 80197d2:	2201      	movs	r2, #1
 80197d4:	4619      	mov	r1, r3
 80197d6:	6878      	ldr	r0, [r7, #4]
 80197d8:	f000 f91d 	bl	8019a16 <USBD_CtlSendData>
      break;
 80197dc:	e004      	b.n	80197e8 <USBD_GetConfig+0x5c>
       USBD_CtlError(pdev , req);
 80197de:	6839      	ldr	r1, [r7, #0]
 80197e0:	6878      	ldr	r0, [r7, #4]
 80197e2:	f000 f8ac 	bl	801993e <USBD_CtlError>
      break;
 80197e6:	bf00      	nop
}
 80197e8:	bf00      	nop
 80197ea:	3708      	adds	r7, #8
 80197ec:	46bd      	mov	sp, r7
 80197ee:	bd80      	pop	{r7, pc}

080197f0 <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 80197f0:	b580      	push	{r7, lr}
 80197f2:	b082      	sub	sp, #8
 80197f4:	af00      	add	r7, sp, #0
 80197f6:	6078      	str	r0, [r7, #4]
 80197f8:	6039      	str	r1, [r7, #0]
  
    
  switch (pdev->dev_state) 
 80197fa:	687b      	ldr	r3, [r7, #4]
 80197fc:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 8019800:	3b02      	subs	r3, #2
 8019802:	2b01      	cmp	r3, #1
 8019804:	d815      	bhi.n	8019832 <USBD_GetStatus+0x42>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8019806:	687b      	ldr	r3, [r7, #4]
 8019808:	2201      	movs	r2, #1
 801980a:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 801980c:	687b      	ldr	r3, [r7, #4]
 801980e:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8019812:	2b00      	cmp	r3, #0
 8019814:	d005      	beq.n	8019822 <USBD_GetStatus+0x32>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8019816:	687b      	ldr	r3, [r7, #4]
 8019818:	68db      	ldr	r3, [r3, #12]
 801981a:	f043 0202 	orr.w	r2, r3, #2
 801981e:	687b      	ldr	r3, [r7, #4]
 8019820:	60da      	str	r2, [r3, #12]
    }
    
    USBD_CtlSendData (pdev, 
                      (uint8_t *)& pdev->dev_config_status,
 8019822:	687b      	ldr	r3, [r7, #4]
 8019824:	330c      	adds	r3, #12
    USBD_CtlSendData (pdev, 
 8019826:	2202      	movs	r2, #2
 8019828:	4619      	mov	r1, r3
 801982a:	6878      	ldr	r0, [r7, #4]
 801982c:	f000 f8f3 	bl	8019a16 <USBD_CtlSendData>
                      2);
    break;
 8019830:	e004      	b.n	801983c <USBD_GetStatus+0x4c>
    
  default :
    USBD_CtlError(pdev , req);                        
 8019832:	6839      	ldr	r1, [r7, #0]
 8019834:	6878      	ldr	r0, [r7, #4]
 8019836:	f000 f882 	bl	801993e <USBD_CtlError>
    break;
 801983a:	bf00      	nop
  }
}
 801983c:	bf00      	nop
 801983e:	3708      	adds	r7, #8
 8019840:	46bd      	mov	sp, r7
 8019842:	bd80      	pop	{r7, pc}

08019844 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8019844:	b580      	push	{r7, lr}
 8019846:	b082      	sub	sp, #8
 8019848:	af00      	add	r7, sp, #0
 801984a:	6078      	str	r0, [r7, #4]
 801984c:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801984e:	683b      	ldr	r3, [r7, #0]
 8019850:	885b      	ldrh	r3, [r3, #2]
 8019852:	2b01      	cmp	r3, #1
 8019854:	d10d      	bne.n	8019872 <USBD_SetFeature+0x2e>
  {
    pdev->dev_remote_wakeup = 1;  
 8019856:	687b      	ldr	r3, [r7, #4]
 8019858:	2201      	movs	r2, #1
 801985a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    pdev->pClass->Setup (pdev, req);   
 801985e:	687b      	ldr	r3, [r7, #4]
 8019860:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8019864:	689b      	ldr	r3, [r3, #8]
 8019866:	6839      	ldr	r1, [r7, #0]
 8019868:	6878      	ldr	r0, [r7, #4]
 801986a:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 801986c:	6878      	ldr	r0, [r7, #4]
 801986e:	f000 f930 	bl	8019ad2 <USBD_CtlSendStatus>
  }

}
 8019872:	bf00      	nop
 8019874:	3708      	adds	r7, #8
 8019876:	46bd      	mov	sp, r7
 8019878:	bd80      	pop	{r7, pc}

0801987a <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 801987a:	b580      	push	{r7, lr}
 801987c:	b082      	sub	sp, #8
 801987e:	af00      	add	r7, sp, #0
 8019880:	6078      	str	r0, [r7, #4]
 8019882:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8019884:	687b      	ldr	r3, [r7, #4]
 8019886:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 801988a:	3b02      	subs	r3, #2
 801988c:	2b01      	cmp	r3, #1
 801988e:	d812      	bhi.n	80198b6 <USBD_ClrFeature+0x3c>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8019890:	683b      	ldr	r3, [r7, #0]
 8019892:	885b      	ldrh	r3, [r3, #2]
 8019894:	2b01      	cmp	r3, #1
 8019896:	d113      	bne.n	80198c0 <USBD_ClrFeature+0x46>
    {
      pdev->dev_remote_wakeup = 0; 
 8019898:	687b      	ldr	r3, [r7, #4]
 801989a:	2200      	movs	r2, #0
 801989c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
      pdev->pClass->Setup (pdev, req);   
 80198a0:	687b      	ldr	r3, [r7, #4]
 80198a2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80198a6:	689b      	ldr	r3, [r3, #8]
 80198a8:	6839      	ldr	r1, [r7, #0]
 80198aa:	6878      	ldr	r0, [r7, #4]
 80198ac:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 80198ae:	6878      	ldr	r0, [r7, #4]
 80198b0:	f000 f90f 	bl	8019ad2 <USBD_CtlSendStatus>
    }
    break;
 80198b4:	e004      	b.n	80198c0 <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 80198b6:	6839      	ldr	r1, [r7, #0]
 80198b8:	6878      	ldr	r0, [r7, #4]
 80198ba:	f000 f840 	bl	801993e <USBD_CtlError>
    break;
 80198be:	e000      	b.n	80198c2 <USBD_ClrFeature+0x48>
    break;
 80198c0:	bf00      	nop
  }
}
 80198c2:	bf00      	nop
 80198c4:	3708      	adds	r7, #8
 80198c6:	46bd      	mov	sp, r7
 80198c8:	bd80      	pop	{r7, pc}

080198ca <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80198ca:	b480      	push	{r7}
 80198cc:	b083      	sub	sp, #12
 80198ce:	af00      	add	r7, sp, #0
 80198d0:	6078      	str	r0, [r7, #4]
 80198d2:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 80198d4:	683b      	ldr	r3, [r7, #0]
 80198d6:	781a      	ldrb	r2, [r3, #0]
 80198d8:	687b      	ldr	r3, [r7, #4]
 80198da:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 80198dc:	683b      	ldr	r3, [r7, #0]
 80198de:	785a      	ldrb	r2, [r3, #1]
 80198e0:	687b      	ldr	r3, [r7, #4]
 80198e2:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 80198e4:	683b      	ldr	r3, [r7, #0]
 80198e6:	3302      	adds	r3, #2
 80198e8:	781b      	ldrb	r3, [r3, #0]
 80198ea:	461a      	mov	r2, r3
 80198ec:	683b      	ldr	r3, [r7, #0]
 80198ee:	3303      	adds	r3, #3
 80198f0:	781b      	ldrb	r3, [r3, #0]
 80198f2:	021b      	lsls	r3, r3, #8
 80198f4:	b29b      	uxth	r3, r3
 80198f6:	4413      	add	r3, r2
 80198f8:	b29a      	uxth	r2, r3
 80198fa:	687b      	ldr	r3, [r7, #4]
 80198fc:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 80198fe:	683b      	ldr	r3, [r7, #0]
 8019900:	3304      	adds	r3, #4
 8019902:	781b      	ldrb	r3, [r3, #0]
 8019904:	461a      	mov	r2, r3
 8019906:	683b      	ldr	r3, [r7, #0]
 8019908:	3305      	adds	r3, #5
 801990a:	781b      	ldrb	r3, [r3, #0]
 801990c:	021b      	lsls	r3, r3, #8
 801990e:	b29b      	uxth	r3, r3
 8019910:	4413      	add	r3, r2
 8019912:	b29a      	uxth	r2, r3
 8019914:	687b      	ldr	r3, [r7, #4]
 8019916:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8019918:	683b      	ldr	r3, [r7, #0]
 801991a:	3306      	adds	r3, #6
 801991c:	781b      	ldrb	r3, [r3, #0]
 801991e:	461a      	mov	r2, r3
 8019920:	683b      	ldr	r3, [r7, #0]
 8019922:	3307      	adds	r3, #7
 8019924:	781b      	ldrb	r3, [r3, #0]
 8019926:	021b      	lsls	r3, r3, #8
 8019928:	b29b      	uxth	r3, r3
 801992a:	4413      	add	r3, r2
 801992c:	b29a      	uxth	r2, r3
 801992e:	687b      	ldr	r3, [r7, #4]
 8019930:	80da      	strh	r2, [r3, #6]

}
 8019932:	bf00      	nop
 8019934:	370c      	adds	r7, #12
 8019936:	46bd      	mov	sp, r7
 8019938:	f85d 7b04 	ldr.w	r7, [sp], #4
 801993c:	4770      	bx	lr

0801993e <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 801993e:	b580      	push	{r7, lr}
 8019940:	b082      	sub	sp, #8
 8019942:	af00      	add	r7, sp, #0
 8019944:	6078      	str	r0, [r7, #4]
 8019946:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80);
 8019948:	2180      	movs	r1, #128	@ 0x80
 801994a:	6878      	ldr	r0, [r7, #4]
 801994c:	f7ec fada 	bl	8005f04 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8019950:	2100      	movs	r1, #0
 8019952:	6878      	ldr	r0, [r7, #4]
 8019954:	f7ec fad6 	bl	8005f04 <USBD_LL_StallEP>
}
 8019958:	bf00      	nop
 801995a:	3708      	adds	r7, #8
 801995c:	46bd      	mov	sp, r7
 801995e:	bd80      	pop	{r7, pc}

08019960 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8019960:	b580      	push	{r7, lr}
 8019962:	b086      	sub	sp, #24
 8019964:	af00      	add	r7, sp, #0
 8019966:	60f8      	str	r0, [r7, #12]
 8019968:	60b9      	str	r1, [r7, #8]
 801996a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0;
 801996c:	2300      	movs	r3, #0
 801996e:	75fb      	strb	r3, [r7, #23]
  
  if (desc != NULL) 
 8019970:	68fb      	ldr	r3, [r7, #12]
 8019972:	2b00      	cmp	r3, #0
 8019974:	d033      	beq.n	80199de <USBD_GetString+0x7e>
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8019976:	68f8      	ldr	r0, [r7, #12]
 8019978:	f000 f835 	bl	80199e6 <USBD_GetLen>
 801997c:	4603      	mov	r3, r0
 801997e:	3301      	adds	r3, #1
 8019980:	b29b      	uxth	r3, r3
 8019982:	005b      	lsls	r3, r3, #1
 8019984:	b29a      	uxth	r2, r3
 8019986:	687b      	ldr	r3, [r7, #4]
 8019988:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *len;
 801998a:	687b      	ldr	r3, [r7, #4]
 801998c:	881a      	ldrh	r2, [r3, #0]
 801998e:	7dfb      	ldrb	r3, [r7, #23]
 8019990:	1c59      	adds	r1, r3, #1
 8019992:	75f9      	strb	r1, [r7, #23]
 8019994:	4619      	mov	r1, r3
 8019996:	68bb      	ldr	r3, [r7, #8]
 8019998:	440b      	add	r3, r1
 801999a:	b2d2      	uxtb	r2, r2
 801999c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 801999e:	7dfb      	ldrb	r3, [r7, #23]
 80199a0:	1c5a      	adds	r2, r3, #1
 80199a2:	75fa      	strb	r2, [r7, #23]
 80199a4:	461a      	mov	r2, r3
 80199a6:	68bb      	ldr	r3, [r7, #8]
 80199a8:	4413      	add	r3, r2
 80199aa:	2203      	movs	r2, #3
 80199ac:	701a      	strb	r2, [r3, #0]
    
    while (*desc != '\0') 
 80199ae:	e012      	b.n	80199d6 <USBD_GetString+0x76>
    {
      unicode[idx++] = *desc++;
 80199b0:	68fb      	ldr	r3, [r7, #12]
 80199b2:	1c5a      	adds	r2, r3, #1
 80199b4:	60fa      	str	r2, [r7, #12]
 80199b6:	7dfa      	ldrb	r2, [r7, #23]
 80199b8:	1c51      	adds	r1, r2, #1
 80199ba:	75f9      	strb	r1, [r7, #23]
 80199bc:	4611      	mov	r1, r2
 80199be:	68ba      	ldr	r2, [r7, #8]
 80199c0:	440a      	add	r2, r1
 80199c2:	781b      	ldrb	r3, [r3, #0]
 80199c4:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0x00;
 80199c6:	7dfb      	ldrb	r3, [r7, #23]
 80199c8:	1c5a      	adds	r2, r3, #1
 80199ca:	75fa      	strb	r2, [r7, #23]
 80199cc:	461a      	mov	r2, r3
 80199ce:	68bb      	ldr	r3, [r7, #8]
 80199d0:	4413      	add	r3, r2
 80199d2:	2200      	movs	r2, #0
 80199d4:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0') 
 80199d6:	68fb      	ldr	r3, [r7, #12]
 80199d8:	781b      	ldrb	r3, [r3, #0]
 80199da:	2b00      	cmp	r3, #0
 80199dc:	d1e8      	bne.n	80199b0 <USBD_GetString+0x50>
    }
  } 
}
 80199de:	bf00      	nop
 80199e0:	3718      	adds	r7, #24
 80199e2:	46bd      	mov	sp, r7
 80199e4:	bd80      	pop	{r7, pc}

080199e6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80199e6:	b480      	push	{r7}
 80199e8:	b085      	sub	sp, #20
 80199ea:	af00      	add	r7, sp, #0
 80199ec:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0;
 80199ee:	2300      	movs	r3, #0
 80199f0:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0') 
 80199f2:	e005      	b.n	8019a00 <USBD_GetLen+0x1a>
    {
        len++;
 80199f4:	7bfb      	ldrb	r3, [r7, #15]
 80199f6:	3301      	adds	r3, #1
 80199f8:	73fb      	strb	r3, [r7, #15]
        buf++;
 80199fa:	687b      	ldr	r3, [r7, #4]
 80199fc:	3301      	adds	r3, #1
 80199fe:	607b      	str	r3, [r7, #4]
    while (*buf != '\0') 
 8019a00:	687b      	ldr	r3, [r7, #4]
 8019a02:	781b      	ldrb	r3, [r3, #0]
 8019a04:	2b00      	cmp	r3, #0
 8019a06:	d1f5      	bne.n	80199f4 <USBD_GetLen+0xe>
    }

    return len;
 8019a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8019a0a:	4618      	mov	r0, r3
 8019a0c:	3714      	adds	r7, #20
 8019a0e:	46bd      	mov	sp, r7
 8019a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a14:	4770      	bx	lr

08019a16 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8019a16:	b580      	push	{r7, lr}
 8019a18:	b084      	sub	sp, #16
 8019a1a:	af00      	add	r7, sp, #0
 8019a1c:	60f8      	str	r0, [r7, #12]
 8019a1e:	60b9      	str	r1, [r7, #8]
 8019a20:	4613      	mov	r3, r2
 8019a22:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8019a24:	68fb      	ldr	r3, [r7, #12]
 8019a26:	2202      	movs	r2, #2
 8019a28:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4
  pdev->ep_in[0].total_length = len;
 8019a2c:	88fa      	ldrh	r2, [r7, #6]
 8019a2e:	68fb      	ldr	r3, [r7, #12]
 8019a30:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length   = len;
 8019a32:	88fa      	ldrh	r2, [r7, #6]
 8019a34:	68fb      	ldr	r3, [r7, #12]
 8019a36:	61da      	str	r2, [r3, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8019a38:	88fb      	ldrh	r3, [r7, #6]
 8019a3a:	68ba      	ldr	r2, [r7, #8]
 8019a3c:	2100      	movs	r1, #0
 8019a3e:	68f8      	ldr	r0, [r7, #12]
 8019a40:	f7ec fac5 	bl	8005fce <USBD_LL_Transmit>
  
  return USBD_OK;
 8019a44:	2300      	movs	r3, #0
}
 8019a46:	4618      	mov	r0, r3
 8019a48:	3710      	adds	r7, #16
 8019a4a:	46bd      	mov	sp, r7
 8019a4c:	bd80      	pop	{r7, pc}

08019a4e <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8019a4e:	b580      	push	{r7, lr}
 8019a50:	b084      	sub	sp, #16
 8019a52:	af00      	add	r7, sp, #0
 8019a54:	60f8      	str	r0, [r7, #12]
 8019a56:	60b9      	str	r1, [r7, #8]
 8019a58:	4613      	mov	r3, r2
 8019a5a:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8019a5c:	88fb      	ldrh	r3, [r7, #6]
 8019a5e:	68ba      	ldr	r2, [r7, #8]
 8019a60:	2100      	movs	r1, #0
 8019a62:	68f8      	ldr	r0, [r7, #12]
 8019a64:	f7ec fab3 	bl	8005fce <USBD_LL_Transmit>
  
  return USBD_OK;
 8019a68:	2300      	movs	r3, #0
}
 8019a6a:	4618      	mov	r0, r3
 8019a6c:	3710      	adds	r7, #16
 8019a6e:	46bd      	mov	sp, r7
 8019a70:	bd80      	pop	{r7, pc}

08019a72 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8019a72:	b580      	push	{r7, lr}
 8019a74:	b084      	sub	sp, #16
 8019a76:	af00      	add	r7, sp, #0
 8019a78:	60f8      	str	r0, [r7, #12]
 8019a7a:	60b9      	str	r1, [r7, #8]
 8019a7c:	4613      	mov	r3, r2
 8019a7e:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8019a80:	68fb      	ldr	r3, [r7, #12]
 8019a82:	2203      	movs	r2, #3
 8019a84:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4
  pdev->ep_out[0].total_length = len;
 8019a88:	88fa      	ldrh	r2, [r7, #6]
 8019a8a:	68fb      	ldr	r3, [r7, #12]
 8019a8c:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
  pdev->ep_out[0].rem_length   = len;
 8019a90:	88fa      	ldrh	r2, [r7, #6]
 8019a92:	68fb      	ldr	r3, [r7, #12]
 8019a94:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8019a98:	88fb      	ldrh	r3, [r7, #6]
 8019a9a:	68ba      	ldr	r2, [r7, #8]
 8019a9c:	2100      	movs	r1, #0
 8019a9e:	68f8      	ldr	r0, [r7, #12]
 8019aa0:	f7ec faac 	bl	8005ffc <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
 8019aa4:	2300      	movs	r3, #0
}
 8019aa6:	4618      	mov	r0, r3
 8019aa8:	3710      	adds	r7, #16
 8019aaa:	46bd      	mov	sp, r7
 8019aac:	bd80      	pop	{r7, pc}

08019aae <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8019aae:	b580      	push	{r7, lr}
 8019ab0:	b084      	sub	sp, #16
 8019ab2:	af00      	add	r7, sp, #0
 8019ab4:	60f8      	str	r0, [r7, #12]
 8019ab6:	60b9      	str	r1, [r7, #8]
 8019ab8:	4613      	mov	r3, r2
 8019aba:	80fb      	strh	r3, [r7, #6]

  USBD_LL_PrepareReceive (pdev,
 8019abc:	88fb      	ldrh	r3, [r7, #6]
 8019abe:	68ba      	ldr	r2, [r7, #8]
 8019ac0:	2100      	movs	r1, #0
 8019ac2:	68f8      	ldr	r0, [r7, #12]
 8019ac4:	f7ec fa9a 	bl	8005ffc <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
 8019ac8:	2300      	movs	r3, #0
}
 8019aca:	4618      	mov	r0, r3
 8019acc:	3710      	adds	r7, #16
 8019ace:	46bd      	mov	sp, r7
 8019ad0:	bd80      	pop	{r7, pc}

08019ad2 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8019ad2:	b580      	push	{r7, lr}
 8019ad4:	b082      	sub	sp, #8
 8019ad6:	af00      	add	r7, sp, #0
 8019ad8:	6078      	str	r0, [r7, #4]

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8019ada:	687b      	ldr	r3, [r7, #4]
 8019adc:	2204      	movs	r2, #4
 8019ade:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8019ae2:	2300      	movs	r3, #0
 8019ae4:	2200      	movs	r2, #0
 8019ae6:	2100      	movs	r1, #0
 8019ae8:	6878      	ldr	r0, [r7, #4]
 8019aea:	f7ec fa70 	bl	8005fce <USBD_LL_Transmit>
  
  return USBD_OK;
 8019aee:	2300      	movs	r3, #0
}
 8019af0:	4618      	mov	r0, r3
 8019af2:	3708      	adds	r7, #8
 8019af4:	46bd      	mov	sp, r7
 8019af6:	bd80      	pop	{r7, pc}

08019af8 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8019af8:	b580      	push	{r7, lr}
 8019afa:	b082      	sub	sp, #8
 8019afc:	af00      	add	r7, sp, #0
 8019afe:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8019b00:	687b      	ldr	r3, [r7, #4]
 8019b02:	2205      	movs	r2, #5
 8019b04:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8019b08:	2300      	movs	r3, #0
 8019b0a:	2200      	movs	r2, #0
 8019b0c:	2100      	movs	r1, #0
 8019b0e:	6878      	ldr	r0, [r7, #4]
 8019b10:	f7ec fa74 	bl	8005ffc <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
 8019b14:	2300      	movs	r3, #0
}
 8019b16:	4618      	mov	r0, r3
 8019b18:	3708      	adds	r7, #8
 8019b1a:	46bd      	mov	sp, r7
 8019b1c:	bd80      	pop	{r7, pc}
	...

08019b20 <malloc>:
 8019b20:	4b02      	ldr	r3, [pc, #8]	@ (8019b2c <malloc+0xc>)
 8019b22:	4601      	mov	r1, r0
 8019b24:	6818      	ldr	r0, [r3, #0]
 8019b26:	f000 b82d 	b.w	8019b84 <_malloc_r>
 8019b2a:	bf00      	nop
 8019b2c:	20000514 	.word	0x20000514

08019b30 <free>:
 8019b30:	4b02      	ldr	r3, [pc, #8]	@ (8019b3c <free+0xc>)
 8019b32:	4601      	mov	r1, r0
 8019b34:	6818      	ldr	r0, [r3, #0]
 8019b36:	f000 ba85 	b.w	801a044 <_free_r>
 8019b3a:	bf00      	nop
 8019b3c:	20000514 	.word	0x20000514

08019b40 <sbrk_aligned>:
 8019b40:	b570      	push	{r4, r5, r6, lr}
 8019b42:	4e0f      	ldr	r6, [pc, #60]	@ (8019b80 <sbrk_aligned+0x40>)
 8019b44:	460c      	mov	r4, r1
 8019b46:	6831      	ldr	r1, [r6, #0]
 8019b48:	4605      	mov	r5, r0
 8019b4a:	b911      	cbnz	r1, 8019b52 <sbrk_aligned+0x12>
 8019b4c:	f000 fa1c 	bl	8019f88 <_sbrk_r>
 8019b50:	6030      	str	r0, [r6, #0]
 8019b52:	4621      	mov	r1, r4
 8019b54:	4628      	mov	r0, r5
 8019b56:	f000 fa17 	bl	8019f88 <_sbrk_r>
 8019b5a:	1c43      	adds	r3, r0, #1
 8019b5c:	d103      	bne.n	8019b66 <sbrk_aligned+0x26>
 8019b5e:	f04f 34ff 	mov.w	r4, #4294967295
 8019b62:	4620      	mov	r0, r4
 8019b64:	bd70      	pop	{r4, r5, r6, pc}
 8019b66:	1cc4      	adds	r4, r0, #3
 8019b68:	f024 0403 	bic.w	r4, r4, #3
 8019b6c:	42a0      	cmp	r0, r4
 8019b6e:	d0f8      	beq.n	8019b62 <sbrk_aligned+0x22>
 8019b70:	1a21      	subs	r1, r4, r0
 8019b72:	4628      	mov	r0, r5
 8019b74:	f000 fa08 	bl	8019f88 <_sbrk_r>
 8019b78:	3001      	adds	r0, #1
 8019b7a:	d1f2      	bne.n	8019b62 <sbrk_aligned+0x22>
 8019b7c:	e7ef      	b.n	8019b5e <sbrk_aligned+0x1e>
 8019b7e:	bf00      	nop
 8019b80:	20002ea0 	.word	0x20002ea0

08019b84 <_malloc_r>:
 8019b84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019b88:	1ccd      	adds	r5, r1, #3
 8019b8a:	f025 0503 	bic.w	r5, r5, #3
 8019b8e:	3508      	adds	r5, #8
 8019b90:	2d0c      	cmp	r5, #12
 8019b92:	bf38      	it	cc
 8019b94:	250c      	movcc	r5, #12
 8019b96:	2d00      	cmp	r5, #0
 8019b98:	4606      	mov	r6, r0
 8019b9a:	db01      	blt.n	8019ba0 <_malloc_r+0x1c>
 8019b9c:	42a9      	cmp	r1, r5
 8019b9e:	d904      	bls.n	8019baa <_malloc_r+0x26>
 8019ba0:	230c      	movs	r3, #12
 8019ba2:	6033      	str	r3, [r6, #0]
 8019ba4:	2000      	movs	r0, #0
 8019ba6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019baa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8019c80 <_malloc_r+0xfc>
 8019bae:	f000 f869 	bl	8019c84 <__malloc_lock>
 8019bb2:	f8d8 3000 	ldr.w	r3, [r8]
 8019bb6:	461c      	mov	r4, r3
 8019bb8:	bb44      	cbnz	r4, 8019c0c <_malloc_r+0x88>
 8019bba:	4629      	mov	r1, r5
 8019bbc:	4630      	mov	r0, r6
 8019bbe:	f7ff ffbf 	bl	8019b40 <sbrk_aligned>
 8019bc2:	1c43      	adds	r3, r0, #1
 8019bc4:	4604      	mov	r4, r0
 8019bc6:	d158      	bne.n	8019c7a <_malloc_r+0xf6>
 8019bc8:	f8d8 4000 	ldr.w	r4, [r8]
 8019bcc:	4627      	mov	r7, r4
 8019bce:	2f00      	cmp	r7, #0
 8019bd0:	d143      	bne.n	8019c5a <_malloc_r+0xd6>
 8019bd2:	2c00      	cmp	r4, #0
 8019bd4:	d04b      	beq.n	8019c6e <_malloc_r+0xea>
 8019bd6:	6823      	ldr	r3, [r4, #0]
 8019bd8:	4639      	mov	r1, r7
 8019bda:	4630      	mov	r0, r6
 8019bdc:	eb04 0903 	add.w	r9, r4, r3
 8019be0:	f000 f9d2 	bl	8019f88 <_sbrk_r>
 8019be4:	4581      	cmp	r9, r0
 8019be6:	d142      	bne.n	8019c6e <_malloc_r+0xea>
 8019be8:	6821      	ldr	r1, [r4, #0]
 8019bea:	1a6d      	subs	r5, r5, r1
 8019bec:	4629      	mov	r1, r5
 8019bee:	4630      	mov	r0, r6
 8019bf0:	f7ff ffa6 	bl	8019b40 <sbrk_aligned>
 8019bf4:	3001      	adds	r0, #1
 8019bf6:	d03a      	beq.n	8019c6e <_malloc_r+0xea>
 8019bf8:	6823      	ldr	r3, [r4, #0]
 8019bfa:	442b      	add	r3, r5
 8019bfc:	6023      	str	r3, [r4, #0]
 8019bfe:	f8d8 3000 	ldr.w	r3, [r8]
 8019c02:	685a      	ldr	r2, [r3, #4]
 8019c04:	bb62      	cbnz	r2, 8019c60 <_malloc_r+0xdc>
 8019c06:	f8c8 7000 	str.w	r7, [r8]
 8019c0a:	e00f      	b.n	8019c2c <_malloc_r+0xa8>
 8019c0c:	6822      	ldr	r2, [r4, #0]
 8019c0e:	1b52      	subs	r2, r2, r5
 8019c10:	d420      	bmi.n	8019c54 <_malloc_r+0xd0>
 8019c12:	2a0b      	cmp	r2, #11
 8019c14:	d917      	bls.n	8019c46 <_malloc_r+0xc2>
 8019c16:	1961      	adds	r1, r4, r5
 8019c18:	42a3      	cmp	r3, r4
 8019c1a:	6025      	str	r5, [r4, #0]
 8019c1c:	bf18      	it	ne
 8019c1e:	6059      	strne	r1, [r3, #4]
 8019c20:	6863      	ldr	r3, [r4, #4]
 8019c22:	bf08      	it	eq
 8019c24:	f8c8 1000 	streq.w	r1, [r8]
 8019c28:	5162      	str	r2, [r4, r5]
 8019c2a:	604b      	str	r3, [r1, #4]
 8019c2c:	4630      	mov	r0, r6
 8019c2e:	f000 f82f 	bl	8019c90 <__malloc_unlock>
 8019c32:	f104 000b 	add.w	r0, r4, #11
 8019c36:	1d23      	adds	r3, r4, #4
 8019c38:	f020 0007 	bic.w	r0, r0, #7
 8019c3c:	1ac2      	subs	r2, r0, r3
 8019c3e:	bf1c      	itt	ne
 8019c40:	1a1b      	subne	r3, r3, r0
 8019c42:	50a3      	strne	r3, [r4, r2]
 8019c44:	e7af      	b.n	8019ba6 <_malloc_r+0x22>
 8019c46:	6862      	ldr	r2, [r4, #4]
 8019c48:	42a3      	cmp	r3, r4
 8019c4a:	bf0c      	ite	eq
 8019c4c:	f8c8 2000 	streq.w	r2, [r8]
 8019c50:	605a      	strne	r2, [r3, #4]
 8019c52:	e7eb      	b.n	8019c2c <_malloc_r+0xa8>
 8019c54:	4623      	mov	r3, r4
 8019c56:	6864      	ldr	r4, [r4, #4]
 8019c58:	e7ae      	b.n	8019bb8 <_malloc_r+0x34>
 8019c5a:	463c      	mov	r4, r7
 8019c5c:	687f      	ldr	r7, [r7, #4]
 8019c5e:	e7b6      	b.n	8019bce <_malloc_r+0x4a>
 8019c60:	461a      	mov	r2, r3
 8019c62:	685b      	ldr	r3, [r3, #4]
 8019c64:	42a3      	cmp	r3, r4
 8019c66:	d1fb      	bne.n	8019c60 <_malloc_r+0xdc>
 8019c68:	2300      	movs	r3, #0
 8019c6a:	6053      	str	r3, [r2, #4]
 8019c6c:	e7de      	b.n	8019c2c <_malloc_r+0xa8>
 8019c6e:	230c      	movs	r3, #12
 8019c70:	6033      	str	r3, [r6, #0]
 8019c72:	4630      	mov	r0, r6
 8019c74:	f000 f80c 	bl	8019c90 <__malloc_unlock>
 8019c78:	e794      	b.n	8019ba4 <_malloc_r+0x20>
 8019c7a:	6005      	str	r5, [r0, #0]
 8019c7c:	e7d6      	b.n	8019c2c <_malloc_r+0xa8>
 8019c7e:	bf00      	nop
 8019c80:	20002ea4 	.word	0x20002ea4

08019c84 <__malloc_lock>:
 8019c84:	4801      	ldr	r0, [pc, #4]	@ (8019c8c <__malloc_lock+0x8>)
 8019c86:	f000 b9cc 	b.w	801a022 <__retarget_lock_acquire_recursive>
 8019c8a:	bf00      	nop
 8019c8c:	20002fe8 	.word	0x20002fe8

08019c90 <__malloc_unlock>:
 8019c90:	4801      	ldr	r0, [pc, #4]	@ (8019c98 <__malloc_unlock+0x8>)
 8019c92:	f000 b9c7 	b.w	801a024 <__retarget_lock_release_recursive>
 8019c96:	bf00      	nop
 8019c98:	20002fe8 	.word	0x20002fe8

08019c9c <std>:
 8019c9c:	2300      	movs	r3, #0
 8019c9e:	b510      	push	{r4, lr}
 8019ca0:	4604      	mov	r4, r0
 8019ca2:	e9c0 3300 	strd	r3, r3, [r0]
 8019ca6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019caa:	6083      	str	r3, [r0, #8]
 8019cac:	8181      	strh	r1, [r0, #12]
 8019cae:	6643      	str	r3, [r0, #100]	@ 0x64
 8019cb0:	81c2      	strh	r2, [r0, #14]
 8019cb2:	6183      	str	r3, [r0, #24]
 8019cb4:	4619      	mov	r1, r3
 8019cb6:	2208      	movs	r2, #8
 8019cb8:	305c      	adds	r0, #92	@ 0x5c
 8019cba:	f000 f928 	bl	8019f0e <memset>
 8019cbe:	4b0d      	ldr	r3, [pc, #52]	@ (8019cf4 <std+0x58>)
 8019cc0:	6263      	str	r3, [r4, #36]	@ 0x24
 8019cc2:	4b0d      	ldr	r3, [pc, #52]	@ (8019cf8 <std+0x5c>)
 8019cc4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8019cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8019cfc <std+0x60>)
 8019cc8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8019cca:	4b0d      	ldr	r3, [pc, #52]	@ (8019d00 <std+0x64>)
 8019ccc:	6323      	str	r3, [r4, #48]	@ 0x30
 8019cce:	4b0d      	ldr	r3, [pc, #52]	@ (8019d04 <std+0x68>)
 8019cd0:	6224      	str	r4, [r4, #32]
 8019cd2:	429c      	cmp	r4, r3
 8019cd4:	d006      	beq.n	8019ce4 <std+0x48>
 8019cd6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8019cda:	4294      	cmp	r4, r2
 8019cdc:	d002      	beq.n	8019ce4 <std+0x48>
 8019cde:	33d0      	adds	r3, #208	@ 0xd0
 8019ce0:	429c      	cmp	r4, r3
 8019ce2:	d105      	bne.n	8019cf0 <std+0x54>
 8019ce4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8019ce8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019cec:	f000 b998 	b.w	801a020 <__retarget_lock_init_recursive>
 8019cf0:	bd10      	pop	{r4, pc}
 8019cf2:	bf00      	nop
 8019cf4:	08019e89 	.word	0x08019e89
 8019cf8:	08019eab 	.word	0x08019eab
 8019cfc:	08019ee3 	.word	0x08019ee3
 8019d00:	08019f07 	.word	0x08019f07
 8019d04:	20002ea8 	.word	0x20002ea8

08019d08 <stdio_exit_handler>:
 8019d08:	4a02      	ldr	r2, [pc, #8]	@ (8019d14 <stdio_exit_handler+0xc>)
 8019d0a:	4903      	ldr	r1, [pc, #12]	@ (8019d18 <stdio_exit_handler+0x10>)
 8019d0c:	4803      	ldr	r0, [pc, #12]	@ (8019d1c <stdio_exit_handler+0x14>)
 8019d0e:	f000 b869 	b.w	8019de4 <_fwalk_sglue>
 8019d12:	bf00      	nop
 8019d14:	20000508 	.word	0x20000508
 8019d18:	0801aa2d 	.word	0x0801aa2d
 8019d1c:	20000518 	.word	0x20000518

08019d20 <cleanup_stdio>:
 8019d20:	6841      	ldr	r1, [r0, #4]
 8019d22:	4b0c      	ldr	r3, [pc, #48]	@ (8019d54 <cleanup_stdio+0x34>)
 8019d24:	4299      	cmp	r1, r3
 8019d26:	b510      	push	{r4, lr}
 8019d28:	4604      	mov	r4, r0
 8019d2a:	d001      	beq.n	8019d30 <cleanup_stdio+0x10>
 8019d2c:	f000 fe7e 	bl	801aa2c <_fflush_r>
 8019d30:	68a1      	ldr	r1, [r4, #8]
 8019d32:	4b09      	ldr	r3, [pc, #36]	@ (8019d58 <cleanup_stdio+0x38>)
 8019d34:	4299      	cmp	r1, r3
 8019d36:	d002      	beq.n	8019d3e <cleanup_stdio+0x1e>
 8019d38:	4620      	mov	r0, r4
 8019d3a:	f000 fe77 	bl	801aa2c <_fflush_r>
 8019d3e:	68e1      	ldr	r1, [r4, #12]
 8019d40:	4b06      	ldr	r3, [pc, #24]	@ (8019d5c <cleanup_stdio+0x3c>)
 8019d42:	4299      	cmp	r1, r3
 8019d44:	d004      	beq.n	8019d50 <cleanup_stdio+0x30>
 8019d46:	4620      	mov	r0, r4
 8019d48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019d4c:	f000 be6e 	b.w	801aa2c <_fflush_r>
 8019d50:	bd10      	pop	{r4, pc}
 8019d52:	bf00      	nop
 8019d54:	20002ea8 	.word	0x20002ea8
 8019d58:	20002f10 	.word	0x20002f10
 8019d5c:	20002f78 	.word	0x20002f78

08019d60 <global_stdio_init.part.0>:
 8019d60:	b510      	push	{r4, lr}
 8019d62:	4b0b      	ldr	r3, [pc, #44]	@ (8019d90 <global_stdio_init.part.0+0x30>)
 8019d64:	4c0b      	ldr	r4, [pc, #44]	@ (8019d94 <global_stdio_init.part.0+0x34>)
 8019d66:	4a0c      	ldr	r2, [pc, #48]	@ (8019d98 <global_stdio_init.part.0+0x38>)
 8019d68:	601a      	str	r2, [r3, #0]
 8019d6a:	4620      	mov	r0, r4
 8019d6c:	2200      	movs	r2, #0
 8019d6e:	2104      	movs	r1, #4
 8019d70:	f7ff ff94 	bl	8019c9c <std>
 8019d74:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8019d78:	2201      	movs	r2, #1
 8019d7a:	2109      	movs	r1, #9
 8019d7c:	f7ff ff8e 	bl	8019c9c <std>
 8019d80:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8019d84:	2202      	movs	r2, #2
 8019d86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019d8a:	2112      	movs	r1, #18
 8019d8c:	f7ff bf86 	b.w	8019c9c <std>
 8019d90:	20002fe0 	.word	0x20002fe0
 8019d94:	20002ea8 	.word	0x20002ea8
 8019d98:	08019d09 	.word	0x08019d09

08019d9c <__sfp_lock_acquire>:
 8019d9c:	4801      	ldr	r0, [pc, #4]	@ (8019da4 <__sfp_lock_acquire+0x8>)
 8019d9e:	f000 b940 	b.w	801a022 <__retarget_lock_acquire_recursive>
 8019da2:	bf00      	nop
 8019da4:	20002fe9 	.word	0x20002fe9

08019da8 <__sfp_lock_release>:
 8019da8:	4801      	ldr	r0, [pc, #4]	@ (8019db0 <__sfp_lock_release+0x8>)
 8019daa:	f000 b93b 	b.w	801a024 <__retarget_lock_release_recursive>
 8019dae:	bf00      	nop
 8019db0:	20002fe9 	.word	0x20002fe9

08019db4 <__sinit>:
 8019db4:	b510      	push	{r4, lr}
 8019db6:	4604      	mov	r4, r0
 8019db8:	f7ff fff0 	bl	8019d9c <__sfp_lock_acquire>
 8019dbc:	6a23      	ldr	r3, [r4, #32]
 8019dbe:	b11b      	cbz	r3, 8019dc8 <__sinit+0x14>
 8019dc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019dc4:	f7ff bff0 	b.w	8019da8 <__sfp_lock_release>
 8019dc8:	4b04      	ldr	r3, [pc, #16]	@ (8019ddc <__sinit+0x28>)
 8019dca:	6223      	str	r3, [r4, #32]
 8019dcc:	4b04      	ldr	r3, [pc, #16]	@ (8019de0 <__sinit+0x2c>)
 8019dce:	681b      	ldr	r3, [r3, #0]
 8019dd0:	2b00      	cmp	r3, #0
 8019dd2:	d1f5      	bne.n	8019dc0 <__sinit+0xc>
 8019dd4:	f7ff ffc4 	bl	8019d60 <global_stdio_init.part.0>
 8019dd8:	e7f2      	b.n	8019dc0 <__sinit+0xc>
 8019dda:	bf00      	nop
 8019ddc:	08019d21 	.word	0x08019d21
 8019de0:	20002fe0 	.word	0x20002fe0

08019de4 <_fwalk_sglue>:
 8019de4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019de8:	4607      	mov	r7, r0
 8019dea:	4688      	mov	r8, r1
 8019dec:	4614      	mov	r4, r2
 8019dee:	2600      	movs	r6, #0
 8019df0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8019df4:	f1b9 0901 	subs.w	r9, r9, #1
 8019df8:	d505      	bpl.n	8019e06 <_fwalk_sglue+0x22>
 8019dfa:	6824      	ldr	r4, [r4, #0]
 8019dfc:	2c00      	cmp	r4, #0
 8019dfe:	d1f7      	bne.n	8019df0 <_fwalk_sglue+0xc>
 8019e00:	4630      	mov	r0, r6
 8019e02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019e06:	89ab      	ldrh	r3, [r5, #12]
 8019e08:	2b01      	cmp	r3, #1
 8019e0a:	d907      	bls.n	8019e1c <_fwalk_sglue+0x38>
 8019e0c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8019e10:	3301      	adds	r3, #1
 8019e12:	d003      	beq.n	8019e1c <_fwalk_sglue+0x38>
 8019e14:	4629      	mov	r1, r5
 8019e16:	4638      	mov	r0, r7
 8019e18:	47c0      	blx	r8
 8019e1a:	4306      	orrs	r6, r0
 8019e1c:	3568      	adds	r5, #104	@ 0x68
 8019e1e:	e7e9      	b.n	8019df4 <_fwalk_sglue+0x10>

08019e20 <iprintf>:
 8019e20:	b40f      	push	{r0, r1, r2, r3}
 8019e22:	b507      	push	{r0, r1, r2, lr}
 8019e24:	4906      	ldr	r1, [pc, #24]	@ (8019e40 <iprintf+0x20>)
 8019e26:	ab04      	add	r3, sp, #16
 8019e28:	6808      	ldr	r0, [r1, #0]
 8019e2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8019e2e:	6881      	ldr	r1, [r0, #8]
 8019e30:	9301      	str	r3, [sp, #4]
 8019e32:	f000 fad3 	bl	801a3dc <_vfiprintf_r>
 8019e36:	b003      	add	sp, #12
 8019e38:	f85d eb04 	ldr.w	lr, [sp], #4
 8019e3c:	b004      	add	sp, #16
 8019e3e:	4770      	bx	lr
 8019e40:	20000514 	.word	0x20000514

08019e44 <siprintf>:
 8019e44:	b40e      	push	{r1, r2, r3}
 8019e46:	b510      	push	{r4, lr}
 8019e48:	b09d      	sub	sp, #116	@ 0x74
 8019e4a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8019e4c:	9002      	str	r0, [sp, #8]
 8019e4e:	9006      	str	r0, [sp, #24]
 8019e50:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8019e54:	480a      	ldr	r0, [pc, #40]	@ (8019e80 <siprintf+0x3c>)
 8019e56:	9107      	str	r1, [sp, #28]
 8019e58:	9104      	str	r1, [sp, #16]
 8019e5a:	490a      	ldr	r1, [pc, #40]	@ (8019e84 <siprintf+0x40>)
 8019e5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8019e60:	9105      	str	r1, [sp, #20]
 8019e62:	2400      	movs	r4, #0
 8019e64:	a902      	add	r1, sp, #8
 8019e66:	6800      	ldr	r0, [r0, #0]
 8019e68:	9301      	str	r3, [sp, #4]
 8019e6a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8019e6c:	f000 f990 	bl	801a190 <_svfiprintf_r>
 8019e70:	9b02      	ldr	r3, [sp, #8]
 8019e72:	701c      	strb	r4, [r3, #0]
 8019e74:	b01d      	add	sp, #116	@ 0x74
 8019e76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019e7a:	b003      	add	sp, #12
 8019e7c:	4770      	bx	lr
 8019e7e:	bf00      	nop
 8019e80:	20000514 	.word	0x20000514
 8019e84:	ffff0208 	.word	0xffff0208

08019e88 <__sread>:
 8019e88:	b510      	push	{r4, lr}
 8019e8a:	460c      	mov	r4, r1
 8019e8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019e90:	f000 f868 	bl	8019f64 <_read_r>
 8019e94:	2800      	cmp	r0, #0
 8019e96:	bfab      	itete	ge
 8019e98:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8019e9a:	89a3      	ldrhlt	r3, [r4, #12]
 8019e9c:	181b      	addge	r3, r3, r0
 8019e9e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8019ea2:	bfac      	ite	ge
 8019ea4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8019ea6:	81a3      	strhlt	r3, [r4, #12]
 8019ea8:	bd10      	pop	{r4, pc}

08019eaa <__swrite>:
 8019eaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019eae:	461f      	mov	r7, r3
 8019eb0:	898b      	ldrh	r3, [r1, #12]
 8019eb2:	05db      	lsls	r3, r3, #23
 8019eb4:	4605      	mov	r5, r0
 8019eb6:	460c      	mov	r4, r1
 8019eb8:	4616      	mov	r6, r2
 8019eba:	d505      	bpl.n	8019ec8 <__swrite+0x1e>
 8019ebc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019ec0:	2302      	movs	r3, #2
 8019ec2:	2200      	movs	r2, #0
 8019ec4:	f000 f83c 	bl	8019f40 <_lseek_r>
 8019ec8:	89a3      	ldrh	r3, [r4, #12]
 8019eca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019ece:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8019ed2:	81a3      	strh	r3, [r4, #12]
 8019ed4:	4632      	mov	r2, r6
 8019ed6:	463b      	mov	r3, r7
 8019ed8:	4628      	mov	r0, r5
 8019eda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019ede:	f000 b863 	b.w	8019fa8 <_write_r>

08019ee2 <__sseek>:
 8019ee2:	b510      	push	{r4, lr}
 8019ee4:	460c      	mov	r4, r1
 8019ee6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019eea:	f000 f829 	bl	8019f40 <_lseek_r>
 8019eee:	1c43      	adds	r3, r0, #1
 8019ef0:	89a3      	ldrh	r3, [r4, #12]
 8019ef2:	bf15      	itete	ne
 8019ef4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8019ef6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8019efa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8019efe:	81a3      	strheq	r3, [r4, #12]
 8019f00:	bf18      	it	ne
 8019f02:	81a3      	strhne	r3, [r4, #12]
 8019f04:	bd10      	pop	{r4, pc}

08019f06 <__sclose>:
 8019f06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019f0a:	f000 b809 	b.w	8019f20 <_close_r>

08019f0e <memset>:
 8019f0e:	4402      	add	r2, r0
 8019f10:	4603      	mov	r3, r0
 8019f12:	4293      	cmp	r3, r2
 8019f14:	d100      	bne.n	8019f18 <memset+0xa>
 8019f16:	4770      	bx	lr
 8019f18:	f803 1b01 	strb.w	r1, [r3], #1
 8019f1c:	e7f9      	b.n	8019f12 <memset+0x4>
	...

08019f20 <_close_r>:
 8019f20:	b538      	push	{r3, r4, r5, lr}
 8019f22:	4d06      	ldr	r5, [pc, #24]	@ (8019f3c <_close_r+0x1c>)
 8019f24:	2300      	movs	r3, #0
 8019f26:	4604      	mov	r4, r0
 8019f28:	4608      	mov	r0, r1
 8019f2a:	602b      	str	r3, [r5, #0]
 8019f2c:	f7eb fc86 	bl	800583c <_close>
 8019f30:	1c43      	adds	r3, r0, #1
 8019f32:	d102      	bne.n	8019f3a <_close_r+0x1a>
 8019f34:	682b      	ldr	r3, [r5, #0]
 8019f36:	b103      	cbz	r3, 8019f3a <_close_r+0x1a>
 8019f38:	6023      	str	r3, [r4, #0]
 8019f3a:	bd38      	pop	{r3, r4, r5, pc}
 8019f3c:	20002fe4 	.word	0x20002fe4

08019f40 <_lseek_r>:
 8019f40:	b538      	push	{r3, r4, r5, lr}
 8019f42:	4d07      	ldr	r5, [pc, #28]	@ (8019f60 <_lseek_r+0x20>)
 8019f44:	4604      	mov	r4, r0
 8019f46:	4608      	mov	r0, r1
 8019f48:	4611      	mov	r1, r2
 8019f4a:	2200      	movs	r2, #0
 8019f4c:	602a      	str	r2, [r5, #0]
 8019f4e:	461a      	mov	r2, r3
 8019f50:	f7eb fc9b 	bl	800588a <_lseek>
 8019f54:	1c43      	adds	r3, r0, #1
 8019f56:	d102      	bne.n	8019f5e <_lseek_r+0x1e>
 8019f58:	682b      	ldr	r3, [r5, #0]
 8019f5a:	b103      	cbz	r3, 8019f5e <_lseek_r+0x1e>
 8019f5c:	6023      	str	r3, [r4, #0]
 8019f5e:	bd38      	pop	{r3, r4, r5, pc}
 8019f60:	20002fe4 	.word	0x20002fe4

08019f64 <_read_r>:
 8019f64:	b538      	push	{r3, r4, r5, lr}
 8019f66:	4d07      	ldr	r5, [pc, #28]	@ (8019f84 <_read_r+0x20>)
 8019f68:	4604      	mov	r4, r0
 8019f6a:	4608      	mov	r0, r1
 8019f6c:	4611      	mov	r1, r2
 8019f6e:	2200      	movs	r2, #0
 8019f70:	602a      	str	r2, [r5, #0]
 8019f72:	461a      	mov	r2, r3
 8019f74:	f7eb fc96 	bl	80058a4 <_read>
 8019f78:	1c43      	adds	r3, r0, #1
 8019f7a:	d102      	bne.n	8019f82 <_read_r+0x1e>
 8019f7c:	682b      	ldr	r3, [r5, #0]
 8019f7e:	b103      	cbz	r3, 8019f82 <_read_r+0x1e>
 8019f80:	6023      	str	r3, [r4, #0]
 8019f82:	bd38      	pop	{r3, r4, r5, pc}
 8019f84:	20002fe4 	.word	0x20002fe4

08019f88 <_sbrk_r>:
 8019f88:	b538      	push	{r3, r4, r5, lr}
 8019f8a:	4d06      	ldr	r5, [pc, #24]	@ (8019fa4 <_sbrk_r+0x1c>)
 8019f8c:	2300      	movs	r3, #0
 8019f8e:	4604      	mov	r4, r0
 8019f90:	4608      	mov	r0, r1
 8019f92:	602b      	str	r3, [r5, #0]
 8019f94:	f7eb fc0a 	bl	80057ac <_sbrk>
 8019f98:	1c43      	adds	r3, r0, #1
 8019f9a:	d102      	bne.n	8019fa2 <_sbrk_r+0x1a>
 8019f9c:	682b      	ldr	r3, [r5, #0]
 8019f9e:	b103      	cbz	r3, 8019fa2 <_sbrk_r+0x1a>
 8019fa0:	6023      	str	r3, [r4, #0]
 8019fa2:	bd38      	pop	{r3, r4, r5, pc}
 8019fa4:	20002fe4 	.word	0x20002fe4

08019fa8 <_write_r>:
 8019fa8:	b538      	push	{r3, r4, r5, lr}
 8019faa:	4d07      	ldr	r5, [pc, #28]	@ (8019fc8 <_write_r+0x20>)
 8019fac:	4604      	mov	r4, r0
 8019fae:	4608      	mov	r0, r1
 8019fb0:	4611      	mov	r1, r2
 8019fb2:	2200      	movs	r2, #0
 8019fb4:	602a      	str	r2, [r5, #0]
 8019fb6:	461a      	mov	r2, r3
 8019fb8:	f7eb fc24 	bl	8005804 <_write>
 8019fbc:	1c43      	adds	r3, r0, #1
 8019fbe:	d102      	bne.n	8019fc6 <_write_r+0x1e>
 8019fc0:	682b      	ldr	r3, [r5, #0]
 8019fc2:	b103      	cbz	r3, 8019fc6 <_write_r+0x1e>
 8019fc4:	6023      	str	r3, [r4, #0]
 8019fc6:	bd38      	pop	{r3, r4, r5, pc}
 8019fc8:	20002fe4 	.word	0x20002fe4

08019fcc <__errno>:
 8019fcc:	4b01      	ldr	r3, [pc, #4]	@ (8019fd4 <__errno+0x8>)
 8019fce:	6818      	ldr	r0, [r3, #0]
 8019fd0:	4770      	bx	lr
 8019fd2:	bf00      	nop
 8019fd4:	20000514 	.word	0x20000514

08019fd8 <__libc_init_array>:
 8019fd8:	b570      	push	{r4, r5, r6, lr}
 8019fda:	4d0d      	ldr	r5, [pc, #52]	@ (801a010 <__libc_init_array+0x38>)
 8019fdc:	4c0d      	ldr	r4, [pc, #52]	@ (801a014 <__libc_init_array+0x3c>)
 8019fde:	1b64      	subs	r4, r4, r5
 8019fe0:	10a4      	asrs	r4, r4, #2
 8019fe2:	2600      	movs	r6, #0
 8019fe4:	42a6      	cmp	r6, r4
 8019fe6:	d109      	bne.n	8019ffc <__libc_init_array+0x24>
 8019fe8:	4d0b      	ldr	r5, [pc, #44]	@ (801a018 <__libc_init_array+0x40>)
 8019fea:	4c0c      	ldr	r4, [pc, #48]	@ (801a01c <__libc_init_array+0x44>)
 8019fec:	f001 fcb4 	bl	801b958 <_init>
 8019ff0:	1b64      	subs	r4, r4, r5
 8019ff2:	10a4      	asrs	r4, r4, #2
 8019ff4:	2600      	movs	r6, #0
 8019ff6:	42a6      	cmp	r6, r4
 8019ff8:	d105      	bne.n	801a006 <__libc_init_array+0x2e>
 8019ffa:	bd70      	pop	{r4, r5, r6, pc}
 8019ffc:	f855 3b04 	ldr.w	r3, [r5], #4
 801a000:	4798      	blx	r3
 801a002:	3601      	adds	r6, #1
 801a004:	e7ee      	b.n	8019fe4 <__libc_init_array+0xc>
 801a006:	f855 3b04 	ldr.w	r3, [r5], #4
 801a00a:	4798      	blx	r3
 801a00c:	3601      	adds	r6, #1
 801a00e:	e7f2      	b.n	8019ff6 <__libc_init_array+0x1e>
 801a010:	0801beb8 	.word	0x0801beb8
 801a014:	0801beb8 	.word	0x0801beb8
 801a018:	0801beb8 	.word	0x0801beb8
 801a01c:	0801bebc 	.word	0x0801bebc

0801a020 <__retarget_lock_init_recursive>:
 801a020:	4770      	bx	lr

0801a022 <__retarget_lock_acquire_recursive>:
 801a022:	4770      	bx	lr

0801a024 <__retarget_lock_release_recursive>:
 801a024:	4770      	bx	lr

0801a026 <memcpy>:
 801a026:	440a      	add	r2, r1
 801a028:	4291      	cmp	r1, r2
 801a02a:	f100 33ff 	add.w	r3, r0, #4294967295
 801a02e:	d100      	bne.n	801a032 <memcpy+0xc>
 801a030:	4770      	bx	lr
 801a032:	b510      	push	{r4, lr}
 801a034:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a038:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a03c:	4291      	cmp	r1, r2
 801a03e:	d1f9      	bne.n	801a034 <memcpy+0xe>
 801a040:	bd10      	pop	{r4, pc}
	...

0801a044 <_free_r>:
 801a044:	b538      	push	{r3, r4, r5, lr}
 801a046:	4605      	mov	r5, r0
 801a048:	2900      	cmp	r1, #0
 801a04a:	d041      	beq.n	801a0d0 <_free_r+0x8c>
 801a04c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a050:	1f0c      	subs	r4, r1, #4
 801a052:	2b00      	cmp	r3, #0
 801a054:	bfb8      	it	lt
 801a056:	18e4      	addlt	r4, r4, r3
 801a058:	f7ff fe14 	bl	8019c84 <__malloc_lock>
 801a05c:	4a1d      	ldr	r2, [pc, #116]	@ (801a0d4 <_free_r+0x90>)
 801a05e:	6813      	ldr	r3, [r2, #0]
 801a060:	b933      	cbnz	r3, 801a070 <_free_r+0x2c>
 801a062:	6063      	str	r3, [r4, #4]
 801a064:	6014      	str	r4, [r2, #0]
 801a066:	4628      	mov	r0, r5
 801a068:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a06c:	f7ff be10 	b.w	8019c90 <__malloc_unlock>
 801a070:	42a3      	cmp	r3, r4
 801a072:	d908      	bls.n	801a086 <_free_r+0x42>
 801a074:	6820      	ldr	r0, [r4, #0]
 801a076:	1821      	adds	r1, r4, r0
 801a078:	428b      	cmp	r3, r1
 801a07a:	bf01      	itttt	eq
 801a07c:	6819      	ldreq	r1, [r3, #0]
 801a07e:	685b      	ldreq	r3, [r3, #4]
 801a080:	1809      	addeq	r1, r1, r0
 801a082:	6021      	streq	r1, [r4, #0]
 801a084:	e7ed      	b.n	801a062 <_free_r+0x1e>
 801a086:	461a      	mov	r2, r3
 801a088:	685b      	ldr	r3, [r3, #4]
 801a08a:	b10b      	cbz	r3, 801a090 <_free_r+0x4c>
 801a08c:	42a3      	cmp	r3, r4
 801a08e:	d9fa      	bls.n	801a086 <_free_r+0x42>
 801a090:	6811      	ldr	r1, [r2, #0]
 801a092:	1850      	adds	r0, r2, r1
 801a094:	42a0      	cmp	r0, r4
 801a096:	d10b      	bne.n	801a0b0 <_free_r+0x6c>
 801a098:	6820      	ldr	r0, [r4, #0]
 801a09a:	4401      	add	r1, r0
 801a09c:	1850      	adds	r0, r2, r1
 801a09e:	4283      	cmp	r3, r0
 801a0a0:	6011      	str	r1, [r2, #0]
 801a0a2:	d1e0      	bne.n	801a066 <_free_r+0x22>
 801a0a4:	6818      	ldr	r0, [r3, #0]
 801a0a6:	685b      	ldr	r3, [r3, #4]
 801a0a8:	6053      	str	r3, [r2, #4]
 801a0aa:	4408      	add	r0, r1
 801a0ac:	6010      	str	r0, [r2, #0]
 801a0ae:	e7da      	b.n	801a066 <_free_r+0x22>
 801a0b0:	d902      	bls.n	801a0b8 <_free_r+0x74>
 801a0b2:	230c      	movs	r3, #12
 801a0b4:	602b      	str	r3, [r5, #0]
 801a0b6:	e7d6      	b.n	801a066 <_free_r+0x22>
 801a0b8:	6820      	ldr	r0, [r4, #0]
 801a0ba:	1821      	adds	r1, r4, r0
 801a0bc:	428b      	cmp	r3, r1
 801a0be:	bf04      	itt	eq
 801a0c0:	6819      	ldreq	r1, [r3, #0]
 801a0c2:	685b      	ldreq	r3, [r3, #4]
 801a0c4:	6063      	str	r3, [r4, #4]
 801a0c6:	bf04      	itt	eq
 801a0c8:	1809      	addeq	r1, r1, r0
 801a0ca:	6021      	streq	r1, [r4, #0]
 801a0cc:	6054      	str	r4, [r2, #4]
 801a0ce:	e7ca      	b.n	801a066 <_free_r+0x22>
 801a0d0:	bd38      	pop	{r3, r4, r5, pc}
 801a0d2:	bf00      	nop
 801a0d4:	20002ea4 	.word	0x20002ea4

0801a0d8 <__ssputs_r>:
 801a0d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a0dc:	688e      	ldr	r6, [r1, #8]
 801a0de:	461f      	mov	r7, r3
 801a0e0:	42be      	cmp	r6, r7
 801a0e2:	680b      	ldr	r3, [r1, #0]
 801a0e4:	4682      	mov	sl, r0
 801a0e6:	460c      	mov	r4, r1
 801a0e8:	4690      	mov	r8, r2
 801a0ea:	d82d      	bhi.n	801a148 <__ssputs_r+0x70>
 801a0ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801a0f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801a0f4:	d026      	beq.n	801a144 <__ssputs_r+0x6c>
 801a0f6:	6965      	ldr	r5, [r4, #20]
 801a0f8:	6909      	ldr	r1, [r1, #16]
 801a0fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801a0fe:	eba3 0901 	sub.w	r9, r3, r1
 801a102:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801a106:	1c7b      	adds	r3, r7, #1
 801a108:	444b      	add	r3, r9
 801a10a:	106d      	asrs	r5, r5, #1
 801a10c:	429d      	cmp	r5, r3
 801a10e:	bf38      	it	cc
 801a110:	461d      	movcc	r5, r3
 801a112:	0553      	lsls	r3, r2, #21
 801a114:	d527      	bpl.n	801a166 <__ssputs_r+0x8e>
 801a116:	4629      	mov	r1, r5
 801a118:	f7ff fd34 	bl	8019b84 <_malloc_r>
 801a11c:	4606      	mov	r6, r0
 801a11e:	b360      	cbz	r0, 801a17a <__ssputs_r+0xa2>
 801a120:	6921      	ldr	r1, [r4, #16]
 801a122:	464a      	mov	r2, r9
 801a124:	f7ff ff7f 	bl	801a026 <memcpy>
 801a128:	89a3      	ldrh	r3, [r4, #12]
 801a12a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801a12e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a132:	81a3      	strh	r3, [r4, #12]
 801a134:	6126      	str	r6, [r4, #16]
 801a136:	6165      	str	r5, [r4, #20]
 801a138:	444e      	add	r6, r9
 801a13a:	eba5 0509 	sub.w	r5, r5, r9
 801a13e:	6026      	str	r6, [r4, #0]
 801a140:	60a5      	str	r5, [r4, #8]
 801a142:	463e      	mov	r6, r7
 801a144:	42be      	cmp	r6, r7
 801a146:	d900      	bls.n	801a14a <__ssputs_r+0x72>
 801a148:	463e      	mov	r6, r7
 801a14a:	6820      	ldr	r0, [r4, #0]
 801a14c:	4632      	mov	r2, r6
 801a14e:	4641      	mov	r1, r8
 801a150:	f000 fd28 	bl	801aba4 <memmove>
 801a154:	68a3      	ldr	r3, [r4, #8]
 801a156:	1b9b      	subs	r3, r3, r6
 801a158:	60a3      	str	r3, [r4, #8]
 801a15a:	6823      	ldr	r3, [r4, #0]
 801a15c:	4433      	add	r3, r6
 801a15e:	6023      	str	r3, [r4, #0]
 801a160:	2000      	movs	r0, #0
 801a162:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a166:	462a      	mov	r2, r5
 801a168:	f000 fd36 	bl	801abd8 <_realloc_r>
 801a16c:	4606      	mov	r6, r0
 801a16e:	2800      	cmp	r0, #0
 801a170:	d1e0      	bne.n	801a134 <__ssputs_r+0x5c>
 801a172:	6921      	ldr	r1, [r4, #16]
 801a174:	4650      	mov	r0, sl
 801a176:	f7ff ff65 	bl	801a044 <_free_r>
 801a17a:	230c      	movs	r3, #12
 801a17c:	f8ca 3000 	str.w	r3, [sl]
 801a180:	89a3      	ldrh	r3, [r4, #12]
 801a182:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a186:	81a3      	strh	r3, [r4, #12]
 801a188:	f04f 30ff 	mov.w	r0, #4294967295
 801a18c:	e7e9      	b.n	801a162 <__ssputs_r+0x8a>
	...

0801a190 <_svfiprintf_r>:
 801a190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a194:	4698      	mov	r8, r3
 801a196:	898b      	ldrh	r3, [r1, #12]
 801a198:	061b      	lsls	r3, r3, #24
 801a19a:	b09d      	sub	sp, #116	@ 0x74
 801a19c:	4607      	mov	r7, r0
 801a19e:	460d      	mov	r5, r1
 801a1a0:	4614      	mov	r4, r2
 801a1a2:	d510      	bpl.n	801a1c6 <_svfiprintf_r+0x36>
 801a1a4:	690b      	ldr	r3, [r1, #16]
 801a1a6:	b973      	cbnz	r3, 801a1c6 <_svfiprintf_r+0x36>
 801a1a8:	2140      	movs	r1, #64	@ 0x40
 801a1aa:	f7ff fceb 	bl	8019b84 <_malloc_r>
 801a1ae:	6028      	str	r0, [r5, #0]
 801a1b0:	6128      	str	r0, [r5, #16]
 801a1b2:	b930      	cbnz	r0, 801a1c2 <_svfiprintf_r+0x32>
 801a1b4:	230c      	movs	r3, #12
 801a1b6:	603b      	str	r3, [r7, #0]
 801a1b8:	f04f 30ff 	mov.w	r0, #4294967295
 801a1bc:	b01d      	add	sp, #116	@ 0x74
 801a1be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a1c2:	2340      	movs	r3, #64	@ 0x40
 801a1c4:	616b      	str	r3, [r5, #20]
 801a1c6:	2300      	movs	r3, #0
 801a1c8:	9309      	str	r3, [sp, #36]	@ 0x24
 801a1ca:	2320      	movs	r3, #32
 801a1cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801a1d0:	f8cd 800c 	str.w	r8, [sp, #12]
 801a1d4:	2330      	movs	r3, #48	@ 0x30
 801a1d6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801a374 <_svfiprintf_r+0x1e4>
 801a1da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801a1de:	f04f 0901 	mov.w	r9, #1
 801a1e2:	4623      	mov	r3, r4
 801a1e4:	469a      	mov	sl, r3
 801a1e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a1ea:	b10a      	cbz	r2, 801a1f0 <_svfiprintf_r+0x60>
 801a1ec:	2a25      	cmp	r2, #37	@ 0x25
 801a1ee:	d1f9      	bne.n	801a1e4 <_svfiprintf_r+0x54>
 801a1f0:	ebba 0b04 	subs.w	fp, sl, r4
 801a1f4:	d00b      	beq.n	801a20e <_svfiprintf_r+0x7e>
 801a1f6:	465b      	mov	r3, fp
 801a1f8:	4622      	mov	r2, r4
 801a1fa:	4629      	mov	r1, r5
 801a1fc:	4638      	mov	r0, r7
 801a1fe:	f7ff ff6b 	bl	801a0d8 <__ssputs_r>
 801a202:	3001      	adds	r0, #1
 801a204:	f000 80a7 	beq.w	801a356 <_svfiprintf_r+0x1c6>
 801a208:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a20a:	445a      	add	r2, fp
 801a20c:	9209      	str	r2, [sp, #36]	@ 0x24
 801a20e:	f89a 3000 	ldrb.w	r3, [sl]
 801a212:	2b00      	cmp	r3, #0
 801a214:	f000 809f 	beq.w	801a356 <_svfiprintf_r+0x1c6>
 801a218:	2300      	movs	r3, #0
 801a21a:	f04f 32ff 	mov.w	r2, #4294967295
 801a21e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a222:	f10a 0a01 	add.w	sl, sl, #1
 801a226:	9304      	str	r3, [sp, #16]
 801a228:	9307      	str	r3, [sp, #28]
 801a22a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801a22e:	931a      	str	r3, [sp, #104]	@ 0x68
 801a230:	4654      	mov	r4, sl
 801a232:	2205      	movs	r2, #5
 801a234:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a238:	484e      	ldr	r0, [pc, #312]	@ (801a374 <_svfiprintf_r+0x1e4>)
 801a23a:	f7e9 ffd1 	bl	80041e0 <memchr>
 801a23e:	9a04      	ldr	r2, [sp, #16]
 801a240:	b9d8      	cbnz	r0, 801a27a <_svfiprintf_r+0xea>
 801a242:	06d0      	lsls	r0, r2, #27
 801a244:	bf44      	itt	mi
 801a246:	2320      	movmi	r3, #32
 801a248:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a24c:	0711      	lsls	r1, r2, #28
 801a24e:	bf44      	itt	mi
 801a250:	232b      	movmi	r3, #43	@ 0x2b
 801a252:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a256:	f89a 3000 	ldrb.w	r3, [sl]
 801a25a:	2b2a      	cmp	r3, #42	@ 0x2a
 801a25c:	d015      	beq.n	801a28a <_svfiprintf_r+0xfa>
 801a25e:	9a07      	ldr	r2, [sp, #28]
 801a260:	4654      	mov	r4, sl
 801a262:	2000      	movs	r0, #0
 801a264:	f04f 0c0a 	mov.w	ip, #10
 801a268:	4621      	mov	r1, r4
 801a26a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a26e:	3b30      	subs	r3, #48	@ 0x30
 801a270:	2b09      	cmp	r3, #9
 801a272:	d94b      	bls.n	801a30c <_svfiprintf_r+0x17c>
 801a274:	b1b0      	cbz	r0, 801a2a4 <_svfiprintf_r+0x114>
 801a276:	9207      	str	r2, [sp, #28]
 801a278:	e014      	b.n	801a2a4 <_svfiprintf_r+0x114>
 801a27a:	eba0 0308 	sub.w	r3, r0, r8
 801a27e:	fa09 f303 	lsl.w	r3, r9, r3
 801a282:	4313      	orrs	r3, r2
 801a284:	9304      	str	r3, [sp, #16]
 801a286:	46a2      	mov	sl, r4
 801a288:	e7d2      	b.n	801a230 <_svfiprintf_r+0xa0>
 801a28a:	9b03      	ldr	r3, [sp, #12]
 801a28c:	1d19      	adds	r1, r3, #4
 801a28e:	681b      	ldr	r3, [r3, #0]
 801a290:	9103      	str	r1, [sp, #12]
 801a292:	2b00      	cmp	r3, #0
 801a294:	bfbb      	ittet	lt
 801a296:	425b      	neglt	r3, r3
 801a298:	f042 0202 	orrlt.w	r2, r2, #2
 801a29c:	9307      	strge	r3, [sp, #28]
 801a29e:	9307      	strlt	r3, [sp, #28]
 801a2a0:	bfb8      	it	lt
 801a2a2:	9204      	strlt	r2, [sp, #16]
 801a2a4:	7823      	ldrb	r3, [r4, #0]
 801a2a6:	2b2e      	cmp	r3, #46	@ 0x2e
 801a2a8:	d10a      	bne.n	801a2c0 <_svfiprintf_r+0x130>
 801a2aa:	7863      	ldrb	r3, [r4, #1]
 801a2ac:	2b2a      	cmp	r3, #42	@ 0x2a
 801a2ae:	d132      	bne.n	801a316 <_svfiprintf_r+0x186>
 801a2b0:	9b03      	ldr	r3, [sp, #12]
 801a2b2:	1d1a      	adds	r2, r3, #4
 801a2b4:	681b      	ldr	r3, [r3, #0]
 801a2b6:	9203      	str	r2, [sp, #12]
 801a2b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801a2bc:	3402      	adds	r4, #2
 801a2be:	9305      	str	r3, [sp, #20]
 801a2c0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801a384 <_svfiprintf_r+0x1f4>
 801a2c4:	7821      	ldrb	r1, [r4, #0]
 801a2c6:	2203      	movs	r2, #3
 801a2c8:	4650      	mov	r0, sl
 801a2ca:	f7e9 ff89 	bl	80041e0 <memchr>
 801a2ce:	b138      	cbz	r0, 801a2e0 <_svfiprintf_r+0x150>
 801a2d0:	9b04      	ldr	r3, [sp, #16]
 801a2d2:	eba0 000a 	sub.w	r0, r0, sl
 801a2d6:	2240      	movs	r2, #64	@ 0x40
 801a2d8:	4082      	lsls	r2, r0
 801a2da:	4313      	orrs	r3, r2
 801a2dc:	3401      	adds	r4, #1
 801a2de:	9304      	str	r3, [sp, #16]
 801a2e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a2e4:	4824      	ldr	r0, [pc, #144]	@ (801a378 <_svfiprintf_r+0x1e8>)
 801a2e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801a2ea:	2206      	movs	r2, #6
 801a2ec:	f7e9 ff78 	bl	80041e0 <memchr>
 801a2f0:	2800      	cmp	r0, #0
 801a2f2:	d036      	beq.n	801a362 <_svfiprintf_r+0x1d2>
 801a2f4:	4b21      	ldr	r3, [pc, #132]	@ (801a37c <_svfiprintf_r+0x1ec>)
 801a2f6:	bb1b      	cbnz	r3, 801a340 <_svfiprintf_r+0x1b0>
 801a2f8:	9b03      	ldr	r3, [sp, #12]
 801a2fa:	3307      	adds	r3, #7
 801a2fc:	f023 0307 	bic.w	r3, r3, #7
 801a300:	3308      	adds	r3, #8
 801a302:	9303      	str	r3, [sp, #12]
 801a304:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a306:	4433      	add	r3, r6
 801a308:	9309      	str	r3, [sp, #36]	@ 0x24
 801a30a:	e76a      	b.n	801a1e2 <_svfiprintf_r+0x52>
 801a30c:	fb0c 3202 	mla	r2, ip, r2, r3
 801a310:	460c      	mov	r4, r1
 801a312:	2001      	movs	r0, #1
 801a314:	e7a8      	b.n	801a268 <_svfiprintf_r+0xd8>
 801a316:	2300      	movs	r3, #0
 801a318:	3401      	adds	r4, #1
 801a31a:	9305      	str	r3, [sp, #20]
 801a31c:	4619      	mov	r1, r3
 801a31e:	f04f 0c0a 	mov.w	ip, #10
 801a322:	4620      	mov	r0, r4
 801a324:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a328:	3a30      	subs	r2, #48	@ 0x30
 801a32a:	2a09      	cmp	r2, #9
 801a32c:	d903      	bls.n	801a336 <_svfiprintf_r+0x1a6>
 801a32e:	2b00      	cmp	r3, #0
 801a330:	d0c6      	beq.n	801a2c0 <_svfiprintf_r+0x130>
 801a332:	9105      	str	r1, [sp, #20]
 801a334:	e7c4      	b.n	801a2c0 <_svfiprintf_r+0x130>
 801a336:	fb0c 2101 	mla	r1, ip, r1, r2
 801a33a:	4604      	mov	r4, r0
 801a33c:	2301      	movs	r3, #1
 801a33e:	e7f0      	b.n	801a322 <_svfiprintf_r+0x192>
 801a340:	ab03      	add	r3, sp, #12
 801a342:	9300      	str	r3, [sp, #0]
 801a344:	462a      	mov	r2, r5
 801a346:	4b0e      	ldr	r3, [pc, #56]	@ (801a380 <_svfiprintf_r+0x1f0>)
 801a348:	a904      	add	r1, sp, #16
 801a34a:	4638      	mov	r0, r7
 801a34c:	f3af 8000 	nop.w
 801a350:	1c42      	adds	r2, r0, #1
 801a352:	4606      	mov	r6, r0
 801a354:	d1d6      	bne.n	801a304 <_svfiprintf_r+0x174>
 801a356:	89ab      	ldrh	r3, [r5, #12]
 801a358:	065b      	lsls	r3, r3, #25
 801a35a:	f53f af2d 	bmi.w	801a1b8 <_svfiprintf_r+0x28>
 801a35e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a360:	e72c      	b.n	801a1bc <_svfiprintf_r+0x2c>
 801a362:	ab03      	add	r3, sp, #12
 801a364:	9300      	str	r3, [sp, #0]
 801a366:	462a      	mov	r2, r5
 801a368:	4b05      	ldr	r3, [pc, #20]	@ (801a380 <_svfiprintf_r+0x1f0>)
 801a36a:	a904      	add	r1, sp, #16
 801a36c:	4638      	mov	r0, r7
 801a36e:	f000 f9bb 	bl	801a6e8 <_printf_i>
 801a372:	e7ed      	b.n	801a350 <_svfiprintf_r+0x1c0>
 801a374:	0801bdf8 	.word	0x0801bdf8
 801a378:	0801be02 	.word	0x0801be02
 801a37c:	00000000 	.word	0x00000000
 801a380:	0801a0d9 	.word	0x0801a0d9
 801a384:	0801bdfe 	.word	0x0801bdfe

0801a388 <__sfputc_r>:
 801a388:	6893      	ldr	r3, [r2, #8]
 801a38a:	3b01      	subs	r3, #1
 801a38c:	2b00      	cmp	r3, #0
 801a38e:	b410      	push	{r4}
 801a390:	6093      	str	r3, [r2, #8]
 801a392:	da08      	bge.n	801a3a6 <__sfputc_r+0x1e>
 801a394:	6994      	ldr	r4, [r2, #24]
 801a396:	42a3      	cmp	r3, r4
 801a398:	db01      	blt.n	801a39e <__sfputc_r+0x16>
 801a39a:	290a      	cmp	r1, #10
 801a39c:	d103      	bne.n	801a3a6 <__sfputc_r+0x1e>
 801a39e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a3a2:	f000 bb6b 	b.w	801aa7c <__swbuf_r>
 801a3a6:	6813      	ldr	r3, [r2, #0]
 801a3a8:	1c58      	adds	r0, r3, #1
 801a3aa:	6010      	str	r0, [r2, #0]
 801a3ac:	7019      	strb	r1, [r3, #0]
 801a3ae:	4608      	mov	r0, r1
 801a3b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a3b4:	4770      	bx	lr

0801a3b6 <__sfputs_r>:
 801a3b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a3b8:	4606      	mov	r6, r0
 801a3ba:	460f      	mov	r7, r1
 801a3bc:	4614      	mov	r4, r2
 801a3be:	18d5      	adds	r5, r2, r3
 801a3c0:	42ac      	cmp	r4, r5
 801a3c2:	d101      	bne.n	801a3c8 <__sfputs_r+0x12>
 801a3c4:	2000      	movs	r0, #0
 801a3c6:	e007      	b.n	801a3d8 <__sfputs_r+0x22>
 801a3c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a3cc:	463a      	mov	r2, r7
 801a3ce:	4630      	mov	r0, r6
 801a3d0:	f7ff ffda 	bl	801a388 <__sfputc_r>
 801a3d4:	1c43      	adds	r3, r0, #1
 801a3d6:	d1f3      	bne.n	801a3c0 <__sfputs_r+0xa>
 801a3d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801a3dc <_vfiprintf_r>:
 801a3dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a3e0:	460d      	mov	r5, r1
 801a3e2:	b09d      	sub	sp, #116	@ 0x74
 801a3e4:	4614      	mov	r4, r2
 801a3e6:	4698      	mov	r8, r3
 801a3e8:	4606      	mov	r6, r0
 801a3ea:	b118      	cbz	r0, 801a3f4 <_vfiprintf_r+0x18>
 801a3ec:	6a03      	ldr	r3, [r0, #32]
 801a3ee:	b90b      	cbnz	r3, 801a3f4 <_vfiprintf_r+0x18>
 801a3f0:	f7ff fce0 	bl	8019db4 <__sinit>
 801a3f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a3f6:	07d9      	lsls	r1, r3, #31
 801a3f8:	d405      	bmi.n	801a406 <_vfiprintf_r+0x2a>
 801a3fa:	89ab      	ldrh	r3, [r5, #12]
 801a3fc:	059a      	lsls	r2, r3, #22
 801a3fe:	d402      	bmi.n	801a406 <_vfiprintf_r+0x2a>
 801a400:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a402:	f7ff fe0e 	bl	801a022 <__retarget_lock_acquire_recursive>
 801a406:	89ab      	ldrh	r3, [r5, #12]
 801a408:	071b      	lsls	r3, r3, #28
 801a40a:	d501      	bpl.n	801a410 <_vfiprintf_r+0x34>
 801a40c:	692b      	ldr	r3, [r5, #16]
 801a40e:	b99b      	cbnz	r3, 801a438 <_vfiprintf_r+0x5c>
 801a410:	4629      	mov	r1, r5
 801a412:	4630      	mov	r0, r6
 801a414:	f000 fb70 	bl	801aaf8 <__swsetup_r>
 801a418:	b170      	cbz	r0, 801a438 <_vfiprintf_r+0x5c>
 801a41a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a41c:	07dc      	lsls	r4, r3, #31
 801a41e:	d504      	bpl.n	801a42a <_vfiprintf_r+0x4e>
 801a420:	f04f 30ff 	mov.w	r0, #4294967295
 801a424:	b01d      	add	sp, #116	@ 0x74
 801a426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a42a:	89ab      	ldrh	r3, [r5, #12]
 801a42c:	0598      	lsls	r0, r3, #22
 801a42e:	d4f7      	bmi.n	801a420 <_vfiprintf_r+0x44>
 801a430:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a432:	f7ff fdf7 	bl	801a024 <__retarget_lock_release_recursive>
 801a436:	e7f3      	b.n	801a420 <_vfiprintf_r+0x44>
 801a438:	2300      	movs	r3, #0
 801a43a:	9309      	str	r3, [sp, #36]	@ 0x24
 801a43c:	2320      	movs	r3, #32
 801a43e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801a442:	f8cd 800c 	str.w	r8, [sp, #12]
 801a446:	2330      	movs	r3, #48	@ 0x30
 801a448:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801a5f8 <_vfiprintf_r+0x21c>
 801a44c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801a450:	f04f 0901 	mov.w	r9, #1
 801a454:	4623      	mov	r3, r4
 801a456:	469a      	mov	sl, r3
 801a458:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a45c:	b10a      	cbz	r2, 801a462 <_vfiprintf_r+0x86>
 801a45e:	2a25      	cmp	r2, #37	@ 0x25
 801a460:	d1f9      	bne.n	801a456 <_vfiprintf_r+0x7a>
 801a462:	ebba 0b04 	subs.w	fp, sl, r4
 801a466:	d00b      	beq.n	801a480 <_vfiprintf_r+0xa4>
 801a468:	465b      	mov	r3, fp
 801a46a:	4622      	mov	r2, r4
 801a46c:	4629      	mov	r1, r5
 801a46e:	4630      	mov	r0, r6
 801a470:	f7ff ffa1 	bl	801a3b6 <__sfputs_r>
 801a474:	3001      	adds	r0, #1
 801a476:	f000 80a7 	beq.w	801a5c8 <_vfiprintf_r+0x1ec>
 801a47a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a47c:	445a      	add	r2, fp
 801a47e:	9209      	str	r2, [sp, #36]	@ 0x24
 801a480:	f89a 3000 	ldrb.w	r3, [sl]
 801a484:	2b00      	cmp	r3, #0
 801a486:	f000 809f 	beq.w	801a5c8 <_vfiprintf_r+0x1ec>
 801a48a:	2300      	movs	r3, #0
 801a48c:	f04f 32ff 	mov.w	r2, #4294967295
 801a490:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a494:	f10a 0a01 	add.w	sl, sl, #1
 801a498:	9304      	str	r3, [sp, #16]
 801a49a:	9307      	str	r3, [sp, #28]
 801a49c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801a4a0:	931a      	str	r3, [sp, #104]	@ 0x68
 801a4a2:	4654      	mov	r4, sl
 801a4a4:	2205      	movs	r2, #5
 801a4a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a4aa:	4853      	ldr	r0, [pc, #332]	@ (801a5f8 <_vfiprintf_r+0x21c>)
 801a4ac:	f7e9 fe98 	bl	80041e0 <memchr>
 801a4b0:	9a04      	ldr	r2, [sp, #16]
 801a4b2:	b9d8      	cbnz	r0, 801a4ec <_vfiprintf_r+0x110>
 801a4b4:	06d1      	lsls	r1, r2, #27
 801a4b6:	bf44      	itt	mi
 801a4b8:	2320      	movmi	r3, #32
 801a4ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a4be:	0713      	lsls	r3, r2, #28
 801a4c0:	bf44      	itt	mi
 801a4c2:	232b      	movmi	r3, #43	@ 0x2b
 801a4c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a4c8:	f89a 3000 	ldrb.w	r3, [sl]
 801a4cc:	2b2a      	cmp	r3, #42	@ 0x2a
 801a4ce:	d015      	beq.n	801a4fc <_vfiprintf_r+0x120>
 801a4d0:	9a07      	ldr	r2, [sp, #28]
 801a4d2:	4654      	mov	r4, sl
 801a4d4:	2000      	movs	r0, #0
 801a4d6:	f04f 0c0a 	mov.w	ip, #10
 801a4da:	4621      	mov	r1, r4
 801a4dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a4e0:	3b30      	subs	r3, #48	@ 0x30
 801a4e2:	2b09      	cmp	r3, #9
 801a4e4:	d94b      	bls.n	801a57e <_vfiprintf_r+0x1a2>
 801a4e6:	b1b0      	cbz	r0, 801a516 <_vfiprintf_r+0x13a>
 801a4e8:	9207      	str	r2, [sp, #28]
 801a4ea:	e014      	b.n	801a516 <_vfiprintf_r+0x13a>
 801a4ec:	eba0 0308 	sub.w	r3, r0, r8
 801a4f0:	fa09 f303 	lsl.w	r3, r9, r3
 801a4f4:	4313      	orrs	r3, r2
 801a4f6:	9304      	str	r3, [sp, #16]
 801a4f8:	46a2      	mov	sl, r4
 801a4fa:	e7d2      	b.n	801a4a2 <_vfiprintf_r+0xc6>
 801a4fc:	9b03      	ldr	r3, [sp, #12]
 801a4fe:	1d19      	adds	r1, r3, #4
 801a500:	681b      	ldr	r3, [r3, #0]
 801a502:	9103      	str	r1, [sp, #12]
 801a504:	2b00      	cmp	r3, #0
 801a506:	bfbb      	ittet	lt
 801a508:	425b      	neglt	r3, r3
 801a50a:	f042 0202 	orrlt.w	r2, r2, #2
 801a50e:	9307      	strge	r3, [sp, #28]
 801a510:	9307      	strlt	r3, [sp, #28]
 801a512:	bfb8      	it	lt
 801a514:	9204      	strlt	r2, [sp, #16]
 801a516:	7823      	ldrb	r3, [r4, #0]
 801a518:	2b2e      	cmp	r3, #46	@ 0x2e
 801a51a:	d10a      	bne.n	801a532 <_vfiprintf_r+0x156>
 801a51c:	7863      	ldrb	r3, [r4, #1]
 801a51e:	2b2a      	cmp	r3, #42	@ 0x2a
 801a520:	d132      	bne.n	801a588 <_vfiprintf_r+0x1ac>
 801a522:	9b03      	ldr	r3, [sp, #12]
 801a524:	1d1a      	adds	r2, r3, #4
 801a526:	681b      	ldr	r3, [r3, #0]
 801a528:	9203      	str	r2, [sp, #12]
 801a52a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801a52e:	3402      	adds	r4, #2
 801a530:	9305      	str	r3, [sp, #20]
 801a532:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801a608 <_vfiprintf_r+0x22c>
 801a536:	7821      	ldrb	r1, [r4, #0]
 801a538:	2203      	movs	r2, #3
 801a53a:	4650      	mov	r0, sl
 801a53c:	f7e9 fe50 	bl	80041e0 <memchr>
 801a540:	b138      	cbz	r0, 801a552 <_vfiprintf_r+0x176>
 801a542:	9b04      	ldr	r3, [sp, #16]
 801a544:	eba0 000a 	sub.w	r0, r0, sl
 801a548:	2240      	movs	r2, #64	@ 0x40
 801a54a:	4082      	lsls	r2, r0
 801a54c:	4313      	orrs	r3, r2
 801a54e:	3401      	adds	r4, #1
 801a550:	9304      	str	r3, [sp, #16]
 801a552:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a556:	4829      	ldr	r0, [pc, #164]	@ (801a5fc <_vfiprintf_r+0x220>)
 801a558:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801a55c:	2206      	movs	r2, #6
 801a55e:	f7e9 fe3f 	bl	80041e0 <memchr>
 801a562:	2800      	cmp	r0, #0
 801a564:	d03f      	beq.n	801a5e6 <_vfiprintf_r+0x20a>
 801a566:	4b26      	ldr	r3, [pc, #152]	@ (801a600 <_vfiprintf_r+0x224>)
 801a568:	bb1b      	cbnz	r3, 801a5b2 <_vfiprintf_r+0x1d6>
 801a56a:	9b03      	ldr	r3, [sp, #12]
 801a56c:	3307      	adds	r3, #7
 801a56e:	f023 0307 	bic.w	r3, r3, #7
 801a572:	3308      	adds	r3, #8
 801a574:	9303      	str	r3, [sp, #12]
 801a576:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a578:	443b      	add	r3, r7
 801a57a:	9309      	str	r3, [sp, #36]	@ 0x24
 801a57c:	e76a      	b.n	801a454 <_vfiprintf_r+0x78>
 801a57e:	fb0c 3202 	mla	r2, ip, r2, r3
 801a582:	460c      	mov	r4, r1
 801a584:	2001      	movs	r0, #1
 801a586:	e7a8      	b.n	801a4da <_vfiprintf_r+0xfe>
 801a588:	2300      	movs	r3, #0
 801a58a:	3401      	adds	r4, #1
 801a58c:	9305      	str	r3, [sp, #20]
 801a58e:	4619      	mov	r1, r3
 801a590:	f04f 0c0a 	mov.w	ip, #10
 801a594:	4620      	mov	r0, r4
 801a596:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a59a:	3a30      	subs	r2, #48	@ 0x30
 801a59c:	2a09      	cmp	r2, #9
 801a59e:	d903      	bls.n	801a5a8 <_vfiprintf_r+0x1cc>
 801a5a0:	2b00      	cmp	r3, #0
 801a5a2:	d0c6      	beq.n	801a532 <_vfiprintf_r+0x156>
 801a5a4:	9105      	str	r1, [sp, #20]
 801a5a6:	e7c4      	b.n	801a532 <_vfiprintf_r+0x156>
 801a5a8:	fb0c 2101 	mla	r1, ip, r1, r2
 801a5ac:	4604      	mov	r4, r0
 801a5ae:	2301      	movs	r3, #1
 801a5b0:	e7f0      	b.n	801a594 <_vfiprintf_r+0x1b8>
 801a5b2:	ab03      	add	r3, sp, #12
 801a5b4:	9300      	str	r3, [sp, #0]
 801a5b6:	462a      	mov	r2, r5
 801a5b8:	4b12      	ldr	r3, [pc, #72]	@ (801a604 <_vfiprintf_r+0x228>)
 801a5ba:	a904      	add	r1, sp, #16
 801a5bc:	4630      	mov	r0, r6
 801a5be:	f3af 8000 	nop.w
 801a5c2:	4607      	mov	r7, r0
 801a5c4:	1c78      	adds	r0, r7, #1
 801a5c6:	d1d6      	bne.n	801a576 <_vfiprintf_r+0x19a>
 801a5c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a5ca:	07d9      	lsls	r1, r3, #31
 801a5cc:	d405      	bmi.n	801a5da <_vfiprintf_r+0x1fe>
 801a5ce:	89ab      	ldrh	r3, [r5, #12]
 801a5d0:	059a      	lsls	r2, r3, #22
 801a5d2:	d402      	bmi.n	801a5da <_vfiprintf_r+0x1fe>
 801a5d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a5d6:	f7ff fd25 	bl	801a024 <__retarget_lock_release_recursive>
 801a5da:	89ab      	ldrh	r3, [r5, #12]
 801a5dc:	065b      	lsls	r3, r3, #25
 801a5de:	f53f af1f 	bmi.w	801a420 <_vfiprintf_r+0x44>
 801a5e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a5e4:	e71e      	b.n	801a424 <_vfiprintf_r+0x48>
 801a5e6:	ab03      	add	r3, sp, #12
 801a5e8:	9300      	str	r3, [sp, #0]
 801a5ea:	462a      	mov	r2, r5
 801a5ec:	4b05      	ldr	r3, [pc, #20]	@ (801a604 <_vfiprintf_r+0x228>)
 801a5ee:	a904      	add	r1, sp, #16
 801a5f0:	4630      	mov	r0, r6
 801a5f2:	f000 f879 	bl	801a6e8 <_printf_i>
 801a5f6:	e7e4      	b.n	801a5c2 <_vfiprintf_r+0x1e6>
 801a5f8:	0801bdf8 	.word	0x0801bdf8
 801a5fc:	0801be02 	.word	0x0801be02
 801a600:	00000000 	.word	0x00000000
 801a604:	0801a3b7 	.word	0x0801a3b7
 801a608:	0801bdfe 	.word	0x0801bdfe

0801a60c <_printf_common>:
 801a60c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a610:	4616      	mov	r6, r2
 801a612:	4698      	mov	r8, r3
 801a614:	688a      	ldr	r2, [r1, #8]
 801a616:	690b      	ldr	r3, [r1, #16]
 801a618:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801a61c:	4293      	cmp	r3, r2
 801a61e:	bfb8      	it	lt
 801a620:	4613      	movlt	r3, r2
 801a622:	6033      	str	r3, [r6, #0]
 801a624:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801a628:	4607      	mov	r7, r0
 801a62a:	460c      	mov	r4, r1
 801a62c:	b10a      	cbz	r2, 801a632 <_printf_common+0x26>
 801a62e:	3301      	adds	r3, #1
 801a630:	6033      	str	r3, [r6, #0]
 801a632:	6823      	ldr	r3, [r4, #0]
 801a634:	0699      	lsls	r1, r3, #26
 801a636:	bf42      	ittt	mi
 801a638:	6833      	ldrmi	r3, [r6, #0]
 801a63a:	3302      	addmi	r3, #2
 801a63c:	6033      	strmi	r3, [r6, #0]
 801a63e:	6825      	ldr	r5, [r4, #0]
 801a640:	f015 0506 	ands.w	r5, r5, #6
 801a644:	d106      	bne.n	801a654 <_printf_common+0x48>
 801a646:	f104 0a19 	add.w	sl, r4, #25
 801a64a:	68e3      	ldr	r3, [r4, #12]
 801a64c:	6832      	ldr	r2, [r6, #0]
 801a64e:	1a9b      	subs	r3, r3, r2
 801a650:	42ab      	cmp	r3, r5
 801a652:	dc26      	bgt.n	801a6a2 <_printf_common+0x96>
 801a654:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801a658:	6822      	ldr	r2, [r4, #0]
 801a65a:	3b00      	subs	r3, #0
 801a65c:	bf18      	it	ne
 801a65e:	2301      	movne	r3, #1
 801a660:	0692      	lsls	r2, r2, #26
 801a662:	d42b      	bmi.n	801a6bc <_printf_common+0xb0>
 801a664:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801a668:	4641      	mov	r1, r8
 801a66a:	4638      	mov	r0, r7
 801a66c:	47c8      	blx	r9
 801a66e:	3001      	adds	r0, #1
 801a670:	d01e      	beq.n	801a6b0 <_printf_common+0xa4>
 801a672:	6823      	ldr	r3, [r4, #0]
 801a674:	6922      	ldr	r2, [r4, #16]
 801a676:	f003 0306 	and.w	r3, r3, #6
 801a67a:	2b04      	cmp	r3, #4
 801a67c:	bf02      	ittt	eq
 801a67e:	68e5      	ldreq	r5, [r4, #12]
 801a680:	6833      	ldreq	r3, [r6, #0]
 801a682:	1aed      	subeq	r5, r5, r3
 801a684:	68a3      	ldr	r3, [r4, #8]
 801a686:	bf0c      	ite	eq
 801a688:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801a68c:	2500      	movne	r5, #0
 801a68e:	4293      	cmp	r3, r2
 801a690:	bfc4      	itt	gt
 801a692:	1a9b      	subgt	r3, r3, r2
 801a694:	18ed      	addgt	r5, r5, r3
 801a696:	2600      	movs	r6, #0
 801a698:	341a      	adds	r4, #26
 801a69a:	42b5      	cmp	r5, r6
 801a69c:	d11a      	bne.n	801a6d4 <_printf_common+0xc8>
 801a69e:	2000      	movs	r0, #0
 801a6a0:	e008      	b.n	801a6b4 <_printf_common+0xa8>
 801a6a2:	2301      	movs	r3, #1
 801a6a4:	4652      	mov	r2, sl
 801a6a6:	4641      	mov	r1, r8
 801a6a8:	4638      	mov	r0, r7
 801a6aa:	47c8      	blx	r9
 801a6ac:	3001      	adds	r0, #1
 801a6ae:	d103      	bne.n	801a6b8 <_printf_common+0xac>
 801a6b0:	f04f 30ff 	mov.w	r0, #4294967295
 801a6b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a6b8:	3501      	adds	r5, #1
 801a6ba:	e7c6      	b.n	801a64a <_printf_common+0x3e>
 801a6bc:	18e1      	adds	r1, r4, r3
 801a6be:	1c5a      	adds	r2, r3, #1
 801a6c0:	2030      	movs	r0, #48	@ 0x30
 801a6c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801a6c6:	4422      	add	r2, r4
 801a6c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801a6cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801a6d0:	3302      	adds	r3, #2
 801a6d2:	e7c7      	b.n	801a664 <_printf_common+0x58>
 801a6d4:	2301      	movs	r3, #1
 801a6d6:	4622      	mov	r2, r4
 801a6d8:	4641      	mov	r1, r8
 801a6da:	4638      	mov	r0, r7
 801a6dc:	47c8      	blx	r9
 801a6de:	3001      	adds	r0, #1
 801a6e0:	d0e6      	beq.n	801a6b0 <_printf_common+0xa4>
 801a6e2:	3601      	adds	r6, #1
 801a6e4:	e7d9      	b.n	801a69a <_printf_common+0x8e>
	...

0801a6e8 <_printf_i>:
 801a6e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801a6ec:	7e0f      	ldrb	r7, [r1, #24]
 801a6ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801a6f0:	2f78      	cmp	r7, #120	@ 0x78
 801a6f2:	4691      	mov	r9, r2
 801a6f4:	4680      	mov	r8, r0
 801a6f6:	460c      	mov	r4, r1
 801a6f8:	469a      	mov	sl, r3
 801a6fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801a6fe:	d807      	bhi.n	801a710 <_printf_i+0x28>
 801a700:	2f62      	cmp	r7, #98	@ 0x62
 801a702:	d80a      	bhi.n	801a71a <_printf_i+0x32>
 801a704:	2f00      	cmp	r7, #0
 801a706:	f000 80d1 	beq.w	801a8ac <_printf_i+0x1c4>
 801a70a:	2f58      	cmp	r7, #88	@ 0x58
 801a70c:	f000 80b8 	beq.w	801a880 <_printf_i+0x198>
 801a710:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801a714:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801a718:	e03a      	b.n	801a790 <_printf_i+0xa8>
 801a71a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801a71e:	2b15      	cmp	r3, #21
 801a720:	d8f6      	bhi.n	801a710 <_printf_i+0x28>
 801a722:	a101      	add	r1, pc, #4	@ (adr r1, 801a728 <_printf_i+0x40>)
 801a724:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801a728:	0801a781 	.word	0x0801a781
 801a72c:	0801a795 	.word	0x0801a795
 801a730:	0801a711 	.word	0x0801a711
 801a734:	0801a711 	.word	0x0801a711
 801a738:	0801a711 	.word	0x0801a711
 801a73c:	0801a711 	.word	0x0801a711
 801a740:	0801a795 	.word	0x0801a795
 801a744:	0801a711 	.word	0x0801a711
 801a748:	0801a711 	.word	0x0801a711
 801a74c:	0801a711 	.word	0x0801a711
 801a750:	0801a711 	.word	0x0801a711
 801a754:	0801a893 	.word	0x0801a893
 801a758:	0801a7bf 	.word	0x0801a7bf
 801a75c:	0801a84d 	.word	0x0801a84d
 801a760:	0801a711 	.word	0x0801a711
 801a764:	0801a711 	.word	0x0801a711
 801a768:	0801a8b5 	.word	0x0801a8b5
 801a76c:	0801a711 	.word	0x0801a711
 801a770:	0801a7bf 	.word	0x0801a7bf
 801a774:	0801a711 	.word	0x0801a711
 801a778:	0801a711 	.word	0x0801a711
 801a77c:	0801a855 	.word	0x0801a855
 801a780:	6833      	ldr	r3, [r6, #0]
 801a782:	1d1a      	adds	r2, r3, #4
 801a784:	681b      	ldr	r3, [r3, #0]
 801a786:	6032      	str	r2, [r6, #0]
 801a788:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801a78c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801a790:	2301      	movs	r3, #1
 801a792:	e09c      	b.n	801a8ce <_printf_i+0x1e6>
 801a794:	6833      	ldr	r3, [r6, #0]
 801a796:	6820      	ldr	r0, [r4, #0]
 801a798:	1d19      	adds	r1, r3, #4
 801a79a:	6031      	str	r1, [r6, #0]
 801a79c:	0606      	lsls	r6, r0, #24
 801a79e:	d501      	bpl.n	801a7a4 <_printf_i+0xbc>
 801a7a0:	681d      	ldr	r5, [r3, #0]
 801a7a2:	e003      	b.n	801a7ac <_printf_i+0xc4>
 801a7a4:	0645      	lsls	r5, r0, #25
 801a7a6:	d5fb      	bpl.n	801a7a0 <_printf_i+0xb8>
 801a7a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 801a7ac:	2d00      	cmp	r5, #0
 801a7ae:	da03      	bge.n	801a7b8 <_printf_i+0xd0>
 801a7b0:	232d      	movs	r3, #45	@ 0x2d
 801a7b2:	426d      	negs	r5, r5
 801a7b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a7b8:	4858      	ldr	r0, [pc, #352]	@ (801a91c <_printf_i+0x234>)
 801a7ba:	230a      	movs	r3, #10
 801a7bc:	e011      	b.n	801a7e2 <_printf_i+0xfa>
 801a7be:	6821      	ldr	r1, [r4, #0]
 801a7c0:	6833      	ldr	r3, [r6, #0]
 801a7c2:	0608      	lsls	r0, r1, #24
 801a7c4:	f853 5b04 	ldr.w	r5, [r3], #4
 801a7c8:	d402      	bmi.n	801a7d0 <_printf_i+0xe8>
 801a7ca:	0649      	lsls	r1, r1, #25
 801a7cc:	bf48      	it	mi
 801a7ce:	b2ad      	uxthmi	r5, r5
 801a7d0:	2f6f      	cmp	r7, #111	@ 0x6f
 801a7d2:	4852      	ldr	r0, [pc, #328]	@ (801a91c <_printf_i+0x234>)
 801a7d4:	6033      	str	r3, [r6, #0]
 801a7d6:	bf14      	ite	ne
 801a7d8:	230a      	movne	r3, #10
 801a7da:	2308      	moveq	r3, #8
 801a7dc:	2100      	movs	r1, #0
 801a7de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801a7e2:	6866      	ldr	r6, [r4, #4]
 801a7e4:	60a6      	str	r6, [r4, #8]
 801a7e6:	2e00      	cmp	r6, #0
 801a7e8:	db05      	blt.n	801a7f6 <_printf_i+0x10e>
 801a7ea:	6821      	ldr	r1, [r4, #0]
 801a7ec:	432e      	orrs	r6, r5
 801a7ee:	f021 0104 	bic.w	r1, r1, #4
 801a7f2:	6021      	str	r1, [r4, #0]
 801a7f4:	d04b      	beq.n	801a88e <_printf_i+0x1a6>
 801a7f6:	4616      	mov	r6, r2
 801a7f8:	fbb5 f1f3 	udiv	r1, r5, r3
 801a7fc:	fb03 5711 	mls	r7, r3, r1, r5
 801a800:	5dc7      	ldrb	r7, [r0, r7]
 801a802:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801a806:	462f      	mov	r7, r5
 801a808:	42bb      	cmp	r3, r7
 801a80a:	460d      	mov	r5, r1
 801a80c:	d9f4      	bls.n	801a7f8 <_printf_i+0x110>
 801a80e:	2b08      	cmp	r3, #8
 801a810:	d10b      	bne.n	801a82a <_printf_i+0x142>
 801a812:	6823      	ldr	r3, [r4, #0]
 801a814:	07df      	lsls	r7, r3, #31
 801a816:	d508      	bpl.n	801a82a <_printf_i+0x142>
 801a818:	6923      	ldr	r3, [r4, #16]
 801a81a:	6861      	ldr	r1, [r4, #4]
 801a81c:	4299      	cmp	r1, r3
 801a81e:	bfde      	ittt	le
 801a820:	2330      	movle	r3, #48	@ 0x30
 801a822:	f806 3c01 	strble.w	r3, [r6, #-1]
 801a826:	f106 36ff 	addle.w	r6, r6, #4294967295
 801a82a:	1b92      	subs	r2, r2, r6
 801a82c:	6122      	str	r2, [r4, #16]
 801a82e:	f8cd a000 	str.w	sl, [sp]
 801a832:	464b      	mov	r3, r9
 801a834:	aa03      	add	r2, sp, #12
 801a836:	4621      	mov	r1, r4
 801a838:	4640      	mov	r0, r8
 801a83a:	f7ff fee7 	bl	801a60c <_printf_common>
 801a83e:	3001      	adds	r0, #1
 801a840:	d14a      	bne.n	801a8d8 <_printf_i+0x1f0>
 801a842:	f04f 30ff 	mov.w	r0, #4294967295
 801a846:	b004      	add	sp, #16
 801a848:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a84c:	6823      	ldr	r3, [r4, #0]
 801a84e:	f043 0320 	orr.w	r3, r3, #32
 801a852:	6023      	str	r3, [r4, #0]
 801a854:	4832      	ldr	r0, [pc, #200]	@ (801a920 <_printf_i+0x238>)
 801a856:	2778      	movs	r7, #120	@ 0x78
 801a858:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801a85c:	6823      	ldr	r3, [r4, #0]
 801a85e:	6831      	ldr	r1, [r6, #0]
 801a860:	061f      	lsls	r7, r3, #24
 801a862:	f851 5b04 	ldr.w	r5, [r1], #4
 801a866:	d402      	bmi.n	801a86e <_printf_i+0x186>
 801a868:	065f      	lsls	r7, r3, #25
 801a86a:	bf48      	it	mi
 801a86c:	b2ad      	uxthmi	r5, r5
 801a86e:	6031      	str	r1, [r6, #0]
 801a870:	07d9      	lsls	r1, r3, #31
 801a872:	bf44      	itt	mi
 801a874:	f043 0320 	orrmi.w	r3, r3, #32
 801a878:	6023      	strmi	r3, [r4, #0]
 801a87a:	b11d      	cbz	r5, 801a884 <_printf_i+0x19c>
 801a87c:	2310      	movs	r3, #16
 801a87e:	e7ad      	b.n	801a7dc <_printf_i+0xf4>
 801a880:	4826      	ldr	r0, [pc, #152]	@ (801a91c <_printf_i+0x234>)
 801a882:	e7e9      	b.n	801a858 <_printf_i+0x170>
 801a884:	6823      	ldr	r3, [r4, #0]
 801a886:	f023 0320 	bic.w	r3, r3, #32
 801a88a:	6023      	str	r3, [r4, #0]
 801a88c:	e7f6      	b.n	801a87c <_printf_i+0x194>
 801a88e:	4616      	mov	r6, r2
 801a890:	e7bd      	b.n	801a80e <_printf_i+0x126>
 801a892:	6833      	ldr	r3, [r6, #0]
 801a894:	6825      	ldr	r5, [r4, #0]
 801a896:	6961      	ldr	r1, [r4, #20]
 801a898:	1d18      	adds	r0, r3, #4
 801a89a:	6030      	str	r0, [r6, #0]
 801a89c:	062e      	lsls	r6, r5, #24
 801a89e:	681b      	ldr	r3, [r3, #0]
 801a8a0:	d501      	bpl.n	801a8a6 <_printf_i+0x1be>
 801a8a2:	6019      	str	r1, [r3, #0]
 801a8a4:	e002      	b.n	801a8ac <_printf_i+0x1c4>
 801a8a6:	0668      	lsls	r0, r5, #25
 801a8a8:	d5fb      	bpl.n	801a8a2 <_printf_i+0x1ba>
 801a8aa:	8019      	strh	r1, [r3, #0]
 801a8ac:	2300      	movs	r3, #0
 801a8ae:	6123      	str	r3, [r4, #16]
 801a8b0:	4616      	mov	r6, r2
 801a8b2:	e7bc      	b.n	801a82e <_printf_i+0x146>
 801a8b4:	6833      	ldr	r3, [r6, #0]
 801a8b6:	1d1a      	adds	r2, r3, #4
 801a8b8:	6032      	str	r2, [r6, #0]
 801a8ba:	681e      	ldr	r6, [r3, #0]
 801a8bc:	6862      	ldr	r2, [r4, #4]
 801a8be:	2100      	movs	r1, #0
 801a8c0:	4630      	mov	r0, r6
 801a8c2:	f7e9 fc8d 	bl	80041e0 <memchr>
 801a8c6:	b108      	cbz	r0, 801a8cc <_printf_i+0x1e4>
 801a8c8:	1b80      	subs	r0, r0, r6
 801a8ca:	6060      	str	r0, [r4, #4]
 801a8cc:	6863      	ldr	r3, [r4, #4]
 801a8ce:	6123      	str	r3, [r4, #16]
 801a8d0:	2300      	movs	r3, #0
 801a8d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a8d6:	e7aa      	b.n	801a82e <_printf_i+0x146>
 801a8d8:	6923      	ldr	r3, [r4, #16]
 801a8da:	4632      	mov	r2, r6
 801a8dc:	4649      	mov	r1, r9
 801a8de:	4640      	mov	r0, r8
 801a8e0:	47d0      	blx	sl
 801a8e2:	3001      	adds	r0, #1
 801a8e4:	d0ad      	beq.n	801a842 <_printf_i+0x15a>
 801a8e6:	6823      	ldr	r3, [r4, #0]
 801a8e8:	079b      	lsls	r3, r3, #30
 801a8ea:	d413      	bmi.n	801a914 <_printf_i+0x22c>
 801a8ec:	68e0      	ldr	r0, [r4, #12]
 801a8ee:	9b03      	ldr	r3, [sp, #12]
 801a8f0:	4298      	cmp	r0, r3
 801a8f2:	bfb8      	it	lt
 801a8f4:	4618      	movlt	r0, r3
 801a8f6:	e7a6      	b.n	801a846 <_printf_i+0x15e>
 801a8f8:	2301      	movs	r3, #1
 801a8fa:	4632      	mov	r2, r6
 801a8fc:	4649      	mov	r1, r9
 801a8fe:	4640      	mov	r0, r8
 801a900:	47d0      	blx	sl
 801a902:	3001      	adds	r0, #1
 801a904:	d09d      	beq.n	801a842 <_printf_i+0x15a>
 801a906:	3501      	adds	r5, #1
 801a908:	68e3      	ldr	r3, [r4, #12]
 801a90a:	9903      	ldr	r1, [sp, #12]
 801a90c:	1a5b      	subs	r3, r3, r1
 801a90e:	42ab      	cmp	r3, r5
 801a910:	dcf2      	bgt.n	801a8f8 <_printf_i+0x210>
 801a912:	e7eb      	b.n	801a8ec <_printf_i+0x204>
 801a914:	2500      	movs	r5, #0
 801a916:	f104 0619 	add.w	r6, r4, #25
 801a91a:	e7f5      	b.n	801a908 <_printf_i+0x220>
 801a91c:	0801be09 	.word	0x0801be09
 801a920:	0801be1a 	.word	0x0801be1a

0801a924 <__sflush_r>:
 801a924:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801a928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a92c:	0716      	lsls	r6, r2, #28
 801a92e:	4605      	mov	r5, r0
 801a930:	460c      	mov	r4, r1
 801a932:	d454      	bmi.n	801a9de <__sflush_r+0xba>
 801a934:	684b      	ldr	r3, [r1, #4]
 801a936:	2b00      	cmp	r3, #0
 801a938:	dc02      	bgt.n	801a940 <__sflush_r+0x1c>
 801a93a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801a93c:	2b00      	cmp	r3, #0
 801a93e:	dd48      	ble.n	801a9d2 <__sflush_r+0xae>
 801a940:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801a942:	2e00      	cmp	r6, #0
 801a944:	d045      	beq.n	801a9d2 <__sflush_r+0xae>
 801a946:	2300      	movs	r3, #0
 801a948:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801a94c:	682f      	ldr	r7, [r5, #0]
 801a94e:	6a21      	ldr	r1, [r4, #32]
 801a950:	602b      	str	r3, [r5, #0]
 801a952:	d030      	beq.n	801a9b6 <__sflush_r+0x92>
 801a954:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801a956:	89a3      	ldrh	r3, [r4, #12]
 801a958:	0759      	lsls	r1, r3, #29
 801a95a:	d505      	bpl.n	801a968 <__sflush_r+0x44>
 801a95c:	6863      	ldr	r3, [r4, #4]
 801a95e:	1ad2      	subs	r2, r2, r3
 801a960:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801a962:	b10b      	cbz	r3, 801a968 <__sflush_r+0x44>
 801a964:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801a966:	1ad2      	subs	r2, r2, r3
 801a968:	2300      	movs	r3, #0
 801a96a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801a96c:	6a21      	ldr	r1, [r4, #32]
 801a96e:	4628      	mov	r0, r5
 801a970:	47b0      	blx	r6
 801a972:	1c43      	adds	r3, r0, #1
 801a974:	89a3      	ldrh	r3, [r4, #12]
 801a976:	d106      	bne.n	801a986 <__sflush_r+0x62>
 801a978:	6829      	ldr	r1, [r5, #0]
 801a97a:	291d      	cmp	r1, #29
 801a97c:	d82b      	bhi.n	801a9d6 <__sflush_r+0xb2>
 801a97e:	4a2a      	ldr	r2, [pc, #168]	@ (801aa28 <__sflush_r+0x104>)
 801a980:	40ca      	lsrs	r2, r1
 801a982:	07d6      	lsls	r6, r2, #31
 801a984:	d527      	bpl.n	801a9d6 <__sflush_r+0xb2>
 801a986:	2200      	movs	r2, #0
 801a988:	6062      	str	r2, [r4, #4]
 801a98a:	04d9      	lsls	r1, r3, #19
 801a98c:	6922      	ldr	r2, [r4, #16]
 801a98e:	6022      	str	r2, [r4, #0]
 801a990:	d504      	bpl.n	801a99c <__sflush_r+0x78>
 801a992:	1c42      	adds	r2, r0, #1
 801a994:	d101      	bne.n	801a99a <__sflush_r+0x76>
 801a996:	682b      	ldr	r3, [r5, #0]
 801a998:	b903      	cbnz	r3, 801a99c <__sflush_r+0x78>
 801a99a:	6560      	str	r0, [r4, #84]	@ 0x54
 801a99c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a99e:	602f      	str	r7, [r5, #0]
 801a9a0:	b1b9      	cbz	r1, 801a9d2 <__sflush_r+0xae>
 801a9a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a9a6:	4299      	cmp	r1, r3
 801a9a8:	d002      	beq.n	801a9b0 <__sflush_r+0x8c>
 801a9aa:	4628      	mov	r0, r5
 801a9ac:	f7ff fb4a 	bl	801a044 <_free_r>
 801a9b0:	2300      	movs	r3, #0
 801a9b2:	6363      	str	r3, [r4, #52]	@ 0x34
 801a9b4:	e00d      	b.n	801a9d2 <__sflush_r+0xae>
 801a9b6:	2301      	movs	r3, #1
 801a9b8:	4628      	mov	r0, r5
 801a9ba:	47b0      	blx	r6
 801a9bc:	4602      	mov	r2, r0
 801a9be:	1c50      	adds	r0, r2, #1
 801a9c0:	d1c9      	bne.n	801a956 <__sflush_r+0x32>
 801a9c2:	682b      	ldr	r3, [r5, #0]
 801a9c4:	2b00      	cmp	r3, #0
 801a9c6:	d0c6      	beq.n	801a956 <__sflush_r+0x32>
 801a9c8:	2b1d      	cmp	r3, #29
 801a9ca:	d001      	beq.n	801a9d0 <__sflush_r+0xac>
 801a9cc:	2b16      	cmp	r3, #22
 801a9ce:	d11e      	bne.n	801aa0e <__sflush_r+0xea>
 801a9d0:	602f      	str	r7, [r5, #0]
 801a9d2:	2000      	movs	r0, #0
 801a9d4:	e022      	b.n	801aa1c <__sflush_r+0xf8>
 801a9d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a9da:	b21b      	sxth	r3, r3
 801a9dc:	e01b      	b.n	801aa16 <__sflush_r+0xf2>
 801a9de:	690f      	ldr	r7, [r1, #16]
 801a9e0:	2f00      	cmp	r7, #0
 801a9e2:	d0f6      	beq.n	801a9d2 <__sflush_r+0xae>
 801a9e4:	0793      	lsls	r3, r2, #30
 801a9e6:	680e      	ldr	r6, [r1, #0]
 801a9e8:	bf08      	it	eq
 801a9ea:	694b      	ldreq	r3, [r1, #20]
 801a9ec:	600f      	str	r7, [r1, #0]
 801a9ee:	bf18      	it	ne
 801a9f0:	2300      	movne	r3, #0
 801a9f2:	eba6 0807 	sub.w	r8, r6, r7
 801a9f6:	608b      	str	r3, [r1, #8]
 801a9f8:	f1b8 0f00 	cmp.w	r8, #0
 801a9fc:	dde9      	ble.n	801a9d2 <__sflush_r+0xae>
 801a9fe:	6a21      	ldr	r1, [r4, #32]
 801aa00:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801aa02:	4643      	mov	r3, r8
 801aa04:	463a      	mov	r2, r7
 801aa06:	4628      	mov	r0, r5
 801aa08:	47b0      	blx	r6
 801aa0a:	2800      	cmp	r0, #0
 801aa0c:	dc08      	bgt.n	801aa20 <__sflush_r+0xfc>
 801aa0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801aa12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801aa16:	81a3      	strh	r3, [r4, #12]
 801aa18:	f04f 30ff 	mov.w	r0, #4294967295
 801aa1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801aa20:	4407      	add	r7, r0
 801aa22:	eba8 0800 	sub.w	r8, r8, r0
 801aa26:	e7e7      	b.n	801a9f8 <__sflush_r+0xd4>
 801aa28:	20400001 	.word	0x20400001

0801aa2c <_fflush_r>:
 801aa2c:	b538      	push	{r3, r4, r5, lr}
 801aa2e:	690b      	ldr	r3, [r1, #16]
 801aa30:	4605      	mov	r5, r0
 801aa32:	460c      	mov	r4, r1
 801aa34:	b913      	cbnz	r3, 801aa3c <_fflush_r+0x10>
 801aa36:	2500      	movs	r5, #0
 801aa38:	4628      	mov	r0, r5
 801aa3a:	bd38      	pop	{r3, r4, r5, pc}
 801aa3c:	b118      	cbz	r0, 801aa46 <_fflush_r+0x1a>
 801aa3e:	6a03      	ldr	r3, [r0, #32]
 801aa40:	b90b      	cbnz	r3, 801aa46 <_fflush_r+0x1a>
 801aa42:	f7ff f9b7 	bl	8019db4 <__sinit>
 801aa46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801aa4a:	2b00      	cmp	r3, #0
 801aa4c:	d0f3      	beq.n	801aa36 <_fflush_r+0xa>
 801aa4e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801aa50:	07d0      	lsls	r0, r2, #31
 801aa52:	d404      	bmi.n	801aa5e <_fflush_r+0x32>
 801aa54:	0599      	lsls	r1, r3, #22
 801aa56:	d402      	bmi.n	801aa5e <_fflush_r+0x32>
 801aa58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801aa5a:	f7ff fae2 	bl	801a022 <__retarget_lock_acquire_recursive>
 801aa5e:	4628      	mov	r0, r5
 801aa60:	4621      	mov	r1, r4
 801aa62:	f7ff ff5f 	bl	801a924 <__sflush_r>
 801aa66:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801aa68:	07da      	lsls	r2, r3, #31
 801aa6a:	4605      	mov	r5, r0
 801aa6c:	d4e4      	bmi.n	801aa38 <_fflush_r+0xc>
 801aa6e:	89a3      	ldrh	r3, [r4, #12]
 801aa70:	059b      	lsls	r3, r3, #22
 801aa72:	d4e1      	bmi.n	801aa38 <_fflush_r+0xc>
 801aa74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801aa76:	f7ff fad5 	bl	801a024 <__retarget_lock_release_recursive>
 801aa7a:	e7dd      	b.n	801aa38 <_fflush_r+0xc>

0801aa7c <__swbuf_r>:
 801aa7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801aa7e:	460e      	mov	r6, r1
 801aa80:	4614      	mov	r4, r2
 801aa82:	4605      	mov	r5, r0
 801aa84:	b118      	cbz	r0, 801aa8e <__swbuf_r+0x12>
 801aa86:	6a03      	ldr	r3, [r0, #32]
 801aa88:	b90b      	cbnz	r3, 801aa8e <__swbuf_r+0x12>
 801aa8a:	f7ff f993 	bl	8019db4 <__sinit>
 801aa8e:	69a3      	ldr	r3, [r4, #24]
 801aa90:	60a3      	str	r3, [r4, #8]
 801aa92:	89a3      	ldrh	r3, [r4, #12]
 801aa94:	071a      	lsls	r2, r3, #28
 801aa96:	d501      	bpl.n	801aa9c <__swbuf_r+0x20>
 801aa98:	6923      	ldr	r3, [r4, #16]
 801aa9a:	b943      	cbnz	r3, 801aaae <__swbuf_r+0x32>
 801aa9c:	4621      	mov	r1, r4
 801aa9e:	4628      	mov	r0, r5
 801aaa0:	f000 f82a 	bl	801aaf8 <__swsetup_r>
 801aaa4:	b118      	cbz	r0, 801aaae <__swbuf_r+0x32>
 801aaa6:	f04f 37ff 	mov.w	r7, #4294967295
 801aaaa:	4638      	mov	r0, r7
 801aaac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801aaae:	6823      	ldr	r3, [r4, #0]
 801aab0:	6922      	ldr	r2, [r4, #16]
 801aab2:	1a98      	subs	r0, r3, r2
 801aab4:	6963      	ldr	r3, [r4, #20]
 801aab6:	b2f6      	uxtb	r6, r6
 801aab8:	4283      	cmp	r3, r0
 801aaba:	4637      	mov	r7, r6
 801aabc:	dc05      	bgt.n	801aaca <__swbuf_r+0x4e>
 801aabe:	4621      	mov	r1, r4
 801aac0:	4628      	mov	r0, r5
 801aac2:	f7ff ffb3 	bl	801aa2c <_fflush_r>
 801aac6:	2800      	cmp	r0, #0
 801aac8:	d1ed      	bne.n	801aaa6 <__swbuf_r+0x2a>
 801aaca:	68a3      	ldr	r3, [r4, #8]
 801aacc:	3b01      	subs	r3, #1
 801aace:	60a3      	str	r3, [r4, #8]
 801aad0:	6823      	ldr	r3, [r4, #0]
 801aad2:	1c5a      	adds	r2, r3, #1
 801aad4:	6022      	str	r2, [r4, #0]
 801aad6:	701e      	strb	r6, [r3, #0]
 801aad8:	6962      	ldr	r2, [r4, #20]
 801aada:	1c43      	adds	r3, r0, #1
 801aadc:	429a      	cmp	r2, r3
 801aade:	d004      	beq.n	801aaea <__swbuf_r+0x6e>
 801aae0:	89a3      	ldrh	r3, [r4, #12]
 801aae2:	07db      	lsls	r3, r3, #31
 801aae4:	d5e1      	bpl.n	801aaaa <__swbuf_r+0x2e>
 801aae6:	2e0a      	cmp	r6, #10
 801aae8:	d1df      	bne.n	801aaaa <__swbuf_r+0x2e>
 801aaea:	4621      	mov	r1, r4
 801aaec:	4628      	mov	r0, r5
 801aaee:	f7ff ff9d 	bl	801aa2c <_fflush_r>
 801aaf2:	2800      	cmp	r0, #0
 801aaf4:	d0d9      	beq.n	801aaaa <__swbuf_r+0x2e>
 801aaf6:	e7d6      	b.n	801aaa6 <__swbuf_r+0x2a>

0801aaf8 <__swsetup_r>:
 801aaf8:	b538      	push	{r3, r4, r5, lr}
 801aafa:	4b29      	ldr	r3, [pc, #164]	@ (801aba0 <__swsetup_r+0xa8>)
 801aafc:	4605      	mov	r5, r0
 801aafe:	6818      	ldr	r0, [r3, #0]
 801ab00:	460c      	mov	r4, r1
 801ab02:	b118      	cbz	r0, 801ab0c <__swsetup_r+0x14>
 801ab04:	6a03      	ldr	r3, [r0, #32]
 801ab06:	b90b      	cbnz	r3, 801ab0c <__swsetup_r+0x14>
 801ab08:	f7ff f954 	bl	8019db4 <__sinit>
 801ab0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ab10:	0719      	lsls	r1, r3, #28
 801ab12:	d422      	bmi.n	801ab5a <__swsetup_r+0x62>
 801ab14:	06da      	lsls	r2, r3, #27
 801ab16:	d407      	bmi.n	801ab28 <__swsetup_r+0x30>
 801ab18:	2209      	movs	r2, #9
 801ab1a:	602a      	str	r2, [r5, #0]
 801ab1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ab20:	81a3      	strh	r3, [r4, #12]
 801ab22:	f04f 30ff 	mov.w	r0, #4294967295
 801ab26:	e033      	b.n	801ab90 <__swsetup_r+0x98>
 801ab28:	0758      	lsls	r0, r3, #29
 801ab2a:	d512      	bpl.n	801ab52 <__swsetup_r+0x5a>
 801ab2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ab2e:	b141      	cbz	r1, 801ab42 <__swsetup_r+0x4a>
 801ab30:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ab34:	4299      	cmp	r1, r3
 801ab36:	d002      	beq.n	801ab3e <__swsetup_r+0x46>
 801ab38:	4628      	mov	r0, r5
 801ab3a:	f7ff fa83 	bl	801a044 <_free_r>
 801ab3e:	2300      	movs	r3, #0
 801ab40:	6363      	str	r3, [r4, #52]	@ 0x34
 801ab42:	89a3      	ldrh	r3, [r4, #12]
 801ab44:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801ab48:	81a3      	strh	r3, [r4, #12]
 801ab4a:	2300      	movs	r3, #0
 801ab4c:	6063      	str	r3, [r4, #4]
 801ab4e:	6923      	ldr	r3, [r4, #16]
 801ab50:	6023      	str	r3, [r4, #0]
 801ab52:	89a3      	ldrh	r3, [r4, #12]
 801ab54:	f043 0308 	orr.w	r3, r3, #8
 801ab58:	81a3      	strh	r3, [r4, #12]
 801ab5a:	6923      	ldr	r3, [r4, #16]
 801ab5c:	b94b      	cbnz	r3, 801ab72 <__swsetup_r+0x7a>
 801ab5e:	89a3      	ldrh	r3, [r4, #12]
 801ab60:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801ab64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801ab68:	d003      	beq.n	801ab72 <__swsetup_r+0x7a>
 801ab6a:	4621      	mov	r1, r4
 801ab6c:	4628      	mov	r0, r5
 801ab6e:	f000 f887 	bl	801ac80 <__smakebuf_r>
 801ab72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ab76:	f013 0201 	ands.w	r2, r3, #1
 801ab7a:	d00a      	beq.n	801ab92 <__swsetup_r+0x9a>
 801ab7c:	2200      	movs	r2, #0
 801ab7e:	60a2      	str	r2, [r4, #8]
 801ab80:	6962      	ldr	r2, [r4, #20]
 801ab82:	4252      	negs	r2, r2
 801ab84:	61a2      	str	r2, [r4, #24]
 801ab86:	6922      	ldr	r2, [r4, #16]
 801ab88:	b942      	cbnz	r2, 801ab9c <__swsetup_r+0xa4>
 801ab8a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801ab8e:	d1c5      	bne.n	801ab1c <__swsetup_r+0x24>
 801ab90:	bd38      	pop	{r3, r4, r5, pc}
 801ab92:	0799      	lsls	r1, r3, #30
 801ab94:	bf58      	it	pl
 801ab96:	6962      	ldrpl	r2, [r4, #20]
 801ab98:	60a2      	str	r2, [r4, #8]
 801ab9a:	e7f4      	b.n	801ab86 <__swsetup_r+0x8e>
 801ab9c:	2000      	movs	r0, #0
 801ab9e:	e7f7      	b.n	801ab90 <__swsetup_r+0x98>
 801aba0:	20000514 	.word	0x20000514

0801aba4 <memmove>:
 801aba4:	4288      	cmp	r0, r1
 801aba6:	b510      	push	{r4, lr}
 801aba8:	eb01 0402 	add.w	r4, r1, r2
 801abac:	d902      	bls.n	801abb4 <memmove+0x10>
 801abae:	4284      	cmp	r4, r0
 801abb0:	4623      	mov	r3, r4
 801abb2:	d807      	bhi.n	801abc4 <memmove+0x20>
 801abb4:	1e43      	subs	r3, r0, #1
 801abb6:	42a1      	cmp	r1, r4
 801abb8:	d008      	beq.n	801abcc <memmove+0x28>
 801abba:	f811 2b01 	ldrb.w	r2, [r1], #1
 801abbe:	f803 2f01 	strb.w	r2, [r3, #1]!
 801abc2:	e7f8      	b.n	801abb6 <memmove+0x12>
 801abc4:	4402      	add	r2, r0
 801abc6:	4601      	mov	r1, r0
 801abc8:	428a      	cmp	r2, r1
 801abca:	d100      	bne.n	801abce <memmove+0x2a>
 801abcc:	bd10      	pop	{r4, pc}
 801abce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801abd2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801abd6:	e7f7      	b.n	801abc8 <memmove+0x24>

0801abd8 <_realloc_r>:
 801abd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801abdc:	4607      	mov	r7, r0
 801abde:	4614      	mov	r4, r2
 801abe0:	460d      	mov	r5, r1
 801abe2:	b921      	cbnz	r1, 801abee <_realloc_r+0x16>
 801abe4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801abe8:	4611      	mov	r1, r2
 801abea:	f7fe bfcb 	b.w	8019b84 <_malloc_r>
 801abee:	b92a      	cbnz	r2, 801abfc <_realloc_r+0x24>
 801abf0:	f7ff fa28 	bl	801a044 <_free_r>
 801abf4:	4625      	mov	r5, r4
 801abf6:	4628      	mov	r0, r5
 801abf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801abfc:	f000 f89e 	bl	801ad3c <_malloc_usable_size_r>
 801ac00:	4284      	cmp	r4, r0
 801ac02:	4606      	mov	r6, r0
 801ac04:	d802      	bhi.n	801ac0c <_realloc_r+0x34>
 801ac06:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801ac0a:	d8f4      	bhi.n	801abf6 <_realloc_r+0x1e>
 801ac0c:	4621      	mov	r1, r4
 801ac0e:	4638      	mov	r0, r7
 801ac10:	f7fe ffb8 	bl	8019b84 <_malloc_r>
 801ac14:	4680      	mov	r8, r0
 801ac16:	b908      	cbnz	r0, 801ac1c <_realloc_r+0x44>
 801ac18:	4645      	mov	r5, r8
 801ac1a:	e7ec      	b.n	801abf6 <_realloc_r+0x1e>
 801ac1c:	42b4      	cmp	r4, r6
 801ac1e:	4622      	mov	r2, r4
 801ac20:	4629      	mov	r1, r5
 801ac22:	bf28      	it	cs
 801ac24:	4632      	movcs	r2, r6
 801ac26:	f7ff f9fe 	bl	801a026 <memcpy>
 801ac2a:	4629      	mov	r1, r5
 801ac2c:	4638      	mov	r0, r7
 801ac2e:	f7ff fa09 	bl	801a044 <_free_r>
 801ac32:	e7f1      	b.n	801ac18 <_realloc_r+0x40>

0801ac34 <__swhatbuf_r>:
 801ac34:	b570      	push	{r4, r5, r6, lr}
 801ac36:	460c      	mov	r4, r1
 801ac38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ac3c:	2900      	cmp	r1, #0
 801ac3e:	b096      	sub	sp, #88	@ 0x58
 801ac40:	4615      	mov	r5, r2
 801ac42:	461e      	mov	r6, r3
 801ac44:	da0d      	bge.n	801ac62 <__swhatbuf_r+0x2e>
 801ac46:	89a3      	ldrh	r3, [r4, #12]
 801ac48:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801ac4c:	f04f 0100 	mov.w	r1, #0
 801ac50:	bf14      	ite	ne
 801ac52:	2340      	movne	r3, #64	@ 0x40
 801ac54:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801ac58:	2000      	movs	r0, #0
 801ac5a:	6031      	str	r1, [r6, #0]
 801ac5c:	602b      	str	r3, [r5, #0]
 801ac5e:	b016      	add	sp, #88	@ 0x58
 801ac60:	bd70      	pop	{r4, r5, r6, pc}
 801ac62:	466a      	mov	r2, sp
 801ac64:	f000 f848 	bl	801acf8 <_fstat_r>
 801ac68:	2800      	cmp	r0, #0
 801ac6a:	dbec      	blt.n	801ac46 <__swhatbuf_r+0x12>
 801ac6c:	9901      	ldr	r1, [sp, #4]
 801ac6e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801ac72:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801ac76:	4259      	negs	r1, r3
 801ac78:	4159      	adcs	r1, r3
 801ac7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801ac7e:	e7eb      	b.n	801ac58 <__swhatbuf_r+0x24>

0801ac80 <__smakebuf_r>:
 801ac80:	898b      	ldrh	r3, [r1, #12]
 801ac82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801ac84:	079d      	lsls	r5, r3, #30
 801ac86:	4606      	mov	r6, r0
 801ac88:	460c      	mov	r4, r1
 801ac8a:	d507      	bpl.n	801ac9c <__smakebuf_r+0x1c>
 801ac8c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801ac90:	6023      	str	r3, [r4, #0]
 801ac92:	6123      	str	r3, [r4, #16]
 801ac94:	2301      	movs	r3, #1
 801ac96:	6163      	str	r3, [r4, #20]
 801ac98:	b003      	add	sp, #12
 801ac9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ac9c:	ab01      	add	r3, sp, #4
 801ac9e:	466a      	mov	r2, sp
 801aca0:	f7ff ffc8 	bl	801ac34 <__swhatbuf_r>
 801aca4:	9f00      	ldr	r7, [sp, #0]
 801aca6:	4605      	mov	r5, r0
 801aca8:	4639      	mov	r1, r7
 801acaa:	4630      	mov	r0, r6
 801acac:	f7fe ff6a 	bl	8019b84 <_malloc_r>
 801acb0:	b948      	cbnz	r0, 801acc6 <__smakebuf_r+0x46>
 801acb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801acb6:	059a      	lsls	r2, r3, #22
 801acb8:	d4ee      	bmi.n	801ac98 <__smakebuf_r+0x18>
 801acba:	f023 0303 	bic.w	r3, r3, #3
 801acbe:	f043 0302 	orr.w	r3, r3, #2
 801acc2:	81a3      	strh	r3, [r4, #12]
 801acc4:	e7e2      	b.n	801ac8c <__smakebuf_r+0xc>
 801acc6:	89a3      	ldrh	r3, [r4, #12]
 801acc8:	6020      	str	r0, [r4, #0]
 801acca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801acce:	81a3      	strh	r3, [r4, #12]
 801acd0:	9b01      	ldr	r3, [sp, #4]
 801acd2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801acd6:	b15b      	cbz	r3, 801acf0 <__smakebuf_r+0x70>
 801acd8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801acdc:	4630      	mov	r0, r6
 801acde:	f000 f81d 	bl	801ad1c <_isatty_r>
 801ace2:	b128      	cbz	r0, 801acf0 <__smakebuf_r+0x70>
 801ace4:	89a3      	ldrh	r3, [r4, #12]
 801ace6:	f023 0303 	bic.w	r3, r3, #3
 801acea:	f043 0301 	orr.w	r3, r3, #1
 801acee:	81a3      	strh	r3, [r4, #12]
 801acf0:	89a3      	ldrh	r3, [r4, #12]
 801acf2:	431d      	orrs	r5, r3
 801acf4:	81a5      	strh	r5, [r4, #12]
 801acf6:	e7cf      	b.n	801ac98 <__smakebuf_r+0x18>

0801acf8 <_fstat_r>:
 801acf8:	b538      	push	{r3, r4, r5, lr}
 801acfa:	4d07      	ldr	r5, [pc, #28]	@ (801ad18 <_fstat_r+0x20>)
 801acfc:	2300      	movs	r3, #0
 801acfe:	4604      	mov	r4, r0
 801ad00:	4608      	mov	r0, r1
 801ad02:	4611      	mov	r1, r2
 801ad04:	602b      	str	r3, [r5, #0]
 801ad06:	f7ea fda5 	bl	8005854 <_fstat>
 801ad0a:	1c43      	adds	r3, r0, #1
 801ad0c:	d102      	bne.n	801ad14 <_fstat_r+0x1c>
 801ad0e:	682b      	ldr	r3, [r5, #0]
 801ad10:	b103      	cbz	r3, 801ad14 <_fstat_r+0x1c>
 801ad12:	6023      	str	r3, [r4, #0]
 801ad14:	bd38      	pop	{r3, r4, r5, pc}
 801ad16:	bf00      	nop
 801ad18:	20002fe4 	.word	0x20002fe4

0801ad1c <_isatty_r>:
 801ad1c:	b538      	push	{r3, r4, r5, lr}
 801ad1e:	4d06      	ldr	r5, [pc, #24]	@ (801ad38 <_isatty_r+0x1c>)
 801ad20:	2300      	movs	r3, #0
 801ad22:	4604      	mov	r4, r0
 801ad24:	4608      	mov	r0, r1
 801ad26:	602b      	str	r3, [r5, #0]
 801ad28:	f7ea fda4 	bl	8005874 <_isatty>
 801ad2c:	1c43      	adds	r3, r0, #1
 801ad2e:	d102      	bne.n	801ad36 <_isatty_r+0x1a>
 801ad30:	682b      	ldr	r3, [r5, #0]
 801ad32:	b103      	cbz	r3, 801ad36 <_isatty_r+0x1a>
 801ad34:	6023      	str	r3, [r4, #0]
 801ad36:	bd38      	pop	{r3, r4, r5, pc}
 801ad38:	20002fe4 	.word	0x20002fe4

0801ad3c <_malloc_usable_size_r>:
 801ad3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ad40:	1f18      	subs	r0, r3, #4
 801ad42:	2b00      	cmp	r3, #0
 801ad44:	bfbc      	itt	lt
 801ad46:	580b      	ldrlt	r3, [r1, r0]
 801ad48:	18c0      	addlt	r0, r0, r3
 801ad4a:	4770      	bx	lr

0801ad4c <acos>:
 801ad4c:	b538      	push	{r3, r4, r5, lr}
 801ad4e:	ed2d 8b02 	vpush	{d8}
 801ad52:	ec55 4b10 	vmov	r4, r5, d0
 801ad56:	f000 f943 	bl	801afe0 <__ieee754_acos>
 801ad5a:	4622      	mov	r2, r4
 801ad5c:	462b      	mov	r3, r5
 801ad5e:	4620      	mov	r0, r4
 801ad60:	4629      	mov	r1, r5
 801ad62:	eeb0 8a40 	vmov.f32	s16, s0
 801ad66:	eef0 8a60 	vmov.f32	s17, s1
 801ad6a:	f7e9 fedf 	bl	8004b2c <__aeabi_dcmpun>
 801ad6e:	b9a8      	cbnz	r0, 801ad9c <acos+0x50>
 801ad70:	ec45 4b10 	vmov	d0, r4, r5
 801ad74:	f000 f84c 	bl	801ae10 <fabs>
 801ad78:	4b0c      	ldr	r3, [pc, #48]	@ (801adac <acos+0x60>)
 801ad7a:	ec51 0b10 	vmov	r0, r1, d0
 801ad7e:	2200      	movs	r2, #0
 801ad80:	f7e9 feca 	bl	8004b18 <__aeabi_dcmpgt>
 801ad84:	b150      	cbz	r0, 801ad9c <acos+0x50>
 801ad86:	f7ff f921 	bl	8019fcc <__errno>
 801ad8a:	ecbd 8b02 	vpop	{d8}
 801ad8e:	2321      	movs	r3, #33	@ 0x21
 801ad90:	6003      	str	r3, [r0, #0]
 801ad92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ad96:	4806      	ldr	r0, [pc, #24]	@ (801adb0 <acos+0x64>)
 801ad98:	f000 b842 	b.w	801ae20 <nan>
 801ad9c:	eeb0 0a48 	vmov.f32	s0, s16
 801ada0:	eef0 0a68 	vmov.f32	s1, s17
 801ada4:	ecbd 8b02 	vpop	{d8}
 801ada8:	bd38      	pop	{r3, r4, r5, pc}
 801adaa:	bf00      	nop
 801adac:	3ff00000 	.word	0x3ff00000
 801adb0:	0801bdfd 	.word	0x0801bdfd

0801adb4 <atan2>:
 801adb4:	f000 bb70 	b.w	801b498 <__ieee754_atan2>

0801adb8 <sqrt>:
 801adb8:	b538      	push	{r3, r4, r5, lr}
 801adba:	ed2d 8b02 	vpush	{d8}
 801adbe:	ec55 4b10 	vmov	r4, r5, d0
 801adc2:	f000 f835 	bl	801ae30 <__ieee754_sqrt>
 801adc6:	4622      	mov	r2, r4
 801adc8:	462b      	mov	r3, r5
 801adca:	4620      	mov	r0, r4
 801adcc:	4629      	mov	r1, r5
 801adce:	eeb0 8a40 	vmov.f32	s16, s0
 801add2:	eef0 8a60 	vmov.f32	s17, s1
 801add6:	f7e9 fea9 	bl	8004b2c <__aeabi_dcmpun>
 801adda:	b990      	cbnz	r0, 801ae02 <sqrt+0x4a>
 801addc:	2200      	movs	r2, #0
 801adde:	2300      	movs	r3, #0
 801ade0:	4620      	mov	r0, r4
 801ade2:	4629      	mov	r1, r5
 801ade4:	f7e9 fe7a 	bl	8004adc <__aeabi_dcmplt>
 801ade8:	b158      	cbz	r0, 801ae02 <sqrt+0x4a>
 801adea:	f7ff f8ef 	bl	8019fcc <__errno>
 801adee:	2321      	movs	r3, #33	@ 0x21
 801adf0:	6003      	str	r3, [r0, #0]
 801adf2:	2200      	movs	r2, #0
 801adf4:	2300      	movs	r3, #0
 801adf6:	4610      	mov	r0, r2
 801adf8:	4619      	mov	r1, r3
 801adfa:	f7e9 fd27 	bl	800484c <__aeabi_ddiv>
 801adfe:	ec41 0b18 	vmov	d8, r0, r1
 801ae02:	eeb0 0a48 	vmov.f32	s0, s16
 801ae06:	eef0 0a68 	vmov.f32	s1, s17
 801ae0a:	ecbd 8b02 	vpop	{d8}
 801ae0e:	bd38      	pop	{r3, r4, r5, pc}

0801ae10 <fabs>:
 801ae10:	ec51 0b10 	vmov	r0, r1, d0
 801ae14:	4602      	mov	r2, r0
 801ae16:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801ae1a:	ec43 2b10 	vmov	d0, r2, r3
 801ae1e:	4770      	bx	lr

0801ae20 <nan>:
 801ae20:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801ae28 <nan+0x8>
 801ae24:	4770      	bx	lr
 801ae26:	bf00      	nop
 801ae28:	00000000 	.word	0x00000000
 801ae2c:	7ff80000 	.word	0x7ff80000

0801ae30 <__ieee754_sqrt>:
 801ae30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ae34:	4a66      	ldr	r2, [pc, #408]	@ (801afd0 <__ieee754_sqrt+0x1a0>)
 801ae36:	ec55 4b10 	vmov	r4, r5, d0
 801ae3a:	43aa      	bics	r2, r5
 801ae3c:	462b      	mov	r3, r5
 801ae3e:	4621      	mov	r1, r4
 801ae40:	d110      	bne.n	801ae64 <__ieee754_sqrt+0x34>
 801ae42:	4622      	mov	r2, r4
 801ae44:	4620      	mov	r0, r4
 801ae46:	4629      	mov	r1, r5
 801ae48:	f7e9 fbd6 	bl	80045f8 <__aeabi_dmul>
 801ae4c:	4602      	mov	r2, r0
 801ae4e:	460b      	mov	r3, r1
 801ae50:	4620      	mov	r0, r4
 801ae52:	4629      	mov	r1, r5
 801ae54:	f7e9 fa1a 	bl	800428c <__adddf3>
 801ae58:	4604      	mov	r4, r0
 801ae5a:	460d      	mov	r5, r1
 801ae5c:	ec45 4b10 	vmov	d0, r4, r5
 801ae60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ae64:	2d00      	cmp	r5, #0
 801ae66:	dc0e      	bgt.n	801ae86 <__ieee754_sqrt+0x56>
 801ae68:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801ae6c:	4322      	orrs	r2, r4
 801ae6e:	d0f5      	beq.n	801ae5c <__ieee754_sqrt+0x2c>
 801ae70:	b19d      	cbz	r5, 801ae9a <__ieee754_sqrt+0x6a>
 801ae72:	4622      	mov	r2, r4
 801ae74:	4620      	mov	r0, r4
 801ae76:	4629      	mov	r1, r5
 801ae78:	f7e9 fa06 	bl	8004288 <__aeabi_dsub>
 801ae7c:	4602      	mov	r2, r0
 801ae7e:	460b      	mov	r3, r1
 801ae80:	f7e9 fce4 	bl	800484c <__aeabi_ddiv>
 801ae84:	e7e8      	b.n	801ae58 <__ieee754_sqrt+0x28>
 801ae86:	152a      	asrs	r2, r5, #20
 801ae88:	d115      	bne.n	801aeb6 <__ieee754_sqrt+0x86>
 801ae8a:	2000      	movs	r0, #0
 801ae8c:	e009      	b.n	801aea2 <__ieee754_sqrt+0x72>
 801ae8e:	0acb      	lsrs	r3, r1, #11
 801ae90:	3a15      	subs	r2, #21
 801ae92:	0549      	lsls	r1, r1, #21
 801ae94:	2b00      	cmp	r3, #0
 801ae96:	d0fa      	beq.n	801ae8e <__ieee754_sqrt+0x5e>
 801ae98:	e7f7      	b.n	801ae8a <__ieee754_sqrt+0x5a>
 801ae9a:	462a      	mov	r2, r5
 801ae9c:	e7fa      	b.n	801ae94 <__ieee754_sqrt+0x64>
 801ae9e:	005b      	lsls	r3, r3, #1
 801aea0:	3001      	adds	r0, #1
 801aea2:	02dc      	lsls	r4, r3, #11
 801aea4:	d5fb      	bpl.n	801ae9e <__ieee754_sqrt+0x6e>
 801aea6:	1e44      	subs	r4, r0, #1
 801aea8:	1b12      	subs	r2, r2, r4
 801aeaa:	f1c0 0420 	rsb	r4, r0, #32
 801aeae:	fa21 f404 	lsr.w	r4, r1, r4
 801aeb2:	4323      	orrs	r3, r4
 801aeb4:	4081      	lsls	r1, r0
 801aeb6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801aeba:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 801aebe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801aec2:	07d2      	lsls	r2, r2, #31
 801aec4:	bf5c      	itt	pl
 801aec6:	005b      	lslpl	r3, r3, #1
 801aec8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801aecc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801aed0:	bf58      	it	pl
 801aed2:	0049      	lslpl	r1, r1, #1
 801aed4:	2600      	movs	r6, #0
 801aed6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801aeda:	107f      	asrs	r7, r7, #1
 801aedc:	0049      	lsls	r1, r1, #1
 801aede:	2016      	movs	r0, #22
 801aee0:	4632      	mov	r2, r6
 801aee2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801aee6:	1915      	adds	r5, r2, r4
 801aee8:	429d      	cmp	r5, r3
 801aeea:	bfde      	ittt	le
 801aeec:	192a      	addle	r2, r5, r4
 801aeee:	1b5b      	suble	r3, r3, r5
 801aef0:	1936      	addle	r6, r6, r4
 801aef2:	0fcd      	lsrs	r5, r1, #31
 801aef4:	3801      	subs	r0, #1
 801aef6:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801aefa:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801aefe:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801af02:	d1f0      	bne.n	801aee6 <__ieee754_sqrt+0xb6>
 801af04:	4605      	mov	r5, r0
 801af06:	2420      	movs	r4, #32
 801af08:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801af0c:	4293      	cmp	r3, r2
 801af0e:	eb0c 0e00 	add.w	lr, ip, r0
 801af12:	dc02      	bgt.n	801af1a <__ieee754_sqrt+0xea>
 801af14:	d113      	bne.n	801af3e <__ieee754_sqrt+0x10e>
 801af16:	458e      	cmp	lr, r1
 801af18:	d811      	bhi.n	801af3e <__ieee754_sqrt+0x10e>
 801af1a:	f1be 0f00 	cmp.w	lr, #0
 801af1e:	eb0e 000c 	add.w	r0, lr, ip
 801af22:	da3f      	bge.n	801afa4 <__ieee754_sqrt+0x174>
 801af24:	2800      	cmp	r0, #0
 801af26:	db3d      	blt.n	801afa4 <__ieee754_sqrt+0x174>
 801af28:	f102 0801 	add.w	r8, r2, #1
 801af2c:	1a9b      	subs	r3, r3, r2
 801af2e:	458e      	cmp	lr, r1
 801af30:	bf88      	it	hi
 801af32:	f103 33ff 	addhi.w	r3, r3, #4294967295
 801af36:	eba1 010e 	sub.w	r1, r1, lr
 801af3a:	4465      	add	r5, ip
 801af3c:	4642      	mov	r2, r8
 801af3e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801af42:	3c01      	subs	r4, #1
 801af44:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801af48:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801af4c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801af50:	d1dc      	bne.n	801af0c <__ieee754_sqrt+0xdc>
 801af52:	4319      	orrs	r1, r3
 801af54:	d01b      	beq.n	801af8e <__ieee754_sqrt+0x15e>
 801af56:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 801afd4 <__ieee754_sqrt+0x1a4>
 801af5a:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 801afd8 <__ieee754_sqrt+0x1a8>
 801af5e:	e9da 0100 	ldrd	r0, r1, [sl]
 801af62:	e9db 2300 	ldrd	r2, r3, [fp]
 801af66:	f7e9 f98f 	bl	8004288 <__aeabi_dsub>
 801af6a:	e9da 8900 	ldrd	r8, r9, [sl]
 801af6e:	4602      	mov	r2, r0
 801af70:	460b      	mov	r3, r1
 801af72:	4640      	mov	r0, r8
 801af74:	4649      	mov	r1, r9
 801af76:	f7e9 fdbb 	bl	8004af0 <__aeabi_dcmple>
 801af7a:	b140      	cbz	r0, 801af8e <__ieee754_sqrt+0x15e>
 801af7c:	f1b5 3fff 	cmp.w	r5, #4294967295
 801af80:	e9da 0100 	ldrd	r0, r1, [sl]
 801af84:	e9db 2300 	ldrd	r2, r3, [fp]
 801af88:	d10e      	bne.n	801afa8 <__ieee754_sqrt+0x178>
 801af8a:	3601      	adds	r6, #1
 801af8c:	4625      	mov	r5, r4
 801af8e:	1073      	asrs	r3, r6, #1
 801af90:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 801af94:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 801af98:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 801af9c:	086b      	lsrs	r3, r5, #1
 801af9e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801afa2:	e759      	b.n	801ae58 <__ieee754_sqrt+0x28>
 801afa4:	4690      	mov	r8, r2
 801afa6:	e7c1      	b.n	801af2c <__ieee754_sqrt+0xfc>
 801afa8:	f7e9 f970 	bl	800428c <__adddf3>
 801afac:	e9da 8900 	ldrd	r8, r9, [sl]
 801afb0:	4602      	mov	r2, r0
 801afb2:	460b      	mov	r3, r1
 801afb4:	4640      	mov	r0, r8
 801afb6:	4649      	mov	r1, r9
 801afb8:	f7e9 fd90 	bl	8004adc <__aeabi_dcmplt>
 801afbc:	b120      	cbz	r0, 801afc8 <__ieee754_sqrt+0x198>
 801afbe:	1cab      	adds	r3, r5, #2
 801afc0:	bf08      	it	eq
 801afc2:	3601      	addeq	r6, #1
 801afc4:	3502      	adds	r5, #2
 801afc6:	e7e2      	b.n	801af8e <__ieee754_sqrt+0x15e>
 801afc8:	1c6b      	adds	r3, r5, #1
 801afca:	f023 0501 	bic.w	r5, r3, #1
 801afce:	e7de      	b.n	801af8e <__ieee754_sqrt+0x15e>
 801afd0:	7ff00000 	.word	0x7ff00000
 801afd4:	0801be38 	.word	0x0801be38
 801afd8:	0801be30 	.word	0x0801be30
 801afdc:	00000000 	.word	0x00000000

0801afe0 <__ieee754_acos>:
 801afe0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801afe4:	ec55 4b10 	vmov	r4, r5, d0
 801afe8:	49b7      	ldr	r1, [pc, #732]	@ (801b2c8 <__ieee754_acos+0x2e8>)
 801afea:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801afee:	428b      	cmp	r3, r1
 801aff0:	d919      	bls.n	801b026 <__ieee754_acos+0x46>
 801aff2:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 801aff6:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 801affa:	4323      	orrs	r3, r4
 801affc:	d106      	bne.n	801b00c <__ieee754_acos+0x2c>
 801affe:	2d00      	cmp	r5, #0
 801b000:	f340 8210 	ble.w	801b424 <__ieee754_acos+0x444>
 801b004:	ed9f 0b94 	vldr	d0, [pc, #592]	@ 801b258 <__ieee754_acos+0x278>
 801b008:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b00c:	4622      	mov	r2, r4
 801b00e:	462b      	mov	r3, r5
 801b010:	4620      	mov	r0, r4
 801b012:	4629      	mov	r1, r5
 801b014:	f7e9 f938 	bl	8004288 <__aeabi_dsub>
 801b018:	4602      	mov	r2, r0
 801b01a:	460b      	mov	r3, r1
 801b01c:	f7e9 fc16 	bl	800484c <__aeabi_ddiv>
 801b020:	ec41 0b10 	vmov	d0, r0, r1
 801b024:	e7f0      	b.n	801b008 <__ieee754_acos+0x28>
 801b026:	49a9      	ldr	r1, [pc, #676]	@ (801b2cc <__ieee754_acos+0x2ec>)
 801b028:	428b      	cmp	r3, r1
 801b02a:	f200 8085 	bhi.w	801b138 <__ieee754_acos+0x158>
 801b02e:	4aa8      	ldr	r2, [pc, #672]	@ (801b2d0 <__ieee754_acos+0x2f0>)
 801b030:	4293      	cmp	r3, r2
 801b032:	f240 81fa 	bls.w	801b42a <__ieee754_acos+0x44a>
 801b036:	4622      	mov	r2, r4
 801b038:	462b      	mov	r3, r5
 801b03a:	4620      	mov	r0, r4
 801b03c:	4629      	mov	r1, r5
 801b03e:	f7e9 fadb 	bl	80045f8 <__aeabi_dmul>
 801b042:	a387      	add	r3, pc, #540	@ (adr r3, 801b260 <__ieee754_acos+0x280>)
 801b044:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b048:	4606      	mov	r6, r0
 801b04a:	460f      	mov	r7, r1
 801b04c:	f7e9 fad4 	bl	80045f8 <__aeabi_dmul>
 801b050:	a385      	add	r3, pc, #532	@ (adr r3, 801b268 <__ieee754_acos+0x288>)
 801b052:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b056:	f7e9 f919 	bl	800428c <__adddf3>
 801b05a:	4632      	mov	r2, r6
 801b05c:	463b      	mov	r3, r7
 801b05e:	f7e9 facb 	bl	80045f8 <__aeabi_dmul>
 801b062:	a383      	add	r3, pc, #524	@ (adr r3, 801b270 <__ieee754_acos+0x290>)
 801b064:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b068:	f7e9 f90e 	bl	8004288 <__aeabi_dsub>
 801b06c:	4632      	mov	r2, r6
 801b06e:	463b      	mov	r3, r7
 801b070:	f7e9 fac2 	bl	80045f8 <__aeabi_dmul>
 801b074:	a380      	add	r3, pc, #512	@ (adr r3, 801b278 <__ieee754_acos+0x298>)
 801b076:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b07a:	f7e9 f907 	bl	800428c <__adddf3>
 801b07e:	4632      	mov	r2, r6
 801b080:	463b      	mov	r3, r7
 801b082:	f7e9 fab9 	bl	80045f8 <__aeabi_dmul>
 801b086:	a37e      	add	r3, pc, #504	@ (adr r3, 801b280 <__ieee754_acos+0x2a0>)
 801b088:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b08c:	f7e9 f8fc 	bl	8004288 <__aeabi_dsub>
 801b090:	4632      	mov	r2, r6
 801b092:	463b      	mov	r3, r7
 801b094:	f7e9 fab0 	bl	80045f8 <__aeabi_dmul>
 801b098:	a37b      	add	r3, pc, #492	@ (adr r3, 801b288 <__ieee754_acos+0x2a8>)
 801b09a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b09e:	f7e9 f8f5 	bl	800428c <__adddf3>
 801b0a2:	4632      	mov	r2, r6
 801b0a4:	463b      	mov	r3, r7
 801b0a6:	f7e9 faa7 	bl	80045f8 <__aeabi_dmul>
 801b0aa:	a379      	add	r3, pc, #484	@ (adr r3, 801b290 <__ieee754_acos+0x2b0>)
 801b0ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b0b0:	4680      	mov	r8, r0
 801b0b2:	4689      	mov	r9, r1
 801b0b4:	4630      	mov	r0, r6
 801b0b6:	4639      	mov	r1, r7
 801b0b8:	f7e9 fa9e 	bl	80045f8 <__aeabi_dmul>
 801b0bc:	a376      	add	r3, pc, #472	@ (adr r3, 801b298 <__ieee754_acos+0x2b8>)
 801b0be:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b0c2:	f7e9 f8e1 	bl	8004288 <__aeabi_dsub>
 801b0c6:	4632      	mov	r2, r6
 801b0c8:	463b      	mov	r3, r7
 801b0ca:	f7e9 fa95 	bl	80045f8 <__aeabi_dmul>
 801b0ce:	a374      	add	r3, pc, #464	@ (adr r3, 801b2a0 <__ieee754_acos+0x2c0>)
 801b0d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b0d4:	f7e9 f8da 	bl	800428c <__adddf3>
 801b0d8:	4632      	mov	r2, r6
 801b0da:	463b      	mov	r3, r7
 801b0dc:	f7e9 fa8c 	bl	80045f8 <__aeabi_dmul>
 801b0e0:	a371      	add	r3, pc, #452	@ (adr r3, 801b2a8 <__ieee754_acos+0x2c8>)
 801b0e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b0e6:	f7e9 f8cf 	bl	8004288 <__aeabi_dsub>
 801b0ea:	4632      	mov	r2, r6
 801b0ec:	463b      	mov	r3, r7
 801b0ee:	f7e9 fa83 	bl	80045f8 <__aeabi_dmul>
 801b0f2:	4b78      	ldr	r3, [pc, #480]	@ (801b2d4 <__ieee754_acos+0x2f4>)
 801b0f4:	2200      	movs	r2, #0
 801b0f6:	f7e9 f8c9 	bl	800428c <__adddf3>
 801b0fa:	4602      	mov	r2, r0
 801b0fc:	460b      	mov	r3, r1
 801b0fe:	4640      	mov	r0, r8
 801b100:	4649      	mov	r1, r9
 801b102:	f7e9 fba3 	bl	800484c <__aeabi_ddiv>
 801b106:	4622      	mov	r2, r4
 801b108:	462b      	mov	r3, r5
 801b10a:	f7e9 fa75 	bl	80045f8 <__aeabi_dmul>
 801b10e:	4602      	mov	r2, r0
 801b110:	460b      	mov	r3, r1
 801b112:	a167      	add	r1, pc, #412	@ (adr r1, 801b2b0 <__ieee754_acos+0x2d0>)
 801b114:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b118:	f7e9 f8b6 	bl	8004288 <__aeabi_dsub>
 801b11c:	4602      	mov	r2, r0
 801b11e:	460b      	mov	r3, r1
 801b120:	4620      	mov	r0, r4
 801b122:	4629      	mov	r1, r5
 801b124:	f7e9 f8b0 	bl	8004288 <__aeabi_dsub>
 801b128:	4602      	mov	r2, r0
 801b12a:	460b      	mov	r3, r1
 801b12c:	a162      	add	r1, pc, #392	@ (adr r1, 801b2b8 <__ieee754_acos+0x2d8>)
 801b12e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b132:	f7e9 f8a9 	bl	8004288 <__aeabi_dsub>
 801b136:	e773      	b.n	801b020 <__ieee754_acos+0x40>
 801b138:	2d00      	cmp	r5, #0
 801b13a:	f280 80cf 	bge.w	801b2dc <__ieee754_acos+0x2fc>
 801b13e:	4b65      	ldr	r3, [pc, #404]	@ (801b2d4 <__ieee754_acos+0x2f4>)
 801b140:	2200      	movs	r2, #0
 801b142:	4620      	mov	r0, r4
 801b144:	4629      	mov	r1, r5
 801b146:	f7e9 f8a1 	bl	800428c <__adddf3>
 801b14a:	4b63      	ldr	r3, [pc, #396]	@ (801b2d8 <__ieee754_acos+0x2f8>)
 801b14c:	2200      	movs	r2, #0
 801b14e:	f7e9 fa53 	bl	80045f8 <__aeabi_dmul>
 801b152:	a343      	add	r3, pc, #268	@ (adr r3, 801b260 <__ieee754_acos+0x280>)
 801b154:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b158:	4604      	mov	r4, r0
 801b15a:	460d      	mov	r5, r1
 801b15c:	f7e9 fa4c 	bl	80045f8 <__aeabi_dmul>
 801b160:	a341      	add	r3, pc, #260	@ (adr r3, 801b268 <__ieee754_acos+0x288>)
 801b162:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b166:	f7e9 f891 	bl	800428c <__adddf3>
 801b16a:	4622      	mov	r2, r4
 801b16c:	462b      	mov	r3, r5
 801b16e:	f7e9 fa43 	bl	80045f8 <__aeabi_dmul>
 801b172:	a33f      	add	r3, pc, #252	@ (adr r3, 801b270 <__ieee754_acos+0x290>)
 801b174:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b178:	f7e9 f886 	bl	8004288 <__aeabi_dsub>
 801b17c:	4622      	mov	r2, r4
 801b17e:	462b      	mov	r3, r5
 801b180:	f7e9 fa3a 	bl	80045f8 <__aeabi_dmul>
 801b184:	a33c      	add	r3, pc, #240	@ (adr r3, 801b278 <__ieee754_acos+0x298>)
 801b186:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b18a:	f7e9 f87f 	bl	800428c <__adddf3>
 801b18e:	4622      	mov	r2, r4
 801b190:	462b      	mov	r3, r5
 801b192:	f7e9 fa31 	bl	80045f8 <__aeabi_dmul>
 801b196:	a33a      	add	r3, pc, #232	@ (adr r3, 801b280 <__ieee754_acos+0x2a0>)
 801b198:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b19c:	f7e9 f874 	bl	8004288 <__aeabi_dsub>
 801b1a0:	4622      	mov	r2, r4
 801b1a2:	462b      	mov	r3, r5
 801b1a4:	f7e9 fa28 	bl	80045f8 <__aeabi_dmul>
 801b1a8:	a337      	add	r3, pc, #220	@ (adr r3, 801b288 <__ieee754_acos+0x2a8>)
 801b1aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b1ae:	f7e9 f86d 	bl	800428c <__adddf3>
 801b1b2:	4622      	mov	r2, r4
 801b1b4:	462b      	mov	r3, r5
 801b1b6:	f7e9 fa1f 	bl	80045f8 <__aeabi_dmul>
 801b1ba:	a335      	add	r3, pc, #212	@ (adr r3, 801b290 <__ieee754_acos+0x2b0>)
 801b1bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b1c0:	4606      	mov	r6, r0
 801b1c2:	460f      	mov	r7, r1
 801b1c4:	4620      	mov	r0, r4
 801b1c6:	4629      	mov	r1, r5
 801b1c8:	f7e9 fa16 	bl	80045f8 <__aeabi_dmul>
 801b1cc:	a332      	add	r3, pc, #200	@ (adr r3, 801b298 <__ieee754_acos+0x2b8>)
 801b1ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b1d2:	f7e9 f859 	bl	8004288 <__aeabi_dsub>
 801b1d6:	4622      	mov	r2, r4
 801b1d8:	462b      	mov	r3, r5
 801b1da:	f7e9 fa0d 	bl	80045f8 <__aeabi_dmul>
 801b1de:	a330      	add	r3, pc, #192	@ (adr r3, 801b2a0 <__ieee754_acos+0x2c0>)
 801b1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b1e4:	f7e9 f852 	bl	800428c <__adddf3>
 801b1e8:	4622      	mov	r2, r4
 801b1ea:	462b      	mov	r3, r5
 801b1ec:	f7e9 fa04 	bl	80045f8 <__aeabi_dmul>
 801b1f0:	a32d      	add	r3, pc, #180	@ (adr r3, 801b2a8 <__ieee754_acos+0x2c8>)
 801b1f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b1f6:	f7e9 f847 	bl	8004288 <__aeabi_dsub>
 801b1fa:	4622      	mov	r2, r4
 801b1fc:	462b      	mov	r3, r5
 801b1fe:	f7e9 f9fb 	bl	80045f8 <__aeabi_dmul>
 801b202:	4b34      	ldr	r3, [pc, #208]	@ (801b2d4 <__ieee754_acos+0x2f4>)
 801b204:	2200      	movs	r2, #0
 801b206:	f7e9 f841 	bl	800428c <__adddf3>
 801b20a:	ec45 4b10 	vmov	d0, r4, r5
 801b20e:	4680      	mov	r8, r0
 801b210:	4689      	mov	r9, r1
 801b212:	f7ff fe0d 	bl	801ae30 <__ieee754_sqrt>
 801b216:	ec55 4b10 	vmov	r4, r5, d0
 801b21a:	4642      	mov	r2, r8
 801b21c:	464b      	mov	r3, r9
 801b21e:	4630      	mov	r0, r6
 801b220:	4639      	mov	r1, r7
 801b222:	f7e9 fb13 	bl	800484c <__aeabi_ddiv>
 801b226:	4622      	mov	r2, r4
 801b228:	462b      	mov	r3, r5
 801b22a:	f7e9 f9e5 	bl	80045f8 <__aeabi_dmul>
 801b22e:	a320      	add	r3, pc, #128	@ (adr r3, 801b2b0 <__ieee754_acos+0x2d0>)
 801b230:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b234:	f7e9 f828 	bl	8004288 <__aeabi_dsub>
 801b238:	4622      	mov	r2, r4
 801b23a:	462b      	mov	r3, r5
 801b23c:	f7e9 f826 	bl	800428c <__adddf3>
 801b240:	4602      	mov	r2, r0
 801b242:	460b      	mov	r3, r1
 801b244:	f7e9 f822 	bl	800428c <__adddf3>
 801b248:	4602      	mov	r2, r0
 801b24a:	460b      	mov	r3, r1
 801b24c:	a11c      	add	r1, pc, #112	@ (adr r1, 801b2c0 <__ieee754_acos+0x2e0>)
 801b24e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b252:	e76e      	b.n	801b132 <__ieee754_acos+0x152>
 801b254:	f3af 8000 	nop.w
	...
 801b260:	0dfdf709 	.word	0x0dfdf709
 801b264:	3f023de1 	.word	0x3f023de1
 801b268:	7501b288 	.word	0x7501b288
 801b26c:	3f49efe0 	.word	0x3f49efe0
 801b270:	b5688f3b 	.word	0xb5688f3b
 801b274:	3fa48228 	.word	0x3fa48228
 801b278:	0e884455 	.word	0x0e884455
 801b27c:	3fc9c155 	.word	0x3fc9c155
 801b280:	03eb6f7d 	.word	0x03eb6f7d
 801b284:	3fd4d612 	.word	0x3fd4d612
 801b288:	55555555 	.word	0x55555555
 801b28c:	3fc55555 	.word	0x3fc55555
 801b290:	b12e9282 	.word	0xb12e9282
 801b294:	3fb3b8c5 	.word	0x3fb3b8c5
 801b298:	1b8d0159 	.word	0x1b8d0159
 801b29c:	3fe6066c 	.word	0x3fe6066c
 801b2a0:	9c598ac8 	.word	0x9c598ac8
 801b2a4:	40002ae5 	.word	0x40002ae5
 801b2a8:	1c8a2d4b 	.word	0x1c8a2d4b
 801b2ac:	40033a27 	.word	0x40033a27
 801b2b0:	33145c07 	.word	0x33145c07
 801b2b4:	3c91a626 	.word	0x3c91a626
 801b2b8:	54442d18 	.word	0x54442d18
 801b2bc:	3ff921fb 	.word	0x3ff921fb
 801b2c0:	54442d18 	.word	0x54442d18
 801b2c4:	400921fb 	.word	0x400921fb
 801b2c8:	3fefffff 	.word	0x3fefffff
 801b2cc:	3fdfffff 	.word	0x3fdfffff
 801b2d0:	3c600000 	.word	0x3c600000
 801b2d4:	3ff00000 	.word	0x3ff00000
 801b2d8:	3fe00000 	.word	0x3fe00000
 801b2dc:	4622      	mov	r2, r4
 801b2de:	462b      	mov	r3, r5
 801b2e0:	496b      	ldr	r1, [pc, #428]	@ (801b490 <__ieee754_acos+0x4b0>)
 801b2e2:	2000      	movs	r0, #0
 801b2e4:	f7e8 ffd0 	bl	8004288 <__aeabi_dsub>
 801b2e8:	4b6a      	ldr	r3, [pc, #424]	@ (801b494 <__ieee754_acos+0x4b4>)
 801b2ea:	2200      	movs	r2, #0
 801b2ec:	f7e9 f984 	bl	80045f8 <__aeabi_dmul>
 801b2f0:	4604      	mov	r4, r0
 801b2f2:	460d      	mov	r5, r1
 801b2f4:	ec45 4b10 	vmov	d0, r4, r5
 801b2f8:	f7ff fd9a 	bl	801ae30 <__ieee754_sqrt>
 801b2fc:	a34c      	add	r3, pc, #304	@ (adr r3, 801b430 <__ieee754_acos+0x450>)
 801b2fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b302:	4620      	mov	r0, r4
 801b304:	4629      	mov	r1, r5
 801b306:	ec59 8b10 	vmov	r8, r9, d0
 801b30a:	f7e9 f975 	bl	80045f8 <__aeabi_dmul>
 801b30e:	a34a      	add	r3, pc, #296	@ (adr r3, 801b438 <__ieee754_acos+0x458>)
 801b310:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b314:	f7e8 ffba 	bl	800428c <__adddf3>
 801b318:	4622      	mov	r2, r4
 801b31a:	462b      	mov	r3, r5
 801b31c:	f7e9 f96c 	bl	80045f8 <__aeabi_dmul>
 801b320:	a347      	add	r3, pc, #284	@ (adr r3, 801b440 <__ieee754_acos+0x460>)
 801b322:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b326:	f7e8 ffaf 	bl	8004288 <__aeabi_dsub>
 801b32a:	4622      	mov	r2, r4
 801b32c:	462b      	mov	r3, r5
 801b32e:	f7e9 f963 	bl	80045f8 <__aeabi_dmul>
 801b332:	a345      	add	r3, pc, #276	@ (adr r3, 801b448 <__ieee754_acos+0x468>)
 801b334:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b338:	f7e8 ffa8 	bl	800428c <__adddf3>
 801b33c:	4622      	mov	r2, r4
 801b33e:	462b      	mov	r3, r5
 801b340:	f7e9 f95a 	bl	80045f8 <__aeabi_dmul>
 801b344:	a342      	add	r3, pc, #264	@ (adr r3, 801b450 <__ieee754_acos+0x470>)
 801b346:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b34a:	f7e8 ff9d 	bl	8004288 <__aeabi_dsub>
 801b34e:	4622      	mov	r2, r4
 801b350:	462b      	mov	r3, r5
 801b352:	f7e9 f951 	bl	80045f8 <__aeabi_dmul>
 801b356:	a340      	add	r3, pc, #256	@ (adr r3, 801b458 <__ieee754_acos+0x478>)
 801b358:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b35c:	f7e8 ff96 	bl	800428c <__adddf3>
 801b360:	4622      	mov	r2, r4
 801b362:	462b      	mov	r3, r5
 801b364:	f7e9 f948 	bl	80045f8 <__aeabi_dmul>
 801b368:	a33d      	add	r3, pc, #244	@ (adr r3, 801b460 <__ieee754_acos+0x480>)
 801b36a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b36e:	4682      	mov	sl, r0
 801b370:	468b      	mov	fp, r1
 801b372:	4620      	mov	r0, r4
 801b374:	4629      	mov	r1, r5
 801b376:	f7e9 f93f 	bl	80045f8 <__aeabi_dmul>
 801b37a:	a33b      	add	r3, pc, #236	@ (adr r3, 801b468 <__ieee754_acos+0x488>)
 801b37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b380:	f7e8 ff82 	bl	8004288 <__aeabi_dsub>
 801b384:	4622      	mov	r2, r4
 801b386:	462b      	mov	r3, r5
 801b388:	f7e9 f936 	bl	80045f8 <__aeabi_dmul>
 801b38c:	a338      	add	r3, pc, #224	@ (adr r3, 801b470 <__ieee754_acos+0x490>)
 801b38e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b392:	f7e8 ff7b 	bl	800428c <__adddf3>
 801b396:	4622      	mov	r2, r4
 801b398:	462b      	mov	r3, r5
 801b39a:	f7e9 f92d 	bl	80045f8 <__aeabi_dmul>
 801b39e:	a336      	add	r3, pc, #216	@ (adr r3, 801b478 <__ieee754_acos+0x498>)
 801b3a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b3a4:	f7e8 ff70 	bl	8004288 <__aeabi_dsub>
 801b3a8:	4622      	mov	r2, r4
 801b3aa:	462b      	mov	r3, r5
 801b3ac:	f7e9 f924 	bl	80045f8 <__aeabi_dmul>
 801b3b0:	4b37      	ldr	r3, [pc, #220]	@ (801b490 <__ieee754_acos+0x4b0>)
 801b3b2:	2200      	movs	r2, #0
 801b3b4:	f7e8 ff6a 	bl	800428c <__adddf3>
 801b3b8:	4602      	mov	r2, r0
 801b3ba:	460b      	mov	r3, r1
 801b3bc:	4650      	mov	r0, sl
 801b3be:	4659      	mov	r1, fp
 801b3c0:	f7e9 fa44 	bl	800484c <__aeabi_ddiv>
 801b3c4:	4642      	mov	r2, r8
 801b3c6:	464b      	mov	r3, r9
 801b3c8:	f7e9 f916 	bl	80045f8 <__aeabi_dmul>
 801b3cc:	2600      	movs	r6, #0
 801b3ce:	4682      	mov	sl, r0
 801b3d0:	468b      	mov	fp, r1
 801b3d2:	4632      	mov	r2, r6
 801b3d4:	464b      	mov	r3, r9
 801b3d6:	4630      	mov	r0, r6
 801b3d8:	4649      	mov	r1, r9
 801b3da:	f7e9 f90d 	bl	80045f8 <__aeabi_dmul>
 801b3de:	4602      	mov	r2, r0
 801b3e0:	460b      	mov	r3, r1
 801b3e2:	4620      	mov	r0, r4
 801b3e4:	4629      	mov	r1, r5
 801b3e6:	f7e8 ff4f 	bl	8004288 <__aeabi_dsub>
 801b3ea:	4632      	mov	r2, r6
 801b3ec:	4604      	mov	r4, r0
 801b3ee:	460d      	mov	r5, r1
 801b3f0:	464b      	mov	r3, r9
 801b3f2:	4640      	mov	r0, r8
 801b3f4:	4649      	mov	r1, r9
 801b3f6:	f7e8 ff49 	bl	800428c <__adddf3>
 801b3fa:	4602      	mov	r2, r0
 801b3fc:	460b      	mov	r3, r1
 801b3fe:	4620      	mov	r0, r4
 801b400:	4629      	mov	r1, r5
 801b402:	f7e9 fa23 	bl	800484c <__aeabi_ddiv>
 801b406:	4602      	mov	r2, r0
 801b408:	460b      	mov	r3, r1
 801b40a:	4650      	mov	r0, sl
 801b40c:	4659      	mov	r1, fp
 801b40e:	f7e8 ff3d 	bl	800428c <__adddf3>
 801b412:	4632      	mov	r2, r6
 801b414:	464b      	mov	r3, r9
 801b416:	f7e8 ff39 	bl	800428c <__adddf3>
 801b41a:	4602      	mov	r2, r0
 801b41c:	460b      	mov	r3, r1
 801b41e:	f7e8 ff35 	bl	800428c <__adddf3>
 801b422:	e5fd      	b.n	801b020 <__ieee754_acos+0x40>
 801b424:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 801b480 <__ieee754_acos+0x4a0>
 801b428:	e5ee      	b.n	801b008 <__ieee754_acos+0x28>
 801b42a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 801b488 <__ieee754_acos+0x4a8>
 801b42e:	e5eb      	b.n	801b008 <__ieee754_acos+0x28>
 801b430:	0dfdf709 	.word	0x0dfdf709
 801b434:	3f023de1 	.word	0x3f023de1
 801b438:	7501b288 	.word	0x7501b288
 801b43c:	3f49efe0 	.word	0x3f49efe0
 801b440:	b5688f3b 	.word	0xb5688f3b
 801b444:	3fa48228 	.word	0x3fa48228
 801b448:	0e884455 	.word	0x0e884455
 801b44c:	3fc9c155 	.word	0x3fc9c155
 801b450:	03eb6f7d 	.word	0x03eb6f7d
 801b454:	3fd4d612 	.word	0x3fd4d612
 801b458:	55555555 	.word	0x55555555
 801b45c:	3fc55555 	.word	0x3fc55555
 801b460:	b12e9282 	.word	0xb12e9282
 801b464:	3fb3b8c5 	.word	0x3fb3b8c5
 801b468:	1b8d0159 	.word	0x1b8d0159
 801b46c:	3fe6066c 	.word	0x3fe6066c
 801b470:	9c598ac8 	.word	0x9c598ac8
 801b474:	40002ae5 	.word	0x40002ae5
 801b478:	1c8a2d4b 	.word	0x1c8a2d4b
 801b47c:	40033a27 	.word	0x40033a27
 801b480:	54442d18 	.word	0x54442d18
 801b484:	400921fb 	.word	0x400921fb
 801b488:	54442d18 	.word	0x54442d18
 801b48c:	3ff921fb 	.word	0x3ff921fb
 801b490:	3ff00000 	.word	0x3ff00000
 801b494:	3fe00000 	.word	0x3fe00000

0801b498 <__ieee754_atan2>:
 801b498:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b49c:	ec57 6b11 	vmov	r6, r7, d1
 801b4a0:	4273      	negs	r3, r6
 801b4a2:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 801b620 <__ieee754_atan2+0x188>
 801b4a6:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 801b4aa:	4333      	orrs	r3, r6
 801b4ac:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 801b4b0:	4543      	cmp	r3, r8
 801b4b2:	ec51 0b10 	vmov	r0, r1, d0
 801b4b6:	4635      	mov	r5, r6
 801b4b8:	d809      	bhi.n	801b4ce <__ieee754_atan2+0x36>
 801b4ba:	4244      	negs	r4, r0
 801b4bc:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801b4c0:	4304      	orrs	r4, r0
 801b4c2:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 801b4c6:	4544      	cmp	r4, r8
 801b4c8:	468e      	mov	lr, r1
 801b4ca:	4681      	mov	r9, r0
 801b4cc:	d907      	bls.n	801b4de <__ieee754_atan2+0x46>
 801b4ce:	4632      	mov	r2, r6
 801b4d0:	463b      	mov	r3, r7
 801b4d2:	f7e8 fedb 	bl	800428c <__adddf3>
 801b4d6:	ec41 0b10 	vmov	d0, r0, r1
 801b4da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b4de:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 801b4e2:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 801b4e6:	4334      	orrs	r4, r6
 801b4e8:	d103      	bne.n	801b4f2 <__ieee754_atan2+0x5a>
 801b4ea:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b4ee:	f000 b89b 	b.w	801b628 <atan>
 801b4f2:	17bc      	asrs	r4, r7, #30
 801b4f4:	f004 0402 	and.w	r4, r4, #2
 801b4f8:	ea53 0909 	orrs.w	r9, r3, r9
 801b4fc:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801b500:	d107      	bne.n	801b512 <__ieee754_atan2+0x7a>
 801b502:	2c02      	cmp	r4, #2
 801b504:	d05f      	beq.n	801b5c6 <__ieee754_atan2+0x12e>
 801b506:	2c03      	cmp	r4, #3
 801b508:	d1e5      	bne.n	801b4d6 <__ieee754_atan2+0x3e>
 801b50a:	a143      	add	r1, pc, #268	@ (adr r1, 801b618 <__ieee754_atan2+0x180>)
 801b50c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b510:	e7e1      	b.n	801b4d6 <__ieee754_atan2+0x3e>
 801b512:	4315      	orrs	r5, r2
 801b514:	d106      	bne.n	801b524 <__ieee754_atan2+0x8c>
 801b516:	f1be 0f00 	cmp.w	lr, #0
 801b51a:	db5f      	blt.n	801b5dc <__ieee754_atan2+0x144>
 801b51c:	a136      	add	r1, pc, #216	@ (adr r1, 801b5f8 <__ieee754_atan2+0x160>)
 801b51e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b522:	e7d8      	b.n	801b4d6 <__ieee754_atan2+0x3e>
 801b524:	4542      	cmp	r2, r8
 801b526:	d10f      	bne.n	801b548 <__ieee754_atan2+0xb0>
 801b528:	4293      	cmp	r3, r2
 801b52a:	f104 34ff 	add.w	r4, r4, #4294967295
 801b52e:	d107      	bne.n	801b540 <__ieee754_atan2+0xa8>
 801b530:	2c02      	cmp	r4, #2
 801b532:	d84c      	bhi.n	801b5ce <__ieee754_atan2+0x136>
 801b534:	4b36      	ldr	r3, [pc, #216]	@ (801b610 <__ieee754_atan2+0x178>)
 801b536:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801b53a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b53e:	e7ca      	b.n	801b4d6 <__ieee754_atan2+0x3e>
 801b540:	2c02      	cmp	r4, #2
 801b542:	d848      	bhi.n	801b5d6 <__ieee754_atan2+0x13e>
 801b544:	4b33      	ldr	r3, [pc, #204]	@ (801b614 <__ieee754_atan2+0x17c>)
 801b546:	e7f6      	b.n	801b536 <__ieee754_atan2+0x9e>
 801b548:	4543      	cmp	r3, r8
 801b54a:	d0e4      	beq.n	801b516 <__ieee754_atan2+0x7e>
 801b54c:	1a9b      	subs	r3, r3, r2
 801b54e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 801b552:	ea4f 5223 	mov.w	r2, r3, asr #20
 801b556:	da1e      	bge.n	801b596 <__ieee754_atan2+0xfe>
 801b558:	2f00      	cmp	r7, #0
 801b55a:	da01      	bge.n	801b560 <__ieee754_atan2+0xc8>
 801b55c:	323c      	adds	r2, #60	@ 0x3c
 801b55e:	db1e      	blt.n	801b59e <__ieee754_atan2+0x106>
 801b560:	4632      	mov	r2, r6
 801b562:	463b      	mov	r3, r7
 801b564:	f7e9 f972 	bl	800484c <__aeabi_ddiv>
 801b568:	ec41 0b10 	vmov	d0, r0, r1
 801b56c:	f7ff fc50 	bl	801ae10 <fabs>
 801b570:	f000 f85a 	bl	801b628 <atan>
 801b574:	ec51 0b10 	vmov	r0, r1, d0
 801b578:	2c01      	cmp	r4, #1
 801b57a:	d013      	beq.n	801b5a4 <__ieee754_atan2+0x10c>
 801b57c:	2c02      	cmp	r4, #2
 801b57e:	d015      	beq.n	801b5ac <__ieee754_atan2+0x114>
 801b580:	2c00      	cmp	r4, #0
 801b582:	d0a8      	beq.n	801b4d6 <__ieee754_atan2+0x3e>
 801b584:	a318      	add	r3, pc, #96	@ (adr r3, 801b5e8 <__ieee754_atan2+0x150>)
 801b586:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b58a:	f7e8 fe7d 	bl	8004288 <__aeabi_dsub>
 801b58e:	a318      	add	r3, pc, #96	@ (adr r3, 801b5f0 <__ieee754_atan2+0x158>)
 801b590:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b594:	e014      	b.n	801b5c0 <__ieee754_atan2+0x128>
 801b596:	a118      	add	r1, pc, #96	@ (adr r1, 801b5f8 <__ieee754_atan2+0x160>)
 801b598:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b59c:	e7ec      	b.n	801b578 <__ieee754_atan2+0xe0>
 801b59e:	2000      	movs	r0, #0
 801b5a0:	2100      	movs	r1, #0
 801b5a2:	e7e9      	b.n	801b578 <__ieee754_atan2+0xe0>
 801b5a4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801b5a8:	4619      	mov	r1, r3
 801b5aa:	e794      	b.n	801b4d6 <__ieee754_atan2+0x3e>
 801b5ac:	a30e      	add	r3, pc, #56	@ (adr r3, 801b5e8 <__ieee754_atan2+0x150>)
 801b5ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b5b2:	f7e8 fe69 	bl	8004288 <__aeabi_dsub>
 801b5b6:	4602      	mov	r2, r0
 801b5b8:	460b      	mov	r3, r1
 801b5ba:	a10d      	add	r1, pc, #52	@ (adr r1, 801b5f0 <__ieee754_atan2+0x158>)
 801b5bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b5c0:	f7e8 fe62 	bl	8004288 <__aeabi_dsub>
 801b5c4:	e787      	b.n	801b4d6 <__ieee754_atan2+0x3e>
 801b5c6:	a10a      	add	r1, pc, #40	@ (adr r1, 801b5f0 <__ieee754_atan2+0x158>)
 801b5c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b5cc:	e783      	b.n	801b4d6 <__ieee754_atan2+0x3e>
 801b5ce:	a10c      	add	r1, pc, #48	@ (adr r1, 801b600 <__ieee754_atan2+0x168>)
 801b5d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b5d4:	e77f      	b.n	801b4d6 <__ieee754_atan2+0x3e>
 801b5d6:	2000      	movs	r0, #0
 801b5d8:	2100      	movs	r1, #0
 801b5da:	e77c      	b.n	801b4d6 <__ieee754_atan2+0x3e>
 801b5dc:	a10a      	add	r1, pc, #40	@ (adr r1, 801b608 <__ieee754_atan2+0x170>)
 801b5de:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b5e2:	e778      	b.n	801b4d6 <__ieee754_atan2+0x3e>
 801b5e4:	f3af 8000 	nop.w
 801b5e8:	33145c07 	.word	0x33145c07
 801b5ec:	3ca1a626 	.word	0x3ca1a626
 801b5f0:	54442d18 	.word	0x54442d18
 801b5f4:	400921fb 	.word	0x400921fb
 801b5f8:	54442d18 	.word	0x54442d18
 801b5fc:	3ff921fb 	.word	0x3ff921fb
 801b600:	54442d18 	.word	0x54442d18
 801b604:	3fe921fb 	.word	0x3fe921fb
 801b608:	54442d18 	.word	0x54442d18
 801b60c:	bff921fb 	.word	0xbff921fb
 801b610:	0801be58 	.word	0x0801be58
 801b614:	0801be40 	.word	0x0801be40
 801b618:	54442d18 	.word	0x54442d18
 801b61c:	c00921fb 	.word	0xc00921fb
 801b620:	7ff00000 	.word	0x7ff00000
 801b624:	00000000 	.word	0x00000000

0801b628 <atan>:
 801b628:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b62c:	ec55 4b10 	vmov	r4, r5, d0
 801b630:	4bbf      	ldr	r3, [pc, #764]	@ (801b930 <atan+0x308>)
 801b632:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 801b636:	429e      	cmp	r6, r3
 801b638:	46ab      	mov	fp, r5
 801b63a:	d918      	bls.n	801b66e <atan+0x46>
 801b63c:	4bbd      	ldr	r3, [pc, #756]	@ (801b934 <atan+0x30c>)
 801b63e:	429e      	cmp	r6, r3
 801b640:	d801      	bhi.n	801b646 <atan+0x1e>
 801b642:	d109      	bne.n	801b658 <atan+0x30>
 801b644:	b144      	cbz	r4, 801b658 <atan+0x30>
 801b646:	4622      	mov	r2, r4
 801b648:	462b      	mov	r3, r5
 801b64a:	4620      	mov	r0, r4
 801b64c:	4629      	mov	r1, r5
 801b64e:	f7e8 fe1d 	bl	800428c <__adddf3>
 801b652:	4604      	mov	r4, r0
 801b654:	460d      	mov	r5, r1
 801b656:	e006      	b.n	801b666 <atan+0x3e>
 801b658:	f1bb 0f00 	cmp.w	fp, #0
 801b65c:	f340 812b 	ble.w	801b8b6 <atan+0x28e>
 801b660:	a597      	add	r5, pc, #604	@ (adr r5, 801b8c0 <atan+0x298>)
 801b662:	e9d5 4500 	ldrd	r4, r5, [r5]
 801b666:	ec45 4b10 	vmov	d0, r4, r5
 801b66a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b66e:	4bb2      	ldr	r3, [pc, #712]	@ (801b938 <atan+0x310>)
 801b670:	429e      	cmp	r6, r3
 801b672:	d813      	bhi.n	801b69c <atan+0x74>
 801b674:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 801b678:	429e      	cmp	r6, r3
 801b67a:	d80c      	bhi.n	801b696 <atan+0x6e>
 801b67c:	a392      	add	r3, pc, #584	@ (adr r3, 801b8c8 <atan+0x2a0>)
 801b67e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b682:	4620      	mov	r0, r4
 801b684:	4629      	mov	r1, r5
 801b686:	f7e8 fe01 	bl	800428c <__adddf3>
 801b68a:	4bac      	ldr	r3, [pc, #688]	@ (801b93c <atan+0x314>)
 801b68c:	2200      	movs	r2, #0
 801b68e:	f7e9 fa43 	bl	8004b18 <__aeabi_dcmpgt>
 801b692:	2800      	cmp	r0, #0
 801b694:	d1e7      	bne.n	801b666 <atan+0x3e>
 801b696:	f04f 3aff 	mov.w	sl, #4294967295
 801b69a:	e029      	b.n	801b6f0 <atan+0xc8>
 801b69c:	f7ff fbb8 	bl	801ae10 <fabs>
 801b6a0:	4ba7      	ldr	r3, [pc, #668]	@ (801b940 <atan+0x318>)
 801b6a2:	429e      	cmp	r6, r3
 801b6a4:	ec55 4b10 	vmov	r4, r5, d0
 801b6a8:	f200 80bc 	bhi.w	801b824 <atan+0x1fc>
 801b6ac:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 801b6b0:	429e      	cmp	r6, r3
 801b6b2:	f200 809e 	bhi.w	801b7f2 <atan+0x1ca>
 801b6b6:	4622      	mov	r2, r4
 801b6b8:	462b      	mov	r3, r5
 801b6ba:	4620      	mov	r0, r4
 801b6bc:	4629      	mov	r1, r5
 801b6be:	f7e8 fde5 	bl	800428c <__adddf3>
 801b6c2:	4b9e      	ldr	r3, [pc, #632]	@ (801b93c <atan+0x314>)
 801b6c4:	2200      	movs	r2, #0
 801b6c6:	f7e8 fddf 	bl	8004288 <__aeabi_dsub>
 801b6ca:	2200      	movs	r2, #0
 801b6cc:	4606      	mov	r6, r0
 801b6ce:	460f      	mov	r7, r1
 801b6d0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801b6d4:	4620      	mov	r0, r4
 801b6d6:	4629      	mov	r1, r5
 801b6d8:	f7e8 fdd8 	bl	800428c <__adddf3>
 801b6dc:	4602      	mov	r2, r0
 801b6de:	460b      	mov	r3, r1
 801b6e0:	4630      	mov	r0, r6
 801b6e2:	4639      	mov	r1, r7
 801b6e4:	f7e9 f8b2 	bl	800484c <__aeabi_ddiv>
 801b6e8:	f04f 0a00 	mov.w	sl, #0
 801b6ec:	4604      	mov	r4, r0
 801b6ee:	460d      	mov	r5, r1
 801b6f0:	4622      	mov	r2, r4
 801b6f2:	462b      	mov	r3, r5
 801b6f4:	4620      	mov	r0, r4
 801b6f6:	4629      	mov	r1, r5
 801b6f8:	f7e8 ff7e 	bl	80045f8 <__aeabi_dmul>
 801b6fc:	4602      	mov	r2, r0
 801b6fe:	460b      	mov	r3, r1
 801b700:	4680      	mov	r8, r0
 801b702:	4689      	mov	r9, r1
 801b704:	f7e8 ff78 	bl	80045f8 <__aeabi_dmul>
 801b708:	a371      	add	r3, pc, #452	@ (adr r3, 801b8d0 <atan+0x2a8>)
 801b70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b70e:	4606      	mov	r6, r0
 801b710:	460f      	mov	r7, r1
 801b712:	f7e8 ff71 	bl	80045f8 <__aeabi_dmul>
 801b716:	a370      	add	r3, pc, #448	@ (adr r3, 801b8d8 <atan+0x2b0>)
 801b718:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b71c:	f7e8 fdb6 	bl	800428c <__adddf3>
 801b720:	4632      	mov	r2, r6
 801b722:	463b      	mov	r3, r7
 801b724:	f7e8 ff68 	bl	80045f8 <__aeabi_dmul>
 801b728:	a36d      	add	r3, pc, #436	@ (adr r3, 801b8e0 <atan+0x2b8>)
 801b72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b72e:	f7e8 fdad 	bl	800428c <__adddf3>
 801b732:	4632      	mov	r2, r6
 801b734:	463b      	mov	r3, r7
 801b736:	f7e8 ff5f 	bl	80045f8 <__aeabi_dmul>
 801b73a:	a36b      	add	r3, pc, #428	@ (adr r3, 801b8e8 <atan+0x2c0>)
 801b73c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b740:	f7e8 fda4 	bl	800428c <__adddf3>
 801b744:	4632      	mov	r2, r6
 801b746:	463b      	mov	r3, r7
 801b748:	f7e8 ff56 	bl	80045f8 <__aeabi_dmul>
 801b74c:	a368      	add	r3, pc, #416	@ (adr r3, 801b8f0 <atan+0x2c8>)
 801b74e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b752:	f7e8 fd9b 	bl	800428c <__adddf3>
 801b756:	4632      	mov	r2, r6
 801b758:	463b      	mov	r3, r7
 801b75a:	f7e8 ff4d 	bl	80045f8 <__aeabi_dmul>
 801b75e:	a366      	add	r3, pc, #408	@ (adr r3, 801b8f8 <atan+0x2d0>)
 801b760:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b764:	f7e8 fd92 	bl	800428c <__adddf3>
 801b768:	4642      	mov	r2, r8
 801b76a:	464b      	mov	r3, r9
 801b76c:	f7e8 ff44 	bl	80045f8 <__aeabi_dmul>
 801b770:	a363      	add	r3, pc, #396	@ (adr r3, 801b900 <atan+0x2d8>)
 801b772:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b776:	4680      	mov	r8, r0
 801b778:	4689      	mov	r9, r1
 801b77a:	4630      	mov	r0, r6
 801b77c:	4639      	mov	r1, r7
 801b77e:	f7e8 ff3b 	bl	80045f8 <__aeabi_dmul>
 801b782:	a361      	add	r3, pc, #388	@ (adr r3, 801b908 <atan+0x2e0>)
 801b784:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b788:	f7e8 fd7e 	bl	8004288 <__aeabi_dsub>
 801b78c:	4632      	mov	r2, r6
 801b78e:	463b      	mov	r3, r7
 801b790:	f7e8 ff32 	bl	80045f8 <__aeabi_dmul>
 801b794:	a35e      	add	r3, pc, #376	@ (adr r3, 801b910 <atan+0x2e8>)
 801b796:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b79a:	f7e8 fd75 	bl	8004288 <__aeabi_dsub>
 801b79e:	4632      	mov	r2, r6
 801b7a0:	463b      	mov	r3, r7
 801b7a2:	f7e8 ff29 	bl	80045f8 <__aeabi_dmul>
 801b7a6:	a35c      	add	r3, pc, #368	@ (adr r3, 801b918 <atan+0x2f0>)
 801b7a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b7ac:	f7e8 fd6c 	bl	8004288 <__aeabi_dsub>
 801b7b0:	4632      	mov	r2, r6
 801b7b2:	463b      	mov	r3, r7
 801b7b4:	f7e8 ff20 	bl	80045f8 <__aeabi_dmul>
 801b7b8:	a359      	add	r3, pc, #356	@ (adr r3, 801b920 <atan+0x2f8>)
 801b7ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b7be:	f7e8 fd63 	bl	8004288 <__aeabi_dsub>
 801b7c2:	4632      	mov	r2, r6
 801b7c4:	463b      	mov	r3, r7
 801b7c6:	f7e8 ff17 	bl	80045f8 <__aeabi_dmul>
 801b7ca:	4602      	mov	r2, r0
 801b7cc:	460b      	mov	r3, r1
 801b7ce:	4640      	mov	r0, r8
 801b7d0:	4649      	mov	r1, r9
 801b7d2:	f7e8 fd5b 	bl	800428c <__adddf3>
 801b7d6:	4622      	mov	r2, r4
 801b7d8:	462b      	mov	r3, r5
 801b7da:	f7e8 ff0d 	bl	80045f8 <__aeabi_dmul>
 801b7de:	f1ba 3fff 	cmp.w	sl, #4294967295
 801b7e2:	4602      	mov	r2, r0
 801b7e4:	460b      	mov	r3, r1
 801b7e6:	d148      	bne.n	801b87a <atan+0x252>
 801b7e8:	4620      	mov	r0, r4
 801b7ea:	4629      	mov	r1, r5
 801b7ec:	f7e8 fd4c 	bl	8004288 <__aeabi_dsub>
 801b7f0:	e72f      	b.n	801b652 <atan+0x2a>
 801b7f2:	4b52      	ldr	r3, [pc, #328]	@ (801b93c <atan+0x314>)
 801b7f4:	2200      	movs	r2, #0
 801b7f6:	4620      	mov	r0, r4
 801b7f8:	4629      	mov	r1, r5
 801b7fa:	f7e8 fd45 	bl	8004288 <__aeabi_dsub>
 801b7fe:	4b4f      	ldr	r3, [pc, #316]	@ (801b93c <atan+0x314>)
 801b800:	4606      	mov	r6, r0
 801b802:	460f      	mov	r7, r1
 801b804:	2200      	movs	r2, #0
 801b806:	4620      	mov	r0, r4
 801b808:	4629      	mov	r1, r5
 801b80a:	f7e8 fd3f 	bl	800428c <__adddf3>
 801b80e:	4602      	mov	r2, r0
 801b810:	460b      	mov	r3, r1
 801b812:	4630      	mov	r0, r6
 801b814:	4639      	mov	r1, r7
 801b816:	f7e9 f819 	bl	800484c <__aeabi_ddiv>
 801b81a:	f04f 0a01 	mov.w	sl, #1
 801b81e:	4604      	mov	r4, r0
 801b820:	460d      	mov	r5, r1
 801b822:	e765      	b.n	801b6f0 <atan+0xc8>
 801b824:	4b47      	ldr	r3, [pc, #284]	@ (801b944 <atan+0x31c>)
 801b826:	429e      	cmp	r6, r3
 801b828:	d21c      	bcs.n	801b864 <atan+0x23c>
 801b82a:	4b47      	ldr	r3, [pc, #284]	@ (801b948 <atan+0x320>)
 801b82c:	2200      	movs	r2, #0
 801b82e:	4620      	mov	r0, r4
 801b830:	4629      	mov	r1, r5
 801b832:	f7e8 fd29 	bl	8004288 <__aeabi_dsub>
 801b836:	4b44      	ldr	r3, [pc, #272]	@ (801b948 <atan+0x320>)
 801b838:	4606      	mov	r6, r0
 801b83a:	460f      	mov	r7, r1
 801b83c:	2200      	movs	r2, #0
 801b83e:	4620      	mov	r0, r4
 801b840:	4629      	mov	r1, r5
 801b842:	f7e8 fed9 	bl	80045f8 <__aeabi_dmul>
 801b846:	4b3d      	ldr	r3, [pc, #244]	@ (801b93c <atan+0x314>)
 801b848:	2200      	movs	r2, #0
 801b84a:	f7e8 fd1f 	bl	800428c <__adddf3>
 801b84e:	4602      	mov	r2, r0
 801b850:	460b      	mov	r3, r1
 801b852:	4630      	mov	r0, r6
 801b854:	4639      	mov	r1, r7
 801b856:	f7e8 fff9 	bl	800484c <__aeabi_ddiv>
 801b85a:	f04f 0a02 	mov.w	sl, #2
 801b85e:	4604      	mov	r4, r0
 801b860:	460d      	mov	r5, r1
 801b862:	e745      	b.n	801b6f0 <atan+0xc8>
 801b864:	4622      	mov	r2, r4
 801b866:	462b      	mov	r3, r5
 801b868:	4938      	ldr	r1, [pc, #224]	@ (801b94c <atan+0x324>)
 801b86a:	2000      	movs	r0, #0
 801b86c:	f7e8 ffee 	bl	800484c <__aeabi_ddiv>
 801b870:	f04f 0a03 	mov.w	sl, #3
 801b874:	4604      	mov	r4, r0
 801b876:	460d      	mov	r5, r1
 801b878:	e73a      	b.n	801b6f0 <atan+0xc8>
 801b87a:	4b35      	ldr	r3, [pc, #212]	@ (801b950 <atan+0x328>)
 801b87c:	4e35      	ldr	r6, [pc, #212]	@ (801b954 <atan+0x32c>)
 801b87e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801b882:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b886:	f7e8 fcff 	bl	8004288 <__aeabi_dsub>
 801b88a:	4622      	mov	r2, r4
 801b88c:	462b      	mov	r3, r5
 801b88e:	f7e8 fcfb 	bl	8004288 <__aeabi_dsub>
 801b892:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801b896:	4602      	mov	r2, r0
 801b898:	460b      	mov	r3, r1
 801b89a:	e9d6 0100 	ldrd	r0, r1, [r6]
 801b89e:	f7e8 fcf3 	bl	8004288 <__aeabi_dsub>
 801b8a2:	f1bb 0f00 	cmp.w	fp, #0
 801b8a6:	4604      	mov	r4, r0
 801b8a8:	460d      	mov	r5, r1
 801b8aa:	f6bf aedc 	bge.w	801b666 <atan+0x3e>
 801b8ae:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801b8b2:	461d      	mov	r5, r3
 801b8b4:	e6d7      	b.n	801b666 <atan+0x3e>
 801b8b6:	a51c      	add	r5, pc, #112	@ (adr r5, 801b928 <atan+0x300>)
 801b8b8:	e9d5 4500 	ldrd	r4, r5, [r5]
 801b8bc:	e6d3      	b.n	801b666 <atan+0x3e>
 801b8be:	bf00      	nop
 801b8c0:	54442d18 	.word	0x54442d18
 801b8c4:	3ff921fb 	.word	0x3ff921fb
 801b8c8:	8800759c 	.word	0x8800759c
 801b8cc:	7e37e43c 	.word	0x7e37e43c
 801b8d0:	e322da11 	.word	0xe322da11
 801b8d4:	3f90ad3a 	.word	0x3f90ad3a
 801b8d8:	24760deb 	.word	0x24760deb
 801b8dc:	3fa97b4b 	.word	0x3fa97b4b
 801b8e0:	a0d03d51 	.word	0xa0d03d51
 801b8e4:	3fb10d66 	.word	0x3fb10d66
 801b8e8:	c54c206e 	.word	0xc54c206e
 801b8ec:	3fb745cd 	.word	0x3fb745cd
 801b8f0:	920083ff 	.word	0x920083ff
 801b8f4:	3fc24924 	.word	0x3fc24924
 801b8f8:	5555550d 	.word	0x5555550d
 801b8fc:	3fd55555 	.word	0x3fd55555
 801b900:	2c6a6c2f 	.word	0x2c6a6c2f
 801b904:	bfa2b444 	.word	0xbfa2b444
 801b908:	52defd9a 	.word	0x52defd9a
 801b90c:	3fadde2d 	.word	0x3fadde2d
 801b910:	af749a6d 	.word	0xaf749a6d
 801b914:	3fb3b0f2 	.word	0x3fb3b0f2
 801b918:	fe231671 	.word	0xfe231671
 801b91c:	3fbc71c6 	.word	0x3fbc71c6
 801b920:	9998ebc4 	.word	0x9998ebc4
 801b924:	3fc99999 	.word	0x3fc99999
 801b928:	54442d18 	.word	0x54442d18
 801b92c:	bff921fb 	.word	0xbff921fb
 801b930:	440fffff 	.word	0x440fffff
 801b934:	7ff00000 	.word	0x7ff00000
 801b938:	3fdbffff 	.word	0x3fdbffff
 801b93c:	3ff00000 	.word	0x3ff00000
 801b940:	3ff2ffff 	.word	0x3ff2ffff
 801b944:	40038000 	.word	0x40038000
 801b948:	3ff80000 	.word	0x3ff80000
 801b94c:	bff00000 	.word	0xbff00000
 801b950:	0801be70 	.word	0x0801be70
 801b954:	0801be90 	.word	0x0801be90

0801b958 <_init>:
 801b958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b95a:	bf00      	nop
 801b95c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b95e:	bc08      	pop	{r3}
 801b960:	469e      	mov	lr, r3
 801b962:	4770      	bx	lr

0801b964 <_fini>:
 801b964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b966:	bf00      	nop
 801b968:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b96a:	bc08      	pop	{r3}
 801b96c:	469e      	mov	lr, r3
 801b96e:	4770      	bx	lr
