Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Aug  2 16:09:52 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_int_div10_timing_summary_routed.rpt -pb operator_int_div10_timing_summary_routed.pb -rpx operator_int_div10_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_int_div10
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.626        0.000                      0                   52        0.195        0.000                      0                   52        2.100        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.626        0.000                      0                   52        0.195        0.000                      0                   52        2.100        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_V_ret3_3_i_i_reg_331_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.794ns (18.582%)  route 3.479ns (81.418%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.672     0.672    ap_clk
    SLICE_X25Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          0.564     1.482    ap_done
    SLICE_X26Y54         LUT2 (Prop_lut2_I1_O)        0.167     1.649 r  ap_return[15]_INST_0_i_1/O
                         net (fo=4, routed)           0.734     2.383    r_in_V[2]
    SLICE_X28Y54         LUT6 (Prop_lut6_I0_O)        0.169     2.552 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.444     2.997    grp_lut_div5_chunk_fu_74_ap_return_1[0]
    SLICE_X24Y54         LUT6 (Prop_lut6_I2_O)        0.053     3.050 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.475     3.524    grp_lut_div5_chunk_fu_81_ap_return_1[1]
    SLICE_X26Y53         LUT6 (Prop_lut6_I1_O)        0.053     3.577 r  ap_return[8]_INST_0_i_3/O
                         net (fo=6, routed)           0.456     4.034    grp_lut_div5_chunk_fu_87_ap_return_1[0]
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.053     4.087 r  ap_return[5]_INST_0_i_1/O
                         net (fo=6, routed)           0.555     4.642    grp_lut_div5_chunk_fu_93_ap_return_1[2]
    SLICE_X27Y56         LUT6 (Prop_lut6_I0_O)        0.053     4.695 r  ap_return[2]_INST_0_i_1/O
                         net (fo=4, routed)           0.250     4.945    grp_lut_div5_chunk_fu_99_ap_return_1[2]
    SLICE_X26Y55         FDRE                                         r  r_V_ret3_3_i_i_reg_331_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.638     5.638    ap_clk
    SLICE_X26Y55         FDRE                                         r  r_V_ret3_3_i_i_reg_331_reg[2]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X26Y55         FDRE (Setup_fdre_C_D)       -0.032     5.571    r_V_ret3_3_i_i_reg_331_reg[2]
  -------------------------------------------------------------------
                         required time                          5.571    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q_chunk_V_ret2_3_i_i_reg_326_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.794ns (19.538%)  route 3.270ns (80.462%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.672     0.672    ap_clk
    SLICE_X25Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          0.564     1.482    ap_done
    SLICE_X26Y54         LUT2 (Prop_lut2_I1_O)        0.167     1.649 r  ap_return[15]_INST_0_i_1/O
                         net (fo=4, routed)           0.734     2.383    r_in_V[2]
    SLICE_X28Y54         LUT6 (Prop_lut6_I0_O)        0.169     2.552 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.444     2.997    grp_lut_div5_chunk_fu_74_ap_return_1[0]
    SLICE_X24Y54         LUT6 (Prop_lut6_I2_O)        0.053     3.050 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.475     3.524    grp_lut_div5_chunk_fu_81_ap_return_1[1]
    SLICE_X26Y53         LUT6 (Prop_lut6_I1_O)        0.053     3.577 r  ap_return[8]_INST_0_i_3/O
                         net (fo=6, routed)           0.456     4.034    grp_lut_div5_chunk_fu_87_ap_return_1[0]
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.053     4.087 r  ap_return[5]_INST_0_i_1/O
                         net (fo=6, routed)           0.596     4.683    grp_lut_div5_chunk_fu_93_ap_return_1[2]
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.053     4.736 r  ap_return[3]_INST_0/O
                         net (fo=1, routed)           0.000     4.736    ap_return[3]
    SLICE_X26Y57         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_326_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.638     5.638    ap_clk
    SLICE_X26Y57         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_326_reg[0]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X26Y57         FDRE (Setup_fdre_C_D)        0.035     5.638    q_chunk_V_ret2_3_i_i_reg_326_reg[0]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q_chunk_V_ret2_3_i_i_reg_326_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.794ns (19.796%)  route 3.217ns (80.204%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.672     0.672    ap_clk
    SLICE_X25Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          0.564     1.482    ap_done
    SLICE_X26Y54         LUT2 (Prop_lut2_I1_O)        0.167     1.649 r  ap_return[15]_INST_0_i_1/O
                         net (fo=4, routed)           0.734     2.383    r_in_V[2]
    SLICE_X28Y54         LUT6 (Prop_lut6_I0_O)        0.169     2.552 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.444     2.997    grp_lut_div5_chunk_fu_74_ap_return_1[0]
    SLICE_X24Y54         LUT6 (Prop_lut6_I2_O)        0.053     3.050 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.475     3.524    grp_lut_div5_chunk_fu_81_ap_return_1[1]
    SLICE_X26Y53         LUT6 (Prop_lut6_I1_O)        0.053     3.577 r  ap_return[8]_INST_0_i_3/O
                         net (fo=6, routed)           0.456     4.034    grp_lut_div5_chunk_fu_87_ap_return_1[0]
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.053     4.087 r  ap_return[5]_INST_0_i_1/O
                         net (fo=6, routed)           0.543     4.630    grp_lut_div5_chunk_fu_93_ap_return_1[2]
    SLICE_X26Y57         LUT5 (Prop_lut5_I0_O)        0.053     4.683 r  ap_return[4]_INST_0/O
                         net (fo=1, routed)           0.000     4.683    ap_return[4]
    SLICE_X26Y57         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_326_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.638     5.638    ap_clk
    SLICE_X26Y57         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_326_reg[1]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X26Y57         FDRE (Setup_fdre_C_D)        0.034     5.637    q_chunk_V_ret2_3_i_i_reg_326_reg[1]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_V_ret3_3_i_i_reg_331_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.794ns (19.964%)  route 3.183ns (80.036%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.672     0.672    ap_clk
    SLICE_X25Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          0.564     1.482    ap_done
    SLICE_X26Y54         LUT2 (Prop_lut2_I1_O)        0.167     1.649 r  ap_return[15]_INST_0_i_1/O
                         net (fo=4, routed)           0.724     2.373    r_in_V[2]
    SLICE_X28Y54         LUT6 (Prop_lut6_I0_O)        0.169     2.542 r  ap_return[14]_INST_0_i_2/O
                         net (fo=6, routed)           0.448     2.990    grp_lut_div5_chunk_fu_74_ap_return_1[1]
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.053     3.043 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.465     3.507    grp_lut_div5_chunk_fu_81_ap_return_1[2]
    SLICE_X29Y55         LUT6 (Prop_lut6_I0_O)        0.053     3.560 r  ap_return[8]_INST_0_i_2/O
                         net (fo=6, routed)           0.447     4.008    grp_lut_div5_chunk_fu_87_ap_return_1[1]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.053     4.061 r  ap_return[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.536     4.596    grp_lut_div5_chunk_fu_93_ap_return_1[1]
    SLICE_X29Y54         LUT6 (Prop_lut6_I1_O)        0.053     4.649 r  ap_return[2]_INST_0_i_3/O
                         net (fo=4, routed)           0.000     4.649    grp_lut_div5_chunk_fu_99_ap_return_1[0]
    SLICE_X29Y54         FDRE                                         r  r_V_ret3_3_i_i_reg_331_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.638     5.638    ap_clk
    SLICE_X29Y54         FDRE                                         r  r_V_ret3_3_i_i_reg_331_reg[0]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X29Y54         FDRE (Setup_fdre_C_D)        0.034     5.637    r_V_ret3_3_i_i_reg_331_reg[0]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q_chunk_V_ret2_3_i_i_reg_326_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.794ns (20.117%)  route 3.153ns (79.883%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.672     0.672    ap_clk
    SLICE_X25Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          0.564     1.482    ap_done
    SLICE_X26Y54         LUT2 (Prop_lut2_I1_O)        0.167     1.649 r  ap_return[15]_INST_0_i_1/O
                         net (fo=4, routed)           0.734     2.383    r_in_V[2]
    SLICE_X28Y54         LUT6 (Prop_lut6_I0_O)        0.169     2.552 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.444     2.997    grp_lut_div5_chunk_fu_74_ap_return_1[0]
    SLICE_X24Y54         LUT6 (Prop_lut6_I2_O)        0.053     3.050 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.475     3.524    grp_lut_div5_chunk_fu_81_ap_return_1[1]
    SLICE_X26Y53         LUT6 (Prop_lut6_I1_O)        0.053     3.577 r  ap_return[8]_INST_0_i_3/O
                         net (fo=6, routed)           0.456     4.034    grp_lut_div5_chunk_fu_87_ap_return_1[0]
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.053     4.087 r  ap_return[5]_INST_0_i_1/O
                         net (fo=6, routed)           0.479     4.566    grp_lut_div5_chunk_fu_93_ap_return_1[2]
    SLICE_X28Y56         LUT6 (Prop_lut6_I0_O)        0.053     4.619 r  ap_return[5]_INST_0/O
                         net (fo=1, routed)           0.000     4.619    ap_return[5]
    SLICE_X28Y56         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_326_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.638     5.638    ap_clk
    SLICE_X28Y56         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_326_reg[2]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X28Y56         FDRE (Setup_fdre_C_D)        0.034     5.637    q_chunk_V_ret2_3_i_i_reg_326_reg[2]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -4.619    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_V_ret3_3_i_i_reg_331_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.794ns (20.296%)  route 3.118ns (79.704%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.672     0.672    ap_clk
    SLICE_X25Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          0.564     1.482    ap_done
    SLICE_X26Y54         LUT2 (Prop_lut2_I1_O)        0.167     1.649 r  ap_return[15]_INST_0_i_1/O
                         net (fo=4, routed)           0.724     2.373    r_in_V[2]
    SLICE_X28Y54         LUT6 (Prop_lut6_I0_O)        0.169     2.542 r  ap_return[14]_INST_0_i_2/O
                         net (fo=6, routed)           0.448     2.990    grp_lut_div5_chunk_fu_74_ap_return_1[1]
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.053     3.043 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.465     3.507    grp_lut_div5_chunk_fu_81_ap_return_1[2]
    SLICE_X29Y55         LUT6 (Prop_lut6_I0_O)        0.053     3.560 r  ap_return[8]_INST_0_i_2/O
                         net (fo=6, routed)           0.447     4.008    grp_lut_div5_chunk_fu_87_ap_return_1[1]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.053     4.061 r  ap_return[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.471     4.531    grp_lut_div5_chunk_fu_93_ap_return_1[1]
    SLICE_X27Y56         LUT6 (Prop_lut6_I1_O)        0.053     4.584 r  ap_return[2]_INST_0_i_2/O
                         net (fo=4, routed)           0.000     4.584    grp_lut_div5_chunk_fu_99_ap_return_1[1]
    SLICE_X27Y56         FDRE                                         r  r_V_ret3_3_i_i_reg_331_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.638     5.638    ap_clk
    SLICE_X27Y56         FDRE                                         r  r_V_ret3_3_i_i_reg_331_reg[1]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X27Y56         FDRE (Setup_fdre_C_D)        0.035     5.638    r_V_ret3_3_i_i_reg_331_reg[1]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -4.584    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q_chunk_V_ret2_2_i_i_reg_321_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.741ns (21.065%)  route 2.777ns (78.935%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.672     0.672    ap_clk
    SLICE_X25Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          0.564     1.482    ap_done
    SLICE_X26Y54         LUT2 (Prop_lut2_I1_O)        0.167     1.649 r  ap_return[15]_INST_0_i_1/O
                         net (fo=4, routed)           0.724     2.373    r_in_V[2]
    SLICE_X28Y54         LUT6 (Prop_lut6_I0_O)        0.169     2.542 r  ap_return[14]_INST_0_i_2/O
                         net (fo=6, routed)           0.448     2.990    grp_lut_div5_chunk_fu_74_ap_return_1[1]
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.053     3.043 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.338     3.381    grp_lut_div5_chunk_fu_81_ap_return_1[2]
    SLICE_X25Y54         LUT6 (Prop_lut6_I0_O)        0.053     3.434 r  ap_return[8]_INST_0_i_1/O
                         net (fo=6, routed)           0.703     4.137    grp_lut_div5_chunk_fu_87_ap_return_1[2]
    SLICE_X27Y56         LUT5 (Prop_lut5_I0_O)        0.053     4.190 r  ap_return[7]_INST_0/O
                         net (fo=1, routed)           0.000     4.190    ap_return[7]
    SLICE_X27Y56         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_321_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.638     5.638    ap_clk
    SLICE_X27Y56         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_321_reg[1]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X27Y56         FDRE (Setup_fdre_C_D)        0.035     5.638    q_chunk_V_ret2_2_i_i_reg_321_reg[1]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -4.190    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q_chunk_V_ret2_2_i_i_reg_321_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.741ns (21.753%)  route 2.665ns (78.247%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.672     0.672    ap_clk
    SLICE_X25Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          0.564     1.482    ap_done
    SLICE_X26Y54         LUT2 (Prop_lut2_I1_O)        0.167     1.649 r  ap_return[15]_INST_0_i_1/O
                         net (fo=4, routed)           0.724     2.373    r_in_V[2]
    SLICE_X28Y54         LUT6 (Prop_lut6_I0_O)        0.169     2.542 r  ap_return[14]_INST_0_i_2/O
                         net (fo=6, routed)           0.448     2.990    grp_lut_div5_chunk_fu_74_ap_return_1[1]
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.053     3.043 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.465     3.507    grp_lut_div5_chunk_fu_81_ap_return_1[2]
    SLICE_X29Y55         LUT6 (Prop_lut6_I0_O)        0.053     3.560 r  ap_return[8]_INST_0_i_2/O
                         net (fo=6, routed)           0.465     4.025    grp_lut_div5_chunk_fu_87_ap_return_1[1]
    SLICE_X27Y56         LUT6 (Prop_lut6_I1_O)        0.053     4.078 r  ap_return[8]_INST_0/O
                         net (fo=1, routed)           0.000     4.078    ap_return[8]
    SLICE_X27Y56         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_321_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.638     5.638    ap_clk
    SLICE_X27Y56         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_321_reg[2]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X27Y56         FDRE (Setup_fdre_C_D)        0.034     5.637    q_chunk_V_ret2_2_i_i_reg_321_reg[2]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q_chunk_V_ret2_2_i_i_reg_321_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.741ns (21.795%)  route 2.659ns (78.205%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.672     0.672    ap_clk
    SLICE_X25Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          0.564     1.482    ap_done
    SLICE_X26Y54         LUT2 (Prop_lut2_I1_O)        0.167     1.649 r  ap_return[15]_INST_0_i_1/O
                         net (fo=4, routed)           0.724     2.373    r_in_V[2]
    SLICE_X28Y54         LUT6 (Prop_lut6_I0_O)        0.169     2.542 r  ap_return[14]_INST_0_i_2/O
                         net (fo=6, routed)           0.448     2.990    grp_lut_div5_chunk_fu_74_ap_return_1[1]
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.053     3.043 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.338     3.381    grp_lut_div5_chunk_fu_81_ap_return_1[2]
    SLICE_X25Y54         LUT6 (Prop_lut6_I0_O)        0.053     3.434 r  ap_return[8]_INST_0_i_1/O
                         net (fo=6, routed)           0.585     4.019    grp_lut_div5_chunk_fu_87_ap_return_1[2]
    SLICE_X26Y56         LUT6 (Prop_lut6_I0_O)        0.053     4.072 r  ap_return[6]_INST_0/O
                         net (fo=1, routed)           0.000     4.072    ap_return[6]
    SLICE_X26Y56         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_321_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.638     5.638    ap_clk
    SLICE_X26Y56         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_321_reg[0]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X26Y56         FDRE (Setup_fdre_C_D)        0.035     5.638    q_chunk_V_ret2_2_i_i_reg_321_reg[0]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q_chunk_V_ret2_1_i_i_reg_316_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.688ns (21.969%)  route 2.444ns (78.031%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.672     0.672    ap_clk
    SLICE_X25Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          0.564     1.482    ap_done
    SLICE_X26Y54         LUT2 (Prop_lut2_I1_O)        0.167     1.649 r  ap_return[15]_INST_0_i_1/O
                         net (fo=4, routed)           0.724     2.373    r_in_V[2]
    SLICE_X28Y54         LUT6 (Prop_lut6_I0_O)        0.169     2.542 r  ap_return[14]_INST_0_i_2/O
                         net (fo=6, routed)           0.448     2.990    grp_lut_div5_chunk_fu_74_ap_return_1[1]
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.053     3.043 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.708     3.751    grp_lut_div5_chunk_fu_81_ap_return_1[2]
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.053     3.804 r  ap_return[9]_INST_0/O
                         net (fo=1, routed)           0.000     3.804    ap_return[9]
    SLICE_X26Y53         FDRE                                         r  q_chunk_V_ret2_1_i_i_reg_316_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.638     5.638    ap_clk
    SLICE_X26Y53         FDRE                                         r  q_chunk_V_ret2_1_i_i_reg_316_reg[0]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X26Y53         FDRE (Setup_fdre_C_D)        0.035     5.638    q_chunk_V_ret2_1_i_i_reg_316_reg[0]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  1.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 p_Result_19_6_i_i_reg_346_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q_chunk_V_ret2_1_i_i_reg_316_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.484%)  route 0.142ns (52.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.283     0.283    ap_clk
    SLICE_X27Y54         FDRE                                         r  p_Result_19_6_i_i_reg_346_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_19_6_i_i_reg_346_reg[2]/Q
                         net (fo=2, routed)           0.142     0.525    p_Result_19_6_i_i_reg_346[2]
    SLICE_X27Y54         LUT6 (Prop_lut6_I2_O)        0.028     0.553 r  ap_return[11]_INST_0/O
                         net (fo=1, routed)           0.000     0.553    ap_return[11]
    SLICE_X27Y54         FDRE                                         r  q_chunk_V_ret2_1_i_i_reg_316_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.298     0.298    ap_clk
    SLICE_X27Y54         FDRE                                         r  q_chunk_V_ret2_1_i_i_reg_316_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X27Y54         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_ret2_1_i_i_reg_316_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 p_Result_19_5_i_i_reg_341_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q_chunk_V_ret2_i_i_reg_311_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.387%)  route 0.197ns (60.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.283     0.283    ap_clk
    SLICE_X26Y54         FDRE                                         r  p_Result_19_5_i_i_reg_341_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_19_5_i_i_reg_341_reg[2]/Q
                         net (fo=2, routed)           0.197     0.580    p_Result_19_5_i_i_reg_341[2]
    SLICE_X27Y54         LUT6 (Prop_lut6_I2_O)        0.028     0.608 r  ap_return[14]_INST_0/O
                         net (fo=1, routed)           0.000     0.608    ap_return[14]
    SLICE_X27Y54         FDRE                                         r  q_chunk_V_ret2_i_i_reg_311_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.298     0.298    ap_clk
    SLICE_X27Y54         FDRE                                         r  q_chunk_V_ret2_i_i_reg_311_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X27Y54         FDRE (Hold_fdre_C_D)         0.061     0.359    q_chunk_V_ret2_i_i_reg_311_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.131ns (34.706%)  route 0.246ns (65.294%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.283     0.283    ap_clk
    SLICE_X25Y55         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.246     0.630    ap_CS_fsm_reg_n_0_[0]
    SLICE_X25Y55         LUT4 (Prop_lut4_I2_O)        0.031     0.661 r  ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.661    ap_CS_fsm[1]_i_1_n_0
    SLICE_X25Y55         FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.298     0.298    ap_clk
    SLICE_X25Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X25Y55         FDRE (Hold_fdre_C_D)         0.075     0.373    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.182%)  route 0.246ns (65.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.283     0.283    ap_clk
    SLICE_X25Y55         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.100     0.383 f  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.246     0.630    ap_CS_fsm_reg_n_0_[0]
    SLICE_X25Y55         LUT4 (Prop_lut4_I0_O)        0.028     0.658 r  ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     0.658    ap_CS_fsm[0]_i_1_n_0
    SLICE_X25Y55         FDRE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.298     0.298    ap_clk
    SLICE_X25Y55         FDRE                                         r  ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X25Y55         FDRE (Hold_fdre_C_D)         0.060     0.358    ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 p_Result_19_7_i_i_reg_351_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q_chunk_V_ret2_2_i_i_reg_321_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.128ns (30.654%)  route 0.290ns (69.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.283     0.283    ap_clk
    SLICE_X29Y56         FDRE                                         r  p_Result_19_7_i_i_reg_351_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_19_7_i_i_reg_351_reg[2]/Q
                         net (fo=2, routed)           0.290     0.673    p_Result_19_7_i_i_reg_351[2]
    SLICE_X27Y56         LUT6 (Prop_lut6_I2_O)        0.028     0.701 r  ap_return[8]_INST_0/O
                         net (fo=1, routed)           0.000     0.701    ap_return[8]
    SLICE_X27Y56         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_321_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.298     0.298    ap_clk
    SLICE_X27Y56         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_321_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X27Y56         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_ret2_2_i_i_reg_321_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q_chunk_V_ret2_2_i_i_reg_321_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.745%)  route 0.302ns (70.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.283     0.283    ap_clk
    SLICE_X25Y55         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.178     0.562    ap_CS_fsm_reg_n_0_[0]
    SLICE_X25Y55         LUT2 (Prop_lut2_I1_O)        0.028     0.590 r  tmp_1_reg_306[0]_i_1/O
                         net (fo=34, routed)          0.124     0.714    ap_NS_fsm1
    SLICE_X26Y56         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_321_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.298     0.298    ap_clk
    SLICE_X26Y56         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_321_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X26Y56         FDRE (Hold_fdre_C_CE)        0.010     0.308    q_chunk_V_ret2_2_i_i_reg_321_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 p_Result_19_6_i_i_reg_346_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q_chunk_V_ret2_1_i_i_reg_316_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.156ns (30.986%)  route 0.347ns (69.014%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.283     0.283    ap_clk
    SLICE_X27Y54         FDRE                                         r  p_Result_19_6_i_i_reg_346_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_19_6_i_i_reg_346_reg[2]/Q
                         net (fo=2, routed)           0.140     0.523    p_Result_19_6_i_i_reg_346[2]
    SLICE_X27Y54         LUT3 (Prop_lut3_I0_O)        0.028     0.551 r  ap_return[10]_INST_0_i_2/O
                         net (fo=5, routed)           0.208     0.759    ap_return[10]_INST_0_i_2_n_0
    SLICE_X27Y53         LUT5 (Prop_lut5_I4_O)        0.028     0.787 r  ap_return[10]_INST_0/O
                         net (fo=1, routed)           0.000     0.787    ap_return[10]
    SLICE_X27Y53         FDRE                                         r  q_chunk_V_ret2_1_i_i_reg_316_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.298     0.298    ap_clk
    SLICE_X27Y53         FDRE                                         r  q_chunk_V_ret2_1_i_i_reg_316_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X27Y53         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_ret2_1_i_i_reg_316_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 p_Result_19_8_i_i_reg_356_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q_chunk_V_ret2_3_i_i_reg_326_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.128ns (25.088%)  route 0.382ns (74.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.283     0.283    ap_clk
    SLICE_X28Y56         FDRE                                         r  p_Result_19_8_i_i_reg_356_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_19_8_i_i_reg_356_reg[2]/Q
                         net (fo=2, routed)           0.382     0.765    p_Result_19_8_i_i_reg_356[2]
    SLICE_X28Y56         LUT6 (Prop_lut6_I2_O)        0.028     0.793 r  ap_return[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.793    ap_return[5]
    SLICE_X28Y56         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_326_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.298     0.298    ap_clk
    SLICE_X28Y56         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_326_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X28Y56         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_ret2_3_i_i_reg_326_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 p_Result_19_6_i_i_reg_346_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q_chunk_V_ret2_1_i_i_reg_316_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.156ns (30.551%)  route 0.355ns (69.449%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.283     0.283    ap_clk
    SLICE_X27Y54         FDRE                                         r  p_Result_19_6_i_i_reg_346_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_19_6_i_i_reg_346_reg[2]/Q
                         net (fo=2, routed)           0.140     0.523    p_Result_19_6_i_i_reg_346[2]
    SLICE_X27Y54         LUT3 (Prop_lut3_I0_O)        0.028     0.551 r  ap_return[10]_INST_0_i_2/O
                         net (fo=5, routed)           0.215     0.766    ap_return[10]_INST_0_i_2_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I3_O)        0.028     0.794 r  ap_return[9]_INST_0/O
                         net (fo=1, routed)           0.000     0.794    ap_return[9]
    SLICE_X26Y53         FDRE                                         r  q_chunk_V_ret2_1_i_i_reg_316_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.298     0.298    ap_clk
    SLICE_X26Y53         FDRE                                         r  q_chunk_V_ret2_1_i_i_reg_316_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X26Y53         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_ret2_1_i_i_reg_316_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q_chunk_V_ret2_3_i_i_reg_326_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.128ns (27.639%)  route 0.335ns (72.361%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.283     0.283    ap_clk
    SLICE_X25Y55         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.178     0.562    ap_CS_fsm_reg_n_0_[0]
    SLICE_X25Y55         LUT2 (Prop_lut2_I1_O)        0.028     0.590 r  tmp_1_reg_306[0]_i_1/O
                         net (fo=34, routed)          0.157     0.746    ap_NS_fsm1
    SLICE_X26Y57         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_326_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.298     0.298    ap_clk
    SLICE_X26Y57         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_326_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X26Y57         FDRE (Hold_fdre_C_CE)        0.010     0.308    q_chunk_V_ret2_3_i_i_reg_326_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.438    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X25Y55  ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X27Y55  p_Result_19_7_i_i_reg_351_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X26Y55  p_Result_19_7_i_i_reg_351_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X28Y56  p_Result_19_8_i_i_reg_356_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X25Y55  ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X28Y53  p_Result_19_4_i_i_reg_336_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X26Y54  p_Result_19_4_i_i_reg_336_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X24Y55  p_Result_19_4_i_i_reg_336_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X28Y53  p_Result_19_5_i_i_reg_341_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X26Y54  p_Result_19_5_i_i_reg_341_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X25Y55  ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X25Y55  ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X27Y55  p_Result_19_7_i_i_reg_351_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X27Y55  p_Result_19_7_i_i_reg_351_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X26Y55  p_Result_19_7_i_i_reg_351_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X26Y55  p_Result_19_7_i_i_reg_351_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X28Y56  p_Result_19_8_i_i_reg_356_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X28Y56  p_Result_19_8_i_i_reg_356_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X25Y55  ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X25Y55  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X25Y55  ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X25Y55  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X25Y55  ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X25Y55  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X28Y53  p_Result_19_4_i_i_reg_336_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X28Y53  p_Result_19_4_i_i_reg_336_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X26Y54  p_Result_19_4_i_i_reg_336_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X26Y54  p_Result_19_4_i_i_reg_336_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X24Y55  p_Result_19_4_i_i_reg_336_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X24Y55  p_Result_19_4_i_i_reg_336_reg[2]/C



