Analysis & Synthesis report for base_circuit_extended
Fri Jun 24 23:55:43 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |base_circuit_extended|referee:ref|state_reg
 10. State Machine - |base_circuit_extended|referee:ref|stateD_reg
 11. State Machine - |base_circuit_extended|referee:ref|stateG_reg
 12. State Machine - |base_circuit_extended|base_circuit:basis|base_control:control|fsm_guru:guru|STATE
 13. State Machine - |base_circuit_extended|base_circuit:basis|base_control:control|fsm_init:init|STATE
 14. State Machine - |base_circuit_extended|base_circuit:basis|base_control:control|fsm_main:main|STATE
 15. State Machine - |base_circuit_extended|button_handler:button|speed_sync_s
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for mem_2port:mem|altsyncram:altsyncram_component|altsyncram_a1d2:auto_generated
 22. Parameter Settings for User Entity Instance: mem_2port:mem|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: base_circuit:basis|base_control:control|counter_trigger:cnt_prep
 24. Parameter Settings for User Entity Instance: base_circuit:basis|base_control:control|counter_trigger:cnt_strat
 25. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data
 26. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g
 27. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen
 28. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR
 29. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:0:or_comp
 30. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:1:or_comp
 31. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:2:or_comp
 32. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:3:or_comp
 33. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:4:or_comp
 34. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:5:or_comp
 35. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:6:or_comp
 36. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:7:or_comp
 37. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:8:or_comp
 38. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:9:or_comp
 39. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:10:or_comp
 40. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:11:or_comp
 41. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:0:FF
 42. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:1:FF
 43. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:2:FF
 44. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:3:FF
 45. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:4:FF
 46. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:5:FF
 47. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:6:FF
 48. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:7:FF
 49. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:8:FF
 50. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:9:FF
 51. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:10:FF
 52. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:11:FF
 53. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:0:xor_tap
 54. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:1:xor_tap
 55. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:2:xor_tap
 56. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:3:xor_tap
 57. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:4:xor_tap
 58. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:5:xor_tap
 59. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:6:xor_tap
 60. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:7:xor_tap
 61. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:8:xor_tap
 62. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:9:xor_tap
 63. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:10:xor_tap
 64. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:11:xor_tap
 65. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|reg_bank:rb
 66. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|reg_bank:rb|reg:reg_INIT
 67. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|reg_bank:rb|reg:reg_GURU
 68. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|reg_bank:rb|reg:reg_PRE_GURU
 69. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|alu:alu_1
 70. Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|alu:alu_1|rc_adder:add
 71. Parameter Settings for User Entity Instance: step_counter:step
 72. Parameter Settings for User Entity Instance: referee:ref
 73. altsyncram Parameter Settings by Entity Instance
 74. Port Connectivity Checks: "step_counter:step"
 75. Port Connectivity Checks: "base_circuit:basis|base_datapath:data|alu:alu_1|rc_adder:add"
 76. Port Connectivity Checks: "base_circuit:basis|base_datapath:data|alu:alu_1"
 77. Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:11:xor_tap"
 78. Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:9:xor_tap"
 79. Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:7:xor_tap"
 80. Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:4:xor_tap"
 81. Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:3:xor_tap"
 82. Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:1:xor_tap"
 83. Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:0:xor_tap"
 84. Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:11:FF"
 85. Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:10:FF"
 86. Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:9:FF"
 87. Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:8:FF"
 88. Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:7:FF"
 89. Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:6:FF"
 90. Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:5:FF"
 91. Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:4:FF"
 92. Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:3:FF"
 93. Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:2:FF"
 94. Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:1:FF"
 95. Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:0:FF"
 96. Port Connectivity Checks: "base_circuit:basis|base_datapath:data"
 97. Port Connectivity Checks: "base_circuit:basis|base_control:control"
 98. Port Connectivity Checks: "base_circuit:basis"
 99. Port Connectivity Checks: "mem_2port:mem"
100. Post-Synthesis Netlist Statistics for Top Partition
101. Elapsed Time Per Partition
102. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jun 24 23:55:43 2022           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; base_circuit_extended                           ;
; Top-level Entity Name           ; base_circuit_extended                           ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 268                                             ;
; Total pins                      ; 64                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 512                                             ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                   ;
+---------------------------------------------------------------------------------+-----------------------+-----------------------+
; Option                                                                          ; Setting               ; Default Value         ;
+---------------------------------------------------------------------------------+-----------------------+-----------------------+
; Device                                                                          ; 5CSEMA5F31C6          ;                       ;
; Top-level entity name                                                           ; base_circuit_extended ; base_circuit_extended ;
; Family name                                                                     ; Cyclone V             ; Cyclone V             ;
; Use smart compilation                                                           ; Off                   ; Off                   ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                    ; On                    ;
; Enable compact report table                                                     ; Off                   ; Off                   ;
; Restructure Multiplexers                                                        ; Auto                  ; Auto                  ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                   ; Off                   ;
; Create Debugging Nodes for IP Cores                                             ; Off                   ; Off                   ;
; Preserve fewer node names                                                       ; On                    ; On                    ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                ; Enable                ;
; Verilog Version                                                                 ; Verilog_2001          ; Verilog_2001          ;
; VHDL Version                                                                    ; VHDL_1993             ; VHDL_1993             ;
; State Machine Processing                                                        ; Auto                  ; Auto                  ;
; Safe State Machine                                                              ; Off                   ; Off                   ;
; Extract Verilog State Machines                                                  ; On                    ; On                    ;
; Extract VHDL State Machines                                                     ; On                    ; On                    ;
; Ignore Verilog initial constructs                                               ; Off                   ; Off                   ;
; Iteration limit for constant Verilog loops                                      ; 5000                  ; 5000                  ;
; Iteration limit for non-constant Verilog loops                                  ; 250                   ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                    ; On                    ;
; Infer RAMs from Raw Logic                                                       ; On                    ; On                    ;
; Parallel Synthesis                                                              ; On                    ; On                    ;
; DSP Block Balancing                                                             ; Auto                  ; Auto                  ;
; NOT Gate Push-Back                                                              ; On                    ; On                    ;
; Power-Up Don't Care                                                             ; On                    ; On                    ;
; Remove Redundant Logic Cells                                                    ; Off                   ; Off                   ;
; Remove Duplicate Registers                                                      ; On                    ; On                    ;
; Ignore CARRY Buffers                                                            ; Off                   ; Off                   ;
; Ignore CASCADE Buffers                                                          ; Off                   ; Off                   ;
; Ignore GLOBAL Buffers                                                           ; Off                   ; Off                   ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                   ; Off                   ;
; Ignore LCELL Buffers                                                            ; Off                   ; Off                   ;
; Ignore SOFT Buffers                                                             ; On                    ; On                    ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                   ; Off                   ;
; Optimization Technique                                                          ; Balanced              ; Balanced              ;
; Carry Chain Length                                                              ; 70                    ; 70                    ;
; Auto Carry Chains                                                               ; On                    ; On                    ;
; Auto Open-Drain Pins                                                            ; On                    ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                   ; Off                   ;
; Auto ROM Replacement                                                            ; On                    ; On                    ;
; Auto RAM Replacement                                                            ; On                    ; On                    ;
; Auto DSP Block Replacement                                                      ; On                    ; On                    ;
; Auto Shift Register Replacement                                                 ; Auto                  ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                  ; Auto                  ;
; Auto Clock Enable Replacement                                                   ; On                    ; On                    ;
; Strict RAM Replacement                                                          ; Off                   ; Off                   ;
; Allow Synchronous Control Signals                                               ; On                    ; On                    ;
; Force Use of Synchronous Clear Signals                                          ; Off                   ; Off                   ;
; Auto Resource Sharing                                                           ; Off                   ; Off                   ;
; Allow Any RAM Size For Recognition                                              ; Off                   ; Off                   ;
; Allow Any ROM Size For Recognition                                              ; Off                   ; Off                   ;
; Allow Any Shift Register Size For Recognition                                   ; Off                   ; Off                   ;
; Use LogicLock Constraints during Resource Balancing                             ; On                    ; On                    ;
; Ignore translate_off and synthesis_off directives                               ; Off                   ; Off                   ;
; Timing-Driven Synthesis                                                         ; On                    ; On                    ;
; Report Parameter Settings                                                       ; On                    ; On                    ;
; Report Source Assignments                                                       ; On                    ; On                    ;
; Report Connectivity Checks                                                      ; On                    ; On                    ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                   ; Off                   ;
; Synchronization Register Chain Length                                           ; 3                     ; 3                     ;
; Power Optimization During Synthesis                                             ; Normal compilation    ; Normal compilation    ;
; HDL message level                                                               ; Level2                ; Level2                ;
; Suppress Register Optimization Related Messages                                 ; Off                   ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                  ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                  ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                   ; 100                   ;
; Clock MUX Protection                                                            ; On                    ; On                    ;
; Auto Gated Clock Conversion                                                     ; Off                   ; Off                   ;
; Block Design Naming                                                             ; Auto                  ; Auto                  ;
; SDC constraint protection                                                       ; Off                   ; Off                   ;
; Synthesis Effort                                                                ; Auto                  ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                    ; On                    ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                   ; Off                   ;
; Analysis & Synthesis Message Level                                              ; Medium                ; Medium                ;
; Disable Register Merging Across Hierarchies                                     ; Auto                  ; Auto                  ;
; Resource Aware Inference For Block RAM                                          ; On                    ; On                    ;
; Automatic Parallel Synthesis                                                    ; On                    ; On                    ;
; Partial Reconfiguration Bitstream ID                                            ; Off                   ; Off                   ;
+---------------------------------------------------------------------------------+-----------------------+-----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; VHDL/xor2.vhd                    ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/xor2.vhd                  ;         ;
; VHDL/wisdom_package.vhd          ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/wisdom_package.vhd        ;         ;
; VHDL/step_counter.vhd            ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/step_counter.vhd          ;         ;
; VHDL/reg_bank.vhd                ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/reg_bank.vhd              ;         ;
; VHDL/reg.vhd                     ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/reg.vhd                   ;         ;
; VHDL/referee.vhd                 ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd               ;         ;
; VHDL/rc_adder.vhd                ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/rc_adder.vhd              ;         ;
; VHDL/rand_num.vhd                ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/rand_num.vhd              ;         ;
; VHDL/or2.vhd                     ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/or2.vhd                   ;         ;
; VHDL/num_gen.vhd                 ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/num_gen.vhd               ;         ;
; VHDL/mem_2port.vhd               ; yes             ; User Wizard-Generated File   ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/mem_2port.vhd             ;         ;
; VHDL/holder.vhd                  ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/holder.vhd                ;         ;
; VHDL/galois_2bits.vhd            ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/galois_2bits.vhd          ;         ;
; VHDL/full_adder.vhd              ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/full_adder.vhd            ;         ;
; VHDL/fsm_main.vhd                ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_main.vhd              ;         ;
; VHDL/fsm_init.vhd                ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_init.vhd              ;         ;
; VHDL/fsm_guru.vhd                ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_guru.vhd              ;         ;
; VHDL/counter_trigger.vhd         ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/counter_trigger.vhd       ;         ;
; VHDL/coll_ovf.vhd                ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/coll_ovf.vhd              ;         ;
; VHDL/code_gen.vhd                ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/code_gen.vhd              ;         ;
; VHDL/button_handler.vhd          ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/button_handler.vhd        ;         ;
; VHDL/base_datapath.vhd           ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_datapath.vhd         ;         ;
; VHDL/base_control.vhd            ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_control.vhd          ;         ;
; VHDL/base_circuit_extended.vhd   ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd ;         ;
; VHDL/base_circuit.vhd            ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit.vhd          ;         ;
; VHDL/alu.vhd                     ; yes             ; User VHDL File               ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/alu.vhd                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_a1d2.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/USP/PSI3451_wang/aula_11/base_circ_extend/db/altsyncram_a1d2.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 318       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 547       ;
;     -- 7 input functions                    ; 3         ;
;     -- 6 input functions                    ; 83        ;
;     -- 5 input functions                    ; 31        ;
;     -- 4 input functions                    ; 56        ;
;     -- <=3 input functions                  ; 374       ;
;                                             ;           ;
; Dedicated logic registers                   ; 268       ;
;                                             ;           ;
; I/O pins                                    ; 64        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 512       ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 276       ;
; Total fan-out                               ; 2744      ;
; Average fan-out                             ; 2.89      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                            ; Entity Name           ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |base_circuit_extended                         ; 547 (11)            ; 268 (0)                   ; 512               ; 0          ; 64   ; 0            ; |base_circuit_extended                                                                                                                         ; base_circuit_extended ; work         ;
;    |base_circuit:basis|                        ; 155 (0)             ; 123 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis                                                                                                      ; base_circuit          ; work         ;
;       |base_control:control|                   ; 120 (11)            ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_control:control                                                                                 ; base_control          ; work         ;
;          |counter_trigger:cnt_prep|            ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_control:control|counter_trigger:cnt_prep                                                        ; counter_trigger       ; work         ;
;          |counter_trigger:cnt_strat|           ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_control:control|counter_trigger:cnt_strat                                                       ; counter_trigger       ; work         ;
;          |fsm_guru:guru|                       ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_control:control|fsm_guru:guru                                                                   ; fsm_guru              ; work         ;
;          |fsm_init:init|                       ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_control:control|fsm_init:init                                                                   ; fsm_init              ; work         ;
;          |fsm_main:main|                       ; 12 (12)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_control:control|fsm_main:main                                                                   ; fsm_main              ; work         ;
;       |base_datapath:data|                     ; 35 (0)              ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data                                                                                   ; base_datapath         ; work         ;
;          |alu:alu_1|                           ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|alu:alu_1                                                                         ; alu                   ; work         ;
;             |rc_adder:add|                     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|alu:alu_1|rc_adder:add                                                            ; rc_adder              ; work         ;
;                |full_adder_1:adder_4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|alu:alu_1|rc_adder:add|full_adder_1:adder_4                                       ; full_adder_1          ; work         ;
;                |full_adder_1:adder_6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|alu:alu_1|rc_adder:add|full_adder_1:adder_6                                       ; full_adder_1          ; work         ;
;          |num_gen:n_g|                         ; 23 (11)             ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g                                                                       ; num_gen               ; work         ;
;             |rand_num:rand_number_gen|         ; 12 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen                                              ; rand_num              ; work         ;
;                |Galois_2bits:LFSR|             ; 12 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR                            ; Galois_2bits          ; work         ;
;                   |or_2:\Select_Ds:0:or_comp|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:0:or_comp  ; or_2                  ; work         ;
;                   |or_2:\Select_Ds:11:or_comp| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:11:or_comp ; or_2                  ; work         ;
;                   |or_2:\Select_Ds:1:or_comp|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:1:or_comp  ; or_2                  ; work         ;
;                   |or_2:\Select_Ds:3:or_comp|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:3:or_comp  ; or_2                  ; work         ;
;                   |or_2:\Select_Ds:4:or_comp|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:4:or_comp  ; or_2                  ; work         ;
;                   |or_2:\Select_Ds:7:or_comp|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:7:or_comp  ; or_2                  ; work         ;
;                   |or_2:\Select_Ds:9:or_comp|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:9:or_comp  ; or_2                  ; work         ;
;                   |reg:\DFFs:0:FF|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:0:FF             ; reg                   ; work         ;
;                   |reg:\DFFs:10:FF|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:10:FF            ; reg                   ; work         ;
;                   |reg:\DFFs:11:FF|            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:11:FF            ; reg                   ; work         ;
;                   |reg:\DFFs:1:FF|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:1:FF             ; reg                   ; work         ;
;                   |reg:\DFFs:2:FF|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:2:FF             ; reg                   ; work         ;
;                   |reg:\DFFs:3:FF|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:3:FF             ; reg                   ; work         ;
;                   |reg:\DFFs:4:FF|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:4:FF             ; reg                   ; work         ;
;                   |reg:\DFFs:5:FF|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:5:FF             ; reg                   ; work         ;
;                   |reg:\DFFs:6:FF|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:6:FF             ; reg                   ; work         ;
;                   |reg:\DFFs:7:FF|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:7:FF             ; reg                   ; work         ;
;                   |reg:\DFFs:8:FF|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:8:FF             ; reg                   ; work         ;
;                   |reg:\DFFs:9:FF|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:9:FF             ; reg                   ; work         ;
;                   |xor2:\TAP_XOR:2:xor_tap|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:2:xor_tap    ; xor2                  ; work         ;
;                   |xor2:\TAP_XOR:5:xor_tap|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:5:xor_tap    ; xor2                  ; work         ;
;                   |xor2:\TAP_XOR:6:xor_tap|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:6:xor_tap    ; xor2                  ; work         ;
;                   |xor2:\TAP_XOR:8:xor_tap|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:8:xor_tap    ; xor2                  ; work         ;
;          |reg_bank:rb|                         ; 10 (8)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|reg_bank:rb                                                                       ; reg_bank              ; work         ;
;             |reg:reg_GURU|                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|reg_bank:rb|reg:reg_GURU                                                          ; reg                   ; work         ;
;             |reg:reg_INIT|                     ; 1 (1)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|reg_bank:rb|reg:reg_INIT                                                          ; reg                   ; work         ;
;             |reg:reg_PRE_GURU|                 ; 1 (1)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|base_circuit:basis|base_datapath:data|reg_bank:rb|reg:reg_PRE_GURU                                                      ; reg                   ; work         ;
;    |button_handler:button|                     ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|button_handler:button                                                                                                   ; button_handler        ; work         ;
;    |holder:hold2|                              ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|holder:hold2                                                                                                            ; holder                ; work         ;
;    |holder:hold3|                              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|holder:hold3                                                                                                            ; holder                ; work         ;
;    |holder:hold|                               ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|holder:hold                                                                                                             ; holder                ; work         ;
;    |mem_2port:mem|                             ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |base_circuit_extended|mem_2port:mem                                                                                                           ; mem_2port             ; work         ;
;       |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |base_circuit_extended|mem_2port:mem|altsyncram:altsyncram_component                                                                           ; altsyncram            ; work         ;
;          |altsyncram_a1d2:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |base_circuit_extended|mem_2port:mem|altsyncram:altsyncram_component|altsyncram_a1d2:auto_generated                                            ; altsyncram_a1d2       ; work         ;
;    |referee:ref|                               ; 333 (333)           ; 119 (119)                 ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|referee:ref                                                                                                             ; referee               ; work         ;
;    |step_counter:step|                         ; 36 (36)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |base_circuit_extended|step_counter:step                                                                                                       ; step_counter          ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                    ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; mem_2port:mem|altsyncram:altsyncram_component|altsyncram_a1d2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+-----------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |base_circuit_extended|referee:ref|state_reg                                                                                                                                                                                                                                                                                               ;
+-------------------------+-----------------------+-------------------+------------------+-------------------------+------------------------+--------------------+-------------------+------------------+-------------------------+-----------------------+-------------------+---------------------+--------------------+------------------+----------------+
; Name                    ; state_reg.unm_go_guru ; state_reg.wait50l ; state_reg.wait55 ; state_reg.unm_godisc_BL ; state_reg.unm_go_discB ; state_reg.conflict ; state_reg.wait50b ; state_reg.detect ; state_reg.go_guru_state ; state_reg.checkMiddle ; state_reg.detect1 ; state_reg.conflict1 ; state_reg.checkTop ; state_reg.wait50 ; state_reg.idle ;
+-------------------------+-----------------------+-------------------+------------------+-------------------------+------------------------+--------------------+-------------------+------------------+-------------------------+-----------------------+-------------------+---------------------+--------------------+------------------+----------------+
; state_reg.idle          ; 0                     ; 0                 ; 0                ; 0                       ; 0                      ; 0                  ; 0                 ; 0                ; 0                       ; 0                     ; 0                 ; 0                   ; 0                  ; 0                ; 0              ;
; state_reg.wait50        ; 0                     ; 0                 ; 0                ; 0                       ; 0                      ; 0                  ; 0                 ; 0                ; 0                       ; 0                     ; 0                 ; 0                   ; 0                  ; 1                ; 1              ;
; state_reg.checkTop      ; 0                     ; 0                 ; 0                ; 0                       ; 0                      ; 0                  ; 0                 ; 0                ; 0                       ; 0                     ; 0                 ; 0                   ; 1                  ; 0                ; 1              ;
; state_reg.conflict1     ; 0                     ; 0                 ; 0                ; 0                       ; 0                      ; 0                  ; 0                 ; 0                ; 0                       ; 0                     ; 0                 ; 1                   ; 0                  ; 0                ; 1              ;
; state_reg.detect1       ; 0                     ; 0                 ; 0                ; 0                       ; 0                      ; 0                  ; 0                 ; 0                ; 0                       ; 0                     ; 1                 ; 0                   ; 0                  ; 0                ; 1              ;
; state_reg.checkMiddle   ; 0                     ; 0                 ; 0                ; 0                       ; 0                      ; 0                  ; 0                 ; 0                ; 0                       ; 1                     ; 0                 ; 0                   ; 0                  ; 0                ; 1              ;
; state_reg.go_guru_state ; 0                     ; 0                 ; 0                ; 0                       ; 0                      ; 0                  ; 0                 ; 0                ; 1                       ; 0                     ; 0                 ; 0                   ; 0                  ; 0                ; 1              ;
; state_reg.detect        ; 0                     ; 0                 ; 0                ; 0                       ; 0                      ; 0                  ; 0                 ; 1                ; 0                       ; 0                     ; 0                 ; 0                   ; 0                  ; 0                ; 1              ;
; state_reg.wait50b       ; 0                     ; 0                 ; 0                ; 0                       ; 0                      ; 0                  ; 1                 ; 0                ; 0                       ; 0                     ; 0                 ; 0                   ; 0                  ; 0                ; 1              ;
; state_reg.conflict      ; 0                     ; 0                 ; 0                ; 0                       ; 0                      ; 1                  ; 0                 ; 0                ; 0                       ; 0                     ; 0                 ; 0                   ; 0                  ; 0                ; 1              ;
; state_reg.unm_go_discB  ; 0                     ; 0                 ; 0                ; 0                       ; 1                      ; 0                  ; 0                 ; 0                ; 0                       ; 0                     ; 0                 ; 0                   ; 0                  ; 0                ; 1              ;
; state_reg.unm_godisc_BL ; 0                     ; 0                 ; 0                ; 1                       ; 0                      ; 0                  ; 0                 ; 0                ; 0                       ; 0                     ; 0                 ; 0                   ; 0                  ; 0                ; 1              ;
; state_reg.wait55        ; 0                     ; 0                 ; 1                ; 0                       ; 0                      ; 0                  ; 0                 ; 0                ; 0                       ; 0                     ; 0                 ; 0                   ; 0                  ; 0                ; 1              ;
; state_reg.wait50l       ; 0                     ; 1                 ; 0                ; 0                       ; 0                      ; 0                  ; 0                 ; 0                ; 0                       ; 0                     ; 0                 ; 0                   ; 0                  ; 0                ; 1              ;
; state_reg.unm_go_guru   ; 1                     ; 0                 ; 0                ; 0                       ; 0                      ; 0                  ; 0                 ; 0                ; 0                       ; 0                     ; 0                 ; 0                   ; 0                  ; 0                ; 1              ;
+-------------------------+-----------------------+-------------------+------------------+-------------------------+------------------------+--------------------+-------------------+------------------+-------------------------+-----------------------+-------------------+---------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |base_circuit_extended|referee:ref|stateD_reg                                                          ;
+---------------------+-----------------+------------------+---------------------+-----------------+---------------------+
; Name                ; stateD_reg.rdy0 ; stateD_reg.tick0 ; stateD_reg.waitNClk ; stateD_reg.rdy1 ; stateD_reg.waitRdy0 ;
+---------------------+-----------------+------------------+---------------------+-----------------+---------------------+
; stateD_reg.waitRdy0 ; 0               ; 0                ; 0                   ; 0               ; 0                   ;
; stateD_reg.rdy1     ; 0               ; 0                ; 0                   ; 1               ; 1                   ;
; stateD_reg.waitNClk ; 0               ; 0                ; 1                   ; 0               ; 1                   ;
; stateD_reg.tick0    ; 0               ; 1                ; 0                   ; 0               ; 1                   ;
; stateD_reg.rdy0     ; 1               ; 0                ; 0                   ; 0               ; 1                   ;
+---------------------+-----------------+------------------+---------------------+-----------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |base_circuit_extended|referee:ref|stateG_reg                                                          ;
+---------------------+-----------------+------------------+---------------------+-----------------+---------------------+
; Name                ; stateG_reg.rdy0 ; stateG_reg.tick0 ; stateG_reg.waitNClk ; stateG_reg.rdy1 ; stateG_reg.waitRdy0 ;
+---------------------+-----------------+------------------+---------------------+-----------------+---------------------+
; stateG_reg.waitRdy0 ; 0               ; 0                ; 0                   ; 0               ; 0                   ;
; stateG_reg.rdy1     ; 0               ; 0                ; 0                   ; 1               ; 1                   ;
; stateG_reg.waitNClk ; 0               ; 0                ; 1                   ; 0               ; 1                   ;
; stateG_reg.tick0    ; 0               ; 1                ; 0                   ; 0               ; 1                   ;
; stateG_reg.rdy0     ; 1               ; 0                ; 0                   ; 0               ; 1                   ;
+---------------------+-----------------+------------------+---------------------+-----------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |base_circuit_extended|base_circuit:basis|base_control:control|fsm_guru:guru|STATE                                                                                                                               ;
+-----------------------+------------------+------------+------------------+------------------+-----------------+-----------------------+------------+-----------------------+------------------+------------+---------------------+
; Name                  ; STATE.CLEAR_PREV ; STATE.LAST ; STATE.CHECK_LAST ; STATE.WRITE_GURU ; STATE.WRITE_DUO ; STATE.CHECK_SAME_ADDR ; STATE.INCR ; STATE.WAIT_COUNT_GURU ; STATE.WRITE_RAND ; STATE.RAND ; STATE.START_WALKING ;
+-----------------------+------------------+------------+------------------+------------------+-----------------+-----------------------+------------+-----------------------+------------------+------------+---------------------+
; STATE.START_WALKING   ; 0                ; 0          ; 0                ; 0                ; 0               ; 0                     ; 0          ; 0                     ; 0                ; 0          ; 0                   ;
; STATE.RAND            ; 0                ; 0          ; 0                ; 0                ; 0               ; 0                     ; 0          ; 0                     ; 0                ; 1          ; 1                   ;
; STATE.WRITE_RAND      ; 0                ; 0          ; 0                ; 0                ; 0               ; 0                     ; 0          ; 0                     ; 1                ; 0          ; 1                   ;
; STATE.WAIT_COUNT_GURU ; 0                ; 0          ; 0                ; 0                ; 0               ; 0                     ; 0          ; 1                     ; 0                ; 0          ; 1                   ;
; STATE.INCR            ; 0                ; 0          ; 0                ; 0                ; 0               ; 0                     ; 1          ; 0                     ; 0                ; 0          ; 1                   ;
; STATE.CHECK_SAME_ADDR ; 0                ; 0          ; 0                ; 0                ; 0               ; 1                     ; 0          ; 0                     ; 0                ; 0          ; 1                   ;
; STATE.WRITE_DUO       ; 0                ; 0          ; 0                ; 0                ; 1               ; 0                     ; 0          ; 0                     ; 0                ; 0          ; 1                   ;
; STATE.WRITE_GURU      ; 0                ; 0          ; 0                ; 1                ; 0               ; 0                     ; 0          ; 0                     ; 0                ; 0          ; 1                   ;
; STATE.CHECK_LAST      ; 0                ; 0          ; 1                ; 0                ; 0               ; 0                     ; 0          ; 0                     ; 0                ; 0          ; 1                   ;
; STATE.LAST            ; 0                ; 1          ; 0                ; 0                ; 0               ; 0                     ; 0          ; 0                     ; 0                ; 0          ; 1                   ;
; STATE.CLEAR_PREV      ; 1                ; 0          ; 0                ; 0                ; 0               ; 0                     ; 0          ; 0                     ; 0                ; 0          ; 1                   ;
+-----------------------+------------------+------------+------------------+------------------+-----------------+-----------------------+------------+-----------------------+------------------+------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |base_circuit_extended|base_circuit:basis|base_control:control|fsm_init:init|STATE ;
+----------------+------------+----------------+------------+----------------------------------------+
; Name           ; STATE.DONE ; STATE.MEM_WALK ; STATE.ZERO ; STATE.IDLE                             ;
+----------------+------------+----------------+------------+----------------------------------------+
; STATE.IDLE     ; 0          ; 0              ; 0          ; 0                                      ;
; STATE.ZERO     ; 0          ; 0              ; 1          ; 1                                      ;
; STATE.MEM_WALK ; 0          ; 1              ; 0          ; 1                                      ;
; STATE.DONE     ; 1          ; 0              ; 0          ; 1                                      ;
+----------------+------------+----------------+------------+----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |base_circuit_extended|base_circuit:basis|base_control:control|fsm_main:main|STATE                                              ;
+-----------------------+-----------------+-------------------+-----------------+-----------------+-----------------------+-----------------------+
; Name                  ; STATE.CNT_START ; STATE.CNT_PREPARE ; STATE.HIT_POINT ; STATE.CHECK_END ; STATE.STEP_ACTIVATION ; STATE.INIT_ACTIVATION ;
+-----------------------+-----------------+-------------------+-----------------+-----------------+-----------------------+-----------------------+
; STATE.INIT_ACTIVATION ; 0               ; 0                 ; 0               ; 0               ; 0                     ; 0                     ;
; STATE.STEP_ACTIVATION ; 0               ; 0                 ; 0               ; 0               ; 1                     ; 1                     ;
; STATE.CHECK_END       ; 0               ; 0                 ; 0               ; 1               ; 0                     ; 1                     ;
; STATE.HIT_POINT       ; 0               ; 0                 ; 1               ; 0               ; 0                     ; 1                     ;
; STATE.CNT_PREPARE     ; 0               ; 1                 ; 0               ; 0               ; 0                     ; 1                     ;
; STATE.CNT_START       ; 1               ; 0                 ; 0               ; 0               ; 0                     ; 1                     ;
+-----------------------+-----------------+-------------------+-----------------+-----------------+-----------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |base_circuit_extended|button_handler:button|speed_sync_s                                   ;
+----------------------+----------------------+---------------------+--------------------+--------------------+
; Name                 ; speed_sync_s.EIGHT_X ; speed_sync_s.FOUR_X ; speed_sync_s.TWO_X ; speed_sync_s.ONE_X ;
+----------------------+----------------------+---------------------+--------------------+--------------------+
; speed_sync_s.ONE_X   ; 0                    ; 0                   ; 0                  ; 0                  ;
; speed_sync_s.TWO_X   ; 0                    ; 0                   ; 1                  ; 1                  ;
; speed_sync_s.FOUR_X  ; 0                    ; 1                   ; 0                  ; 1                  ;
; speed_sync_s.EIGHT_X ; 1                    ; 0                   ; 0                  ; 1                  ;
+----------------------+----------------------+---------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                    ;
+-----------------------------------------------------+-------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal     ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------+------------------------+
; holder:hold2|state_next                             ; holder:hold2|state_next ; yes                    ;
; holder:hold|state_next                              ; holder:hold|state_next  ; yes                    ;
; referee:ref|waitNGCountNext[31]                     ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[30]                     ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[29]                     ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[28]                     ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[27]                     ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[26]                     ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[25]                     ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[24]                     ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[23]                     ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[22]                     ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[21]                     ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[20]                     ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[19]                     ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[18]                     ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[17]                     ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[16]                     ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[15]                     ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[14]                     ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[13]                     ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[12]                     ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[11]                     ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[10]                     ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[9]                      ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[8]                      ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[7]                      ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[6]                      ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[5]                      ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[4]                      ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[3]                      ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[2]                      ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[1]                      ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNGCountNext[0]                      ; referee:ref|tick_guru   ; yes                    ;
; referee:ref|waitNDCountNext[31]                     ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[30]                     ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[29]                     ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[28]                     ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[27]                     ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[26]                     ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[25]                     ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[24]                     ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[23]                     ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[22]                     ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[21]                     ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[20]                     ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[19]                     ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[18]                     ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[17]                     ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[16]                     ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[15]                     ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[14]                     ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[13]                     ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[12]                     ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[11]                     ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[10]                     ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[9]                      ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[8]                      ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[7]                      ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[6]                      ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[5]                      ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[4]                      ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[3]                      ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[2]                      ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[1]                      ; referee:ref|tick_disc   ; yes                    ;
; referee:ref|waitNDCountNext[0]                      ; referee:ref|tick_disc   ; yes                    ;
; Number of user-specified and inferred latches = 66  ;                         ;                        ;
+-----------------------------------------------------+-------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+--------------------------------------------+----------------------------------------+
; Register name                              ; Reason for Removal                     ;
+--------------------------------------------+----------------------------------------+
; referee:ref|stateD_reg.tick0               ; Stuck at GND due to stuck port data_in ;
; referee:ref|stateG_reg.tick0               ; Stuck at GND due to stuck port data_in ;
; button_handler:button|speed_sync_s.EIGHT_X ; Lost fanout                            ;
; Total Number of Removed Registers = 3      ;                                        ;
+--------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 268   ;
; Number of registers using Synchronous Clear  ; 114   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 122   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 28    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; step_counter:step|cnt_s[0]              ; 2       ;
; referee:ref|mainCnt[31]                 ; 30      ;
; referee:ref|mainCnt[0]                  ; 2       ;
; referee:ref|mainCnt[6]                  ; 2       ;
; referee:ref|mainCnt[5]                  ; 2       ;
; referee:ref|mainCnt[4]                  ; 2       ;
; referee:ref|mainCnt[3]                  ; 2       ;
; referee:ref|mainCnt[2]                  ; 2       ;
; referee:ref|mainCnt[1]                  ; 2       ;
; referee:ref|mainCnt[12]                 ; 2       ;
; referee:ref|mainCnt[11]                 ; 2       ;
; referee:ref|mainCnt[10]                 ; 2       ;
; referee:ref|mainCnt[9]                  ; 2       ;
; referee:ref|mainCnt[8]                  ; 2       ;
; referee:ref|mainCnt[7]                  ; 2       ;
; referee:ref|mainCnt[18]                 ; 2       ;
; referee:ref|mainCnt[17]                 ; 2       ;
; referee:ref|mainCnt[16]                 ; 2       ;
; referee:ref|mainCnt[15]                 ; 2       ;
; referee:ref|mainCnt[14]                 ; 2       ;
; referee:ref|mainCnt[13]                 ; 2       ;
; referee:ref|mainCnt[30]                 ; 2       ;
; referee:ref|mainCnt[29]                 ; 2       ;
; referee:ref|mainCnt[28]                 ; 2       ;
; referee:ref|mainCnt[27]                 ; 2       ;
; referee:ref|mainCnt[26]                 ; 2       ;
; referee:ref|mainCnt[25]                 ; 2       ;
; referee:ref|mainCnt[24]                 ; 2       ;
; referee:ref|mainCnt[23]                 ; 2       ;
; referee:ref|mainCnt[22]                 ; 2       ;
; referee:ref|mainCnt[21]                 ; 2       ;
; referee:ref|mainCnt[20]                 ; 2       ;
; referee:ref|mainCnt[19]                 ; 2       ;
; Total number of inverted registers = 33 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |base_circuit_extended|base_circuit:basis|base_control:control|counter_trigger:cnt_prep|cnt_s[31] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |base_circuit_extended|base_circuit:basis|base_control:control|counter_trigger:cnt_strat|cnt_s[8] ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |base_circuit_extended|step_counter:step|cnt_s[8]                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |base_circuit_extended|base_circuit:basis|base_datapath:data|reg_bank:rb|reg:reg_PRE_GURU|q_s[3]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |base_circuit_extended|base_circuit:basis|base_datapath:data|reg_bank:rb|reg:reg_INIT|q_s[7]      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |base_circuit_extended|referee:ref|mainCnt[3]                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |base_circuit_extended|referee:ref|mainCnt[1]                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |base_circuit_extended|base_circuit:basis|base_control:control|fsm_guru:guru|STATE                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |base_circuit_extended|button_handler:button|speed_sync_s                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |base_circuit_extended|referee:ref|state_next.checkTop                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |base_circuit_extended|base_circuit:basis|base_datapath:data|reg_bank:rb|rb_out[4]                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|ng_2_RB[7]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |base_circuit_extended|base_circuit:basis|base_datapath:data|num_gen:n_g|ng_2_RB[1]               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for mem_2port:mem|altsyncram:altsyncram_component|altsyncram_a1d2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_2port:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                 ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                 ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                 ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_a1d2      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_control:control|counter_trigger:cnt_prep ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; count_max      ; 200   ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_control:control|counter_trigger:cnt_strat ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; count_max      ; 200   ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g ;
+----------------+------------+------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                             ;
+----------------+------------+------------------------------------------------------------------+
; width          ; 8          ; Signed Integer                                                   ;
; seed_i         ; 4095       ; Signed Integer                                                   ;
; tap_i          ; 1380       ; Signed Integer                                                   ;
; ffbit          ; 1          ; Signed Integer                                                   ;
; DELAY_T        ; 4000000 fs ; Physical                                                         ;
+----------------+------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
; seed_i         ; 4095  ; Signed Integer                                                                                 ;
; tap_i          ; 1380  ; Signed Integer                                                                                 ;
; ffbit          ; 1     ; Signed Integer                                                                                 ;
; delay_t        ; 0 fs  ; Physical                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                   ;
; seed_i         ; 4095  ; Signed Integer                                                                                                   ;
; tap_i          ; 1380  ; Signed Integer                                                                                                   ;
; ffbit          ; 1     ; Signed Integer                                                                                                   ;
; delay_t        ; 0 fs  ; Physical                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:0:or_comp ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:1:or_comp ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:2:or_comp ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:3:or_comp ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:4:or_comp ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:5:or_comp ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:6:or_comp ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:7:or_comp ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:8:or_comp ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:9:or_comp ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:10:or_comp ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:11:or_comp ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:0:FF ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:1:FF ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:2:FF ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:3:FF ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:4:FF ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:5:FF ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:6:FF ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:7:FF ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:8:FF ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:9:FF ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:10:FF ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:11:FF ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:0:xor_tap ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:1:xor_tap ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:2:xor_tap ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:3:xor_tap ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:4:xor_tap ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:5:xor_tap ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:6:xor_tap ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:7:xor_tap ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:8:xor_tap ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:9:xor_tap ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:10:xor_tap ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:11:xor_tap ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|reg_bank:rb ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|reg_bank:rb|reg:reg_INIT ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|reg_bank:rb|reg:reg_GURU ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|reg_bank:rb|reg:reg_PRE_GURU ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|alu:alu_1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:basis|base_datapath:data|alu:alu_1|rc_adder:add ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_counter:step ;
+-------------------+----------+---------------------------------+
; Parameter Name    ; Value    ; Type                            ;
+-------------------+----------+---------------------------------+
; count_max_v8_fast ; 10100000 ; Unsigned Binary                 ;
; count_count_width ; 16       ; Signed Integer                  ;
+-------------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: referee:ref ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; width          ; 8     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; mem_2port:mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                               ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 64                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 8                                             ;
;     -- NUMWORDS_B                         ; 64                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ;
+-------------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_counter:step"                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; cnt_value ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_datapath:data|alu:alu_1|rc_adder:add"                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c_i  ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_datapath:data|alu:alu_1" ;
+--------------+-------+----------+-------------------------------------------+
; Port         ; Type  ; Severity ; Details                                   ;
+--------------+-------+----------+-------------------------------------------+
; one_op[7..1] ; Input ; Info     ; Stuck at GND                              ;
; one_op[0]    ; Input ; Info     ; Stuck at VCC                              ;
+--------------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:11:xor_tap" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; y    ; Input ; Info     ; Stuck at GND                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:9:xor_tap" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; y    ; Input ; Info     ; Stuck at GND                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:7:xor_tap" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; y    ; Input ; Info     ; Stuck at GND                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:4:xor_tap" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; y    ; Input ; Info     ; Stuck at GND                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:3:xor_tap" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; y    ; Input ; Info     ; Stuck at GND                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:1:xor_tap" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; y    ; Input ; Info     ; Stuck at GND                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:0:xor_tap" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; y    ; Input ; Info     ; Stuck at GND                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:11:FF" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                                                   ;
; load ; Input ; Info     ; Stuck at VCC                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:10:FF" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                                                   ;
; load ; Input ; Info     ; Stuck at VCC                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:9:FF" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; load ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:8:FF" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; load ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:7:FF" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; load ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:6:FF" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; load ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:5:FF" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; load ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:4:FF" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; load ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:3:FF" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; load ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:2:FF" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; load ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:1:FF" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; load ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:0:FF" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                                                  ;
; load ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_datapath:data"                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; mem_data.mem_wr_en ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_data.cg_sel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis|base_control:control"                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ctrl_2_mem.mem_a_addr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_2_mem.data_a     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:basis"                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; base_2_mem.cg_sel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_2port:mem"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 268                         ;
;     CLR               ; 122                         ;
;     ENA               ; 4                           ;
;     ENA SCLR          ; 24                          ;
;     SCLR              ; 90                          ;
;     plain             ; 28                          ;
; arriav_lcell_comb     ; 548                         ;
;     arith             ; 176                         ;
;         1 data inputs ; 176                         ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 369                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 101                         ;
;         3 data inputs ; 94                          ;
;         4 data inputs ; 56                          ;
;         5 data inputs ; 31                          ;
;         6 data inputs ; 83                          ;
; boundary_port         ; 64                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 6.10                        ;
; Average LUT depth     ; 3.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri Jun 24 23:55:24 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off base_circuit_extended -c base_circuit_extended
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/xor2.vhd
    Info (12022): Found design unit 1: xor2-dataflow File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/xor2.vhd Line: 10
    Info (12023): Found entity 1: xor2 File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/xor2.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file vhdl/wisdom_package.vhd
    Info (12022): Found design unit 1: wisdom_package File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/wisdom_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/step_counter.vhd
    Info (12022): Found design unit 1: step_counter-arch File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/step_counter.vhd Line: 25
    Info (12023): Found entity 1: step_counter File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/step_counter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/reg_bank.vhd
    Info (12022): Found design unit 1: reg_bank-arch File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/reg_bank.vhd Line: 28
    Info (12023): Found entity 1: reg_bank File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/reg_bank.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/reg.vhd
    Info (12022): Found design unit 1: reg-arch File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/reg.vhd Line: 22
    Info (12023): Found entity 1: reg File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/reg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/referee.vhd
    Info (12022): Found design unit 1: referee-fsm_arch File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 14
    Info (12023): Found entity 1: referee File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/rc_adder.vhd
    Info (12022): Found design unit 1: rc_adder-structural File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/rc_adder.vhd Line: 20
    Info (12023): Found entity 1: rc_adder File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/rc_adder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/rand_num.vhd
    Info (12022): Found design unit 1: rand_num-arch File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/rand_num.vhd Line: 23
    Info (12023): Found entity 1: rand_num File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/rand_num.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/or2.vhd
    Info (12022): Found design unit 1: or_2-dataflow File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/or2.vhd Line: 10
    Info (12023): Found entity 1: or_2 File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/or2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/num_gen.vhd
    Info (12022): Found design unit 1: num_gen-arch File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/num_gen.vhd Line: 25
    Info (12023): Found entity 1: num_gen File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/num_gen.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/mem_2port.vhd
    Info (12022): Found design unit 1: mem_2port-SYN File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/mem_2port.vhd Line: 58
    Info (12023): Found entity 1: mem_2port File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/mem_2port.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/holder.vhd
    Info (12022): Found design unit 1: holder-fsm_arch File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/holder.vhd Line: 11
    Info (12023): Found entity 1: holder File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/holder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/galois_2bits.vhd
    Info (12022): Found design unit 1: Galois_2bits-arch File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/galois_2bits.vhd Line: 24
    Info (12023): Found entity 1: Galois_2bits File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/galois_2bits.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/full_adder.vhd
    Info (12022): Found design unit 1: full_adder_1-dataflow File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/full_adder.vhd Line: 15
    Info (12023): Found entity 1: full_adder_1 File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/full_adder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/fsm_main.vhd
    Info (12022): Found design unit 1: fsm_main-arch File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_main.vhd Line: 40
    Info (12023): Found entity 1: fsm_main File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_main.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/fsm_init.vhd
    Info (12022): Found design unit 1: fsm_init-arch File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_init.vhd Line: 32
    Info (12023): Found entity 1: fsm_init File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_init.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/fsm_guru.vhd
    Info (12022): Found design unit 1: fsm_guru-arch File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_guru.vhd Line: 35
    Info (12023): Found entity 1: fsm_guru File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_guru.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/counter_trigger.vhd
    Info (12022): Found design unit 1: counter_trigger-arch File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/counter_trigger.vhd Line: 34
    Info (12023): Found entity 1: counter_trigger File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/counter_trigger.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/comparator.vhd
    Info (12022): Found design unit 1: comparator-arch File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/comparator.vhd Line: 28
    Info (12023): Found entity 1: comparator File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/comparator.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/coll_ovf.vhd
    Info (12022): Found design unit 1: coll_ovf-arch File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/coll_ovf.vhd Line: 16
    Info (12023): Found entity 1: coll_ovf File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/coll_ovf.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/code_gen.vhd
    Info (12022): Found design unit 1: code_gen-arch File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/code_gen.vhd Line: 26
    Info (12023): Found entity 1: code_gen File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/code_gen.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/button_handler.vhd
    Info (12022): Found design unit 1: button_handler-arch File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/button_handler.vhd Line: 38
    Info (12023): Found entity 1: button_handler File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/button_handler.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/base_datapath.vhd
    Info (12022): Found design unit 1: base_datapath-arch File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_datapath.vhd Line: 24
    Info (12023): Found entity 1: base_datapath File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_datapath.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/base_control.vhd
    Info (12022): Found design unit 1: base_control-arch File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_control.vhd Line: 39
    Info (12023): Found entity 1: base_control File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_control.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/base_circuit_extended.vhd
    Info (12022): Found design unit 1: base_circuit_extended-arch File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd Line: 37
    Info (12023): Found entity 1: base_circuit_extended File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/base_circuit.vhd
    Info (12022): Found design unit 1: base_circuit-arch File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit.vhd Line: 25
    Info (12023): Found entity 1: base_circuit File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/alu.vhd
    Info (12022): Found design unit 1: alu-with_RCA File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/alu.vhd Line: 41
    Info (12023): Found entity 1: alu File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/alu.vhd Line: 24
Info (12127): Elaborating entity "base_circuit_extended" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at base_circuit_extended.vhd(157): object "disc_data_s" assigned a value but never read File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd Line: 157
Warning (10036): Verilog HDL or VHDL warning at base_circuit_extended.vhd(159): object "cnt_value_s" assigned a value but never read File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd Line: 159
Info (12128): Elaborating entity "button_handler" for hierarchy "button_handler:button" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd Line: 175
Info (12128): Elaborating entity "mem_2port" for hierarchy "mem_2port:mem" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd Line: 186
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem_2port:mem|altsyncram:altsyncram_component" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/mem_2port.vhd Line: 109
Info (12130): Elaborated megafunction instantiation "mem_2port:mem|altsyncram:altsyncram_component" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/mem_2port.vhd Line: 109
Info (12133): Instantiated megafunction "mem_2port:mem|altsyncram:altsyncram_component" with the following parameter: File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/mem_2port.vhd Line: 109
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a1d2.tdf
    Info (12023): Found entity 1: altsyncram_a1d2 File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/db/altsyncram_a1d2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_a1d2" for hierarchy "mem_2port:mem|altsyncram:altsyncram_component|altsyncram_a1d2:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "base_circuit" for hierarchy "base_circuit:basis" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd Line: 200
Info (12128): Elaborating entity "base_control" for hierarchy "base_circuit:basis|base_control:control" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit.vhd Line: 94
Info (12128): Elaborating entity "fsm_main" for hierarchy "base_circuit:basis|base_control:control|fsm_main:main" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_control.vhd Line: 135
Info (12128): Elaborating entity "counter_trigger" for hierarchy "base_circuit:basis|base_control:control|counter_trigger:cnt_prep" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_control.vhd Line: 155
Info (12128): Elaborating entity "fsm_init" for hierarchy "base_circuit:basis|base_control:control|fsm_init:init" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_control.vhd Line: 180
Warning (10873): Using initial value X (don't care) for net "flags_2_dp.rb_GURU_en" at fsm_init.vhd(26) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_init.vhd Line: 26
Warning (10873): Using initial value X (don't care) for net "flags_2_dp.rb_PRE_GURU_en" at fsm_init.vhd(26) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_init.vhd Line: 26
Warning (10873): Using initial value X (don't care) for net "flags_2_mem.mem_a_addr" at fsm_init.vhd(27) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_init.vhd Line: 27
Warning (10873): Using initial value X (don't care) for net "flags_2_mem.data_a" at fsm_init.vhd(27) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_init.vhd Line: 27
Info (12128): Elaborating entity "fsm_guru" for hierarchy "base_circuit:basis|base_control:control|fsm_guru:guru" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_control.vhd Line: 194
Warning (10873): Using initial value X (don't care) for net "flags_2_dp.rb_INIT_en" at fsm_guru.vhd(28) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_guru.vhd Line: 28
Warning (10873): Using initial value X (don't care) for net "flags_2_mem.mem_a_addr" at fsm_guru.vhd(29) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_guru.vhd Line: 29
Warning (10873): Using initial value X (don't care) for net "flags_2_mem.data_a" at fsm_guru.vhd(29) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_guru.vhd Line: 29
Info (12128): Elaborating entity "base_datapath" for hierarchy "base_circuit:basis|base_datapath:data" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit.vhd Line: 111
Warning (10873): Using initial value X (don't care) for net "mem_data.mem_wr_en" at base_datapath.vhd(18) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_datapath.vhd Line: 18
Info (12128): Elaborating entity "num_gen" for hierarchy "base_circuit:basis|base_datapath:data|num_gen:n_g" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_datapath.vhd Line: 139
Info (12128): Elaborating entity "rand_num" for hierarchy "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/num_gen.vhd Line: 56
Info (12128): Elaborating entity "Galois_2bits" for hierarchy "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/rand_num.vhd Line: 50
Info (12128): Elaborating entity "or_2" for hierarchy "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|or_2:\Select_Ds:0:or_comp" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/galois_2bits.vhd Line: 82
Info (12128): Elaborating entity "reg" for hierarchy "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|reg:\DFFs:0:FF" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/galois_2bits.vhd Line: 93
Info (12128): Elaborating entity "xor2" for hierarchy "base_circuit:basis|base_datapath:data|num_gen:n_g|rand_num:rand_number_gen|Galois_2bits:LFSR|xor2:\TAP_XOR:0:xor_tap" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/galois_2bits.vhd Line: 105
Info (12128): Elaborating entity "reg_bank" for hierarchy "base_circuit:basis|base_datapath:data|reg_bank:rb" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_datapath.vhd Line: 152
Info (12128): Elaborating entity "reg" for hierarchy "base_circuit:basis|base_datapath:data|reg_bank:rb|reg:reg_INIT" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/reg_bank.vhd Line: 70
Info (12128): Elaborating entity "alu" for hierarchy "base_circuit:basis|base_datapath:data|alu:alu_1" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_datapath.vhd Line: 167
Warning (10036): Verilog HDL or VHDL warning at alu.vhd(66): object "carry_out_s" assigned a value but never read File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/alu.vhd Line: 66
Info (12128): Elaborating entity "rc_adder" for hierarchy "base_circuit:basis|base_datapath:data|alu:alu_1|rc_adder:add" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/alu.vhd Line: 74
Info (12128): Elaborating entity "full_adder_1" for hierarchy "base_circuit:basis|base_datapath:data|alu:alu_1|rc_adder:add|full_adder_1:adder_1" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/rc_adder.vhd Line: 37
Info (12128): Elaborating entity "code_gen" for hierarchy "base_circuit:basis|base_datapath:data|code_gen:c_g" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_datapath.vhd Line: 178
Info (12128): Elaborating entity "coll_ovf" for hierarchy "base_circuit:basis|base_datapath:data|coll_ovf:dut" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_datapath.vhd Line: 184
Info (12128): Elaborating entity "step_counter" for hierarchy "step_counter:step" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd Line: 215
Info (10041): Inferred latch for "cnt_disc_rdy_s" at step_counter.vhd(45) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/step_counter.vhd Line: 45
Info (12128): Elaborating entity "referee" for hierarchy "referee:ref" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd Line: 232
Warning (10631): VHDL Process Statement warning at referee.vhd(86): inferring latch(es) for signal or variable "waitNGCountNext", which holds its previous value in one or more paths through the process File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Warning (10631): VHDL Process Statement warning at referee.vhd(162): inferring latch(es) for signal or variable "waitNDCountNext", which holds its previous value in one or more paths through the process File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[0]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[1]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[2]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[3]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[4]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[5]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[6]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[7]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[8]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[9]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[10]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[11]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[12]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[13]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[14]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[15]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[16]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[17]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[18]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[19]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[20]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[21]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[22]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[23]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[24]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[25]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[26]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[27]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[28]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[29]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[30]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNDCountNext[31]" at referee.vhd(162) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
Info (10041): Inferred latch for "waitNGCountNext[0]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[1]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[2]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[3]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[4]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[5]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[6]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[7]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[8]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[9]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[10]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[11]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[12]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[13]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[14]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[15]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[16]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[17]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[18]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[19]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[20]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[21]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[22]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[23]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[24]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[25]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[26]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[27]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[28]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[29]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[30]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (10041): Inferred latch for "waitNGCountNext[31]" at referee.vhd(86) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
Info (12128): Elaborating entity "holder" for hierarchy "holder:hold" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd Line: 248
Warning (10631): VHDL Process Statement warning at holder.vhd(36): inferring latch(es) for signal or variable "state_next", which holds its previous value in one or more paths through the process File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/holder.vhd Line: 36
Info (10041): Inferred latch for "state_next" at holder.vhd(36) File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/holder.vhd Line: 36
Warning (14026): LATCH primitive "step_counter:step|cnt_disc_rdy_s" is permanently enabled File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/step_counter.vhd Line: 35
Warning (14026): LATCH primitive "holder:hold3|state_next" is permanently enabled File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/holder.vhd Line: 15
Warning (13012): Latch holder:hold2|state_next has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/holder.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|guru_right_behind File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 11
Warning (13012): Latch holder:hold|state_next has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/holder.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|duo_formed File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 11
Warning (13012): Latch referee:ref|waitNGCountNext[31] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[30] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[29] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[28] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[27] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[26] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[25] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[24] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[23] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[22] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[21] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[20] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[19] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[18] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[17] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[16] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[15] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[14] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[13] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[12] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[11] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[10] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[9] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[8] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[7] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[6] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[5] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[4] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[3] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[2] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[1] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNGCountNext[0] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateG_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 21
Warning (13012): Latch referee:ref|waitNDCountNext[31] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[30] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[29] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[28] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[27] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[26] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[25] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[24] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[23] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[22] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[21] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[20] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[19] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[18] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[17] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[16] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[15] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[14] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[13] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[12] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[11] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[10] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[9] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[8] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[7] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[6] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[5] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[4] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[3] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[2] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[1] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Warning (13012): Latch referee:ref|waitNDCountNext[0] has unsafe behavior File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 162
    Warning (13013): Ports D and ENA on the latch are fed by the same signal referee:ref|stateD_reg.waitNClk File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 22
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register referee:ref|mainCnt[30] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[29] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[28] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[27] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[26] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[25] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[24] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[23] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[22] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[21] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[20] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[19] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[18] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[17] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[16] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[15] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[14] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[13] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[12] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[11] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[10] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[9] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[8] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[7] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[6] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[5] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[4] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[3] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[2] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|mainCnt[1] will power up to High File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 189
    Critical Warning (18010): Register referee:ref|waitNGCount[31] will power up to Low File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 37
    Critical Warning (18010): Register referee:ref|waitNGCount[0] will power up to Low File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 37
    Critical Warning (18010): Register referee:ref|waitNDCount[31] will power up to Low File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 113
    Critical Warning (18010): Register referee:ref|waitNDCount[0] will power up to Low File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd Line: 113
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "disc_2_mem.cg_sel.DUO" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd Line: 21
    Warning (15610): No output dependent on input pin "disc_2_mem.cg_sel.DISC" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd Line: 21
    Warning (15610): No output dependent on input pin "disc_2_mem.cg_sel.GURU" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd Line: 21
    Warning (15610): No output dependent on input pin "disc_2_mem.cg_sel.BLANK" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd Line: 21
    Warning (15610): No output dependent on input pin "disc_2_ref.end_of_disc" File: C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd Line: 22
Info (21057): Implemented 711 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 50 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 639 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 190 warnings
    Info: Peak virtual memory: 4876 megabytes
    Info: Processing ended: Fri Jun 24 23:55:43 2022
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:34


