In MIPS32/64-compliant CPUs cache size, cache organization, and line size are reliably reported to you as part of the <FONT class=clozed>CP0 Config1-2 registers</FONT>, described in section 3.3.7.