tst r0, r1 
addeq r2, r1, r1 
mvn r0, r2 
add r2, r3, r0, lsl #31 
add r3, r2, r2 
