===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2570 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2215 ( 11.0%)    0.2215 ( 17.6%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.1842 (  9.2%)    0.1842 ( 14.7%)    Parse modules
    0.0341 (  1.7%)    0.0341 (  2.7%)    Verify circuit
    1.6755 ( 83.5%)    0.9249 ( 73.6%)  'firrtl.circuit' Pipeline
    0.0322 (  1.6%)    0.0322 (  2.6%)    LowerFIRRTLAnnotations
    0.1620 (  8.1%)    0.0888 (  7.1%)    'firrtl.module' Pipeline
    0.0625 (  3.1%)    0.0350 (  2.8%)      DropName
    0.0996 (  5.0%)    0.0538 (  4.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0079 (  0.4%)    0.0044 (  0.3%)    'firrtl.module' Pipeline
    0.0079 (  0.4%)    0.0044 (  0.3%)      LowerCHIRRTLPass
    0.0120 (  0.6%)    0.0120 (  1.0%)    InferWidths
    0.0476 (  2.4%)    0.0476 (  3.8%)    MemToRegOfVec
    0.0532 (  2.7%)    0.0532 (  4.2%)    InferResets
    0.0047 (  0.2%)    0.0047 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0086 (  0.4%)    0.0086 (  0.7%)    WireDFT
    0.1184 (  5.9%)    0.1184 (  9.4%)    LowerFIRRTLTypes
    0.0614 (  3.1%)    0.0335 (  2.7%)    'firrtl.module' Pipeline
    0.0599 (  3.0%)    0.0326 (  2.6%)      ExpandWhens
    0.0015 (  0.1%)    0.0008 (  0.1%)      SFCCompat
    0.0147 (  0.7%)    0.0147 (  1.2%)    CheckCombCycles
    0.0044 (  0.2%)    0.0044 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.5191 ( 25.9%)    0.2765 ( 22.0%)    'firrtl.module' Pipeline
    0.4924 ( 24.5%)    0.2620 ( 20.8%)      Canonicalizer
    0.0267 (  1.3%)    0.0144 (  1.1%)      InferReadWrite
    0.0117 (  0.6%)    0.0117 (  0.9%)    PrefixModules
    0.0037 (  0.2%)    0.0037 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0215 (  1.1%)    0.0215 (  1.7%)    Inliner
    0.0277 (  1.4%)    0.0277 (  2.2%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0010 (  0.1%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0093 (  0.5%)    0.0093 (  0.7%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1152 (  5.7%)    0.1152 (  9.2%)    'firrtl.module' Pipeline
    0.0074 (  0.4%)    0.0074 (  0.6%)      DropName
    0.1078 (  5.4%)    0.1078 (  8.6%)      Canonicalizer
    0.0115 (  0.6%)    0.0115 (  0.9%)    IMDeadCodeElim
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0288 (  1.4%)    0.0288 (  2.3%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0147 (  0.7%)    0.0147 (  1.2%)  LowerSeqToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0352 (  1.8%)    0.0352 (  2.8%)  'hw.module' Pipeline
    0.0096 (  0.5%)    0.0096 (  0.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0170 (  0.8%)    0.0170 (  1.4%)    Canonicalizer
    0.0064 (  0.3%)    0.0064 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0022 (  0.1%)    0.0022 (  0.2%)    HWCleanup
    0.0038 (  0.2%)    0.0038 (  0.3%)  'hw.module' Pipeline
    0.0001 (  0.0%)    0.0001 (  0.0%)    HWLegalizeModules
    0.0037 (  0.2%)    0.0037 (  0.3%)    PrettifyVerilog
    0.0032 (  0.2%)    0.0032 (  0.3%)  StripDebugInfoWithPred
    0.0229 (  1.1%)    0.0229 (  1.8%)  ExportVerilog
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    2.0075 (100.0%)    1.2570 (100.0%)  Total

{
  totalTime: 1.272,
  maxMemory: 72757248
}
