

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out'
================================================================
* Date:           Thu Sep 12 16:27:02 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.067 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1777|     1777|  8.885 us|  8.885 us|  1777|  1777|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                               |                                                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s_fu_83  |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s  |       67|       67|   0.335 us|   0.335 us|   67|   67|       no|
        |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s_fu_90  |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s  |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
        |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s_fu_98  |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s  |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_953_1_VITIS_LOOP_954_2  |     1776|     1776|       111|          -|          -|    16|        no|
        | + VITIS_LOOP_882_1                  |       40|       40|        20|          -|          -|     2|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       55|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       82|      442|    -|
|Memory               |        4|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      142|    -|
|Register             |        -|     -|       24|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     0|      106|      639|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+
    |                            Instance                           |                        Module                       | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s_fu_83  |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s  |        0|   0|  60|  198|    0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s_fu_98  |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s  |        0|   0|  14|  159|    0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s_fu_90  |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s  |        0|   0|   8|   85|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                          |                                                     |        0|   0|  82|  442|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                       Module                       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_U  |C_drain_IO_L1_out_boundary_wrapper_local_C_RAM_bkb  |        4|  0|   0|    0|    16|  128|     1|         2048|
    +-----------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                    |        4|  0|   0|    0|    16|  128|     1|         2048|
    +-----------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln953_fu_119_p2              |         +|   0|  0|  12|           5|           1|
    |c4_1_fu_131_p2                   |         +|   0|  0|   9|           2|           1|
    |icmp_ln882_fu_125_p2             |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln884_fu_137_p2             |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln953_fu_113_p2             |      icmp|   0|  0|  13|           5|           6|
    |ap_block_state6_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  55|          17|          13|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  37|          7|    1|          7|
    |c4_reg_72                                 |   9|          2|    2|          4|
    |fifo_C_drain_C_drain_IO_L1_out_1_0_din    |   9|          2|  128|        256|
    |fifo_C_drain_C_drain_IO_L1_out_1_0_write  |  14|          3|    1|          3|
    |fifo_C_drain_C_drain_IO_L1_out_1_1_read   |   9|          2|    1|          2|
    |fifo_C_drain_PE_0_1_read                  |   9|          2|    1|          2|
    |indvar_flatten20_fu_64                    |   9|          2|    5|         10|
    |local_C_address0                          |  14|          3|    4|         12|
    |local_C_ce0                               |  14|          3|    1|          3|
    |local_C_ce1                               |   9|          2|    1|          2|
    |local_C_we1                               |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 142|         30|  146|        303|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                    | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |add_ln953_reg_157                                                           |  5|   0|    5|          0|
    |ap_CS_fsm                                                                   |  6|   0|    6|          0|
    |c4_1_reg_165                                                                |  2|   0|    2|          0|
    |c4_reg_72                                                                   |  2|   0|    2|          0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s_fu_83_ap_start_reg  |  1|   0|    1|          0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s_fu_98_ap_start_reg  |  1|   0|    1|          0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s_fu_90_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln884_reg_170                                                          |  1|   0|    1|          0|
    |indvar_flatten20_fu_64                                                      |  5|   0|    5|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                       | 24|   0|   24|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                                             |   in|    1|  ap_ctrl_hs|                   C_drain_IO_L1_out|  return value|
|ap_rst                                             |   in|    1|  ap_ctrl_hs|                   C_drain_IO_L1_out|  return value|
|ap_start                                           |   in|    1|  ap_ctrl_hs|                   C_drain_IO_L1_out|  return value|
|ap_done                                            |  out|    1|  ap_ctrl_hs|                   C_drain_IO_L1_out|  return value|
|ap_idle                                            |  out|    1|  ap_ctrl_hs|                   C_drain_IO_L1_out|  return value|
|ap_ready                                           |  out|    1|  ap_ctrl_hs|                   C_drain_IO_L1_out|  return value|
|fifo_C_drain_C_drain_IO_L1_out_1_1_dout            |   in|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_1_num_data_valid  |   in|    2|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_1_fifo_cap        |   in|    2|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_1_empty_n         |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_1_read            |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_din             |  out|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_num_data_valid  |   in|    2|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_fifo_cap        |   in|    2|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_full_n          |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_write           |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0|       pointer|
|fifo_C_drain_PE_0_1_dout                           |   in|   32|     ap_fifo|                 fifo_C_drain_PE_0_1|       pointer|
|fifo_C_drain_PE_0_1_num_data_valid                 |   in|    2|     ap_fifo|                 fifo_C_drain_PE_0_1|       pointer|
|fifo_C_drain_PE_0_1_fifo_cap                       |   in|    2|     ap_fifo|                 fifo_C_drain_PE_0_1|       pointer|
|fifo_C_drain_PE_0_1_empty_n                        |   in|    1|     ap_fifo|                 fifo_C_drain_PE_0_1|       pointer|
|fifo_C_drain_PE_0_1_read                           |  out|    1|     ap_fifo|                 fifo_C_drain_PE_0_1|       pointer|
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+

