// Seed: 3776343455
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input tri1 id_2,
    input uwire id_3,
    input wor id_4,
    output wor id_5,
    input tri1 id_6,
    input supply0 id_7,
    output tri id_8,
    output tri0 id_9,
    output wor id_10,
    output tri0 id_11,
    input tri0 id_12,
    input wire id_13,
    input supply1 id_14,
    output supply1 id_15,
    input supply0 id_16,
    output tri1 id_17,
    output supply1 id_18,
    input wire id_19
    , id_26,
    input wire id_20,
    inout tri1 id_21,
    input wire id_22,
    output uwire id_23,
    output tri0 id_24
);
  assign id_24 = id_16(id_1);
  supply1 id_27;
  wor id_28;
  assign id_24 = (1);
  wor id_29;
  assign id_28 = id_19;
  wire id_30;
  assign id_21 = id_27;
  always id_5 = id_7;
  integer id_31;
  assign id_17 = id_22;
  tri0 id_32 = 1'b0 != ~id_29;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    output uwire id_2,
    input tri1 id_3,
    output wire id_4,
    input tri0 id_5,
    output logic id_6
    , id_8
);
  wire id_9;
  assign id_1 = id_8;
  module_0(
      id_4,
      id_3,
      id_0,
      id_0,
      id_5,
      id_1,
      id_5,
      id_0,
      id_8,
      id_2,
      id_4,
      id_8,
      id_5,
      id_0,
      id_3,
      id_1,
      id_8,
      id_4,
      id_1,
      id_5,
      id_8,
      id_8,
      id_3,
      id_2,
      id_2
  );
  wire id_10;
  initial id_6 <= 1'b0;
  integer id_11;
  assign id_2 = id_0;
endmodule
