// Seed: 675173834
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  logic [7:0] id_3 = id_2, id_4;
  wire id_5;
  assign id_4[1] = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout reg id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  reg [(  1  ) : ""] id_10;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  always @(posedge id_2 or posedge -1) id_6 = 1;
  logic id_11;
  ;
  wire id_12;
  wire id_13;
  always id_10 <= #1  ~id_9 == id_6;
endmodule
