<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › arch-v32 › drivers › sync_serial.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>sync_serial.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Simple synchronous serial port driver for ETRAX FS and Artpec-3.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2005 Axis Communications AB</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Mikael Starvik</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/major.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/mutex.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/poll.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/timer.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;dma.h&gt;</span>
<span class="cp">#include &lt;pinmux.h&gt;</span>
<span class="cp">#include &lt;hwregs/reg_rdwr.h&gt;</span>
<span class="cp">#include &lt;hwregs/sser_defs.h&gt;</span>
<span class="cp">#include &lt;hwregs/dma_defs.h&gt;</span>
<span class="cp">#include &lt;hwregs/dma.h&gt;</span>
<span class="cp">#include &lt;hwregs/intr_vect_defs.h&gt;</span>
<span class="cp">#include &lt;hwregs/intr_vect.h&gt;</span>
<span class="cp">#include &lt;hwregs/reg_map.h&gt;</span>
<span class="cp">#include &lt;asm/sync_serial.h&gt;</span>


<span class="cm">/* The receiver is a bit tricky because of the continuous stream of data.*/</span>
<span class="cm">/*                                                                       */</span>
<span class="cm">/* Three DMA descriptors are linked together. Each DMA descriptor is     */</span>
<span class="cm">/* responsible for port-&gt;bufchunk of a common buffer.                    */</span>
<span class="cm">/*                                                                       */</span>
<span class="cm">/* +---------------------------------------------+                       */</span>
<span class="cm">/* |   +----------+   +----------+   +----------+ |                      */</span>
<span class="cm">/* +-&gt; | Descr[0] |--&gt;| Descr[1] |--&gt;| Descr[2] |-+                      */</span>
<span class="cm">/*     +----------+   +----------+   +----------+                        */</span>
<span class="cm">/*         |            |              |                                 */</span>
<span class="cm">/*         v            v              v                                 */</span>
<span class="cm">/*   +-------------------------------------+                             */</span>
<span class="cm">/*   |        BUFFER                       |                             */</span>
<span class="cm">/*   +-------------------------------------+                             */</span>
<span class="cm">/*      |&lt;- data_avail -&gt;|                                               */</span>
<span class="cm">/*    readp          writep                                              */</span>
<span class="cm">/*                                                                       */</span>
<span class="cm">/* If the application keeps up the pace readp will be right after writep.*/</span>
<span class="cm">/* If the application can&#39;t keep the pace we have to throw away data.    */</span>
<span class="cm">/* The idea is that readp should be ready with the data pointed out by	 */</span>
<span class="cm">/* Descr[i] when the DMA has filled in Descr[i+1].                       */</span>
<span class="cm">/* Otherwise we will discard	                                         */</span>
<span class="cm">/* the rest of the data pointed out by Descr1 and set readp to the start */</span>
<span class="cm">/* of Descr2                                                             */</span>

<span class="cp">#define SYNC_SERIAL_MAJOR 125</span>

<span class="cm">/* IN_BUFFER_SIZE should be a multiple of 6 to make sure that 24 bit */</span>
<span class="cm">/* words can be handled */</span>
<span class="cp">#define IN_BUFFER_SIZE 12288</span>
<span class="cp">#define IN_DESCR_SIZE 256</span>
<span class="cp">#define NBR_IN_DESCR (IN_BUFFER_SIZE/IN_DESCR_SIZE)</span>

<span class="cp">#define OUT_BUFFER_SIZE 1024*8</span>
<span class="cp">#define NBR_OUT_DESCR 8</span>

<span class="cp">#define DEFAULT_FRAME_RATE 0</span>
<span class="cp">#define DEFAULT_WORD_RATE 7</span>

<span class="cm">/* NOTE: Enabling some debug will likely cause overrun or underrun,</span>
<span class="cm"> * especially if manual mode is use.</span>
<span class="cm"> */</span>
<span class="cp">#define DEBUG(x)</span>
<span class="cp">#define DEBUGREAD(x)</span>
<span class="cp">#define DEBUGWRITE(x)</span>
<span class="cp">#define DEBUGPOLL(x)</span>
<span class="cp">#define DEBUGRXINT(x)</span>
<span class="cp">#define DEBUGTXINT(x)</span>
<span class="cp">#define DEBUGTRDMA(x)</span>
<span class="cp">#define DEBUGOUTBUF(x)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">sync_port</span>
<span class="p">{</span>
	<span class="n">reg_scope_instances</span> <span class="n">regi_sser</span><span class="p">;</span>
	<span class="n">reg_scope_instances</span> <span class="n">regi_dmain</span><span class="p">;</span>
	<span class="n">reg_scope_instances</span> <span class="n">regi_dmaout</span><span class="p">;</span>

	<span class="kt">char</span> <span class="n">started</span><span class="p">;</span> <span class="cm">/* 1 if port has been started */</span>
	<span class="kt">char</span> <span class="n">port_nbr</span><span class="p">;</span> <span class="cm">/* Port 0 or 1 */</span>
	<span class="kt">char</span> <span class="n">busy</span><span class="p">;</span> <span class="cm">/* 1 if port is busy */</span>

	<span class="kt">char</span> <span class="n">enabled</span><span class="p">;</span>  <span class="cm">/* 1 if port is enabled */</span>
	<span class="kt">char</span> <span class="n">use_dma</span><span class="p">;</span>  <span class="cm">/* 1 if port uses dma */</span>
	<span class="kt">char</span> <span class="n">tr_running</span><span class="p">;</span>

	<span class="kt">char</span> <span class="n">init_irqs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">output</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">input</span><span class="p">;</span>

	<span class="cm">/* Next byte to be read by application */</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="k">volatile</span> <span class="n">readp</span><span class="p">;</span>
	<span class="cm">/* Next byte to be written by etrax */</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="k">volatile</span> <span class="n">writep</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">in_buffer_size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">inbufchunk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">out_buffer</span><span class="p">[</span><span class="n">OUT_BUFFER_SIZE</span><span class="p">]</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span><span class="p">(</span><span class="mi">32</span><span class="p">)));</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">in_buffer</span><span class="p">[</span><span class="n">IN_BUFFER_SIZE</span><span class="p">]</span><span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span><span class="p">(</span><span class="mi">32</span><span class="p">)));</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">flip</span><span class="p">[</span><span class="n">IN_BUFFER_SIZE</span><span class="p">]</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span><span class="p">(</span><span class="mi">32</span><span class="p">)));</span>
	<span class="k">struct</span> <span class="n">dma_descr_data</span><span class="o">*</span> <span class="n">next_rx_desc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_descr_data</span><span class="o">*</span> <span class="n">prev_rx_desc</span><span class="p">;</span>

	<span class="cm">/* Pointer to the first available descriptor in the ring,</span>
<span class="cm">	 * unless active_tr_descr == catch_tr_descr and a dma</span>
<span class="cm">	 * transfer is active */</span>
	<span class="k">struct</span> <span class="n">dma_descr_data</span> <span class="o">*</span><span class="n">active_tr_descr</span><span class="p">;</span>

	<span class="cm">/* Pointer to the first allocated descriptor in the ring */</span>
	<span class="k">struct</span> <span class="n">dma_descr_data</span> <span class="o">*</span><span class="n">catch_tr_descr</span><span class="p">;</span>

	<span class="cm">/* Pointer to the descriptor with the current end-of-list */</span>
	<span class="k">struct</span> <span class="n">dma_descr_data</span> <span class="o">*</span><span class="n">prev_tr_descr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">full</span><span class="p">;</span>

	<span class="cm">/* Pointer to the first byte being read by DMA</span>
<span class="cm">	 * or current position in out_buffer if not using DMA. */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">out_rd_ptr</span><span class="p">;</span>

	<span class="cm">/* Number of bytes currently locked for being read by DMA */</span>
	<span class="kt">int</span> <span class="n">out_buf_count</span><span class="p">;</span>

	<span class="n">dma_descr_data</span> <span class="n">in_descr</span><span class="p">[</span><span class="n">NBR_IN_DESCR</span><span class="p">]</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">__aligned__</span><span class="p">(</span><span class="mi">16</span><span class="p">)));</span>
	<span class="n">dma_descr_context</span> <span class="n">in_context</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">__aligned__</span><span class="p">(</span><span class="mi">32</span><span class="p">)));</span>
	<span class="n">dma_descr_data</span> <span class="n">out_descr</span><span class="p">[</span><span class="n">NBR_OUT_DESCR</span><span class="p">]</span>
		<span class="n">__attribute__</span> <span class="p">((</span><span class="n">__aligned__</span><span class="p">(</span><span class="mi">16</span><span class="p">)));</span>
	<span class="n">dma_descr_context</span> <span class="n">out_context</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">__aligned__</span><span class="p">(</span><span class="mi">32</span><span class="p">)));</span>
	<span class="n">wait_queue_head_t</span> <span class="n">out_wait_q</span><span class="p">;</span>
	<span class="n">wait_queue_head_t</span> <span class="n">in_wait_q</span><span class="p">;</span>

	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>
<span class="p">}</span> <span class="n">sync_port</span><span class="p">;</span>

<span class="k">static</span> <span class="n">DEFINE_MUTEX</span><span class="p">(</span><span class="n">sync_serial_mutex</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">etrax_sync_serial_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">initialize_port</span><span class="p">(</span><span class="kt">int</span> <span class="n">portnbr</span><span class="p">);</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="n">sync_data_avail</span><span class="p">(</span><span class="k">struct</span> <span class="n">sync_port</span> <span class="o">*</span><span class="n">port</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">sync_serial_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">inode</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">file</span><span class="o">*</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">sync_serial_release</span><span class="p">(</span><span class="k">struct</span> <span class="n">inode</span><span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">file</span><span class="o">*</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sync_serial_poll</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">filp</span><span class="p">,</span> <span class="n">poll_table</span> <span class="o">*</span><span class="n">wait</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">sync_serial_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">arg</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">ssize_t</span> <span class="n">sync_serial_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span> <span class="n">file</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="n">buf</span><span class="p">,</span>
				 <span class="kt">size_t</span> <span class="n">count</span><span class="p">,</span> <span class="n">loff_t</span> <span class="o">*</span><span class="n">ppos</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">ssize_t</span> <span class="n">sync_serial_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span>
				<span class="kt">size_t</span> <span class="n">count</span><span class="p">,</span> <span class="n">loff_t</span> <span class="o">*</span><span class="n">ppos</span><span class="p">);</span>

<span class="cp">#if (defined(CONFIG_ETRAX_SYNCHRONOUS_SERIAL_PORT0) &amp;&amp; \</span>
<span class="cp">     defined(CONFIG_ETRAX_SYNCHRONOUS_SERIAL0_DMA)) || \</span>
<span class="cp">    (defined(CONFIG_ETRAX_SYNCHRONOUS_SERIAL_PORT1) &amp;&amp; \</span>
<span class="cp">     defined(CONFIG_ETRAX_SYNCHRONOUS_SERIAL1_DMA))</span>
<span class="cp">#define SYNC_SER_DMA</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">send_word</span><span class="p">(</span><span class="n">sync_port</span><span class="o">*</span> <span class="n">port</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">start_dma_out</span><span class="p">(</span><span class="k">struct</span> <span class="n">sync_port</span> <span class="o">*</span><span class="n">port</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">int</span> <span class="n">count</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">start_dma_in</span><span class="p">(</span><span class="n">sync_port</span><span class="o">*</span> <span class="n">port</span><span class="p">);</span>
<span class="cp">#ifdef SYNC_SER_DMA</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="n">tr_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">);</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="n">rx_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#if (defined(CONFIG_ETRAX_SYNCHRONOUS_SERIAL_PORT0) &amp;&amp; \</span>
<span class="cp">     !defined(CONFIG_ETRAX_SYNCHRONOUS_SERIAL0_DMA)) || \</span>
<span class="cp">    (defined(CONFIG_ETRAX_SYNCHRONOUS_SERIAL_PORT1) &amp;&amp; \</span>
<span class="cp">     !defined(CONFIG_ETRAX_SYNCHRONOUS_SERIAL1_DMA))</span>
<span class="cp">#define SYNC_SER_MANUAL</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef SYNC_SER_MANUAL</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="n">manual_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_ETRAXFS	</span><span class="cm">/* ETRAX FS */</span><span class="cp"></span>
<span class="cp">#define OUT_DMA_NBR 4</span>
<span class="cp">#define IN_DMA_NBR 5</span>
<span class="cp">#define PINMUX_SSER pinmux_sser0</span>
<span class="cp">#define SYNCSER_INST regi_sser0</span>
<span class="cp">#define SYNCSER_INTR_VECT SSER0_INTR_VECT</span>
<span class="cp">#define OUT_DMA_INST regi_dma4</span>
<span class="cp">#define IN_DMA_INST regi_dma5</span>
<span class="cp">#define DMA_OUT_INTR_VECT DMA4_INTR_VECT</span>
<span class="cp">#define DMA_IN_INTR_VECT DMA5_INTR_VECT</span>
<span class="cp">#define REQ_DMA_SYNCSER dma_sser0</span>
<span class="cp">#else			</span><span class="cm">/* Artpec-3 */</span><span class="cp"></span>
<span class="cp">#define OUT_DMA_NBR 6</span>
<span class="cp">#define IN_DMA_NBR 7</span>
<span class="cp">#define PINMUX_SSER pinmux_sser</span>
<span class="cp">#define SYNCSER_INST regi_sser</span>
<span class="cp">#define SYNCSER_INTR_VECT SSER_INTR_VECT</span>
<span class="cp">#define OUT_DMA_INST regi_dma6</span>
<span class="cp">#define IN_DMA_INST regi_dma7</span>
<span class="cp">#define DMA_OUT_INTR_VECT DMA6_INTR_VECT</span>
<span class="cp">#define DMA_IN_INTR_VECT DMA7_INTR_VECT</span>
<span class="cp">#define REQ_DMA_SYNCSER dma_sser</span>
<span class="cp">#endif</span>

<span class="cm">/* The ports */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">sync_port</span> <span class="n">ports</span><span class="p">[]</span><span class="o">=</span>
<span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">regi_sser</span>             <span class="o">=</span> <span class="n">SYNCSER_INST</span><span class="p">,</span>
		<span class="p">.</span><span class="n">regi_dmaout</span>           <span class="o">=</span> <span class="n">OUT_DMA_INST</span><span class="p">,</span>
		<span class="p">.</span><span class="n">regi_dmain</span>            <span class="o">=</span> <span class="n">IN_DMA_INST</span><span class="p">,</span>
<span class="cp">#if defined(CONFIG_ETRAX_SYNCHRONOUS_SERIAL0_DMA)</span>
                <span class="p">.</span><span class="n">use_dma</span>               <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="cp">#else</span>
                <span class="p">.</span><span class="n">use_dma</span>               <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="cp">#endif</span>
	<span class="p">}</span>
<span class="cp">#ifdef CONFIG_ETRAXFS</span>
	<span class="p">,</span>

	<span class="p">{</span>
		<span class="p">.</span><span class="n">regi_sser</span>             <span class="o">=</span> <span class="n">regi_sser1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">regi_dmaout</span>           <span class="o">=</span> <span class="n">regi_dma6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">regi_dmain</span>            <span class="o">=</span> <span class="n">regi_dma7</span><span class="p">,</span>
<span class="cp">#if defined(CONFIG_ETRAX_SYNCHRONOUS_SERIAL1_DMA)</span>
                <span class="p">.</span><span class="n">use_dma</span>               <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="cp">#else</span>
                <span class="p">.</span><span class="n">use_dma</span>               <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="cp">#endif</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cp">#define NBR_PORTS ARRAY_SIZE(ports)</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">file_operations</span> <span class="n">sync_serial_fops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">owner</span>		<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span>		<span class="o">=</span> <span class="n">sync_serial_write</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">sync_serial_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">poll</span>		<span class="o">=</span> <span class="n">sync_serial_poll</span><span class="p">,</span>
	<span class="p">.</span><span class="n">unlocked_ioctl</span>	<span class="o">=</span> <span class="n">sync_serial_ioctl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">open</span>		<span class="o">=</span> <span class="n">sync_serial_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">release</span>	<span class="o">=</span> <span class="n">sync_serial_release</span><span class="p">,</span>
	<span class="p">.</span><span class="n">llseek</span>		<span class="o">=</span> <span class="n">noop_llseek</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">etrax_sync_serial_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ports</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">enabled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_ETRAXFS</span>
	<span class="n">ports</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">enabled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">register_chrdev</span><span class="p">(</span><span class="n">SYNC_SERIAL_MAJOR</span><span class="p">,</span> <span class="s">&quot;sync serial&quot;</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">sync_serial_fops</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span>
			<span class="s">&quot;Unable to get major for synchronous serial port</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Initialize Ports */</span>
<span class="cp">#if defined(CONFIG_ETRAX_SYNCHRONOUS_SERIAL_PORT0)</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">crisv32_pinmux_alloc_fixed</span><span class="p">(</span><span class="n">PINMUX_SSER</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span>
			<span class="s">&quot;Unable to alloc pins for synchronous serial port 0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ports</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">enabled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">initialize_port</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_ETRAX_SYNCHRONOUS_SERIAL_PORT1)</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">crisv32_pinmux_alloc_fixed</span><span class="p">(</span><span class="n">pinmux_sser1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span>
			<span class="s">&quot;Unable to alloc pins for synchronous serial port 0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ports</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">enabled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">initialize_port</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_ETRAXFS</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;ETRAX FS synchronous serial port driver</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Artpec-3 synchronous serial port driver</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">initialize_port</span><span class="p">(</span><span class="kt">int</span> <span class="n">portnbr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">unused</span><span class="p">))</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sync_port</span> <span class="o">*</span><span class="n">port</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="n">portnbr</span><span class="p">];</span>
	<span class="n">reg_sser_rw_cfg</span> <span class="n">cfg</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">};</span>
	<span class="n">reg_sser_rw_frm_cfg</span> <span class="n">frm_cfg</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">};</span>
	<span class="n">reg_sser_rw_tr_cfg</span> <span class="n">tr_cfg</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">};</span>
	<span class="n">reg_sser_rw_rec_cfg</span> <span class="n">rec_cfg</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">};</span>

	<span class="n">DEBUG</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;Init sync serial port %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">portnbr</span><span class="p">));</span>

	<span class="n">port</span><span class="o">-&gt;</span><span class="n">port_nbr</span> <span class="o">=</span> <span class="n">portnbr</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">init_irqs</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buffer</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buf_count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">port</span><span class="o">-&gt;</span><span class="n">output</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">input</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">port</span><span class="o">-&gt;</span><span class="n">readp</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">flip</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">flip</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">in_buffer_size</span> <span class="o">=</span> <span class="n">IN_BUFFER_SIZE</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">inbufchunk</span> <span class="o">=</span> <span class="n">IN_DESCR_SIZE</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">next_rx_desc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">in_descr</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">prev_rx_desc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">in_descr</span><span class="p">[</span><span class="n">NBR_IN_DESCR</span><span class="o">-</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">prev_rx_desc</span><span class="o">-&gt;</span><span class="n">eol</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">init_waitqueue_head</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_wait_q</span><span class="p">);</span>
	<span class="n">init_waitqueue_head</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">in_wait_q</span><span class="p">);</span>

	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">cfg</span><span class="p">.</span><span class="n">out_clk_src</span> <span class="o">=</span> <span class="n">regk_sser_intern_clk</span><span class="p">;</span>
	<span class="n">cfg</span><span class="p">.</span><span class="n">out_clk_pol</span> <span class="o">=</span> <span class="n">regk_sser_pos</span><span class="p">;</span>
	<span class="n">cfg</span><span class="p">.</span><span class="n">clk_od_mode</span> <span class="o">=</span> <span class="n">regk_sser_no</span><span class="p">;</span>
	<span class="n">cfg</span><span class="p">.</span><span class="n">clk_dir</span> <span class="o">=</span> <span class="n">regk_sser_out</span><span class="p">;</span>
	<span class="n">cfg</span><span class="p">.</span><span class="n">gate_clk</span> <span class="o">=</span> <span class="n">regk_sser_no</span><span class="p">;</span>
	<span class="n">cfg</span><span class="p">.</span><span class="n">base_freq</span> <span class="o">=</span> <span class="n">regk_sser_f29_493</span><span class="p">;</span>
	<span class="n">cfg</span><span class="p">.</span><span class="n">clk_div</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
	<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_cfg</span><span class="p">,</span> <span class="n">cfg</span><span class="p">);</span>

	<span class="n">frm_cfg</span><span class="p">.</span><span class="n">wordrate</span> <span class="o">=</span> <span class="n">DEFAULT_WORD_RATE</span><span class="p">;</span>
	<span class="n">frm_cfg</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">regk_sser_edge</span><span class="p">;</span>
	<span class="n">frm_cfg</span><span class="p">.</span><span class="n">frame_pin_dir</span> <span class="o">=</span> <span class="n">regk_sser_out</span><span class="p">;</span>
	<span class="n">frm_cfg</span><span class="p">.</span><span class="n">frame_pin_use</span> <span class="o">=</span> <span class="n">regk_sser_frm</span><span class="p">;</span>
	<span class="n">frm_cfg</span><span class="p">.</span><span class="n">status_pin_dir</span> <span class="o">=</span> <span class="n">regk_sser_in</span><span class="p">;</span>
	<span class="n">frm_cfg</span><span class="p">.</span><span class="n">status_pin_use</span> <span class="o">=</span> <span class="n">regk_sser_hold</span><span class="p">;</span>
	<span class="n">frm_cfg</span><span class="p">.</span><span class="n">out_on</span> <span class="o">=</span> <span class="n">regk_sser_tr</span><span class="p">;</span>
	<span class="n">frm_cfg</span><span class="p">.</span><span class="n">tr_delay</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_frm_cfg</span><span class="p">,</span> <span class="n">frm_cfg</span><span class="p">);</span>

	<span class="n">tr_cfg</span><span class="p">.</span><span class="n">urun_stop</span> <span class="o">=</span> <span class="n">regk_sser_no</span><span class="p">;</span>
	<span class="n">tr_cfg</span><span class="p">.</span><span class="n">sample_size</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">tr_cfg</span><span class="p">.</span><span class="n">sh_dir</span> <span class="o">=</span> <span class="n">regk_sser_msbfirst</span><span class="p">;</span>
	<span class="n">tr_cfg</span><span class="p">.</span><span class="n">use_dma</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">use_dma</span> <span class="o">?</span> <span class="n">regk_sser_yes</span> <span class="o">:</span> <span class="n">regk_sser_no</span><span class="p">;</span>
<span class="cp">#if 0</span><span class="c"></span>
<span class="c">	tr_cfg.rate_ctrl = regk_sser_bulk;</span>
<span class="c">	tr_cfg.data_pin_use = regk_sser_dout;</span>
<span class="cp">#else</span>
	<span class="n">tr_cfg</span><span class="p">.</span><span class="n">rate_ctrl</span> <span class="o">=</span> <span class="n">regk_sser_iso</span><span class="p">;</span>
	<span class="n">tr_cfg</span><span class="p">.</span><span class="n">data_pin_use</span> <span class="o">=</span> <span class="n">regk_sser_dout</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">tr_cfg</span><span class="p">.</span><span class="n">bulk_wspace</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_tr_cfg</span><span class="p">,</span> <span class="n">tr_cfg</span><span class="p">);</span>

	<span class="n">rec_cfg</span><span class="p">.</span><span class="n">sample_size</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">rec_cfg</span><span class="p">.</span><span class="n">sh_dir</span> <span class="o">=</span> <span class="n">regk_sser_msbfirst</span><span class="p">;</span>
	<span class="n">rec_cfg</span><span class="p">.</span><span class="n">use_dma</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">use_dma</span> <span class="o">?</span> <span class="n">regk_sser_yes</span> <span class="o">:</span> <span class="n">regk_sser_no</span><span class="p">;</span>
	<span class="n">rec_cfg</span><span class="p">.</span><span class="n">fifo_thr</span> <span class="o">=</span> <span class="n">regk_sser_inf</span><span class="p">;</span>
	<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_rec_cfg</span><span class="p">,</span> <span class="n">rec_cfg</span><span class="p">);</span>

<span class="cp">#ifdef SYNC_SER_DMA</span>
	<span class="cm">/* Setup the descriptor ring for dma out/transmit. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NBR_OUT_DESCR</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_descr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">wait</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_descr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">intr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_descr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">eol</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_descr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">out_eop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_descr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">next</span> <span class="o">=</span>
			<span class="p">(</span><span class="n">dma_descr_data</span> <span class="o">*</span><span class="p">)</span><span class="n">virt_to_phys</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_descr</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="cm">/* Create a ring from the list. */</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_descr</span><span class="p">[</span><span class="n">NBR_OUT_DESCR</span><span class="o">-</span><span class="mi">1</span><span class="p">].</span><span class="n">next</span> <span class="o">=</span>
		<span class="p">(</span><span class="n">dma_descr_data</span> <span class="o">*</span><span class="p">)</span><span class="n">virt_to_phys</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_descr</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>

	<span class="cm">/* Setup context for traversing the ring. */</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">active_tr_descr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_descr</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">prev_tr_descr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_descr</span><span class="p">[</span><span class="n">NBR_OUT_DESCR</span><span class="o">-</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">catch_tr_descr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_descr</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">sync_data_avail</span><span class="p">(</span><span class="k">struct</span> <span class="n">sync_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">avail</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">start</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">end</span><span class="p">;</span>

	<span class="n">start</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">readp</span><span class="p">;</span> <span class="cm">/* cast away volatile */</span>
	<span class="n">end</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span><span class="p">;</span>  <span class="cm">/* cast away volatile */</span>
	<span class="cm">/* 0123456789  0123456789</span>
<span class="cm">	 *  -----      -    -----</span>
<span class="cm">	 *  ^rp  ^wp    ^wp ^rp</span>
<span class="cm">	 */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">end</span> <span class="o">&gt;=</span> <span class="n">start</span><span class="p">)</span>
		<span class="n">avail</span> <span class="o">=</span> <span class="n">end</span> <span class="o">-</span> <span class="n">start</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">avail</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">in_buffer_size</span> <span class="o">-</span> <span class="p">(</span><span class="n">start</span> <span class="o">-</span> <span class="n">end</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">avail</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">sync_data_avail_to_end</span><span class="p">(</span><span class="k">struct</span> <span class="n">sync_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">avail</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">start</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">end</span><span class="p">;</span>

	<span class="n">start</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">readp</span><span class="p">;</span> <span class="cm">/* cast away volatile */</span>
	<span class="n">end</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span><span class="p">;</span>  <span class="cm">/* cast away volatile */</span>
	<span class="cm">/* 0123456789  0123456789</span>
<span class="cm">	 *  -----           -----</span>
<span class="cm">	 *  ^rp  ^wp    ^wp ^rp</span>
<span class="cm">	 */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">end</span> <span class="o">&gt;=</span> <span class="n">start</span><span class="p">)</span>
		<span class="n">avail</span> <span class="o">=</span> <span class="n">end</span> <span class="o">-</span> <span class="n">start</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">avail</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">flip</span> <span class="o">+</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">in_buffer_size</span> <span class="o">-</span> <span class="n">start</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">avail</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sync_serial_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">inode</span> <span class="o">*</span><span class="n">inode</span><span class="p">,</span> <span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">dev</span> <span class="o">=</span> <span class="n">iminor</span><span class="p">(</span><span class="n">inode</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="n">sync_port</span> <span class="o">*</span><span class="n">port</span><span class="p">;</span>
	<span class="n">reg_dma_rw_cfg</span> <span class="n">cfg</span> <span class="o">=</span> <span class="p">{.</span><span class="n">en</span> <span class="o">=</span> <span class="n">regk_dma_yes</span><span class="p">};</span>
	<span class="n">reg_dma_rw_intr_mask</span> <span class="n">intr_mask</span> <span class="o">=</span> <span class="p">{.</span><span class="n">data</span> <span class="o">=</span> <span class="n">regk_dma_yes</span><span class="p">};</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sync_serial_mutex</span><span class="p">);</span>
	<span class="n">DEBUG</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;Open sync serial port %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">dev</span> <span class="o">&gt;=</span> <span class="n">NBR_PORTS</span> <span class="o">||</span> <span class="o">!</span><span class="n">ports</span><span class="p">[</span><span class="n">dev</span><span class="p">].</span><span class="n">enabled</span><span class="p">)</span>
	<span class="p">{</span>
		<span class="n">DEBUG</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;Invalid minor %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="p">));</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">port</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="n">dev</span><span class="p">];</span>
	<span class="cm">/* Allow open this device twice (assuming one reader and one writer) */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">busy</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
	<span class="p">{</span>
		<span class="n">DEBUG</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;Device is busy.. </span><span class="se">\n</span><span class="s">&quot;</span><span class="p">));</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>


	<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">init_irqs</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">use_dma</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">port</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
<span class="cp">#ifdef SYNC_SER_DMA</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">DMA_OUT_INTR_VECT</span><span class="p">,</span>
						<span class="n">tr_interrupt</span><span class="p">,</span>
						<span class="mi">0</span><span class="p">,</span>
						<span class="s">&quot;synchronous serial 0 dma tr&quot;</span><span class="p">,</span>
						<span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="mi">0</span><span class="p">]))</span> <span class="p">{</span>
					<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Can&#39;t allocate sync serial port 0 IRQ&quot;</span><span class="p">);</span>
					<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
				<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">DMA_IN_INTR_VECT</span><span class="p">,</span>
						<span class="n">rx_interrupt</span><span class="p">,</span>
						<span class="mi">0</span><span class="p">,</span>
						<span class="s">&quot;synchronous serial 1 dma rx&quot;</span><span class="p">,</span>
						<span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="mi">0</span><span class="p">]))</span> <span class="p">{</span>
					<span class="n">free_irq</span><span class="p">(</span><span class="n">DMA_OUT_INTR_VECT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">port</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
					<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Can&#39;t allocate sync serial port 0 IRQ&quot;</span><span class="p">);</span>
					<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
				<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">crisv32_request_dma</span><span class="p">(</span><span class="n">OUT_DMA_NBR</span><span class="p">,</span>
						<span class="s">&quot;synchronous serial 0 dma tr&quot;</span><span class="p">,</span>
						<span class="n">DMA_VERBOSE_ON_ERROR</span><span class="p">,</span>
						<span class="mi">0</span><span class="p">,</span>
						<span class="n">REQ_DMA_SYNCSER</span><span class="p">))</span> <span class="p">{</span>
					<span class="n">free_irq</span><span class="p">(</span><span class="n">DMA_OUT_INTR_VECT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">port</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
					<span class="n">free_irq</span><span class="p">(</span><span class="n">DMA_IN_INTR_VECT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">port</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
					<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Can&#39;t allocate sync serial port 0 TX DMA channel&quot;</span><span class="p">);</span>
					<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
				<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">crisv32_request_dma</span><span class="p">(</span><span class="n">IN_DMA_NBR</span><span class="p">,</span>
						<span class="s">&quot;synchronous serial 0 dma rec&quot;</span><span class="p">,</span>
						<span class="n">DMA_VERBOSE_ON_ERROR</span><span class="p">,</span>
						<span class="mi">0</span><span class="p">,</span>
						<span class="n">REQ_DMA_SYNCSER</span><span class="p">))</span> <span class="p">{</span>
					<span class="n">crisv32_free_dma</span><span class="p">(</span><span class="n">OUT_DMA_NBR</span><span class="p">);</span>
					<span class="n">free_irq</span><span class="p">(</span><span class="n">DMA_OUT_INTR_VECT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">port</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
					<span class="n">free_irq</span><span class="p">(</span><span class="n">DMA_IN_INTR_VECT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">port</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
					<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Can&#39;t allocate sync serial port 1 RX DMA channel&quot;</span><span class="p">);</span>
					<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
				<span class="p">}</span>
<span class="cp">#endif</span>
			<span class="p">}</span>
<span class="cp">#ifdef CONFIG_ETRAXFS</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">port</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
<span class="cp">#ifdef SYNC_SER_DMA</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">DMA6_INTR_VECT</span><span class="p">,</span>
						<span class="n">tr_interrupt</span><span class="p">,</span>
						<span class="mi">0</span><span class="p">,</span>
						<span class="s">&quot;synchronous serial 1 dma tr&quot;</span><span class="p">,</span>
						<span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="mi">1</span><span class="p">]))</span> <span class="p">{</span>
					<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Can&#39;t allocate sync serial port 1 IRQ&quot;</span><span class="p">);</span>
					<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
				<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">DMA7_INTR_VECT</span><span class="p">,</span>
						       <span class="n">rx_interrupt</span><span class="p">,</span>
						       <span class="mi">0</span><span class="p">,</span>
						       <span class="s">&quot;synchronous serial 1 dma rx&quot;</span><span class="p">,</span>
						       <span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="mi">1</span><span class="p">]))</span> <span class="p">{</span>
					<span class="n">free_irq</span><span class="p">(</span><span class="n">DMA6_INTR_VECT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
					<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Can&#39;t allocate sync serial port 3 IRQ&quot;</span><span class="p">);</span>
					<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
				<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">crisv32_request_dma</span><span class="p">(</span>
						<span class="n">SYNC_SER1_TX_DMA_NBR</span><span class="p">,</span>
						<span class="s">&quot;synchronous serial 1 dma tr&quot;</span><span class="p">,</span>
						<span class="n">DMA_VERBOSE_ON_ERROR</span><span class="p">,</span>
						<span class="mi">0</span><span class="p">,</span>
						<span class="n">dma_sser1</span><span class="p">))</span> <span class="p">{</span>
					<span class="n">free_irq</span><span class="p">(</span><span class="n">DMA6_INTR_VECT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
					<span class="n">free_irq</span><span class="p">(</span><span class="n">DMA7_INTR_VECT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
					<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Can&#39;t allocate sync serial port 3 TX DMA channel&quot;</span><span class="p">);</span>
					<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
				<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">crisv32_request_dma</span><span class="p">(</span>
						<span class="n">SYNC_SER1_RX_DMA_NBR</span><span class="p">,</span>
						<span class="s">&quot;synchronous serial 3 dma rec&quot;</span><span class="p">,</span>
						<span class="n">DMA_VERBOSE_ON_ERROR</span><span class="p">,</span>
						<span class="mi">0</span><span class="p">,</span>
						<span class="n">dma_sser1</span><span class="p">))</span> <span class="p">{</span>
					<span class="n">crisv32_free_dma</span><span class="p">(</span><span class="n">SYNC_SER1_TX_DMA_NBR</span><span class="p">);</span>
					<span class="n">free_irq</span><span class="p">(</span><span class="n">DMA6_INTR_VECT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
					<span class="n">free_irq</span><span class="p">(</span><span class="n">DMA7_INTR_VECT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
					<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Can&#39;t allocate sync serial port 3 RX DMA channel&quot;</span><span class="p">);</span>
					<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
				<span class="p">}</span>
<span class="cp">#endif</span>
			<span class="p">}</span>
<span class="cp">#endif</span>
                        <span class="cm">/* Enable DMAs */</span>
			<span class="n">REG_WR</span><span class="p">(</span><span class="n">dma</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_dmain</span><span class="p">,</span> <span class="n">rw_cfg</span><span class="p">,</span> <span class="n">cfg</span><span class="p">);</span>
			<span class="n">REG_WR</span><span class="p">(</span><span class="n">dma</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_dmaout</span><span class="p">,</span> <span class="n">rw_cfg</span><span class="p">,</span> <span class="n">cfg</span><span class="p">);</span>
			<span class="cm">/* Enable DMA IRQs */</span>
			<span class="n">REG_WR</span><span class="p">(</span><span class="n">dma</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_dmain</span><span class="p">,</span> <span class="n">rw_intr_mask</span><span class="p">,</span> <span class="n">intr_mask</span><span class="p">);</span>
			<span class="n">REG_WR</span><span class="p">(</span><span class="n">dma</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_dmaout</span><span class="p">,</span> <span class="n">rw_intr_mask</span><span class="p">,</span> <span class="n">intr_mask</span><span class="p">);</span>
			<span class="cm">/* Set up wordsize = 1 for DMAs. */</span>
			<span class="n">DMA_WR_CMD</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_dmain</span><span class="p">,</span> <span class="n">regk_dma_set_w_size1</span><span class="p">);</span>
			<span class="n">DMA_WR_CMD</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_dmaout</span><span class="p">,</span> <span class="n">regk_dma_set_w_size1</span><span class="p">);</span>

			<span class="n">start_dma_in</span><span class="p">(</span><span class="n">port</span><span class="p">);</span>
			<span class="n">port</span><span class="o">-&gt;</span><span class="n">init_irqs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span> <span class="cm">/* !port-&gt;use_dma */</span>
<span class="cp">#ifdef SYNC_SER_MANUAL</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">port</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">SYNCSER_INTR_VECT</span><span class="p">,</span>
						<span class="n">manual_interrupt</span><span class="p">,</span>
						<span class="mi">0</span><span class="p">,</span>
						<span class="s">&quot;synchronous serial manual irq&quot;</span><span class="p">,</span>
						<span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="mi">0</span><span class="p">]))</span> <span class="p">{</span>
					<span class="n">printk</span><span class="p">(</span><span class="s">&quot;Can&#39;t allocate sync serial manual irq&quot;</span><span class="p">);</span>
					<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
<span class="cp">#ifdef CONFIG_ETRAXFS</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">port</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">SSER1_INTR_VECT</span><span class="p">,</span>
						<span class="n">manual_interrupt</span><span class="p">,</span>
						<span class="mi">0</span><span class="p">,</span>
						<span class="s">&quot;synchronous serial manual irq&quot;</span><span class="p">,</span>
						<span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="mi">1</span><span class="p">]))</span> <span class="p">{</span>
					<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Can&#39;t allocate sync serial manual irq&quot;</span><span class="p">);</span>
					<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
<span class="cp">#endif</span>
			<span class="n">port</span><span class="o">-&gt;</span><span class="n">init_irqs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#else</span>
			<span class="n">panic</span><span class="p">(</span><span class="s">&quot;sync_serial: Manual mode not supported.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* SYNC_SER_MANUAL */</span><span class="cp"></span>
		<span class="p">}</span>

	<span class="p">}</span> <span class="cm">/* port-&gt;init_irqs */</span>

	<span class="n">port</span><span class="o">-&gt;</span><span class="n">busy</span><span class="o">++</span><span class="p">;</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">out:</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sync_serial_mutex</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sync_serial_release</span><span class="p">(</span><span class="k">struct</span> <span class="n">inode</span> <span class="o">*</span><span class="n">inode</span><span class="p">,</span> <span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">dev</span> <span class="o">=</span> <span class="n">iminor</span><span class="p">(</span><span class="n">inode</span><span class="p">);</span>
	<span class="n">sync_port</span> <span class="o">*</span><span class="n">port</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">dev</span> <span class="o">&gt;=</span> <span class="n">NBR_PORTS</span> <span class="o">||</span> <span class="o">!</span><span class="n">ports</span><span class="p">[</span><span class="n">dev</span><span class="p">].</span><span class="n">enabled</span><span class="p">)</span>
	<span class="p">{</span>
		<span class="n">DEBUG</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="s">&quot;Invalid minor %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="p">));</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">port</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="n">dev</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">busy</span><span class="p">)</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">busy</span><span class="o">--</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">busy</span><span class="p">)</span>
          <span class="cm">/* XXX */</span> <span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">sync_serial_poll</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">,</span> <span class="n">poll_table</span> <span class="o">*</span><span class="n">wait</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">dev</span> <span class="o">=</span> <span class="n">iminor</span><span class="p">(</span><span class="n">file</span><span class="o">-&gt;</span><span class="n">f_path</span><span class="p">.</span><span class="n">dentry</span><span class="o">-&gt;</span><span class="n">d_inode</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">sync_port</span> <span class="o">*</span><span class="n">port</span><span class="p">;</span>
	<span class="n">DEBUGPOLL</span><span class="p">(</span> <span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">prev_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="p">);</span>

	<span class="n">port</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="n">dev</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">started</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg_sser_rw_cfg</span> <span class="n">cfg</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_cfg</span><span class="p">);</span>
		<span class="n">reg_sser_rw_rec_cfg</span> <span class="n">rec_cfg</span> <span class="o">=</span>
			<span class="n">REG_RD</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_rec_cfg</span><span class="p">);</span>
		<span class="n">cfg</span><span class="p">.</span><span class="n">en</span> <span class="o">=</span> <span class="n">regk_sser_yes</span><span class="p">;</span>
		<span class="n">rec_cfg</span><span class="p">.</span><span class="n">rec_en</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">input</span><span class="p">;</span>
		<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_cfg</span><span class="p">,</span> <span class="n">cfg</span><span class="p">);</span>
		<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_rec_cfg</span><span class="p">,</span> <span class="n">rec_cfg</span><span class="p">);</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">started</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">poll_wait</span><span class="p">(</span><span class="n">file</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_wait_q</span><span class="p">,</span> <span class="n">wait</span><span class="p">);</span>
	<span class="n">poll_wait</span><span class="p">(</span><span class="n">file</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">in_wait_q</span><span class="p">,</span> <span class="n">wait</span><span class="p">);</span>

	<span class="cm">/* No active transfer, descriptors are available */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">output</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">tr_running</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">|=</span> <span class="n">POLLOUT</span> <span class="o">|</span> <span class="n">POLLWRNORM</span><span class="p">;</span>

	<span class="cm">/* Descriptor and buffer space available. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">output</span> <span class="o">&amp;&amp;</span>
	    <span class="n">port</span><span class="o">-&gt;</span><span class="n">active_tr_descr</span> <span class="o">!=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">catch_tr_descr</span> <span class="o">&amp;&amp;</span>
	    <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buf_count</span> <span class="o">&lt;</span> <span class="n">OUT_BUFFER_SIZE</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">|=</span>  <span class="n">POLLOUT</span> <span class="o">|</span> <span class="n">POLLWRNORM</span><span class="p">;</span>

	<span class="cm">/* At least an inbufchunk of data */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">input</span> <span class="o">&amp;&amp;</span> <span class="n">sync_data_avail</span><span class="p">(</span><span class="n">port</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">inbufchunk</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">|=</span> <span class="n">POLLIN</span> <span class="o">|</span> <span class="n">POLLRDNORM</span><span class="p">;</span>

	<span class="n">DEBUGPOLL</span><span class="p">(</span><span class="k">if</span> <span class="p">(</span><span class="n">mask</span> <span class="o">!=</span> <span class="n">prev_mask</span><span class="p">)</span>
	      <span class="n">printk</span><span class="p">(</span><span class="s">&quot;sync_serial_poll: mask 0x%08X %s %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span>
		     <span class="n">mask</span><span class="o">&amp;</span><span class="n">POLLOUT</span><span class="o">?</span><span class="s">&quot;POLLOUT&quot;</span><span class="o">:</span><span class="s">&quot;&quot;</span><span class="p">,</span> <span class="n">mask</span><span class="o">&amp;</span><span class="n">POLLIN</span><span class="o">?</span><span class="s">&quot;POLLIN&quot;</span><span class="o">:</span><span class="s">&quot;&quot;</span><span class="p">);</span>
	      <span class="n">prev_mask</span> <span class="o">=</span> <span class="n">mask</span><span class="p">;</span>
	      <span class="p">);</span>
	<span class="k">return</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sync_serial_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">,</span>
		  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">return_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dma_w_size</span> <span class="o">=</span> <span class="n">regk_dma_set_w_size1</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dev</span> <span class="o">=</span> <span class="n">iminor</span><span class="p">(</span><span class="n">file</span><span class="o">-&gt;</span><span class="n">f_path</span><span class="p">.</span><span class="n">dentry</span><span class="o">-&gt;</span><span class="n">d_inode</span><span class="p">);</span>
	<span class="n">sync_port</span> <span class="o">*</span><span class="n">port</span><span class="p">;</span>
	<span class="n">reg_sser_rw_tr_cfg</span> <span class="n">tr_cfg</span><span class="p">;</span>
	<span class="n">reg_sser_rw_rec_cfg</span> <span class="n">rec_cfg</span><span class="p">;</span>
	<span class="n">reg_sser_rw_frm_cfg</span> <span class="n">frm_cfg</span><span class="p">;</span>
	<span class="n">reg_sser_rw_cfg</span> <span class="n">gen_cfg</span><span class="p">;</span>
	<span class="n">reg_sser_rw_intr_mask</span> <span class="n">intr_mask</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">dev</span> <span class="o">&gt;=</span> <span class="n">NBR_PORTS</span> <span class="o">||</span> <span class="o">!</span><span class="n">ports</span><span class="p">[</span><span class="n">dev</span><span class="p">].</span><span class="n">enabled</span><span class="p">)</span>
	<span class="p">{</span>
		<span class="n">DEBUG</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="s">&quot;Invalid minor %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="p">));</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
        <span class="n">port</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="n">dev</span><span class="p">];</span>
	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">tr_cfg</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_tr_cfg</span><span class="p">);</span>
	<span class="n">rec_cfg</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_rec_cfg</span><span class="p">);</span>
	<span class="n">frm_cfg</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_frm_cfg</span><span class="p">);</span>
	<span class="n">gen_cfg</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_cfg</span><span class="p">);</span>
	<span class="n">intr_mask</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_intr_mask</span><span class="p">);</span>

	<span class="k">switch</span><span class="p">(</span><span class="n">cmd</span><span class="p">)</span>
	<span class="p">{</span>
	<span class="k">case</span> <span class="n">SSP_SPEED</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">GET_SPEED</span><span class="p">(</span><span class="n">arg</span><span class="p">)</span> <span class="o">==</span> <span class="n">CODEC</span><span class="p">)</span>
		<span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">freq</span><span class="p">;</span>

			<span class="n">gen_cfg</span><span class="p">.</span><span class="n">base_freq</span> <span class="o">=</span> <span class="n">regk_sser_f32</span><span class="p">;</span>

			<span class="cm">/* Clock divider will internally be</span>
<span class="cm">			 * gen_cfg.clk_div + 1.</span>
<span class="cm">			 */</span>

			<span class="n">freq</span> <span class="o">=</span> <span class="n">GET_FREQ</span><span class="p">(</span><span class="n">arg</span><span class="p">);</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">freq</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="n">FREQ_32kHz</span>:
			<span class="k">case</span> <span class="n">FREQ_64kHz</span>:
			<span class="k">case</span> <span class="n">FREQ_128kHz</span>:
			<span class="k">case</span> <span class="n">FREQ_256kHz</span>:
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_div</span> <span class="o">=</span> <span class="mi">125</span> <span class="o">*</span>
					<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">freq</span> <span class="o">-</span> <span class="n">FREQ_256kHz</span><span class="p">))</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FREQ_512kHz</span>:
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_div</span> <span class="o">=</span> <span class="mi">62</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FREQ_1MHz</span>:
			<span class="k">case</span> <span class="n">FREQ_2MHz</span>:
			<span class="k">case</span> <span class="n">FREQ_4MHz</span>:
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_div</span> <span class="o">=</span> <span class="mi">8</span> <span class="o">*</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">freq</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">gen_cfg</span><span class="p">.</span><span class="n">base_freq</span> <span class="o">=</span> <span class="n">regk_sser_f29_493</span><span class="p">;</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">GET_SPEED</span><span class="p">(</span><span class="n">arg</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">case</span> <span class="n">SSP150</span>:
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_div</span> <span class="o">=</span> <span class="mi">29493000</span> <span class="o">/</span> <span class="p">(</span><span class="mi">150</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">SSP300</span>:
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_div</span> <span class="o">=</span> <span class="mi">29493000</span> <span class="o">/</span> <span class="p">(</span><span class="mi">300</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">SSP600</span>:
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_div</span> <span class="o">=</span> <span class="mi">29493000</span> <span class="o">/</span> <span class="p">(</span><span class="mi">600</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">SSP1200</span>:
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_div</span> <span class="o">=</span> <span class="mi">29493000</span> <span class="o">/</span> <span class="p">(</span><span class="mi">1200</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">SSP2400</span>:
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_div</span> <span class="o">=</span> <span class="mi">29493000</span> <span class="o">/</span> <span class="p">(</span><span class="mi">2400</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">SSP4800</span>:
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_div</span> <span class="o">=</span> <span class="mi">29493000</span> <span class="o">/</span> <span class="p">(</span><span class="mi">4800</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">SSP9600</span>:
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_div</span> <span class="o">=</span> <span class="mi">29493000</span> <span class="o">/</span> <span class="p">(</span><span class="mi">9600</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">SSP19200</span>:
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_div</span> <span class="o">=</span> <span class="mi">29493000</span> <span class="o">/</span> <span class="p">(</span><span class="mi">19200</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">SSP28800</span>:
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_div</span> <span class="o">=</span> <span class="mi">29493000</span> <span class="o">/</span> <span class="p">(</span><span class="mi">28800</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">SSP57600</span>:
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_div</span> <span class="o">=</span> <span class="mi">29493000</span> <span class="o">/</span> <span class="p">(</span><span class="mi">57600</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">SSP115200</span>:
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_div</span> <span class="o">=</span> <span class="mi">29493000</span> <span class="o">/</span> <span class="p">(</span><span class="mi">115200</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">SSP230400</span>:
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_div</span> <span class="o">=</span> <span class="mi">29493000</span> <span class="o">/</span> <span class="p">(</span><span class="mi">230400</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">SSP460800</span>:
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_div</span> <span class="o">=</span> <span class="mi">29493000</span> <span class="o">/</span> <span class="p">(</span><span class="mi">460800</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">SSP921600</span>:
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_div</span> <span class="o">=</span> <span class="mi">29493000</span> <span class="o">/</span> <span class="p">(</span><span class="mi">921600</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">SSP3125000</span>:
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">base_freq</span> <span class="o">=</span> <span class="n">regk_sser_f100</span><span class="p">;</span>
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_div</span> <span class="o">=</span> <span class="mi">100000000</span> <span class="o">/</span> <span class="p">(</span><span class="mi">3125000</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>

			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">frm_cfg</span><span class="p">.</span><span class="n">wordrate</span> <span class="o">=</span> <span class="n">GET_WORD_RATE</span><span class="p">(</span><span class="n">arg</span><span class="p">);</span>

		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SSP_MODE</span>:
		<span class="k">switch</span><span class="p">(</span><span class="n">arg</span><span class="p">)</span>
		<span class="p">{</span>
			<span class="k">case</span> <span class="n">MASTER_OUTPUT</span>:
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">output</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">input</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="n">frm_cfg</span><span class="p">.</span><span class="n">out_on</span> <span class="o">=</span> <span class="n">regk_sser_tr</span><span class="p">;</span>
				<span class="n">frm_cfg</span><span class="p">.</span><span class="n">frame_pin_dir</span> <span class="o">=</span> <span class="n">regk_sser_out</span><span class="p">;</span>
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_dir</span> <span class="o">=</span> <span class="n">regk_sser_out</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">SLAVE_OUTPUT</span>:
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">output</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">input</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="n">frm_cfg</span><span class="p">.</span><span class="n">frame_pin_dir</span> <span class="o">=</span> <span class="n">regk_sser_in</span><span class="p">;</span>
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_dir</span> <span class="o">=</span> <span class="n">regk_sser_in</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">MASTER_INPUT</span>:
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">output</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">input</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="n">frm_cfg</span><span class="p">.</span><span class="n">frame_pin_dir</span> <span class="o">=</span> <span class="n">regk_sser_out</span><span class="p">;</span>
				<span class="n">frm_cfg</span><span class="p">.</span><span class="n">out_on</span> <span class="o">=</span> <span class="n">regk_sser_intern_tb</span><span class="p">;</span>
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_dir</span> <span class="o">=</span> <span class="n">regk_sser_out</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">SLAVE_INPUT</span>:
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">output</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">input</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="n">frm_cfg</span><span class="p">.</span><span class="n">frame_pin_dir</span> <span class="o">=</span> <span class="n">regk_sser_in</span><span class="p">;</span>
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_dir</span> <span class="o">=</span> <span class="n">regk_sser_in</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">MASTER_BIDIR</span>:
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">output</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">input</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="n">frm_cfg</span><span class="p">.</span><span class="n">frame_pin_dir</span> <span class="o">=</span> <span class="n">regk_sser_out</span><span class="p">;</span>
				<span class="n">frm_cfg</span><span class="p">.</span><span class="n">out_on</span> <span class="o">=</span> <span class="n">regk_sser_intern_tb</span><span class="p">;</span>
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_dir</span> <span class="o">=</span> <span class="n">regk_sser_out</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">SLAVE_BIDIR</span>:
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">output</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">input</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="n">frm_cfg</span><span class="p">.</span><span class="n">frame_pin_dir</span> <span class="o">=</span> <span class="n">regk_sser_in</span><span class="p">;</span>
				<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_dir</span> <span class="o">=</span> <span class="n">regk_sser_in</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">use_dma</span> <span class="o">||</span> <span class="p">(</span><span class="n">arg</span> <span class="o">==</span> <span class="n">MASTER_OUTPUT</span> <span class="o">||</span> <span class="n">arg</span> <span class="o">==</span> <span class="n">SLAVE_OUTPUT</span><span class="p">))</span>
			<span class="n">intr_mask</span><span class="p">.</span><span class="n">rdav</span> <span class="o">=</span> <span class="n">regk_sser_yes</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SSP_FRAME_SYNC</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">NORMAL_SYNC</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">frm_cfg</span><span class="p">.</span><span class="n">rec_delay</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">frm_cfg</span><span class="p">.</span><span class="n">tr_delay</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">EARLY_SYNC</span><span class="p">)</span>
			<span class="n">frm_cfg</span><span class="p">.</span><span class="n">rec_delay</span> <span class="o">=</span> <span class="n">frm_cfg</span><span class="p">.</span><span class="n">tr_delay</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">SECOND_WORD_SYNC</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">frm_cfg</span><span class="p">.</span><span class="n">rec_delay</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
			<span class="n">frm_cfg</span><span class="p">.</span><span class="n">tr_delay</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">tr_cfg</span><span class="p">.</span><span class="n">bulk_wspace</span> <span class="o">=</span> <span class="n">frm_cfg</span><span class="p">.</span><span class="n">tr_delay</span><span class="p">;</span>
		<span class="n">frm_cfg</span><span class="p">.</span><span class="n">early_wend</span> <span class="o">=</span> <span class="n">regk_sser_yes</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">BIT_SYNC</span><span class="p">)</span>
			<span class="n">frm_cfg</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">regk_sser_edge</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">WORD_SYNC</span><span class="p">)</span>
			<span class="n">frm_cfg</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">regk_sser_level</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">EXTENDED_SYNC</span><span class="p">)</span>
			<span class="n">frm_cfg</span><span class="p">.</span><span class="n">early_wend</span> <span class="o">=</span> <span class="n">regk_sser_no</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">SYNC_ON</span><span class="p">)</span>
			<span class="n">frm_cfg</span><span class="p">.</span><span class="n">frame_pin_use</span> <span class="o">=</span> <span class="n">regk_sser_frm</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">SYNC_OFF</span><span class="p">)</span>
			<span class="n">frm_cfg</span><span class="p">.</span><span class="n">frame_pin_use</span> <span class="o">=</span> <span class="n">regk_sser_gio0</span><span class="p">;</span>

		<span class="n">dma_w_size</span> <span class="o">=</span> <span class="n">regk_dma_set_w_size2</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">WORD_SIZE_8</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rec_cfg</span><span class="p">.</span><span class="n">sample_size</span> <span class="o">=</span> <span class="n">tr_cfg</span><span class="p">.</span><span class="n">sample_size</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
			<span class="n">dma_w_size</span> <span class="o">=</span> <span class="n">regk_dma_set_w_size1</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">WORD_SIZE_12</span><span class="p">)</span>
			<span class="n">rec_cfg</span><span class="p">.</span><span class="n">sample_size</span> <span class="o">=</span> <span class="n">tr_cfg</span><span class="p">.</span><span class="n">sample_size</span> <span class="o">=</span> <span class="mi">11</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">WORD_SIZE_16</span><span class="p">)</span>
			<span class="n">rec_cfg</span><span class="p">.</span><span class="n">sample_size</span> <span class="o">=</span> <span class="n">tr_cfg</span><span class="p">.</span><span class="n">sample_size</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">WORD_SIZE_24</span><span class="p">)</span>
			<span class="n">rec_cfg</span><span class="p">.</span><span class="n">sample_size</span> <span class="o">=</span> <span class="n">tr_cfg</span><span class="p">.</span><span class="n">sample_size</span> <span class="o">=</span> <span class="mi">23</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">WORD_SIZE_32</span><span class="p">)</span>
			<span class="n">rec_cfg</span><span class="p">.</span><span class="n">sample_size</span> <span class="o">=</span> <span class="n">tr_cfg</span><span class="p">.</span><span class="n">sample_size</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">BIT_ORDER_MSB</span><span class="p">)</span>
			<span class="n">rec_cfg</span><span class="p">.</span><span class="n">sh_dir</span> <span class="o">=</span> <span class="n">tr_cfg</span><span class="p">.</span><span class="n">sh_dir</span> <span class="o">=</span> <span class="n">regk_sser_msbfirst</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">BIT_ORDER_LSB</span><span class="p">)</span>
			<span class="n">rec_cfg</span><span class="p">.</span><span class="n">sh_dir</span> <span class="o">=</span> <span class="n">tr_cfg</span><span class="p">.</span><span class="n">sh_dir</span> <span class="o">=</span> <span class="n">regk_sser_lsbfirst</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">FLOW_CONTROL_ENABLE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">frm_cfg</span><span class="p">.</span><span class="n">status_pin_use</span> <span class="o">=</span> <span class="n">regk_sser_frm</span><span class="p">;</span>
			<span class="n">rec_cfg</span><span class="p">.</span><span class="n">fifo_thr</span> <span class="o">=</span> <span class="n">regk_sser_thr16</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">FLOW_CONTROL_DISABLE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">frm_cfg</span><span class="p">.</span><span class="n">status_pin_use</span> <span class="o">=</span> <span class="n">regk_sser_gio0</span><span class="p">;</span>
			<span class="n">rec_cfg</span><span class="p">.</span><span class="n">fifo_thr</span> <span class="o">=</span> <span class="n">regk_sser_inf</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">CLOCK_NOT_GATED</span><span class="p">)</span>
			<span class="n">gen_cfg</span><span class="p">.</span><span class="n">gate_clk</span> <span class="o">=</span> <span class="n">regk_sser_no</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">CLOCK_GATED</span><span class="p">)</span>
			<span class="n">gen_cfg</span><span class="p">.</span><span class="n">gate_clk</span> <span class="o">=</span> <span class="n">regk_sser_yes</span><span class="p">;</span>

		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SSP_IPOLARITY</span>:
		<span class="cm">/* NOTE!! negedge is considered NORMAL */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">CLOCK_NORMAL</span><span class="p">)</span>
			<span class="n">rec_cfg</span><span class="p">.</span><span class="n">clk_pol</span> <span class="o">=</span> <span class="n">regk_sser_neg</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">CLOCK_INVERT</span><span class="p">)</span>
			<span class="n">rec_cfg</span><span class="p">.</span><span class="n">clk_pol</span> <span class="o">=</span> <span class="n">regk_sser_pos</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">FRAME_NORMAL</span><span class="p">)</span>
			<span class="n">frm_cfg</span><span class="p">.</span><span class="n">level</span> <span class="o">=</span> <span class="n">regk_sser_pos_hi</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">FRAME_INVERT</span><span class="p">)</span>
			<span class="n">frm_cfg</span><span class="p">.</span><span class="n">level</span> <span class="o">=</span> <span class="n">regk_sser_neg_lo</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">STATUS_NORMAL</span><span class="p">)</span>
			<span class="n">gen_cfg</span><span class="p">.</span><span class="n">hold_pol</span> <span class="o">=</span> <span class="n">regk_sser_pos</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">STATUS_INVERT</span><span class="p">)</span>
			<span class="n">gen_cfg</span><span class="p">.</span><span class="n">hold_pol</span> <span class="o">=</span> <span class="n">regk_sser_neg</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SSP_OPOLARITY</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">CLOCK_NORMAL</span><span class="p">)</span>
			<span class="n">gen_cfg</span><span class="p">.</span><span class="n">out_clk_pol</span> <span class="o">=</span> <span class="n">regk_sser_pos</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">CLOCK_INVERT</span><span class="p">)</span>
			<span class="n">gen_cfg</span><span class="p">.</span><span class="n">out_clk_pol</span> <span class="o">=</span> <span class="n">regk_sser_neg</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">FRAME_NORMAL</span><span class="p">)</span>
			<span class="n">frm_cfg</span><span class="p">.</span><span class="n">level</span> <span class="o">=</span> <span class="n">regk_sser_pos_hi</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">FRAME_INVERT</span><span class="p">)</span>
			<span class="n">frm_cfg</span><span class="p">.</span><span class="n">level</span> <span class="o">=</span> <span class="n">regk_sser_neg_lo</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">STATUS_NORMAL</span><span class="p">)</span>
			<span class="n">gen_cfg</span><span class="p">.</span><span class="n">hold_pol</span> <span class="o">=</span> <span class="n">regk_sser_pos</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">STATUS_INVERT</span><span class="p">)</span>
			<span class="n">gen_cfg</span><span class="p">.</span><span class="n">hold_pol</span> <span class="o">=</span> <span class="n">regk_sser_neg</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SSP_SPI</span>:
		<span class="n">rec_cfg</span><span class="p">.</span><span class="n">fifo_thr</span> <span class="o">=</span> <span class="n">regk_sser_inf</span><span class="p">;</span>
		<span class="n">rec_cfg</span><span class="p">.</span><span class="n">sh_dir</span> <span class="o">=</span> <span class="n">tr_cfg</span><span class="p">.</span><span class="n">sh_dir</span> <span class="o">=</span> <span class="n">regk_sser_msbfirst</span><span class="p">;</span>
		<span class="n">rec_cfg</span><span class="p">.</span><span class="n">sample_size</span> <span class="o">=</span> <span class="n">tr_cfg</span><span class="p">.</span><span class="n">sample_size</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">frm_cfg</span><span class="p">.</span><span class="n">frame_pin_use</span> <span class="o">=</span> <span class="n">regk_sser_frm</span><span class="p">;</span>
		<span class="n">frm_cfg</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">regk_sser_level</span><span class="p">;</span>
		<span class="n">frm_cfg</span><span class="p">.</span><span class="n">tr_delay</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">frm_cfg</span><span class="p">.</span><span class="n">level</span> <span class="o">=</span> <span class="n">regk_sser_neg_lo</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="n">SPI_SLAVE</span><span class="p">)</span>
		<span class="p">{</span>
			<span class="n">rec_cfg</span><span class="p">.</span><span class="n">clk_pol</span> <span class="o">=</span> <span class="n">regk_sser_neg</span><span class="p">;</span>
			<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_dir</span> <span class="o">=</span> <span class="n">regk_sser_in</span><span class="p">;</span>
			<span class="n">port</span><span class="o">-&gt;</span><span class="n">input</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">port</span><span class="o">-&gt;</span><span class="n">output</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">else</span>
		<span class="p">{</span>
			<span class="n">gen_cfg</span><span class="p">.</span><span class="n">out_clk_pol</span> <span class="o">=</span> <span class="n">regk_sser_pos</span><span class="p">;</span>
			<span class="n">port</span><span class="o">-&gt;</span><span class="n">input</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">port</span><span class="o">-&gt;</span><span class="n">output</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">gen_cfg</span><span class="p">.</span><span class="n">clk_dir</span> <span class="o">=</span> <span class="n">regk_sser_out</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SSP_INBUFCHUNK</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">return_val</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>


	<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">started</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rec_cfg</span><span class="p">.</span><span class="n">rec_en</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">input</span><span class="p">;</span>
		<span class="n">gen_cfg</span><span class="p">.</span><span class="n">en</span> <span class="o">=</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">output</span> <span class="o">|</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">input</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_tr_cfg</span><span class="p">,</span> <span class="n">tr_cfg</span><span class="p">);</span>
	<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_rec_cfg</span><span class="p">,</span> <span class="n">rec_cfg</span><span class="p">);</span>
	<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_frm_cfg</span><span class="p">,</span> <span class="n">frm_cfg</span><span class="p">);</span>
	<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_intr_mask</span><span class="p">,</span> <span class="n">intr_mask</span><span class="p">);</span>
	<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_cfg</span><span class="p">,</span> <span class="n">gen_cfg</span><span class="p">);</span>


	<span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">SSP_FRAME_SYNC</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">arg</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">WORD_SIZE_8</span> <span class="o">|</span> <span class="n">WORD_SIZE_12</span> <span class="o">|</span>
			<span class="n">WORD_SIZE_16</span> <span class="o">|</span> <span class="n">WORD_SIZE_24</span> <span class="o">|</span> <span class="n">WORD_SIZE_32</span><span class="p">)))</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">en</span> <span class="o">=</span> <span class="n">gen_cfg</span><span class="p">.</span><span class="n">en</span><span class="p">;</span>
		<span class="n">gen_cfg</span><span class="p">.</span><span class="n">en</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_cfg</span><span class="p">,</span> <span class="n">gen_cfg</span><span class="p">);</span>
		<span class="cm">/* ##### Should DMA be stoped before we change dma size? */</span>
		<span class="n">DMA_WR_CMD</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_dmain</span><span class="p">,</span> <span class="n">dma_w_size</span><span class="p">);</span>
		<span class="n">DMA_WR_CMD</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_dmaout</span><span class="p">,</span> <span class="n">dma_w_size</span><span class="p">);</span>
		<span class="n">gen_cfg</span><span class="p">.</span><span class="n">en</span> <span class="o">=</span> <span class="n">en</span><span class="p">;</span>
		<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_cfg</span><span class="p">,</span> <span class="n">gen_cfg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">return_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">long</span> <span class="nf">sync_serial_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">,</span>
                             <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
       <span class="kt">long</span> <span class="n">ret</span><span class="p">;</span>

       <span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sync_serial_mutex</span><span class="p">);</span>
       <span class="n">ret</span> <span class="o">=</span> <span class="n">sync_serial_ioctl_unlocked</span><span class="p">(</span><span class="n">file</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">arg</span><span class="p">);</span>
       <span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sync_serial_mutex</span><span class="p">);</span>

       <span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* NOTE: sync_serial_write does not support concurrency */</span>
<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">sync_serial_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span>
				 <span class="kt">size_t</span> <span class="n">count</span><span class="p">,</span> <span class="n">loff_t</span> <span class="o">*</span><span class="n">ppos</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">dev</span> <span class="o">=</span> <span class="n">iminor</span><span class="p">(</span><span class="n">file</span><span class="o">-&gt;</span><span class="n">f_path</span><span class="p">.</span><span class="n">dentry</span><span class="o">-&gt;</span><span class="n">d_inode</span><span class="p">);</span>
	<span class="n">DECLARE_WAITQUEUE</span><span class="p">(</span><span class="n">wait</span><span class="p">,</span> <span class="n">current</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sync_port</span> <span class="o">*</span><span class="n">port</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">trunc_count</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bytes_free</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">out_buf_count</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">rd_ptr</span><span class="p">;</span>       <span class="cm">/* First allocated byte in the buffer */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">wr_ptr</span><span class="p">;</span>       <span class="cm">/* First free byte in the buffer */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf_stop_ptr</span><span class="p">;</span> <span class="cm">/* Last byte + 1 */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">dev</span> <span class="o">&gt;=</span> <span class="n">NBR_PORTS</span> <span class="o">||</span> <span class="o">!</span><span class="n">ports</span><span class="p">[</span><span class="n">dev</span><span class="p">].</span><span class="n">enabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DEBUG</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="s">&quot;Invalid minor %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="p">));</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">port</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="n">dev</span><span class="p">];</span>

	<span class="cm">/* |&lt;-         OUT_BUFFER_SIZE                          -&gt;|</span>
<span class="cm">	 *           |&lt;- out_buf_count -&gt;|</span>
<span class="cm">	 *                               |&lt;- trunc_count -&gt;| ...-&gt;|</span>
<span class="cm">	 *  ______________________________________________________</span>
<span class="cm">	 * |  free   |   data            | free                   |</span>
<span class="cm">	 * |_________|___________________|________________________|</span>
<span class="cm">	 *           ^ rd_ptr            ^ wr_ptr</span>
<span class="cm">	 */</span>
	<span class="n">DEBUGWRITE</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;W d%d c %lu a: %p c: %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">port</span><span class="o">-&gt;</span><span class="n">port_nbr</span><span class="p">,</span> <span class="n">count</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">active_tr_descr</span><span class="p">,</span>
			  <span class="n">port</span><span class="o">-&gt;</span><span class="n">catch_tr_descr</span><span class="p">));</span>

	<span class="cm">/* Read variables that may be updated by interrupts */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">rd_ptr</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span><span class="p">;</span>
	<span class="n">out_buf_count</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buf_count</span><span class="p">;</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Check if resources are available */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">tr_running</span> <span class="o">&amp;&amp;</span>
	    <span class="p">((</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">use_dma</span> <span class="o">&amp;&amp;</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">active_tr_descr</span> <span class="o">==</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">catch_tr_descr</span><span class="p">)</span> <span class="o">||</span>
	     <span class="n">out_buf_count</span> <span class="o">&gt;=</span> <span class="n">OUT_BUFFER_SIZE</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DEBUGWRITE</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;sser%d full</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="p">));</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">buf_stop_ptr</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buffer</span> <span class="o">+</span> <span class="n">OUT_BUFFER_SIZE</span><span class="p">;</span>

	<span class="cm">/* Determine pointer to the first free byte, before copying. */</span>
	<span class="n">wr_ptr</span> <span class="o">=</span> <span class="n">rd_ptr</span> <span class="o">+</span> <span class="n">out_buf_count</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wr_ptr</span> <span class="o">&gt;=</span> <span class="n">buf_stop_ptr</span><span class="p">)</span>
		<span class="n">wr_ptr</span> <span class="o">-=</span> <span class="n">OUT_BUFFER_SIZE</span><span class="p">;</span>

	<span class="cm">/* If we wrap the ring buffer, let the user space program handle it by</span>
<span class="cm">	 * truncating the data. This could be more elegant, small buffer</span>
<span class="cm">	 * fragments may occur.</span>
<span class="cm">	 */</span>
	<span class="n">bytes_free</span> <span class="o">=</span> <span class="n">OUT_BUFFER_SIZE</span> <span class="o">-</span> <span class="n">out_buf_count</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wr_ptr</span> <span class="o">+</span> <span class="n">bytes_free</span> <span class="o">&gt;</span> <span class="n">buf_stop_ptr</span><span class="p">)</span>
		<span class="n">bytes_free</span> <span class="o">=</span> <span class="n">buf_stop_ptr</span> <span class="o">-</span> <span class="n">wr_ptr</span><span class="p">;</span>
	<span class="n">trunc_count</span> <span class="o">=</span> <span class="p">(</span><span class="n">count</span> <span class="o">&lt;</span> <span class="n">bytes_free</span><span class="p">)</span> <span class="o">?</span> <span class="n">count</span> <span class="o">:</span> <span class="n">bytes_free</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">copy_from_user</span><span class="p">(</span><span class="n">wr_ptr</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="n">trunc_count</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>

	<span class="n">DEBUGOUTBUF</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;%-4d + %-4d = %-4d     %p %p %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			   <span class="n">out_buf_count</span><span class="p">,</span> <span class="n">trunc_count</span><span class="p">,</span>
			   <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buf_count</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buffer</span><span class="p">,</span>
			   <span class="n">wr_ptr</span><span class="p">,</span> <span class="n">buf_stop_ptr</span><span class="p">));</span>

	<span class="cm">/* Make sure transmitter/receiver is running */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">started</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg_sser_rw_cfg</span> <span class="n">cfg</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_cfg</span><span class="p">);</span>
		<span class="n">reg_sser_rw_rec_cfg</span> <span class="n">rec_cfg</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_rec_cfg</span><span class="p">);</span>
		<span class="n">cfg</span><span class="p">.</span><span class="n">en</span> <span class="o">=</span> <span class="n">regk_sser_yes</span><span class="p">;</span>
		<span class="n">rec_cfg</span><span class="p">.</span><span class="n">rec_en</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">input</span><span class="p">;</span>
		<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_cfg</span><span class="p">,</span> <span class="n">cfg</span><span class="p">);</span>
		<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_rec_cfg</span><span class="p">,</span> <span class="n">rec_cfg</span><span class="p">);</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">started</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Setup wait if blocking */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">file</span><span class="o">-&gt;</span><span class="n">f_flags</span> <span class="o">&amp;</span> <span class="n">O_NONBLOCK</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">add_wait_queue</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_wait_q</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">wait</span><span class="p">);</span>
		<span class="n">set_current_state</span><span class="p">(</span><span class="n">TASK_INTERRUPTIBLE</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buf_count</span> <span class="o">+=</span> <span class="n">trunc_count</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">use_dma</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">start_dma_out</span><span class="p">(</span><span class="n">port</span><span class="p">,</span> <span class="n">wr_ptr</span><span class="p">,</span> <span class="n">trunc_count</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">tr_running</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg_sser_rw_intr_mask</span> <span class="n">intr_mask</span><span class="p">;</span>
		<span class="n">intr_mask</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_intr_mask</span><span class="p">);</span>
		<span class="cm">/* Start sender by writing data */</span>
		<span class="n">send_word</span><span class="p">(</span><span class="n">port</span><span class="p">);</span>
		<span class="cm">/* and enable transmitter ready IRQ */</span>
		<span class="n">intr_mask</span><span class="p">.</span><span class="n">trdy</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_intr_mask</span><span class="p">,</span> <span class="n">intr_mask</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Exit if non blocking */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">file</span><span class="o">-&gt;</span><span class="n">f_flags</span> <span class="o">&amp;</span> <span class="n">O_NONBLOCK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DEBUGWRITE</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;w d%d c %lu  %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">port</span><span class="o">-&gt;</span><span class="n">port_nbr</span><span class="p">,</span> <span class="n">trunc_count</span><span class="p">,</span>
				  <span class="n">REG_RD_INT</span><span class="p">(</span><span class="n">dma</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_dmaout</span><span class="p">,</span> <span class="n">r_intr</span><span class="p">)));</span>
		<span class="k">return</span> <span class="n">trunc_count</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">schedule</span><span class="p">();</span>
	<span class="n">set_current_state</span><span class="p">(</span><span class="n">TASK_RUNNING</span><span class="p">);</span>
	<span class="n">remove_wait_queue</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_wait_q</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">wait</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">signal_pending</span><span class="p">(</span><span class="n">current</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINTR</span><span class="p">;</span>

	<span class="n">DEBUGWRITE</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;w d%d c %lu</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">port</span><span class="o">-&gt;</span><span class="n">port_nbr</span><span class="p">,</span> <span class="n">trunc_count</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">trunc_count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">sync_serial_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span> <span class="n">file</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span> <span class="n">buf</span><span class="p">,</span>
				<span class="kt">size_t</span> <span class="n">count</span><span class="p">,</span> <span class="n">loff_t</span> <span class="o">*</span><span class="n">ppos</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">dev</span> <span class="o">=</span> <span class="n">iminor</span><span class="p">(</span><span class="n">file</span><span class="o">-&gt;</span><span class="n">f_path</span><span class="p">.</span><span class="n">dentry</span><span class="o">-&gt;</span><span class="n">d_inode</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">avail</span><span class="p">;</span>
	<span class="n">sync_port</span> <span class="o">*</span><span class="n">port</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span><span class="o">*</span> <span class="n">start</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span><span class="o">*</span> <span class="n">end</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">dev</span> <span class="o">&gt;=</span> <span class="n">NBR_PORTS</span> <span class="o">||</span> <span class="o">!</span><span class="n">ports</span><span class="p">[</span><span class="n">dev</span><span class="p">].</span><span class="n">enabled</span><span class="p">)</span>
	<span class="p">{</span>
		<span class="n">DEBUG</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="s">&quot;Invalid minor %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="p">));</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">port</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="n">dev</span><span class="p">];</span>

	<span class="n">DEBUGREAD</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="s">&quot;R%d c %d ri %lu wi %lu /%lu</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="p">,</span> <span class="n">count</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">readp</span> <span class="o">-</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">flip</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span> <span class="o">-</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">flip</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">in_buffer_size</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">started</span><span class="p">)</span>
	<span class="p">{</span>
		<span class="n">reg_sser_rw_cfg</span> <span class="n">cfg</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_cfg</span><span class="p">);</span>
		<span class="n">reg_sser_rw_tr_cfg</span> <span class="n">tr_cfg</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_tr_cfg</span><span class="p">);</span>
		<span class="n">reg_sser_rw_rec_cfg</span> <span class="n">rec_cfg</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_rec_cfg</span><span class="p">);</span>
		<span class="n">cfg</span><span class="p">.</span><span class="n">en</span> <span class="o">=</span> <span class="n">regk_sser_yes</span><span class="p">;</span>
		<span class="n">tr_cfg</span><span class="p">.</span><span class="n">tr_en</span> <span class="o">=</span> <span class="n">regk_sser_yes</span><span class="p">;</span>
		<span class="n">rec_cfg</span><span class="p">.</span><span class="n">rec_en</span> <span class="o">=</span> <span class="n">regk_sser_yes</span><span class="p">;</span>
		<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_cfg</span><span class="p">,</span> <span class="n">cfg</span><span class="p">);</span>
		<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_tr_cfg</span><span class="p">,</span> <span class="n">tr_cfg</span><span class="p">);</span>
		<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_rec_cfg</span><span class="p">,</span> <span class="n">rec_cfg</span><span class="p">);</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">started</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Calculate number of available bytes */</span>
	<span class="cm">/* Save pointers to avoid that they are modified by interrupt */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">start</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">readp</span><span class="p">;</span> <span class="cm">/* cast away volatile */</span>
	<span class="n">end</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span><span class="p">;</span>  <span class="cm">/* cast away volatile */</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">start</span> <span class="o">==</span> <span class="n">end</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">full</span><span class="p">)</span> <span class="cm">/* No data */</span>
	<span class="p">{</span>
		<span class="n">DEBUGREAD</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;&amp;&quot;</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">file</span><span class="o">-&gt;</span><span class="n">f_flags</span> <span class="o">&amp;</span> <span class="n">O_NONBLOCK</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>

		<span class="n">interruptible_sleep_on</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">in_wait_q</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">signal_pending</span><span class="p">(</span><span class="n">current</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINTR</span><span class="p">;</span>

		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">start</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">readp</span><span class="p">;</span> <span class="cm">/* cast away volatile */</span>
		<span class="n">end</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span><span class="p">;</span>  <span class="cm">/* cast away volatile */</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Lazy read, never return wrapped data. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">full</span><span class="p">)</span>
		<span class="n">avail</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">in_buffer_size</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">end</span> <span class="o">&gt;</span> <span class="n">start</span><span class="p">)</span>
		<span class="n">avail</span> <span class="o">=</span> <span class="n">end</span> <span class="o">-</span> <span class="n">start</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">avail</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">flip</span> <span class="o">+</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">in_buffer_size</span> <span class="o">-</span> <span class="n">start</span><span class="p">;</span>

	<span class="n">count</span> <span class="o">=</span> <span class="n">count</span> <span class="o">&gt;</span> <span class="n">avail</span> <span class="o">?</span> <span class="n">avail</span> <span class="o">:</span> <span class="n">count</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">copy_to_user</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">start</span><span class="p">,</span> <span class="n">count</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
	<span class="cm">/* Disable interrupts while updating readp */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">readp</span> <span class="o">+=</span> <span class="n">count</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">readp</span> <span class="o">&gt;=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">flip</span> <span class="o">+</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">in_buffer_size</span><span class="p">)</span> <span class="cm">/* Wrap? */</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">readp</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">flip</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">full</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">DEBUGREAD</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="s">&quot;r %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">count</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">send_word</span><span class="p">(</span><span class="n">sync_port</span><span class="o">*</span> <span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">reg_sser_rw_tr_cfg</span> <span class="n">tr_cfg</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_tr_cfg</span><span class="p">);</span>
	<span class="n">reg_sser_rw_tr_data</span> <span class="n">tr_data</span> <span class="o">=</span>  <span class="p">{</span><span class="mi">0</span><span class="p">};</span>

	<span class="k">switch</span><span class="p">(</span><span class="n">tr_cfg</span><span class="p">.</span><span class="n">sample_size</span><span class="p">)</span>
	<span class="p">{</span>
	 <span class="k">case</span> <span class="mi">8</span>:
		 <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buf_count</span><span class="o">--</span><span class="p">;</span>
		 <span class="n">tr_data</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="o">*</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span><span class="o">++</span><span class="p">;</span>
		 <span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_tr_data</span><span class="p">,</span> <span class="n">tr_data</span><span class="p">);</span>
		 <span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span> <span class="o">&gt;=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buffer</span> <span class="o">+</span> <span class="n">OUT_BUFFER_SIZE</span><span class="p">)</span>
			 <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buffer</span><span class="p">;</span>
		 <span class="k">break</span><span class="p">;</span>
	 <span class="k">case</span> <span class="mi">12</span>:
	 <span class="p">{</span>
		<span class="kt">int</span> <span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span><span class="o">++</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">data</span> <span class="o">|=</span> <span class="o">*</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span><span class="o">++</span><span class="p">;</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buf_count</span> <span class="o">-=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">tr_data</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
		<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_tr_data</span><span class="p">,</span> <span class="n">tr_data</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span> <span class="o">&gt;=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buffer</span> <span class="o">+</span> <span class="n">OUT_BUFFER_SIZE</span><span class="p">)</span>
			<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buffer</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">16</span>:
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buf_count</span> <span class="o">-=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">tr_data</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span><span class="p">;</span>
		<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_tr_data</span><span class="p">,</span> <span class="n">tr_data</span><span class="p">);</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span> <span class="o">&gt;=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buffer</span> <span class="o">+</span> <span class="n">OUT_BUFFER_SIZE</span><span class="p">)</span>
			<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buffer</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">24</span>:
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buf_count</span> <span class="o">-=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">tr_data</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span><span class="p">;</span>
		<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_tr_data</span><span class="p">,</span> <span class="n">tr_data</span><span class="p">);</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">tr_data</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="o">*</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span><span class="o">++</span><span class="p">;</span>
		<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_tr_data</span><span class="p">,</span> <span class="n">tr_data</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span> <span class="o">&gt;=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buffer</span> <span class="o">+</span> <span class="n">OUT_BUFFER_SIZE</span><span class="p">)</span>
			<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buffer</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">32</span>:
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buf_count</span> <span class="o">-=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">tr_data</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span><span class="p">;</span>
		<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_tr_data</span><span class="p">,</span> <span class="n">tr_data</span><span class="p">);</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">tr_data</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span><span class="p">;</span>
		<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_tr_data</span><span class="p">,</span> <span class="n">tr_data</span><span class="p">);</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span> <span class="o">&gt;=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buffer</span> <span class="o">+</span> <span class="n">OUT_BUFFER_SIZE</span><span class="p">)</span>
			<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buffer</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">start_dma_out</span><span class="p">(</span><span class="k">struct</span> <span class="n">sync_port</span> <span class="o">*</span><span class="n">port</span><span class="p">,</span>
			  <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">int</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">active_tr_descr</span><span class="o">-&gt;</span><span class="n">buf</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span> <span class="n">virt_to_phys</span><span class="p">((</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span> <span class="n">data</span><span class="p">);</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">active_tr_descr</span><span class="o">-&gt;</span><span class="n">after</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">active_tr_descr</span><span class="o">-&gt;</span><span class="n">buf</span> <span class="o">+</span> <span class="n">count</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">active_tr_descr</span><span class="o">-&gt;</span><span class="n">intr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">port</span><span class="o">-&gt;</span><span class="n">active_tr_descr</span><span class="o">-&gt;</span><span class="n">eol</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">prev_tr_descr</span><span class="o">-&gt;</span><span class="n">eol</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">DEBUGTRDMA</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;Inserting eolr:%p eol@:%p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">prev_tr_descr</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">active_tr_descr</span><span class="p">));</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">prev_tr_descr</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">active_tr_descr</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">active_tr_descr</span> <span class="o">=</span> <span class="n">phys_to_virt</span><span class="p">((</span><span class="kt">int</span><span class="p">)</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">active_tr_descr</span><span class="o">-&gt;</span><span class="n">next</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">tr_running</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg_sser_rw_tr_cfg</span> <span class="n">tr_cfg</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span>
			<span class="n">rw_tr_cfg</span><span class="p">);</span>

		<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_context</span><span class="p">.</span><span class="n">next</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_context</span><span class="p">.</span><span class="n">saved_data</span> <span class="o">=</span>
			<span class="p">(</span><span class="n">dma_descr_data</span> <span class="o">*</span><span class="p">)</span><span class="n">virt_to_phys</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">prev_tr_descr</span><span class="p">);</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_context</span><span class="p">.</span><span class="n">saved_data_buf</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">prev_tr_descr</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">;</span>

		<span class="n">DMA_START_CONTEXT</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_dmaout</span><span class="p">,</span>
			<span class="n">virt_to_phys</span><span class="p">((</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_context</span><span class="p">));</span>

		<span class="n">tr_cfg</span><span class="p">.</span><span class="n">tr_en</span> <span class="o">=</span> <span class="n">regk_sser_yes</span><span class="p">;</span>
		<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_tr_cfg</span><span class="p">,</span> <span class="n">tr_cfg</span><span class="p">);</span>
		<span class="n">DEBUGTRDMA</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;dma s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">););</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">DMA_CONTINUE_DATA</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_dmaout</span><span class="p">);</span>
		<span class="n">DEBUGTRDMA</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;dma c</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">););</span>
	<span class="p">}</span>

	<span class="n">port</span><span class="o">-&gt;</span><span class="n">tr_running</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">start_dma_in</span><span class="p">(</span><span class="n">sync_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">flip</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span> <span class="o">&gt;</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">flip</span> <span class="o">+</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">in_buffer_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Offset too large in sync serial driver</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">buf</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span><span class="o">*</span><span class="p">)</span><span class="n">virt_to_phys</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">in_buffer</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NBR_IN_DESCR</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">in_descr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">buf</span> <span class="o">=</span> <span class="n">buf</span><span class="p">;</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">in_descr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">after</span> <span class="o">=</span> <span class="n">buf</span> <span class="o">+</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">inbufchunk</span><span class="p">;</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">in_descr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">intr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">in_descr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">next</span> <span class="o">=</span> <span class="p">(</span><span class="n">dma_descr_data</span><span class="o">*</span><span class="p">)</span><span class="n">virt_to_phys</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">in_descr</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]);</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">in_descr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">buf</span> <span class="o">=</span> <span class="n">buf</span><span class="p">;</span>
		<span class="n">buf</span> <span class="o">+=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">inbufchunk</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Link the last descriptor to the first */</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">in_descr</span><span class="p">[</span><span class="n">i</span><span class="o">-</span><span class="mi">1</span><span class="p">].</span><span class="n">next</span> <span class="o">=</span> <span class="p">(</span><span class="n">dma_descr_data</span><span class="o">*</span><span class="p">)</span><span class="n">virt_to_phys</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">in_descr</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">in_descr</span><span class="p">[</span><span class="n">i</span><span class="o">-</span><span class="mi">1</span><span class="p">].</span><span class="n">eol</span> <span class="o">=</span> <span class="n">regk_sser_yes</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">next_rx_desc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">in_descr</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">prev_rx_desc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">in_descr</span><span class="p">[</span><span class="n">NBR_IN_DESCR</span> <span class="o">-</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">in_context</span><span class="p">.</span><span class="n">saved_data</span> <span class="o">=</span> <span class="p">(</span><span class="n">dma_descr_data</span><span class="o">*</span><span class="p">)</span><span class="n">virt_to_phys</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">in_descr</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">in_context</span><span class="p">.</span><span class="n">saved_data_buf</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">in_descr</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">buf</span><span class="p">;</span>
	<span class="n">DMA_START_CONTEXT</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_dmain</span><span class="p">,</span> <span class="n">virt_to_phys</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">in_context</span><span class="p">));</span>
<span class="p">}</span>

<span class="cp">#ifdef SYNC_SER_DMA</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">tr_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">reg_dma_r_masked_intr</span> <span class="n">masked</span><span class="p">;</span>
	<span class="n">reg_dma_rw_ack_intr</span> <span class="n">ack_intr</span> <span class="o">=</span> <span class="p">{.</span><span class="n">data</span> <span class="o">=</span> <span class="n">regk_dma_yes</span><span class="p">};</span>
	<span class="n">reg_dma_rw_stat</span> <span class="n">stat</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">found</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">stop_sser</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NBR_PORTS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sync_port</span> <span class="o">*</span><span class="n">port</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">enabled</span>  <span class="o">||</span> <span class="o">!</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">use_dma</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="cm">/* IRQ active for the port? */</span>
		<span class="n">masked</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">dma</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_dmaout</span><span class="p">,</span> <span class="n">r_masked_intr</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">masked</span><span class="p">.</span><span class="n">data</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">found</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="cm">/* Check if we should stop the DMA transfer */</span>
		<span class="n">stat</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">dma</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_dmaout</span><span class="p">,</span> <span class="n">rw_stat</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">stat</span><span class="p">.</span><span class="n">list_state</span> <span class="o">==</span> <span class="n">regk_dma_data_at_eol</span><span class="p">)</span>
			<span class="n">stop_sser</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="cm">/* Clear IRQ */</span>
		<span class="n">REG_WR</span><span class="p">(</span><span class="n">dma</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_dmaout</span><span class="p">,</span> <span class="n">rw_ack_intr</span><span class="p">,</span> <span class="n">ack_intr</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">stop_sser</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* The DMA has completed a descriptor, EOL was not</span>
<span class="cm">			 * encountered, so step relevant descriptor and</span>
<span class="cm">			 * datapointers forward. */</span>
			<span class="kt">int</span> <span class="n">sent</span><span class="p">;</span>
			<span class="n">sent</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">catch_tr_descr</span><span class="o">-&gt;</span><span class="n">after</span> <span class="o">-</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">catch_tr_descr</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">;</span>
			<span class="n">DEBUGTXINT</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;%-4d - %-4d = %-4d</span><span class="se">\t</span><span class="s">&quot;</span>
					  <span class="s">&quot;in descr %p (ac: %p)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					  <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buf_count</span><span class="p">,</span> <span class="n">sent</span><span class="p">,</span>
					  <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buf_count</span> <span class="o">-</span> <span class="n">sent</span><span class="p">,</span>
					  <span class="n">port</span><span class="o">-&gt;</span><span class="n">catch_tr_descr</span><span class="p">,</span>
					  <span class="n">port</span><span class="o">-&gt;</span><span class="n">active_tr_descr</span><span class="p">););</span>
			<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buf_count</span> <span class="o">-=</span> <span class="n">sent</span><span class="p">;</span>
			<span class="n">port</span><span class="o">-&gt;</span><span class="n">catch_tr_descr</span> <span class="o">=</span>
				<span class="n">phys_to_virt</span><span class="p">((</span><span class="kt">int</span><span class="p">)</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">catch_tr_descr</span><span class="o">-&gt;</span><span class="n">next</span><span class="p">);</span>
			<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span> <span class="o">=</span>
				<span class="n">phys_to_virt</span><span class="p">((</span><span class="kt">int</span><span class="p">)</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">catch_tr_descr</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">sent</span><span class="p">;</span>
			<span class="cm">/* EOL handler.</span>
<span class="cm">			 * Note that if an EOL was encountered during the irq</span>
<span class="cm">			 * locked section of sync_ser_write the DMA will be</span>
<span class="cm">			 * restarted and the eol flag will be cleared.</span>
<span class="cm">			 * The remaining descriptors will be traversed by</span>
<span class="cm">			 * the descriptor interrupts as usual.</span>
<span class="cm">			 */</span>
			<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">catch_tr_descr</span><span class="o">-&gt;</span><span class="n">eol</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">sent</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">catch_tr_descr</span><span class="o">-&gt;</span><span class="n">after</span> <span class="o">-</span>
					<span class="n">port</span><span class="o">-&gt;</span><span class="n">catch_tr_descr</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">;</span>
				<span class="n">DEBUGOUTBUF</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span>
					<span class="s">&quot;traversing descr %p -%d (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">port</span><span class="o">-&gt;</span><span class="n">catch_tr_descr</span><span class="p">,</span>
					<span class="n">sent</span><span class="p">,</span>
					<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buf_count</span><span class="p">));</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buf_count</span> <span class="o">-=</span> <span class="n">sent</span><span class="p">;</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">catch_tr_descr</span> <span class="o">=</span> <span class="n">phys_to_virt</span><span class="p">(</span>
					<span class="p">(</span><span class="kt">int</span><span class="p">)</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">catch_tr_descr</span><span class="o">-&gt;</span><span class="n">next</span><span class="p">);</span>
				<span class="n">i</span><span class="o">++</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="n">NBR_OUT_DESCR</span><span class="p">)</span> <span class="p">{</span>
					<span class="cm">/* TODO: Reset and recover */</span>
					<span class="n">panic</span><span class="p">(</span><span class="s">&quot;sync_serial: missing eol&quot;</span><span class="p">);</span>
				<span class="p">}</span>
			<span class="p">}</span>
			<span class="n">sent</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">catch_tr_descr</span><span class="o">-&gt;</span><span class="n">after</span> <span class="o">-</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">catch_tr_descr</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">;</span>
			<span class="n">DEBUGOUTBUF</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span>
				<span class="s">&quot;eol at descr %p -%d (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">catch_tr_descr</span><span class="p">,</span>
				<span class="n">sent</span><span class="p">,</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buf_count</span><span class="p">));</span>

			<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buf_count</span> <span class="o">-=</span> <span class="n">sent</span><span class="p">;</span>

			<span class="cm">/* Update read pointer to first free byte, we</span>
<span class="cm">			 * may already be writing data there. */</span>
			<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span> <span class="o">=</span>
				<span class="n">phys_to_virt</span><span class="p">((</span><span class="kt">int</span><span class="p">)</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">catch_tr_descr</span><span class="o">-&gt;</span><span class="n">after</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span> <span class="o">&gt;</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buffer</span> <span class="o">+</span>
					<span class="n">OUT_BUFFER_SIZE</span><span class="p">)</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_rd_ptr</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buffer</span><span class="p">;</span>

			<span class="n">reg_sser_rw_tr_cfg</span> <span class="n">tr_cfg</span> <span class="o">=</span>
				<span class="n">REG_RD</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_tr_cfg</span><span class="p">);</span>
			<span class="n">DEBUGTXINT</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span>
				<span class="s">&quot;tr_int DMA stop %d, set catch @ %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buf_count</span><span class="p">,</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">active_tr_descr</span><span class="p">));</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buf_count</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
				<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;sync_ser: buffer not &quot;</span>
					<span class="s">&quot;empty after eol.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">port</span><span class="o">-&gt;</span><span class="n">catch_tr_descr</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">active_tr_descr</span><span class="p">;</span>
			<span class="n">port</span><span class="o">-&gt;</span><span class="n">tr_running</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">tr_cfg</span><span class="p">.</span><span class="n">tr_en</span> <span class="o">=</span> <span class="n">regk_sser_no</span><span class="p">;</span>
			<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_tr_cfg</span><span class="p">,</span> <span class="n">tr_cfg</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="cm">/* wake up the waiting process */</span>
		<span class="n">wake_up_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_wait_q</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">IRQ_RETVAL</span><span class="p">(</span><span class="n">found</span><span class="p">);</span>
<span class="p">}</span> <span class="cm">/* tr_interrupt */</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">rx_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">reg_dma_r_masked_intr</span> <span class="n">masked</span><span class="p">;</span>
	<span class="n">reg_dma_rw_ack_intr</span> <span class="n">ack_intr</span> <span class="o">=</span> <span class="p">{.</span><span class="n">data</span> <span class="o">=</span> <span class="n">regk_dma_yes</span><span class="p">};</span>

	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">found</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NBR_PORTS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
	<span class="p">{</span>
		<span class="n">sync_port</span> <span class="o">*</span><span class="n">port</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">enabled</span> <span class="o">||</span> <span class="o">!</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">use_dma</span> <span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">masked</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">dma</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_dmain</span><span class="p">,</span> <span class="n">r_masked_intr</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">masked</span><span class="p">.</span><span class="n">data</span><span class="p">)</span> <span class="cm">/* Descriptor interrupt */</span>
		<span class="p">{</span>
			<span class="n">found</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">REG_RD</span><span class="p">(</span><span class="n">dma</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_dmain</span><span class="p">,</span> <span class="n">rw_data</span><span class="p">)</span> <span class="o">!=</span>
			       <span class="n">virt_to_phys</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">next_rx_desc</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">DEBUGRXINT</span><span class="p">(</span><span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;!&quot;</span><span class="p">));</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span> <span class="o">+</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">inbufchunk</span> <span class="o">&gt;</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">flip</span> <span class="o">+</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">in_buffer_size</span><span class="p">)</span> <span class="p">{</span>
					<span class="kt">int</span> <span class="n">first_size</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">flip</span> <span class="o">+</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">in_buffer_size</span> <span class="o">-</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span><span class="p">;</span>
					<span class="n">memcpy</span><span class="p">((</span><span class="kt">char</span><span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span><span class="p">,</span> <span class="n">phys_to_virt</span><span class="p">((</span><span class="kt">unsigned</span><span class="p">)</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">next_rx_desc</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">),</span> <span class="n">first_size</span><span class="p">);</span>
					<span class="n">memcpy</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">flip</span><span class="p">,</span> <span class="n">phys_to_virt</span><span class="p">((</span><span class="kt">unsigned</span><span class="p">)</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">next_rx_desc</span><span class="o">-&gt;</span><span class="n">buf</span><span class="o">+</span><span class="n">first_size</span><span class="p">),</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">inbufchunk</span> <span class="o">-</span> <span class="n">first_size</span><span class="p">);</span>
					<span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">flip</span> <span class="o">+</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">inbufchunk</span> <span class="o">-</span> <span class="n">first_size</span><span class="p">;</span>
				<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
					<span class="n">memcpy</span><span class="p">((</span><span class="kt">char</span><span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span><span class="p">,</span>
					       <span class="n">phys_to_virt</span><span class="p">((</span><span class="kt">unsigned</span><span class="p">)</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">next_rx_desc</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">),</span>
					       <span class="n">port</span><span class="o">-&gt;</span><span class="n">inbufchunk</span><span class="p">);</span>
					<span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span> <span class="o">+=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">inbufchunk</span><span class="p">;</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span> <span class="o">&gt;=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">flip</span> <span class="o">+</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">in_buffer_size</span><span class="p">)</span>
						<span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">flip</span><span class="p">;</span>
				<span class="p">}</span>
                                <span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span> <span class="o">==</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">readp</span><span class="p">)</span>
                                <span class="p">{</span>
				  <span class="n">port</span><span class="o">-&gt;</span><span class="n">full</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
                                <span class="p">}</span>

				<span class="n">port</span><span class="o">-&gt;</span><span class="n">next_rx_desc</span><span class="o">-&gt;</span><span class="n">eol</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">prev_rx_desc</span><span class="o">-&gt;</span><span class="n">eol</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="cm">/* Cache bug workaround */</span>
				<span class="n">flush_dma_descr</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">prev_rx_desc</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">prev_rx_desc</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">next_rx_desc</span><span class="p">;</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">next_rx_desc</span> <span class="o">=</span> <span class="n">phys_to_virt</span><span class="p">((</span><span class="kt">unsigned</span><span class="p">)</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">next_rx_desc</span><span class="o">-&gt;</span><span class="n">next</span><span class="p">);</span>
				<span class="cm">/* Cache bug workaround */</span>
				<span class="n">flush_dma_descr</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">prev_rx_desc</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
				<span class="cm">/* wake up the waiting process */</span>
				<span class="n">wake_up_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">in_wait_q</span><span class="p">);</span>
				<span class="n">DMA_CONTINUE</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_dmain</span><span class="p">);</span>
				<span class="n">REG_WR</span><span class="p">(</span><span class="n">dma</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_dmain</span><span class="p">,</span> <span class="n">rw_ack_intr</span><span class="p">,</span> <span class="n">ack_intr</span><span class="p">);</span>

			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">IRQ_RETVAL</span><span class="p">(</span><span class="n">found</span><span class="p">);</span>
<span class="p">}</span> <span class="cm">/* rx_interrupt */</span>
<span class="cp">#endif </span><span class="cm">/* SYNC_SER_DMA */</span><span class="cp"></span>

<span class="cp">#ifdef SYNC_SER_MANUAL</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">manual_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">found</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">reg_sser_r_masked_intr</span> <span class="n">masked</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NBR_PORTS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
	<span class="p">{</span>
		<span class="n">sync_port</span> <span class="o">*</span><span class="n">port</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ports</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">enabled</span> <span class="o">||</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">use_dma</span><span class="p">)</span>
		<span class="p">{</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">masked</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">r_masked_intr</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">masked</span><span class="p">.</span><span class="n">rdav</span><span class="p">)</span>	<span class="cm">/* Data received? */</span>
		<span class="p">{</span>
			<span class="n">reg_sser_rw_rec_cfg</span> <span class="n">rec_cfg</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_rec_cfg</span><span class="p">);</span>
			<span class="n">reg_sser_r_rec_data</span> <span class="n">data</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">r_rec_data</span><span class="p">);</span>
			<span class="n">found</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="cm">/* Read data */</span>
			<span class="k">switch</span><span class="p">(</span><span class="n">rec_cfg</span><span class="p">.</span><span class="n">sample_size</span><span class="p">)</span>
			<span class="p">{</span>
			<span class="k">case</span> <span class="mi">8</span>:
				<span class="o">*</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span><span class="o">++</span> <span class="o">=</span> <span class="n">data</span><span class="p">.</span><span class="n">data</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">12</span>:
				<span class="o">*</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span> <span class="o">=</span> <span class="p">(</span><span class="n">data</span><span class="p">.</span><span class="n">data</span> <span class="o">&amp;</span> <span class="mh">0x0ff0</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span>
				<span class="o">*</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">=</span> <span class="n">data</span><span class="p">.</span><span class="n">data</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">;</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span><span class="o">+=</span><span class="mi">2</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">16</span>:
				<span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span><span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span> <span class="o">=</span> <span class="n">data</span><span class="p">.</span><span class="n">data</span><span class="p">;</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span><span class="o">+=</span><span class="mi">2</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">24</span>:
				<span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span> <span class="o">=</span> <span class="n">data</span><span class="p">.</span><span class="n">data</span><span class="p">;</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span><span class="o">+=</span><span class="mi">3</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">32</span>:
				<span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span> <span class="o">=</span> <span class="n">data</span><span class="p">.</span><span class="n">data</span><span class="p">;</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span><span class="o">+=</span><span class="mi">4</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span> <span class="o">&gt;=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">flip</span> <span class="o">+</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">in_buffer_size</span><span class="p">)</span> <span class="cm">/* Wrap? */</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">flip</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">writep</span> <span class="o">==</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">readp</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* receive buffer overrun, discard oldest data</span>
<span class="cm">				 */</span>
				<span class="n">port</span><span class="o">-&gt;</span><span class="n">readp</span><span class="o">++</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">readp</span> <span class="o">&gt;=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">flip</span> <span class="o">+</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">in_buffer_size</span><span class="p">)</span> <span class="cm">/* Wrap? */</span>
					<span class="n">port</span><span class="o">-&gt;</span><span class="n">readp</span> <span class="o">=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">flip</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">sync_data_avail</span><span class="p">(</span><span class="n">port</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">inbufchunk</span><span class="p">)</span>
				<span class="n">wake_up_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">in_wait_q</span><span class="p">);</span> <span class="cm">/* Wake up application */</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">masked</span><span class="p">.</span><span class="n">trdy</span><span class="p">)</span> <span class="cm">/* Transmitter ready? */</span>
		<span class="p">{</span>
			<span class="n">found</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_buf_count</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="cm">/* More data to send */</span>
				<span class="n">send_word</span><span class="p">(</span><span class="n">port</span><span class="p">);</span>
			<span class="k">else</span> <span class="cm">/* transmission finished */</span>
			<span class="p">{</span>
				<span class="n">reg_sser_rw_intr_mask</span> <span class="n">intr_mask</span><span class="p">;</span>
				<span class="n">intr_mask</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_intr_mask</span><span class="p">);</span>
				<span class="n">intr_mask</span><span class="p">.</span><span class="n">trdy</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="n">REG_WR</span><span class="p">(</span><span class="n">sser</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">regi_sser</span><span class="p">,</span> <span class="n">rw_intr_mask</span><span class="p">,</span> <span class="n">intr_mask</span><span class="p">);</span>
				<span class="n">wake_up_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">out_wait_q</span><span class="p">);</span> <span class="cm">/* Wake up application */</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">IRQ_RETVAL</span><span class="p">(</span><span class="n">found</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">etrax_sync_serial_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
