
---------- Begin Simulation Statistics ----------
final_tick                               104609076250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    521                       # Simulator instruction rate (inst/s)
host_mem_usage                               27025936                       # Number of bytes of host memory used
host_op_rate                                      536                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                130487.26                       # Real time elapsed on the host
host_tick_rate                                 376805                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68030464                       # Number of instructions simulated
sim_ops                                      69880907                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049168                       # Number of seconds simulated
sim_ticks                                 49168248750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.118607                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  213801                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               292403                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4437                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             18413                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            251779                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42155                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           51624                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9469                       # Number of indirect misses.
system.cpu.branchPred.lookups                  472466                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   81445                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5558                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2605536                       # Number of instructions committed
system.cpu.committedOps                       2950172                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.236706                       # CPI: cycles per instruction
system.cpu.discardedOps                         55835                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1382441                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            712073                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           333178                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7352043                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.236032                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4438                       # number of quiesce instructions executed
system.cpu.numCycles                         11038889                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4438                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1632872     55.35%     55.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9414      0.32%     55.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::MemRead                 791376     26.82%     82.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite                516510     17.51%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2950172                       # Class of committed instruction
system.cpu.quiesceCycles                     67630309                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3686846                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4959                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10049                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1984831                       # Transaction distribution
system.membus.trans_dist::ReadResp            1988339                       # Transaction distribution
system.membus.trans_dist::WriteReq            1214235                       # Transaction distribution
system.membus.trans_dist::WriteResp           1214235                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3154                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1783                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1591                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1592                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            235                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3280                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        70452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       102993                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6309747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6309747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6413275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       510912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        98751                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       648267                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    201910660                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    201910660                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               202573967                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3208179                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000013                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003618                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3208137    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      42      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3208179                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8741734110                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            89117625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              552640                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17261875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           76558600                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12339999288                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1178750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2507264                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2507264                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4154113                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4154113                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        43288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        70452                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12664832                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12849152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3550                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3550                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13322754                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27610                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        68024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        98751                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    202637312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    205586432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        56716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        56716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    212134659                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22511468500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.8                       # Network utilization (%)
system.acctest.local_bus.numRequests         14737004                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          763                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18090850021                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11678209000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3998678                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19993391                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2999009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3998678                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30989755                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3998678                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2999009                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6997687                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3998678                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19993391                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6997687                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6997687                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     37987442                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        56716                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       204172                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1775                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149231                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2999009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6997687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9996695                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2999009                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1153509                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4152517                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2999009                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9996695                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1153509                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14149213                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1980349                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1980341                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1174528                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1174528                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6240256                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1786                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6309746                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    199688192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        56716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    201910596                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3930009                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3930009    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3930009                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9486063110                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11076194000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1962027171                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     39986781                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39986781                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2042000733                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39986781                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40047796                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80034577                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2002013952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     80034577                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39986781                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2122035310                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    142213120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     73007104                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    216989696                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     82247680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    129630208                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    211877888                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     35553280                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2281472                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     37890048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20561920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4050944                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     24612864                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35988103                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2892377166                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1484842472                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4413207741                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1672780343                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2636461767                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4309242110                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35988103                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4565157509                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4121304239                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8722449851                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15040                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2752                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17792                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15040                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15040                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          235                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           43                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          278                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       305888                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        55971                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         361860                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       305888                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       305888                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       305888                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        55971                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        361860                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    126681088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        56972                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         308992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          127050052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       201856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     73007104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75371648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1979392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1985173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3154                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1140736                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1177682                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2576481596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1158715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6284381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2583985707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4105414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     39986781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1484842472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3998678                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1532933345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4105414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     40047796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4061324067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3998678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1158715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6284381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4116919051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3119044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000174706250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3058                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3058                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3574610                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1251691                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1985177                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1177682                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1985177                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1177682                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1086                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            124011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            124024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            124001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            123990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            123975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            124077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            124015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            123959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            123962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            123990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           124035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           124032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           124021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           124006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           123985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           124008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             73595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             73602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             73595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             73616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             73595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             73607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             73602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            73640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            73627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            73601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            73600                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  64944008580                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9920455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            117026397330                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32732.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58982.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4001                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1850717                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1096014                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1985174                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1177682                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1744833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   69594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   69282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   69314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  84673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 194387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 185447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  87535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  17778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11375                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       215050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.960707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   866.405348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.378447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4943      2.30%      2.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5490      2.55%      4.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3343      1.55%      6.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3093      1.44%      7.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3798      1.77%      9.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3127      1.45%     11.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3528      1.64%     12.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3457      1.61%     14.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       184271     85.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       215050                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3058                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     648.824068                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    916.490038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1926     62.98%     62.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.03%     63.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.03%     63.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.07%     63.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.07%     63.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            4      0.13%     63.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.07%     63.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            4      0.13%     63.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.03%     63.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.10%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.03%     63.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.03%     63.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.10%     63.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          350     11.45%     75.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.03%     75.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.03%     75.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            2      0.07%     75.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            3      0.10%     75.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.03%     75.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.03%     75.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            2      0.07%     75.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047           10      0.33%     75.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          675     22.07%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2239            1      0.03%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2240-2303            1      0.03%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2495            1      0.03%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      0.03%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135           57      1.86%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3058                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     385.117070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     83.389750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    480.053760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1797     58.76%     58.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            63      2.06%     60.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            29      0.95%     61.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           12      0.39%     62.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           12      0.39%     62.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.20%     62.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           14      0.46%     63.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.13%     63.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.10%     63.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            6      0.20%     63.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.13%     63.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.07%     63.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.03%     63.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            4      0.13%     64.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            4      0.13%     64.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.03%     64.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.07%     64.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     64.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     64.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.03%     64.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     64.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.03%     64.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.03%     64.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           51      1.67%     66.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1035     33.85%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1056-1087            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1632-1663            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3058                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              126981824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   69504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                75372032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               127050308                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75371648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2582.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1532.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2583.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1532.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49168291750                       # Total gap between requests
system.mem_ctrls.avgGap                      15545.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    126611712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        57228                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       308864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       203648                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     73005696                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61014.985814397143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2575070603.872179031372                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1163921.869395439979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6281777.526192652993                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4141859.943710116670                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 39986781.103323310614                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1484813835.270063400269                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3998678.110332331154                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1979392                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          897                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4828                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3154                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1140736                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      4179410                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 116621976675                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    201419595                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    198821650                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16084459545                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27131031120                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 934021409005                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2651047660                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     69656.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58918.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    224548.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41180.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5099701.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    883171.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    818788.40                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    862971.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         106112526.524991                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         74063219.999994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3608605518.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1636691898                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     470715424.199900                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     982705619.512454                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     242951496.600009                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7121845703.587710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        144.846438                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12297427545                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2659860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34212718705                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8876                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4438                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9524720.031546                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2605102.562351                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4438    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        11750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12424750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4438                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     62338368750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42270707500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       989916                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           989916                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       989916                       # number of overall hits
system.cpu.icache.overall_hits::total          989916                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          235                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            235                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          235                       # number of overall misses
system.cpu.icache.overall_misses::total           235                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10197500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10197500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10197500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10197500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       990151                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       990151                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       990151                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       990151                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000237                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000237                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000237                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000237                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43393.617021                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43393.617021                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43393.617021                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43393.617021                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          235                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          235                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          235                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          235                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9827250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9827250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9827250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9827250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41818.085106                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41818.085106                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41818.085106                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41818.085106                       # average overall mshr miss latency
system.cpu.icache.replacements                     65                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       989916                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          989916                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          235                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           235                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10197500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10197500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       990151                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       990151                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000237                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000237                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43393.617021                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43393.617021                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          235                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          235                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9827250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9827250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41818.085106                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41818.085106                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           364.890164                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2630153                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                65                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          40463.892308                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   364.890164                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.712676                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.712676                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          366                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1980537                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1980537                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1266583                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1266583                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1266583                       # number of overall hits
system.cpu.dcache.overall_hits::total         1266583                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6335                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6335                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6335                       # number of overall misses
system.cpu.dcache.overall_misses::total          6335                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    464017250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    464017250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    464017250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    464017250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1272918                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1272918                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1272918                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1272918                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004977                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004977                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004977                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004977                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73246.606156                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73246.606156                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73246.606156                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73246.606156                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3154                       # number of writebacks
system.cpu.dcache.writebacks::total              3154                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1464                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1464                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1464                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1464                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4871                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4871                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4871                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4871                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44189                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44189                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    359255125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    359255125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    359255125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    359255125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     97299125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97299125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003827                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003827                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003827                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003827                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73753.874974                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73753.874974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73753.874974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73753.874974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2201.885650                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2201.885650                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4872                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       793212                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          793212                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    253242625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    253242625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       796500                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       796500                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004128                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004128                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77020.263078                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77020.263078                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3280                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3280                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4482                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4482                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    247744125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    247744125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     97299125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     97299125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75531.745427                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75531.745427                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21708.863231                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21708.863231                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       473371                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         473371                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3047                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3047                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    210774625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    210774625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       476418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       476418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006396                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006396                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69174.474893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69174.474893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1591                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1591                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39707                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39707                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    111511000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    111511000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70088.623507                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70088.623507                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              134158                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4872                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.536535                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          338                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5096544                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5096544                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 104609076250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               104610168750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    521                       # Simulator instruction rate (inst/s)
host_mem_usage                               27025936                       # Number of bytes of host memory used
host_op_rate                                      536                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                130488.69                       # Real time elapsed on the host
host_tick_rate                                 376809                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68031749                       # Number of instructions simulated
sim_ops                                      69882493                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049169                       # Number of seconds simulated
sim_ticks                                 49169341250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.106834                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  213866                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               292539                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4437                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             18432                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            251820                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42155                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           51624                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9469                       # Number of indirect misses.
system.cpu.branchPred.lookups                  472688                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   81508                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5558                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2606821                       # Number of instructions committed
system.cpu.committedOps                       2951758                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.235288                       # CPI: cycles per instruction
system.cpu.discardedOps                         55886                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1383276                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            712443                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           333303                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7352219                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.236111                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4438                       # number of quiesce instructions executed
system.cpu.numCycles                         11040637                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4438                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1633788     55.35%     55.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9414      0.32%     55.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::MemRead                 791744     26.82%     82.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite                516811     17.51%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2951758                       # Class of committed instruction
system.cpu.quiesceCycles                     67630309                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3688418                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4960                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10052                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1984930                       # Transaction distribution
system.membus.trans_dist::ReadResp            1988439                       # Transaction distribution
system.membus.trans_dist::WriteReq            1214235                       # Transaction distribution
system.membus.trans_dist::WriteResp           1214235                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3155                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1783                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1591                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1592                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            236                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3281                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        70452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       102996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6309944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6309944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6413477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       511040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        98751                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       648395                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    201916932                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    201916932                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               202580431                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3208280                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000013                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003618                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3208238    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      42      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3208280                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8741840235                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            89117625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              554515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17261875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           76564350                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12340532468                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1183750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2507264                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2507264                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4154311                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4154310                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        43288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        70452                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12664832                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12849152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3945                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3945                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13323149                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27610                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        68024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        98751                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    202637312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    205586432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        63052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        63052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    212140995                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22512159500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.8                       # Network utilization (%)
system.acctest.local_bus.numRequests         14737399                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          763                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18091444021                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11678406000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3998589                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19992946                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2998942                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3998589                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30989067                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3998589                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2998942                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6997531                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3998589                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19992946                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6997531                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6997531                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     37986598                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        63052                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       210508                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1973                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149429                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2998942                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6997531                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9996473                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2998942                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1282344                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4281286                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2998942                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9996473                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1282344                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14277759                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1980448                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1980440                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1174528                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1174528                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6240256                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1984                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6309944                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    199688192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        63052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    201916932                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3930108                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3930108    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3930108                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9486162110                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11076689000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1961983577                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     39985893                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39985893                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2041955362                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39985893                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40046906                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80032799                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2001969469                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     80032799                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39985893                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2121988161                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    142213120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     73007104                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    216989696                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     82247680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    129630208                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    211877888                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     35553280                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2281472                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     37890048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20561920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4050944                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     24612864                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35987303                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2892312900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1484809480                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4413109683                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1672743175                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2636403188                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4309146363                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35987303                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4565056075                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4121212667                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8722256046                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15104                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2752                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15104                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15104                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          236                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           43                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          279                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       307183                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        55970                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         363153                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       307183                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       307183                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       307183                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        55970                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        363153                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    126681088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        63244                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         309056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          127056388                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       201920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     73007104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75371712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1979392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1985272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3155                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1140736                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1177683                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2576424349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1286249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6285543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2584057154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4106624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     39985893                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1484809480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3998589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1532900586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4106624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     40046906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4061233828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3998589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1286249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6285543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4116957739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3119044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000174706250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3058                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3058                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3574788                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1251691                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1985277                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1177683                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1985277                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1177683                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1086                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            124011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            124024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            124001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            123990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            123975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            124078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            124047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            123991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            123994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            123992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           124035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           124032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           124021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           124006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           123986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           124008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             73595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             73602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             73595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             73616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             73595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             73607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             73602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            73640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            73627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            73601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            73600                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  64946842370                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9920955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            117031856120                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32732.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58982.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4001                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1850809                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1096014                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1985274                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1177683                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1744914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   69603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   69286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   69318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  84673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 194387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 185447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  87535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  17778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11375                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       215056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.963024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   866.409388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.375619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4943      2.30%      2.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5490      2.55%      4.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3343      1.55%      6.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3093      1.44%      7.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3798      1.77%      9.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3127      1.45%     11.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3528      1.64%     12.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3457      1.61%     14.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       184277     85.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       215056                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3058                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     648.824068                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    916.490038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1926     62.98%     62.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.03%     63.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.03%     63.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.07%     63.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.07%     63.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            4      0.13%     63.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.07%     63.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            4      0.13%     63.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.03%     63.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.10%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.03%     63.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.03%     63.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.10%     63.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          350     11.45%     75.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.03%     75.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.03%     75.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            2      0.07%     75.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            3      0.10%     75.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.03%     75.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.03%     75.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            2      0.07%     75.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047           10      0.33%     75.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          675     22.07%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2239            1      0.03%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2240-2303            1      0.03%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2495            1      0.03%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      0.03%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135           57      1.86%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3058                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     385.117070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     83.389750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    480.053760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1797     58.76%     58.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            63      2.06%     60.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            29      0.95%     61.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           12      0.39%     62.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           12      0.39%     62.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.20%     62.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           14      0.46%     63.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.13%     63.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.10%     63.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            6      0.20%     63.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.13%     63.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.07%     63.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.03%     63.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            4      0.13%     64.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            4      0.13%     64.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.03%     64.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.07%     64.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     64.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     64.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.03%     64.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     64.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.03%     64.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.03%     64.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           51      1.67%     66.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1035     33.85%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1056-1087            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1632-1663            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3058                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              126988224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   69504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                75372032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               127056708                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75371712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2582.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1532.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2584.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1532.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49169387750                       # Total gap between requests
system.mem_ctrls.avgGap                      15545.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    126611712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        63564                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       308928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       203648                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     73005696                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61013.630114477077                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2575013388.042899608612                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1292756.794865540462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6282939.574668391608                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4141767.915184342768                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 39985892.631823696196                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1484780843.997986316681                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3998589.263182369992                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1979392                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          996                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3155                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1140736                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      4179410                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 116621976675                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    206834135                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    198865900                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16084459545                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27131031120                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 934021409005                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2651047660                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     69656.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58918.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    207664.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41181.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5098085.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    883171.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    818788.40                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    862971.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         106116967.349991                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         74065286.399994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3608787393.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1636691898                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     470715424.199900                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     982735149.787454                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     242951496.600009                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7122063616.087710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        144.847652                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12297427545                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2659860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34213811205                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8876                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4438                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9524720.031546                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2605102.562351                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4438    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        11750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12424750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4438                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     62339461250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42270707500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       990339                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           990339                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       990339                       # number of overall hits
system.cpu.icache.overall_hits::total          990339                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          236                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            236                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          236                       # number of overall misses
system.cpu.icache.overall_misses::total           236                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10241250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10241250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10241250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10241250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       990575                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       990575                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       990575                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       990575                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000238                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000238                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000238                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000238                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43395.127119                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43395.127119                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43395.127119                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43395.127119                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          236                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          236                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          236                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          236                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9869375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9869375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9869375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9869375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000238                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000238                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000238                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000238                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41819.385593                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41819.385593                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41819.385593                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41819.385593                       # average overall mshr miss latency
system.cpu.icache.replacements                     65                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       990339                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          990339                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          236                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           236                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10241250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10241250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       990575                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       990575                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000238                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000238                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43395.127119                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43395.127119                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9869375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9869375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000238                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000238                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41819.385593                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41819.385593                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           364.890232                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            21763122                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               433                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          50261.251732                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   364.890232                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.712676                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.712676                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          368                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          366                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1981386                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1981386                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1267269                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1267269                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1267269                       # number of overall hits
system.cpu.dcache.overall_hits::total         1267269                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6336                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6336                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6336                       # number of overall misses
system.cpu.dcache.overall_misses::total          6336                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    464095375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    464095375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    464095375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    464095375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1273605                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1273605                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1273605                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1273605                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004975                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004975                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004975                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73247.376105                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73247.376105                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73247.376105                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73247.376105                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3155                       # number of writebacks
system.cpu.dcache.writebacks::total              3155                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1464                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1464                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1464                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1464                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4872                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4872                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4872                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4872                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44189                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44189                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    359331875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    359331875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    359331875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    359331875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     97299125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97299125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003825                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003825                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003825                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003825                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73754.489943                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73754.489943                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73754.489943                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73754.489943                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2201.885650                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2201.885650                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4873                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       793597                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          793597                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3289                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3289                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    253320750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    253320750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       796886                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       796886                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004127                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004127                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77020.598966                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77020.598966                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3281                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3281                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4482                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4482                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    247820875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    247820875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     97299125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     97299125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75532.116733                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75532.116733                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21708.863231                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21708.863231                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       473672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         473672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3047                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3047                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    210774625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    210774625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       476719                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       476719                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69174.474893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69174.474893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1591                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1591                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39707                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39707                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    111511000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    111511000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003337                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003337                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70088.623507                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70088.623507                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1274741                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5385                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            236.720706                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          338                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5099293                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5099293                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 104610168750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
