// Seed: 1954021165
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output reg id_2,
    output reg id_3
);
  initial begin
    SystemTFIdentifier(1'b0);
    id_2 = 1;
    id_3 <= 1;
  end
  always @(*) begin
    id_2 <= 1;
    id_2 <= id_0;
  end
endmodule
