-- ==============================================================
-- Generated by Vitis HLS v2024.1.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Infeasi_Res_S2_scale_and_twoNorm_Scaled is
port (
    m_axi_gmem4_AWVALID : OUT STD_LOGIC;
    m_axi_gmem4_AWREADY : IN STD_LOGIC;
    m_axi_gmem4_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem4_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem4_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem4_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem4_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_WVALID : OUT STD_LOGIC;
    m_axi_gmem4_WREADY : IN STD_LOGIC;
    m_axi_gmem4_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem4_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem4_WLAST : OUT STD_LOGIC;
    m_axi_gmem4_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_ARVALID : OUT STD_LOGIC;
    m_axi_gmem4_ARREADY : IN STD_LOGIC;
    m_axi_gmem4_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem4_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem4_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem4_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem4_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_RVALID : IN STD_LOGIC;
    m_axi_gmem4_RREADY : OUT STD_LOGIC;
    m_axi_gmem4_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem4_RLAST : IN STD_LOGIC;
    m_axi_gmem4_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem4_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_BVALID : IN STD_LOGIC;
    m_axi_gmem4_BREADY : OUT STD_LOGIC;
    m_axi_gmem4_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    colScale : IN STD_LOGIC_VECTOR (63 downto 0);
    dualInfeasConstr_axpyfifo_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    dualInfeasConstr_axpyfifo_empty_n : IN STD_LOGIC;
    dualInfeasConstr_axpyfifo_read : OUT STD_LOGIC;
    dPrimalInfeasRes_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    dPrimalInfeasRes_full_n : IN STD_LOGIC;
    dPrimalInfeasRes_write : OUT STD_LOGIC;
    n : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    colScale_ap_vld : IN STD_LOGIC;
    n_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    dualInfeasConstr_axpyfifo_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    dualInfeasConstr_axpyfifo_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of Infeasi_Res_S2_scale_and_twoNorm_Scaled is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal loadDDR_data_22_U0_ap_start : STD_LOGIC;
    signal loadDDR_data_22_U0_ap_done : STD_LOGIC;
    signal loadDDR_data_22_U0_ap_continue : STD_LOGIC;
    signal loadDDR_data_22_U0_ap_idle : STD_LOGIC;
    signal loadDDR_data_22_U0_ap_ready : STD_LOGIC;
    signal loadDDR_data_22_U0_start_out : STD_LOGIC;
    signal loadDDR_data_22_U0_start_write : STD_LOGIC;
    signal loadDDR_data_22_U0_m_axi_gmem4_AWVALID : STD_LOGIC;
    signal loadDDR_data_22_U0_m_axi_gmem4_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_WVALID : STD_LOGIC;
    signal loadDDR_data_22_U0_m_axi_gmem4_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_WLAST : STD_LOGIC;
    signal loadDDR_data_22_U0_m_axi_gmem4_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_ARVALID : STD_LOGIC;
    signal loadDDR_data_22_U0_m_axi_gmem4_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_22_U0_m_axi_gmem4_RREADY : STD_LOGIC;
    signal loadDDR_data_22_U0_m_axi_gmem4_BREADY : STD_LOGIC;
    signal loadDDR_data_22_U0_colScale_fifo_din : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_22_U0_colScale_fifo_write : STD_LOGIC;
    signal loadDDR_data_22_U0_n_c1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_22_U0_n_c1_write : STD_LOGIC;
    signal edot_U0_ap_start : STD_LOGIC;
    signal edot_U0_ap_done : STD_LOGIC;
    signal edot_U0_ap_continue : STD_LOGIC;
    signal edot_U0_ap_idle : STD_LOGIC;
    signal edot_U0_ap_ready : STD_LOGIC;
    signal edot_U0_start_out : STD_LOGIC;
    signal edot_U0_start_write : STD_LOGIC;
    signal edot_U0_dualInfeasConstr_axpyfifo_read : STD_LOGIC;
    signal edot_U0_colScale_fifo_read : STD_LOGIC;
    signal edot_U0_temp_din : STD_LOGIC_VECTOR (511 downto 0);
    signal edot_U0_temp_write : STD_LOGIC;
    signal edot_U0_n_read : STD_LOGIC;
    signal edot_U0_n_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal edot_U0_n_c_write : STD_LOGIC;
    signal twoNorm_23_U0_ap_start : STD_LOGIC;
    signal twoNorm_23_U0_ap_done : STD_LOGIC;
    signal twoNorm_23_U0_ap_continue : STD_LOGIC;
    signal twoNorm_23_U0_ap_idle : STD_LOGIC;
    signal twoNorm_23_U0_ap_ready : STD_LOGIC;
    signal twoNorm_23_U0_temp_read : STD_LOGIC;
    signal twoNorm_23_U0_n_read : STD_LOGIC;
    signal twoNorm_23_U0_dPrimalInfeasRes_din : STD_LOGIC_VECTOR (63 downto 0);
    signal twoNorm_23_U0_dPrimalInfeasRes_write : STD_LOGIC;
    signal colScale_fifo_full_n : STD_LOGIC;
    signal colScale_fifo_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal colScale_fifo_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal colScale_fifo_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal colScale_fifo_empty_n : STD_LOGIC;
    signal n_c1_full_n : STD_LOGIC;
    signal n_c1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal n_c1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal n_c1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal n_c1_empty_n : STD_LOGIC;
    signal temp_full_n : STD_LOGIC;
    signal temp_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal temp_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal temp_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal temp_empty_n : STD_LOGIC;
    signal n_c_full_n : STD_LOGIC;
    signal n_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal n_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal n_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal n_c_empty_n : STD_LOGIC;
    signal start_for_edot_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_edot_U0_full_n : STD_LOGIC;
    signal start_for_edot_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_edot_U0_empty_n : STD_LOGIC;
    signal start_for_twoNorm_23_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_twoNorm_23_U0_full_n : STD_LOGIC;
    signal start_for_twoNorm_23_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_twoNorm_23_U0_empty_n : STD_LOGIC;

    component Infeasi_Res_S2_loadDDR_data_22 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        m_axi_gmem4_AWVALID : OUT STD_LOGIC;
        m_axi_gmem4_AWREADY : IN STD_LOGIC;
        m_axi_gmem4_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem4_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem4_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem4_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem4_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_WVALID : OUT STD_LOGIC;
        m_axi_gmem4_WREADY : IN STD_LOGIC;
        m_axi_gmem4_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem4_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem4_WLAST : OUT STD_LOGIC;
        m_axi_gmem4_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_ARVALID : OUT STD_LOGIC;
        m_axi_gmem4_ARREADY : IN STD_LOGIC;
        m_axi_gmem4_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem4_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem4_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem4_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem4_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_RVALID : IN STD_LOGIC;
        m_axi_gmem4_RREADY : OUT STD_LOGIC;
        m_axi_gmem4_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem4_RLAST : IN STD_LOGIC;
        m_axi_gmem4_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem4_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_BVALID : IN STD_LOGIC;
        m_axi_gmem4_BREADY : OUT STD_LOGIC;
        m_axi_gmem4_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        mem : IN STD_LOGIC_VECTOR (63 downto 0);
        colScale_fifo_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        colScale_fifo_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        colScale_fifo_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        colScale_fifo_full_n : IN STD_LOGIC;
        colScale_fifo_write : OUT STD_LOGIC;
        len : IN STD_LOGIC_VECTOR (31 downto 0);
        n_c1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        n_c1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        n_c1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        n_c1_full_n : IN STD_LOGIC;
        n_c1_write : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_edot IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        dualInfeasConstr_axpyfifo_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        dualInfeasConstr_axpyfifo_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasConstr_axpyfifo_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasConstr_axpyfifo_empty_n : IN STD_LOGIC;
        dualInfeasConstr_axpyfifo_read : OUT STD_LOGIC;
        colScale_fifo_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        colScale_fifo_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        colScale_fifo_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        colScale_fifo_empty_n : IN STD_LOGIC;
        colScale_fifo_read : OUT STD_LOGIC;
        temp_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        temp_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        temp_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        temp_full_n : IN STD_LOGIC;
        temp_write : OUT STD_LOGIC;
        n_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        n_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        n_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        n_empty_n : IN STD_LOGIC;
        n_read : OUT STD_LOGIC;
        n_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        n_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        n_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        n_c_full_n : IN STD_LOGIC;
        n_c_write : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_twoNorm_23 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        temp_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        temp_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        temp_empty_n : IN STD_LOGIC;
        temp_read : OUT STD_LOGIC;
        n_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        n_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        n_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        n_empty_n : IN STD_LOGIC;
        n_read : OUT STD_LOGIC;
        dPrimalInfeasRes_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        dPrimalInfeasRes_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dPrimalInfeasRes_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dPrimalInfeasRes_full_n : IN STD_LOGIC;
        dPrimalInfeasRes_write : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_fifo_w512_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (511 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (511 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_fifo_w32_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_fifo_w512_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (511 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (511 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_start_for_edot_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_start_for_twoNorm_23_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    loadDDR_data_22_U0 : component Infeasi_Res_S2_loadDDR_data_22
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => loadDDR_data_22_U0_ap_start,
        start_full_n => start_for_edot_U0_full_n,
        ap_done => loadDDR_data_22_U0_ap_done,
        ap_continue => loadDDR_data_22_U0_ap_continue,
        ap_idle => loadDDR_data_22_U0_ap_idle,
        ap_ready => loadDDR_data_22_U0_ap_ready,
        start_out => loadDDR_data_22_U0_start_out,
        start_write => loadDDR_data_22_U0_start_write,
        m_axi_gmem4_AWVALID => loadDDR_data_22_U0_m_axi_gmem4_AWVALID,
        m_axi_gmem4_AWREADY => ap_const_logic_0,
        m_axi_gmem4_AWADDR => loadDDR_data_22_U0_m_axi_gmem4_AWADDR,
        m_axi_gmem4_AWID => loadDDR_data_22_U0_m_axi_gmem4_AWID,
        m_axi_gmem4_AWLEN => loadDDR_data_22_U0_m_axi_gmem4_AWLEN,
        m_axi_gmem4_AWSIZE => loadDDR_data_22_U0_m_axi_gmem4_AWSIZE,
        m_axi_gmem4_AWBURST => loadDDR_data_22_U0_m_axi_gmem4_AWBURST,
        m_axi_gmem4_AWLOCK => loadDDR_data_22_U0_m_axi_gmem4_AWLOCK,
        m_axi_gmem4_AWCACHE => loadDDR_data_22_U0_m_axi_gmem4_AWCACHE,
        m_axi_gmem4_AWPROT => loadDDR_data_22_U0_m_axi_gmem4_AWPROT,
        m_axi_gmem4_AWQOS => loadDDR_data_22_U0_m_axi_gmem4_AWQOS,
        m_axi_gmem4_AWREGION => loadDDR_data_22_U0_m_axi_gmem4_AWREGION,
        m_axi_gmem4_AWUSER => loadDDR_data_22_U0_m_axi_gmem4_AWUSER,
        m_axi_gmem4_WVALID => loadDDR_data_22_U0_m_axi_gmem4_WVALID,
        m_axi_gmem4_WREADY => ap_const_logic_0,
        m_axi_gmem4_WDATA => loadDDR_data_22_U0_m_axi_gmem4_WDATA,
        m_axi_gmem4_WSTRB => loadDDR_data_22_U0_m_axi_gmem4_WSTRB,
        m_axi_gmem4_WLAST => loadDDR_data_22_U0_m_axi_gmem4_WLAST,
        m_axi_gmem4_WID => loadDDR_data_22_U0_m_axi_gmem4_WID,
        m_axi_gmem4_WUSER => loadDDR_data_22_U0_m_axi_gmem4_WUSER,
        m_axi_gmem4_ARVALID => loadDDR_data_22_U0_m_axi_gmem4_ARVALID,
        m_axi_gmem4_ARREADY => m_axi_gmem4_ARREADY,
        m_axi_gmem4_ARADDR => loadDDR_data_22_U0_m_axi_gmem4_ARADDR,
        m_axi_gmem4_ARID => loadDDR_data_22_U0_m_axi_gmem4_ARID,
        m_axi_gmem4_ARLEN => loadDDR_data_22_U0_m_axi_gmem4_ARLEN,
        m_axi_gmem4_ARSIZE => loadDDR_data_22_U0_m_axi_gmem4_ARSIZE,
        m_axi_gmem4_ARBURST => loadDDR_data_22_U0_m_axi_gmem4_ARBURST,
        m_axi_gmem4_ARLOCK => loadDDR_data_22_U0_m_axi_gmem4_ARLOCK,
        m_axi_gmem4_ARCACHE => loadDDR_data_22_U0_m_axi_gmem4_ARCACHE,
        m_axi_gmem4_ARPROT => loadDDR_data_22_U0_m_axi_gmem4_ARPROT,
        m_axi_gmem4_ARQOS => loadDDR_data_22_U0_m_axi_gmem4_ARQOS,
        m_axi_gmem4_ARREGION => loadDDR_data_22_U0_m_axi_gmem4_ARREGION,
        m_axi_gmem4_ARUSER => loadDDR_data_22_U0_m_axi_gmem4_ARUSER,
        m_axi_gmem4_RVALID => m_axi_gmem4_RVALID,
        m_axi_gmem4_RREADY => loadDDR_data_22_U0_m_axi_gmem4_RREADY,
        m_axi_gmem4_RDATA => m_axi_gmem4_RDATA,
        m_axi_gmem4_RLAST => m_axi_gmem4_RLAST,
        m_axi_gmem4_RID => m_axi_gmem4_RID,
        m_axi_gmem4_RFIFONUM => m_axi_gmem4_RFIFONUM,
        m_axi_gmem4_RUSER => m_axi_gmem4_RUSER,
        m_axi_gmem4_RRESP => m_axi_gmem4_RRESP,
        m_axi_gmem4_BVALID => ap_const_logic_0,
        m_axi_gmem4_BREADY => loadDDR_data_22_U0_m_axi_gmem4_BREADY,
        m_axi_gmem4_BRESP => ap_const_lv2_0,
        m_axi_gmem4_BID => ap_const_lv1_0,
        m_axi_gmem4_BUSER => ap_const_lv1_0,
        mem => colScale,
        colScale_fifo_din => loadDDR_data_22_U0_colScale_fifo_din,
        colScale_fifo_num_data_valid => colScale_fifo_num_data_valid,
        colScale_fifo_fifo_cap => colScale_fifo_fifo_cap,
        colScale_fifo_full_n => colScale_fifo_full_n,
        colScale_fifo_write => loadDDR_data_22_U0_colScale_fifo_write,
        len => n,
        n_c1_din => loadDDR_data_22_U0_n_c1_din,
        n_c1_num_data_valid => n_c1_num_data_valid,
        n_c1_fifo_cap => n_c1_fifo_cap,
        n_c1_full_n => n_c1_full_n,
        n_c1_write => loadDDR_data_22_U0_n_c1_write);

    edot_U0 : component Infeasi_Res_S2_edot
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => edot_U0_ap_start,
        start_full_n => start_for_twoNorm_23_U0_full_n,
        ap_done => edot_U0_ap_done,
        ap_continue => edot_U0_ap_continue,
        ap_idle => edot_U0_ap_idle,
        ap_ready => edot_U0_ap_ready,
        start_out => edot_U0_start_out,
        start_write => edot_U0_start_write,
        dualInfeasConstr_axpyfifo_dout => dualInfeasConstr_axpyfifo_dout,
        dualInfeasConstr_axpyfifo_num_data_valid => dualInfeasConstr_axpyfifo_num_data_valid,
        dualInfeasConstr_axpyfifo_fifo_cap => dualInfeasConstr_axpyfifo_fifo_cap,
        dualInfeasConstr_axpyfifo_empty_n => dualInfeasConstr_axpyfifo_empty_n,
        dualInfeasConstr_axpyfifo_read => edot_U0_dualInfeasConstr_axpyfifo_read,
        colScale_fifo_dout => colScale_fifo_dout,
        colScale_fifo_num_data_valid => colScale_fifo_num_data_valid,
        colScale_fifo_fifo_cap => colScale_fifo_fifo_cap,
        colScale_fifo_empty_n => colScale_fifo_empty_n,
        colScale_fifo_read => edot_U0_colScale_fifo_read,
        temp_din => edot_U0_temp_din,
        temp_num_data_valid => temp_num_data_valid,
        temp_fifo_cap => temp_fifo_cap,
        temp_full_n => temp_full_n,
        temp_write => edot_U0_temp_write,
        n_dout => n_c1_dout,
        n_num_data_valid => n_c1_num_data_valid,
        n_fifo_cap => n_c1_fifo_cap,
        n_empty_n => n_c1_empty_n,
        n_read => edot_U0_n_read,
        n_c_din => edot_U0_n_c_din,
        n_c_num_data_valid => n_c_num_data_valid,
        n_c_fifo_cap => n_c_fifo_cap,
        n_c_full_n => n_c_full_n,
        n_c_write => edot_U0_n_c_write);

    twoNorm_23_U0 : component Infeasi_Res_S2_twoNorm_23
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => twoNorm_23_U0_ap_start,
        ap_done => twoNorm_23_U0_ap_done,
        ap_continue => twoNorm_23_U0_ap_continue,
        ap_idle => twoNorm_23_U0_ap_idle,
        ap_ready => twoNorm_23_U0_ap_ready,
        temp_dout => temp_dout,
        temp_num_data_valid => temp_num_data_valid,
        temp_fifo_cap => temp_fifo_cap,
        temp_empty_n => temp_empty_n,
        temp_read => twoNorm_23_U0_temp_read,
        n_dout => n_c_dout,
        n_num_data_valid => n_c_num_data_valid,
        n_fifo_cap => n_c_fifo_cap,
        n_empty_n => n_c_empty_n,
        n_read => twoNorm_23_U0_n_read,
        dPrimalInfeasRes_din => twoNorm_23_U0_dPrimalInfeasRes_din,
        dPrimalInfeasRes_num_data_valid => ap_const_lv3_0,
        dPrimalInfeasRes_fifo_cap => ap_const_lv3_0,
        dPrimalInfeasRes_full_n => dPrimalInfeasRes_full_n,
        dPrimalInfeasRes_write => twoNorm_23_U0_dPrimalInfeasRes_write);

    colScale_fifo_U : component Infeasi_Res_S2_fifo_w512_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => loadDDR_data_22_U0_colScale_fifo_din,
        if_full_n => colScale_fifo_full_n,
        if_write => loadDDR_data_22_U0_colScale_fifo_write,
        if_dout => colScale_fifo_dout,
        if_num_data_valid => colScale_fifo_num_data_valid,
        if_fifo_cap => colScale_fifo_fifo_cap,
        if_empty_n => colScale_fifo_empty_n,
        if_read => edot_U0_colScale_fifo_read);

    n_c1_U : component Infeasi_Res_S2_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => loadDDR_data_22_U0_n_c1_din,
        if_full_n => n_c1_full_n,
        if_write => loadDDR_data_22_U0_n_c1_write,
        if_dout => n_c1_dout,
        if_num_data_valid => n_c1_num_data_valid,
        if_fifo_cap => n_c1_fifo_cap,
        if_empty_n => n_c1_empty_n,
        if_read => edot_U0_n_read);

    temp_U : component Infeasi_Res_S2_fifo_w512_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => edot_U0_temp_din,
        if_full_n => temp_full_n,
        if_write => edot_U0_temp_write,
        if_dout => temp_dout,
        if_num_data_valid => temp_num_data_valid,
        if_fifo_cap => temp_fifo_cap,
        if_empty_n => temp_empty_n,
        if_read => twoNorm_23_U0_temp_read);

    n_c_U : component Infeasi_Res_S2_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => edot_U0_n_c_din,
        if_full_n => n_c_full_n,
        if_write => edot_U0_n_c_write,
        if_dout => n_c_dout,
        if_num_data_valid => n_c_num_data_valid,
        if_fifo_cap => n_c_fifo_cap,
        if_empty_n => n_c_empty_n,
        if_read => twoNorm_23_U0_n_read);

    start_for_edot_U0_U : component Infeasi_Res_S2_start_for_edot_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_edot_U0_din,
        if_full_n => start_for_edot_U0_full_n,
        if_write => loadDDR_data_22_U0_start_write,
        if_dout => start_for_edot_U0_dout,
        if_empty_n => start_for_edot_U0_empty_n,
        if_read => edot_U0_ap_ready);

    start_for_twoNorm_23_U0_U : component Infeasi_Res_S2_start_for_twoNorm_23_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_twoNorm_23_U0_din,
        if_full_n => start_for_twoNorm_23_U0_full_n,
        if_write => edot_U0_start_write,
        if_dout => start_for_twoNorm_23_U0_dout,
        if_empty_n => start_for_twoNorm_23_U0_empty_n,
        if_read => twoNorm_23_U0_ap_ready);




    ap_done <= twoNorm_23_U0_ap_done;
    ap_idle <= (twoNorm_23_U0_ap_idle and loadDDR_data_22_U0_ap_idle and edot_U0_ap_idle);
    ap_ready <= loadDDR_data_22_U0_ap_ready;
    dPrimalInfeasRes_din <= twoNorm_23_U0_dPrimalInfeasRes_din;
    dPrimalInfeasRes_write <= twoNorm_23_U0_dPrimalInfeasRes_write;
    dualInfeasConstr_axpyfifo_read <= edot_U0_dualInfeasConstr_axpyfifo_read;
    edot_U0_ap_continue <= ap_const_logic_1;
    edot_U0_ap_start <= start_for_edot_U0_empty_n;
    loadDDR_data_22_U0_ap_continue <= ap_const_logic_1;
    loadDDR_data_22_U0_ap_start <= ap_start;
    m_axi_gmem4_ARADDR <= loadDDR_data_22_U0_m_axi_gmem4_ARADDR;
    m_axi_gmem4_ARBURST <= loadDDR_data_22_U0_m_axi_gmem4_ARBURST;
    m_axi_gmem4_ARCACHE <= loadDDR_data_22_U0_m_axi_gmem4_ARCACHE;
    m_axi_gmem4_ARID <= loadDDR_data_22_U0_m_axi_gmem4_ARID;
    m_axi_gmem4_ARLEN <= loadDDR_data_22_U0_m_axi_gmem4_ARLEN;
    m_axi_gmem4_ARLOCK <= loadDDR_data_22_U0_m_axi_gmem4_ARLOCK;
    m_axi_gmem4_ARPROT <= loadDDR_data_22_U0_m_axi_gmem4_ARPROT;
    m_axi_gmem4_ARQOS <= loadDDR_data_22_U0_m_axi_gmem4_ARQOS;
    m_axi_gmem4_ARREGION <= loadDDR_data_22_U0_m_axi_gmem4_ARREGION;
    m_axi_gmem4_ARSIZE <= loadDDR_data_22_U0_m_axi_gmem4_ARSIZE;
    m_axi_gmem4_ARUSER <= loadDDR_data_22_U0_m_axi_gmem4_ARUSER;
    m_axi_gmem4_ARVALID <= loadDDR_data_22_U0_m_axi_gmem4_ARVALID;
    m_axi_gmem4_AWADDR <= ap_const_lv64_0;
    m_axi_gmem4_AWBURST <= ap_const_lv2_0;
    m_axi_gmem4_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem4_AWID <= ap_const_lv1_0;
    m_axi_gmem4_AWLEN <= ap_const_lv32_0;
    m_axi_gmem4_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem4_AWPROT <= ap_const_lv3_0;
    m_axi_gmem4_AWQOS <= ap_const_lv4_0;
    m_axi_gmem4_AWREGION <= ap_const_lv4_0;
    m_axi_gmem4_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem4_AWUSER <= ap_const_lv1_0;
    m_axi_gmem4_AWVALID <= ap_const_logic_0;
    m_axi_gmem4_BREADY <= ap_const_logic_0;
    m_axi_gmem4_RREADY <= loadDDR_data_22_U0_m_axi_gmem4_RREADY;
    m_axi_gmem4_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem4_WID <= ap_const_lv1_0;
    m_axi_gmem4_WLAST <= ap_const_logic_0;
    m_axi_gmem4_WSTRB <= ap_const_lv64_0;
    m_axi_gmem4_WUSER <= ap_const_lv1_0;
    m_axi_gmem4_WVALID <= ap_const_logic_0;
    start_for_edot_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_twoNorm_23_U0_din <= (0=>ap_const_logic_1, others=>'-');
    twoNorm_23_U0_ap_continue <= ap_continue;
    twoNorm_23_U0_ap_start <= start_for_twoNorm_23_U0_empty_n;
end behav;
