INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_reg4_1to4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/tb_mod_reg4_1to4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_reg4_1to4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mod_reg4_1to4' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/../design/mod_reg4_1to4.sv:7]
INFO: [VRFC 10-311] analyzing module tb_mod_reg4_1to4
