// Seed: 124628633
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_9 = 1'b0 | 1;
endmodule
module module_1 #(
    parameter id_15 = 32'd87,
    parameter id_16 = 32'd56
) (
    output wire id_0,
    output supply0 id_1,
    output tri0 id_2
    , id_10,
    output uwire id_3,
    input wand id_4,
    output tri id_5,
    input supply0 id_6,
    input uwire id_7,
    input wire id_8
    , id_11
);
  assign id_5 = 1;
  wire id_12, id_13;
  wor id_14 = {1{id_7}};
  assign id_10 = id_6;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_13,
      id_13,
      id_13,
      id_13
  );
  assign modCall_1.id_9 = 0;
  defparam id_15.id_16 = id_6 + 1;
  wire id_17;
endmodule
