{"vcs1":{"timestamp_begin":1729832052.849845307, "rt":2.08, "ut":0.54, "st":0.30}}
{"vcselab":{"timestamp_begin":1729832055.012273274, "rt":1.64, "ut":0.33, "st":0.22}}
{"link":{"timestamp_begin":1729832056.729006438, "rt":0.36, "ut":0.15, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729832052.082256371}
{"VCS_COMP_START_TIME": 1729832052.082256371}
{"VCS_COMP_END_TIME": 1729832058.521753699}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 331776}}
{"stitch_vcselab": {"peak_mem": 231604}}
