Analysis & Elaboration report for max_index_frequency
Sat Mar 06 14:31:31 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|Maximum:u_max_frequency_index_max_index_frequency_frequency_max_index_finder_Maximum"
  6. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block9:u_Iteration10"
  7. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block8:u_Iteration9"
  8. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block7:u_Iteration8"
  9. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block6:u_Iteration7"
 10. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block5:u_Iteration6"
 11. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block4:u_Iteration5"
 12. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block3:u_Iteration4"
 13. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block2:u_Iteration3"
 14. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block1:u_Iteration2"
 15. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block:u_Iteration1"
 16. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag:u_Iteration"
 17. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31|Complex3Multiply_block42:u_MUL3_2"
 18. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31"
 19. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_32:u_twdlROM_5_32"
 20. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15|Complex3Multiply_block34:u_MUL3_2"
 21. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15"
 22. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_16:u_twdlROM_5_16"
 23. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23|Complex3Multiply_block38:u_MUL3_2"
 24. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23"
 25. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_24:u_twdlROM_5_24"
 26. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7|Complex3Multiply_block30:u_MUL3_2"
 27. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7"
 28. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_8:u_twdlROM_5_8"
 29. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27|Complex3Multiply_block40:u_MUL3_2"
 30. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27"
 31. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_28:u_twdlROM_5_28"
 32. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11|Complex3Multiply_block32:u_MUL3_2"
 33. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11"
 34. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_12:u_twdlROM_5_12"
 35. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19|Complex3Multiply_block36:u_MUL3_2"
 36. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19"
 37. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_20:u_twdlROM_5_20"
 38. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3|Complex3Multiply_block28:u_MUL3_2"
 39. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3"
 40. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_4:u_twdlROM_5_4"
 41. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29|Complex3Multiply_block41:u_MUL3_2"
 42. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29"
 43. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_30:u_twdlROM_5_30"
 44. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block14:u_SDNF2_4_31"
 45. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block13:u_SDNF2_4_29"
 46. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13|Complex3Multiply_block33:u_MUL3_2"
 47. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13"
 48. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_14:u_twdlROM_5_14"
 49. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block6:u_SDNF2_4_15"
 50. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block5:u_SDNF2_4_13"
 51. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21|Complex3Multiply_block37:u_MUL3_2"
 52. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21"
 53. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_22:u_twdlROM_5_22"
 54. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block10:u_SDNF2_4_23"
 55. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block9:u_SDNF2_4_21"
 56. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5|Complex3Multiply_block29:u_MUL3_2"
 57. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5"
 58. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_6:u_twdlROM_5_6"
 59. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block2:u_SDNF2_4_7"
 60. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block1:u_SDNF2_4_5"
 61. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25|Complex3Multiply_block39:u_MUL3_2"
 62. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25"
 63. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_26:u_twdlROM_5_26"
 64. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block12:u_SDNF2_4_27"
 65. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block14:u_SDNF1_3_31"
 66. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block12:u_SDNF1_3_27"
 67. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block11:u_SDNF2_4_25"
 68. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block13:u_SDNF1_3_29"
 69. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31|Complex3Multiply_block25:u_MUL3_1"
 70. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31"
 71. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_32:u_twdlROM_3_32"
 72. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_31:u_twdlROM_3_31"
 73. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27|Complex3Multiply_block21:u_MUL3_1"
 74. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27"
 75. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_28:u_twdlROM_3_28"
 76. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_27:u_twdlROM_3_27"
 77. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block11:u_SDNF1_3_25"
 78. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29|Complex3Multiply_block23:u_MUL3_1"
 79. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29"
 80. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_30:u_twdlROM_3_30"
 81. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_29:u_twdlROM_3_29"
 82. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25"
 83. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_26:u_twdlROM_3_26"
 84. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9|Complex3Multiply_block31:u_MUL3_2"
 85. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9"
 86. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_10:u_twdlROM_5_10"
 87. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block4:u_SDNF2_4_11"
 88. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15"
 89. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block4:u_SDNF1_3_11"
 90. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block3:u_SDNF2_4_9"
 91. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13"
 92. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block11:u_MUL3_1"
 93. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15"
 94. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_16:u_twdlROM_3_16"
 95. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_15:u_twdlROM_3_15"
 96. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_1"
 97. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11"
 98. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_12:u_twdlROM_3_12"
 99. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_11:u_twdlROM_3_11"
100. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9"
101. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block9:u_MUL3_1"
102. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13"
103. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_14:u_twdlROM_3_14"
104. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_13:u_twdlROM_3_13"
105. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9"
106. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_10:u_twdlROM_3_10"
107. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17|Complex3Multiply_block35:u_MUL3_2"
108. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17"
109. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_18:u_twdlROM_5_18"
110. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block8:u_SDNF2_4_19"
111. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block10:u_SDNF1_3_23"
112. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block8:u_SDNF1_3_19"
113. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block7:u_SDNF2_4_17"
114. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block9:u_SDNF1_3_21"
115. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23|Complex3Multiply_block18:u_MUL3_1"
116. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23"
117. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_24:u_twdlROM_3_24"
118. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_23:u_twdlROM_3_23"
119. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block14:u_SDNF2_2_31"
120. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block13:u_SDNF2_2_29"
121. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19|Complex3Multiply_block14:u_MUL3_1"
122. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19"
123. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_20:u_twdlROM_3_20"
124. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_19:u_twdlROM_3_19"
125. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block10:u_SDNF2_2_23"
126. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block9:u_SDNF2_2_21"
127. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block7:u_SDNF1_3_17"
128. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21|Complex3Multiply_block16:u_MUL3_1"
129. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21"
130. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_22:u_twdlROM_3_22"
131. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_21:u_twdlROM_3_21"
132. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block12:u_SDNF2_2_27"
133. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block11:u_SDNF2_2_25"
134. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17"
135. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_18:u_twdlROM_3_18"
136. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block8:u_SDNF2_2_19"
137. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block7:u_SDNF2_2_17"
138. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5:u_SDNF1_5_1|Complex3Multiply_block27:u_MUL3_2"
139. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5:u_SDNF1_5_1"
140. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_2:u_twdlROM_5_2"
141. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block:u_SDNF2_4_3"
142. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block2:u_SDNF1_3_7"
143. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3"
144. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4:u_SDNF2_4_1"
145. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5"
146. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_1"
147. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7"
148. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_8:u_twdlROM_3_8"
149. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_7:u_twdlROM_3_7"
150. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block6:u_SDNF2_2_15"
151. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block14:u_SDNF1_1_31"
152. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15"
153. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block5:u_SDNF2_2_13"
154. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block13:u_SDNF1_1_29"
155. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13"
156. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1"
157. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3"
158. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_4:u_twdlROM_3_4"
159. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_3:u_twdlROM_3_3"
160. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block2:u_SDNF2_2_7"
161. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block10:u_SDNF1_1_23"
162. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7"
163. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block1:u_SDNF2_2_5"
164. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block9:u_SDNF1_1_21"
165. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5"
166. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3:u_SDNF1_3_1"
167. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_1"
168. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5"
169. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_6:u_twdlROM_3_6"
170. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_5:u_twdlROM_3_5"
171. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block4:u_SDNF2_2_11"
172. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block12:u_SDNF1_1_27"
173. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11"
174. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block3:u_SDNF2_2_9"
175. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block11:u_SDNF1_1_25"
176. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9"
177. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1"
178. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_2:u_twdlROM_3_2"
179. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block:u_SDNF2_2_3"
180. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block8:u_SDNF1_1_19"
181. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3"
182. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2:u_SDNF2_2_1"
183. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block7:u_SDNF1_1_17"
184. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1:u_SDNF1_1_1"
185. Port Connectivity Checks: "max_index_frequency:u_Max_Frequency"
186. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sat Mar 06 14:31:31 2021       ;
; Quartus Prime Version         ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                 ; max_index_frequency                         ;
; Top-level Entity Name         ; max_frequency_top                           ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                            ;
+---------------------------------------------------------------------------------+--------------------+---------------------+
; Option                                                                          ; Setting            ; Default Value       ;
+---------------------------------------------------------------------------------+--------------------+---------------------+
; Device                                                                          ; 5CEBA4F23C8        ;                     ;
; Top-level entity name                                                           ; max_frequency_top  ; max_index_frequency ;
; Family name                                                                     ; Cyclone V          ; Cyclone V           ;
; Use smart compilation                                                           ; Off                ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                  ;
; Enable compact report table                                                     ; Off                ; Off                 ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                 ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                 ;
; Preserve fewer node names                                                       ; On                 ; On                  ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable              ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                                        ; Auto               ; Auto                ;
; Safe State Machine                                                              ; Off                ; Off                 ;
; Extract Verilog State Machines                                                  ; On                 ; On                  ;
; Extract VHDL State Machines                                                     ; On                 ; On                  ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                  ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                  ;
; Parallel Synthesis                                                              ; On                 ; On                  ;
; DSP Block Balancing                                                             ; Auto               ; Auto                ;
; NOT Gate Push-Back                                                              ; On                 ; On                  ;
; Power-Up Don't Care                                                             ; On                 ; On                  ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                  ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                 ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                 ;
; Ignore SOFT Buffers                                                             ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                 ;
; Optimization Technique                                                          ; Balanced           ; Balanced            ;
; Carry Chain Length                                                              ; 70                 ; 70                  ;
; Auto Carry Chains                                                               ; On                 ; On                  ;
; Auto Open-Drain Pins                                                            ; On                 ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                 ;
; Auto ROM Replacement                                                            ; On                 ; On                  ;
; Auto RAM Replacement                                                            ; On                 ; On                  ;
; Auto DSP Block Replacement                                                      ; On                 ; On                  ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                  ;
; Strict RAM Replacement                                                          ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                               ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                 ;
; Auto Resource Sharing                                                           ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                  ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                 ;
; Timing-Driven Synthesis                                                         ; On                 ; On                  ;
; Report Parameter Settings                                                       ; On                 ; On                  ;
; Report Source Assignments                                                       ; On                 ; On                  ;
; Report Connectivity Checks                                                      ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                 ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                   ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation  ;
; HDL message level                                                               ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                 ;
; Clock MUX Protection                                                            ; On                 ; On                  ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                 ;
; Block Design Naming                                                             ; Auto               ; Auto                ;
; SDC constraint protection                                                       ; Off                ; Off                 ;
; Synthesis Effort                                                                ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                  ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                  ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                 ;
+---------------------------------------------------------------------------------+--------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|Maximum:u_max_frequency_index_max_index_frequency_frequency_max_index_finder_Maximum" ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                      ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out0[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block9:u_Iteration10" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                      ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; idx[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                 ;
; idx[4]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; idx[3]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                 ;
; idx[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; yout      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block8:u_Iteration9" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                         ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; idx[4] ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
; idx[3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                    ;
; idx[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
; idx[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                    ;
; idx[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block7:u_Iteration8" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                      ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; idx[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
; idx[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
; idx[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                 ;
; idx[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                 ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block6:u_Iteration7" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                      ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; idx[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
; idx[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
; idx[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                 ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block5:u_Iteration6" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                      ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; idx[2..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                 ;
; idx[4..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block4:u_Iteration5" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                      ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; idx[2..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                 ;
; idx[4..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
; idx[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block3:u_Iteration4" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                      ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; idx[4..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
; idx[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                 ;
; idx[1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
; idx[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                 ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block2:u_Iteration3" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                      ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; idx[4..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
; idx[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
; idx[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                 ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block1:u_Iteration2" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                      ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; idx[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                 ;
; idx[4..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block:u_Iteration1" ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                     ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; idx[4..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                ;
; idx[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                ;
; idx[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag:u_Iteration" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; idx[4..1] ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; idx[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31|Complex3Multiply_block42:u_MUL3_2" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din_vld_dly9 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; twdl_5_31_re[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; twdl_5_31_re[11]   ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; twdl_5_31_re[10]   ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; twdl_5_31_im       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; softreset          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; dout_32_vld        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_32:u_twdlROM_5_32" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; twdl_5_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15|Complex3Multiply_block34:u_MUL3_2" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din_vld_dly9 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                         ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; twdl_5_15_re[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; twdl_5_15_re[11]   ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; twdl_5_15_re[10]   ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; twdl_5_15_im       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; softreset          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; dout_16_vld        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_16:u_twdlROM_5_16" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; twdl_5_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23|Complex3Multiply_block38:u_MUL3_2" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din_vld_dly9 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; twdl_5_23_re[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; twdl_5_23_re[11]   ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; twdl_5_23_re[10]   ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; twdl_5_23_im       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; softreset          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; dout_24_vld        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_24:u_twdlROM_5_24" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; twdl_5_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7|Complex3Multiply_block30:u_MUL3_2" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din_vld_dly9 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; twdl_5_7_re[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; twdl_5_7_re[11]   ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; twdl_5_7_re[10]   ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; twdl_5_7_im       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; softreset         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; dout_8_vld        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_8:u_twdlROM_5_8" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; twdl_5_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27|Complex3Multiply_block40:u_MUL3_2" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din_vld_dly9 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; twdl_5_27_re[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; twdl_5_27_re[11]   ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; twdl_5_27_re[10]   ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; twdl_5_27_im       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; softreset          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; dout_28_vld        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_28:u_twdlROM_5_28" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; twdl_5_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11|Complex3Multiply_block32:u_MUL3_2" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din_vld_dly9 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                         ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; twdl_5_11_re[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; twdl_5_11_re[11]   ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; twdl_5_11_re[10]   ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; twdl_5_11_im       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; softreset          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; dout_12_vld        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_12:u_twdlROM_5_12" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; twdl_5_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19|Complex3Multiply_block36:u_MUL3_2" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din_vld_dly9 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                         ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; twdl_5_19_re[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; twdl_5_19_re[11]   ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; twdl_5_19_re[10]   ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; twdl_5_19_im       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; softreset          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; dout_20_vld        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_20:u_twdlROM_5_20" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; twdl_5_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3|Complex3Multiply_block28:u_MUL3_2" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din_vld_dly9 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; twdl_5_3_re[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; twdl_5_3_re[11]   ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; twdl_5_3_re[10]   ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; twdl_5_3_im       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; softreset         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; dout_4_vld_1      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_4:u_twdlROM_5_4" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; twdl_5_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29|Complex3Multiply_block41:u_MUL3_2" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din_vld_dly9 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; twdl_5_29_re[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; twdl_5_29_re[11]   ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; twdl_5_29_re[10]   ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; twdl_5_29_im       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; softreset          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; dout_30_vld        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_30:u_twdlROM_5_30" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; twdl_5_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block14:u_SDNF2_4_31" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; rotate_31  ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; dout_4_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block13:u_SDNF2_4_29" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; rotate_29  ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; dout_4_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13|Complex3Multiply_block33:u_MUL3_2" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din_vld_dly9 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                         ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; twdl_5_13_re[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; twdl_5_13_re[11]   ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; twdl_5_13_re[10]   ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; twdl_5_13_im       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; softreset          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; dout_14_vld        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_14:u_twdlROM_5_14" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; twdl_5_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block6:u_SDNF2_4_15" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; rotate_15  ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; dout_4_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block5:u_SDNF2_4_13" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; rotate_13  ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; dout_4_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21|Complex3Multiply_block37:u_MUL3_2" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din_vld_dly9 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                         ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; twdl_5_21_re[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; twdl_5_21_re[11]   ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; twdl_5_21_re[10]   ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; twdl_5_21_im       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; softreset          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; dout_22_vld        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_22:u_twdlROM_5_22" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; twdl_5_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block10:u_SDNF2_4_23" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; rotate_23  ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; dout_4_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block9:u_SDNF2_4_21" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; rotate_21  ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; dout_4_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5|Complex3Multiply_block29:u_MUL3_2" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din_vld_dly9 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; twdl_5_5_re[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; twdl_5_5_re[11]   ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; twdl_5_5_re[10]   ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; twdl_5_5_im       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; softreset         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; dout_6_vld        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_6:u_twdlROM_5_6" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; twdl_5_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block2:u_SDNF2_4_7" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; rotate_7   ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_4_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block1:u_SDNF2_4_5" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; rotate_5   ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_4_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25|Complex3Multiply_block39:u_MUL3_2" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din_vld_dly9 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; twdl_5_25_re[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; twdl_5_25_re[11]   ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; twdl_5_25_re[10]   ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; twdl_5_25_im       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; softreset          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; dout_26_vld        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_26:u_twdlROM_5_26" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; twdl_5_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block12:u_SDNF2_4_27" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; rotate_27  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; dout_4_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block14:u_SDNF1_3_31" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; softreset   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; dout_31_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block12:u_SDNF1_3_27" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; softreset   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; dout_27_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block11:u_SDNF2_4_25" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; rotate_25  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; dout_4_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block13:u_SDNF1_3_29" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; softreset   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; dout_29_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31|Complex3Multiply_block25:u_MUL3_1" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                        ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; twdlxdin1_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                    ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; softreset       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; twdlxdin_31_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_32:u_twdlROM_3_32" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                        ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; softreset ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_31:u_twdlROM_3_31" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                   ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; softreset     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; twdl_3_31_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27|Complex3Multiply_block21:u_MUL3_1" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                        ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; twdlxdin1_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                    ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; softreset       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; twdlxdin_27_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_28:u_twdlROM_3_28" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                        ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; softreset ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_27:u_twdlROM_3_27" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                   ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; softreset     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; twdl_3_27_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block11:u_SDNF1_3_25" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; softreset   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; dout_25_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29|Complex3Multiply_block23:u_MUL3_1" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                        ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; twdlxdin1_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                    ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; softreset       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; twdlxdin_29_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_30:u_twdlROM_3_30" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                        ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; softreset ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_29:u_twdlROM_3_29" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                   ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; softreset     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; twdl_3_29_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                 ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; twdl_3_25_re[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; twdl_3_25_re[11]   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; twdl_3_25_re[10]   ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; twdl_3_25_im       ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; softreset          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; twdlxdin_25_vld    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_26:u_twdlROM_3_26" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                        ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; softreset ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9|Complex3Multiply_block31:u_MUL3_2" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din_vld_dly9 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; twdl_5_9_re[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; twdl_5_9_re[11]   ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; twdl_5_9_re[10]   ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; twdl_5_9_im       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; softreset         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; dout_10_vld       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_10:u_twdlROM_5_10" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; twdl_5_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block4:u_SDNF2_4_11" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; rotate_11  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; dout_4_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; softreset   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_15_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block4:u_SDNF1_3_11" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; softreset   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_11_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block3:u_SDNF2_4_9" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; rotate_9   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_4_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; softreset   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_13_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block11:u_MUL3_1" ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; twdlxdin1_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; softreset       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; twdlxdin_15_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_16:u_twdlROM_3_16" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                        ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; softreset ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_15:u_twdlROM_3_15" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                   ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; softreset     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; twdl_3_15_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_1" ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                      ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; twdlxdin1_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; softreset       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; twdlxdin_11_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_12:u_twdlROM_3_12" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                        ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; softreset ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_11:u_twdlROM_3_11" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                   ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; softreset     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; twdl_3_11_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_9_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block9:u_MUL3_1" ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                      ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; twdlxdin1_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; softreset       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; twdlxdin_13_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_14:u_twdlROM_3_14" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                        ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; softreset ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_13:u_twdlROM_3_13" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                   ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; softreset     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; twdl_3_13_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; twdl_3_9_re[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; twdl_3_9_re[11]   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; twdl_3_9_re[10]   ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; twdl_3_9_im       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; softreset         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; twdlxdin_9_vld    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_10:u_twdlROM_3_10" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                        ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; softreset ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17|Complex3Multiply_block35:u_MUL3_2" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din_vld_dly9 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                         ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; twdl_5_17_re[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; twdl_5_17_re[11]   ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; twdl_5_17_re[10]   ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; twdl_5_17_im       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; softreset          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; dout_18_vld        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_18:u_twdlROM_5_18" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; twdl_5_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block8:u_SDNF2_4_19" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; rotate_19  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; dout_4_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block10:u_SDNF1_3_23" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; softreset   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; dout_23_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block8:u_SDNF1_3_19" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; softreset   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_19_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block7:u_SDNF2_4_17" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; rotate_17  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; dout_4_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block9:u_SDNF1_3_21" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; softreset   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_21_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23|Complex3Multiply_block18:u_MUL3_1" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                        ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; twdlxdin1_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                    ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; softreset       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; twdlxdin_23_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_24:u_twdlROM_3_24" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                        ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; softreset ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_23:u_twdlROM_3_23" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                   ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; softreset     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; twdl_3_23_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block14:u_SDNF2_2_31" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; rotate_31  ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; dout_2_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block13:u_SDNF2_2_29" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; rotate_29  ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; dout_2_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19|Complex3Multiply_block14:u_MUL3_1" ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; twdlxdin1_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; softreset       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; twdlxdin_19_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_20:u_twdlROM_3_20" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                        ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; softreset ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_19:u_twdlROM_3_19" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                   ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; softreset     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; twdl_3_19_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block10:u_SDNF2_2_23" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; rotate_23  ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; dout_2_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block9:u_SDNF2_2_21" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; rotate_21  ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; dout_2_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block7:u_SDNF1_3_17" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; softreset   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_17_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21|Complex3Multiply_block16:u_MUL3_1" ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; twdlxdin1_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; softreset       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; twdlxdin_21_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_22:u_twdlROM_3_22" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                        ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; softreset ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_21:u_twdlROM_3_21" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                   ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; softreset     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; twdl_3_21_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block12:u_SDNF2_2_27" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; rotate_27  ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; dout_2_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block11:u_SDNF2_2_25" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; rotate_25  ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; dout_2_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; twdl_3_17_re[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; twdl_3_17_re[11]   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; twdl_3_17_re[10]   ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; twdl_3_17_im       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; softreset          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; twdlxdin_17_vld    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_18:u_twdlROM_3_18" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                        ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; softreset ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block8:u_SDNF2_2_19" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; rotate_19  ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; dout_2_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block7:u_SDNF2_2_17" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; rotate_17  ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; dout_2_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5:u_SDNF1_5_1|Complex3Multiply_block27:u_MUL3_2" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din_vld_dly9 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5:u_SDNF1_5_1" ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                   ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; twdl_5_1_re[9..0] ; Input ; Info     ; Stuck at GND                                                                                                              ;
; twdl_5_1_re[11]   ; Input ; Info     ; Stuck at GND                                                                                                              ;
; twdl_5_1_re[10]   ; Input ; Info     ; Stuck at VCC                                                                                                              ;
; twdl_5_1_im       ; Input ; Info     ; Stuck at GND                                                                                                              ;
; softreset         ; Input ; Info     ; Stuck at GND                                                                                                              ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_2:u_twdlROM_5_2" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                      ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; softreset ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block:u_SDNF2_4_3" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                               ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; rotate_3   ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; dout_4_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block2:u_SDNF1_3_7" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_7_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                               ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; dout_3_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4:u_SDNF2_4_1" ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                           ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; rotate_1  ; Input ; Info     ; Stuck at GND                                                                                                                      ;
; softreset ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_5_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_1" ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                     ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; twdlxdin1_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; softreset      ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; twdlxdin_7_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_8:u_twdlROM_3_8" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                      ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; softreset ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_7:u_twdlROM_3_7" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; softreset    ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; twdl_3_7_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block6:u_SDNF2_2_15" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; rotate_15  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; dout_2_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block14:u_SDNF1_1_31" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; softreset   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; dout_31_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; softreset   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_15_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block5:u_SDNF2_2_13" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; rotate_13  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; dout_2_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block13:u_SDNF1_1_29" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; softreset   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; dout_29_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; softreset   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_13_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                   ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; twdlxdin1_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; softreset      ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; twdlxdin_3_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_4:u_twdlROM_3_4" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                      ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; softreset ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_3:u_twdlROM_3_3" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; softreset    ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; twdl_3_3_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block2:u_SDNF2_2_7" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; rotate_7   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_2_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block10:u_SDNF1_1_23" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; softreset   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; dout_23_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_7_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block1:u_SDNF2_2_5" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; rotate_5   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_2_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block9:u_SDNF1_1_21" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; softreset   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_21_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_5_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3:u_SDNF1_3_1" ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                           ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; softreset ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_1" ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                     ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; twdlxdin1_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; softreset      ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; twdlxdin_5_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_6:u_twdlROM_3_6" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                      ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; softreset ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_5:u_twdlROM_3_5" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; softreset    ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; twdl_3_5_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block4:u_SDNF2_2_11" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; rotate_11  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; dout_2_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block12:u_SDNF1_1_27" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; softreset   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; dout_27_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; softreset   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_11_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block3:u_SDNF2_2_9" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; rotate_9   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_2_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block11:u_SDNF1_1_25" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; softreset   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; dout_25_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_9_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1" ;
+-------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                          ;
+-------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; twdl_3_1_re[9..0] ; Input ; Info     ; Stuck at GND                                                                                                                     ;
; twdl_3_1_re[11]   ; Input ; Info     ; Stuck at GND                                                                                                                     ;
; twdl_3_1_re[10]   ; Input ; Info     ; Stuck at VCC                                                                                                                     ;
; twdl_3_1_im       ; Input ; Info     ; Stuck at GND                                                                                                                     ;
; softreset         ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+-------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_2:u_twdlROM_3_2" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                      ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; softreset ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block:u_SDNF2_2_3" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                               ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; rotate_3   ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; dout_2_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block8:u_SDNF1_1_19" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; softreset   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_19_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                               ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; softreset  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; dout_3_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2:u_SDNF2_2_1" ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                           ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; rotate_1  ; Input ; Info     ; Stuck at GND                                                                                                                      ;
; softreset ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block7:u_SDNF1_1_17" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; softreset   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; dout_17_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1:u_SDNF1_1_1" ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                           ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; softreset ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "max_index_frequency:u_Max_Frequency"                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; clk_enable  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ce_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fft_data_re ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fft_data_im ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Mar 06 14:30:51 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off max_frequency -c max_index_frequency --analysis_and_elaboration
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_32.vhd
    Info (12022): Found design unit 1: TWDLROM_5_32-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_32.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_5_32 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_32.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_30.vhd
    Info (12022): Found design unit 1: TWDLROM_5_30-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_30.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_5_30 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_30.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_28.vhd
    Info (12022): Found design unit 1: TWDLROM_5_28-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_28.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_5_28 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_28.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_26.vhd
    Info (12022): Found design unit 1: TWDLROM_5_26-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_26.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_5_26 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_26.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_24.vhd
    Info (12022): Found design unit 1: TWDLROM_5_24-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_24.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_5_24 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_24.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_22.vhd
    Info (12022): Found design unit 1: TWDLROM_5_22-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_22.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_5_22 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_22.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_20.vhd
    Info (12022): Found design unit 1: TWDLROM_5_20-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_20.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_5_20 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_20.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_18.vhd
    Info (12022): Found design unit 1: TWDLROM_5_18-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_18.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_5_18 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_18.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_16.vhd
    Info (12022): Found design unit 1: TWDLROM_5_16-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_16.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_5_16 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_16.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_14.vhd
    Info (12022): Found design unit 1: TWDLROM_5_14-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_14.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_5_14 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_14.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_12.vhd
    Info (12022): Found design unit 1: TWDLROM_5_12-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_12.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_5_12 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_12.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_10.vhd
    Info (12022): Found design unit 1: TWDLROM_5_10-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_10.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_5_10 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_10.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_8.vhd
    Info (12022): Found design unit 1: TWDLROM_5_8-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_8.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_5_8 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_8.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_6.vhd
    Info (12022): Found design unit 1: TWDLROM_5_6-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_6.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_5_6 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_6.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_4.vhd
    Info (12022): Found design unit 1: TWDLROM_5_4-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_4.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_5_4 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_4.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_2.vhd
    Info (12022): Found design unit 1: TWDLROM_5_2-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_2.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_5_2 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_32.vhd
    Info (12022): Found design unit 1: TWDLROM_3_32-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_32.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_32 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_32.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_31.vhd
    Info (12022): Found design unit 1: TWDLROM_3_31-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_31.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_31 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_31.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_30.vhd
    Info (12022): Found design unit 1: TWDLROM_3_30-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_30.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_30 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_30.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_29.vhd
    Info (12022): Found design unit 1: TWDLROM_3_29-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_29.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_29 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_29.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_28.vhd
    Info (12022): Found design unit 1: TWDLROM_3_28-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_28.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_28 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_28.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_27.vhd
    Info (12022): Found design unit 1: TWDLROM_3_27-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_27.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_27 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_27.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_26.vhd
    Info (12022): Found design unit 1: TWDLROM_3_26-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_26.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_26 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_26.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_24.vhd
    Info (12022): Found design unit 1: TWDLROM_3_24-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_24.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_24 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_24.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_23.vhd
    Info (12022): Found design unit 1: TWDLROM_3_23-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_23.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_23 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_23.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_22.vhd
    Info (12022): Found design unit 1: TWDLROM_3_22-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_22.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_22 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_22.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_21.vhd
    Info (12022): Found design unit 1: TWDLROM_3_21-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_21.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_21 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_21.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_20.vhd
    Info (12022): Found design unit 1: TWDLROM_3_20-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_20.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_20 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_20.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_19.vhd
    Info (12022): Found design unit 1: TWDLROM_3_19-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_19.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_19 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_19.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_18.vhd
    Info (12022): Found design unit 1: TWDLROM_3_18-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_18.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_18 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_18.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_16.vhd
    Info (12022): Found design unit 1: TWDLROM_3_16-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_16.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_16 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_16.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_15.vhd
    Info (12022): Found design unit 1: TWDLROM_3_15-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_15.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_15 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_15.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_14.vhd
    Info (12022): Found design unit 1: TWDLROM_3_14-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_14.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_14 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_14.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_13.vhd
    Info (12022): Found design unit 1: TWDLROM_3_13-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_13.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_13 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_13.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_12.vhd
    Info (12022): Found design unit 1: TWDLROM_3_12-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_12.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_12 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_12.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_11.vhd
    Info (12022): Found design unit 1: TWDLROM_3_11-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_11.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_11 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_11.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_10.vhd
    Info (12022): Found design unit 1: TWDLROM_3_10-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_10.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_10 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_10.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_8.vhd
    Info (12022): Found design unit 1: TWDLROM_3_8-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_8.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_8 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_8.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_7.vhd
    Info (12022): Found design unit 1: TWDLROM_3_7-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_7.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_7 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_7.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_6.vhd
    Info (12022): Found design unit 1: TWDLROM_3_6-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_6.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_6 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_6.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_5.vhd
    Info (12022): Found design unit 1: TWDLROM_3_5-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_5.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_5 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_5.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_4.vhd
    Info (12022): Found design unit 1: TWDLROM_3_4-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_4.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_4 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_4.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_3.vhd
    Info (12022): Found design unit 1: TWDLROM_3_3-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_3.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_3 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_3.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_2.vhd
    Info (12022): Found design unit 1: TWDLROM_3_2-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_2.vhd Line: 35
    Info (12023): Found entity 1: TWDLROM_3_2 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block14.vhd
    Info (12022): Found design unit 1: TWDLMULT_SDNF1_3_block14-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd Line: 45
    Info (12023): Found entity 1: TWDLMULT_SDNF1_3_block14 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block13.vhd
    Info (12022): Found design unit 1: TWDLMULT_SDNF1_3_block13-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd Line: 45
    Info (12023): Found entity 1: TWDLMULT_SDNF1_3_block13 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block12.vhd
    Info (12022): Found design unit 1: TWDLMULT_SDNF1_3_block12-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd Line: 45
    Info (12023): Found entity 1: TWDLMULT_SDNF1_3_block12 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block11.vhd
    Info (12022): Found design unit 1: TWDLMULT_SDNF1_3_block11-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block11.vhd Line: 45
    Info (12023): Found entity 1: TWDLMULT_SDNF1_3_block11 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block11.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block10.vhd
    Info (12022): Found design unit 1: TWDLMULT_SDNF1_3_block10-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd Line: 45
    Info (12023): Found entity 1: TWDLMULT_SDNF1_3_block10 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block9.vhd
    Info (12022): Found design unit 1: TWDLMULT_SDNF1_3_block9-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd Line: 45
    Info (12023): Found entity 1: TWDLMULT_SDNF1_3_block9 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block8.vhd
    Info (12022): Found design unit 1: TWDLMULT_SDNF1_3_block8-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd Line: 45
    Info (12023): Found entity 1: TWDLMULT_SDNF1_3_block8 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block7.vhd
    Info (12022): Found design unit 1: TWDLMULT_SDNF1_3_block7-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block7.vhd Line: 45
    Info (12023): Found entity 1: TWDLMULT_SDNF1_3_block7 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block7.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block6.vhd
    Info (12022): Found design unit 1: TWDLMULT_SDNF1_3_block6-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd Line: 45
    Info (12023): Found entity 1: TWDLMULT_SDNF1_3_block6 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block5.vhd
    Info (12022): Found design unit 1: TWDLMULT_SDNF1_3_block5-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd Line: 45
    Info (12023): Found entity 1: TWDLMULT_SDNF1_3_block5 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block4.vhd
    Info (12022): Found design unit 1: TWDLMULT_SDNF1_3_block4-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd Line: 45
    Info (12023): Found entity 1: TWDLMULT_SDNF1_3_block4 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block3.vhd
    Info (12022): Found design unit 1: TWDLMULT_SDNF1_3_block3-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block3.vhd Line: 45
    Info (12023): Found entity 1: TWDLMULT_SDNF1_3_block3 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block2.vhd
    Info (12022): Found design unit 1: TWDLMULT_SDNF1_3_block2-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd Line: 45
    Info (12023): Found entity 1: TWDLMULT_SDNF1_3_block2 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block1.vhd
    Info (12022): Found design unit 1: TWDLMULT_SDNF1_3_block1-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd Line: 45
    Info (12023): Found entity 1: TWDLMULT_SDNF1_3_block1 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block.vhd
    Info (12022): Found design unit 1: TWDLMULT_SDNF1_3_block-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd Line: 45
    Info (12023): Found entity 1: TWDLMULT_SDNF1_3_block File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3.vhd
    Info (12022): Found design unit 1: TWDLMULT_SDNF1_3-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3.vhd Line: 45
    Info (12023): Found entity 1: TWDLMULT_SDNF1_3 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/serial2parallel.vhd
    Info (12022): Found design unit 1: serial2parallel-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/serial2parallel.vhd Line: 35
    Info (12023): Found entity 1: serial2parallel File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/serial2parallel.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block14.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_4_block14-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block14.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_4_block14 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block14.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block13.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_4_block13-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block13.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_4_block13 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block13.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block12.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_4_block12-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block12.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_4_block12 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block12.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block11.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_4_block11-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block11.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_4_block11 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block11.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block10.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_4_block10-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block10.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_4_block10 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block10.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block9.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_4_block9-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block9.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_4_block9 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block9.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block8.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_4_block8-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block8.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_4_block8 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block8.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block7.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_4_block7-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block7.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_4_block7 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block7.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block6.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_4_block6-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block6.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_4_block6 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block6.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block5.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_4_block5-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block5.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_4_block5 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block5.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block4.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_4_block4-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block4.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_4_block4 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block4.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block3.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_4_block3-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block3.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_4_block3 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block2.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_4_block2-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block2.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_4_block2 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block1.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_4_block1-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block1.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_4_block1 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_4_block-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_4_block File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_4-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_4 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block14.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_2_block14-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block14.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_2_block14 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block14.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block13.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_2_block13-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block13.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_2_block13 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block13.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block12.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_2_block12-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block12.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_2_block12 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block12.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block11.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_2_block11-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block11.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_2_block11 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block11.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block10.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_2_block10-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block10.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_2_block10 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block10.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block9.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_2_block9-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block9.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_2_block9 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block9.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block8.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_2_block8-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block8.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_2_block8 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block8.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block7.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_2_block7-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block7.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_2_block7 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block7.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block6.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_2_block6-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block6.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_2_block6 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block6.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block5.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_2_block5-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block5.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_2_block5 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block5.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block4.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_2_block4-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block4.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_2_block4 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block4.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block3.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_2_block3-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block3.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_2_block3 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block2.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_2_block2-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block2.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_2_block2 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block1.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_2_block1-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block1.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_2_block1 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_2_block-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_2_block File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF2_2-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2.vhd Line: 41
    Info (12023): Found entity 1: RADIX22FFT_SDNF2_2 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block14.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_5_block14-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block14.vhd Line: 45
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_5_block14 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block14.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block13.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_5_block13-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block13.vhd Line: 45
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_5_block13 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block13.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block12.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_5_block12-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block12.vhd Line: 45
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_5_block12 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block12.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block11.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_5_block11-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block11.vhd Line: 45
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_5_block11 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block11.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block10.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_5_block10-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block10.vhd Line: 45
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_5_block10 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block10.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block9.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_5_block9-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block9.vhd Line: 45
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_5_block9 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block9.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block8.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_5_block8-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block8.vhd Line: 45
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_5_block8 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block8.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block7.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_5_block7-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block7.vhd Line: 45
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_5_block7 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block7.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block6.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_5_block6-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block6.vhd Line: 45
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_5_block6 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block6.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block5.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_5_block5-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block5.vhd Line: 45
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_5_block5 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block5.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block4.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_5_block4-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block4.vhd Line: 45
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_5_block4 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block4.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block3.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_5_block3-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block3.vhd Line: 45
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_5_block3 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block2.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_5_block2-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block2.vhd Line: 45
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_5_block2 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block1.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_5_block1-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block1.vhd Line: 45
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_5_block1 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_5_block-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block.vhd Line: 45
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_5_block File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_5-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5.vhd Line: 45
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_5 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block14.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_3_block14-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block14.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_3_block14 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block14.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block13.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_3_block13-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block13.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_3_block13 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block13.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block12.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_3_block12-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block12.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_3_block12 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block12.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block11.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_3_block11-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block11.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_3_block11 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block11.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block10.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_3_block10-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block10.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_3_block10 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block10.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block9.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_3_block9-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block9.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_3_block9 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block9.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block8.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_3_block8-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block8.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_3_block8 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block8.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block7.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_3_block7-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block7.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_3_block7 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block7.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block6.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_3_block6-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block6.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_3_block6 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block6.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block5.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_3_block5-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block5.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_3_block5 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block5.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block4.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_3_block4-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block4.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_3_block4 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block4.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block3.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_3_block3-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block3.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_3_block3 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block2.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_3_block2-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block2.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_3_block2 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block1.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_3_block1-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block1.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_3_block1 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_3_block-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_3_block File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_3-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_3 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block14.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_1_block14-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block14.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_1_block14 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block14.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block13.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_1_block13-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block13.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_1_block13 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block13.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block12.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_1_block12-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block12.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_1_block12 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block12.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block11.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_1_block11-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block11.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_1_block11 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block11.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block10.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_1_block10-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block10.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_1_block10 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block10.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block9.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_1_block9-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block9.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_1_block9 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block9.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block8.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_1_block8-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block8.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_1_block8 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block8.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block7.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_1_block7-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block7.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_1_block7 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block7.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block6.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_1_block6-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block6.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_1_block6 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block6.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block5.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_1_block5-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block5.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_1_block5 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block5.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block4.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_1_block4-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block4.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_1_block4 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block4.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block3.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_1_block3-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block3.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_1_block3 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block2.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_1_block2-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block2.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_1_block2 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block1.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_1_block1-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block1.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_1_block1 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_1_block-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_1_block File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1.vhd
    Info (12022): Found design unit 1: RADIX22FFT_SDNF1_1-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1.vhd Line: 40
    Info (12023): Found entity 1: RADIX22FFT_SDNF1_1 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/quadrant_mapper.vhd
    Info (12022): Found design unit 1: Quadrant_Mapper-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Quadrant_Mapper.vhd Line: 33
    Info (12023): Found entity 1: Quadrant_Mapper File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Quadrant_Mapper.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/maximum.vhd
    Info (12022): Found design unit 1: Maximum-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Maximum.vhd Line: 30
    Info (12023): Found entity 1: Maximum File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Maximum.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/max_index_frequency_tc.vhd
    Info (12022): Found design unit 1: max_index_frequency_tc-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency_tc.vhd Line: 39
    Info (12023): Found entity 1: max_index_frequency_tc File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency_tc.vhd Line: 28
Info (12021): Found 1 design units, including 0 entities, in source file vhdl/max_frequency_index/max_index_frequency_pkg.vhd
    Info (12022): Found design unit 1: max_index_frequency_pkg File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency_pkg.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/max_index_frequency.vhd
    Info (12022): Found design unit 1: max_index_frequency-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency.vhd Line: 60
    Info (12023): Found entity 1: max_index_frequency File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/index_finder.vhd
    Info (12022): Found design unit 1: index_finder-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/index_finder.vhd Line: 35
    Info (12023): Found entity 1: index_finder File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/index_finder.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/frequency_max.vhd
    Info (12022): Found design unit 1: frequency_max-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/frequency_max.vhd Line: 35
    Info (12023): Found entity 1: frequency_max File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/frequency_max.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/for_each.vhd
    Info (12022): Found design unit 1: for_each-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd Line: 34
    Info (12023): Found entity 1: for_each File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/fft_streamer.vhd
    Info (12022): Found design unit 1: FFT_streamer-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_streamer.vhd Line: 36
    Info (12023): Found entity 1: FFT_streamer File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_streamer.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/fft_hdl_optimized.vhd
    Info (12022): Found design unit 1: FFT_HDL_Optimized-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 38
    Info (12023): Found entity 1: FFT_HDL_Optimized File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block9.vhd
    Info (12022): Found design unit 1: CordicKernelMag_block9-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block9.vhd Line: 32
    Info (12023): Found entity 1: CordicKernelMag_block9 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block9.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block8.vhd
    Info (12022): Found design unit 1: CordicKernelMag_block8-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block8.vhd Line: 32
    Info (12023): Found entity 1: CordicKernelMag_block8 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block8.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block7.vhd
    Info (12022): Found design unit 1: CordicKernelMag_block7-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block7.vhd Line: 32
    Info (12023): Found entity 1: CordicKernelMag_block7 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block7.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block6.vhd
    Info (12022): Found design unit 1: CordicKernelMag_block6-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block6.vhd Line: 32
    Info (12023): Found entity 1: CordicKernelMag_block6 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block6.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block5.vhd
    Info (12022): Found design unit 1: CordicKernelMag_block5-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block5.vhd Line: 32
    Info (12023): Found entity 1: CordicKernelMag_block5 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block5.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block4.vhd
    Info (12022): Found design unit 1: CordicKernelMag_block4-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block4.vhd Line: 32
    Info (12023): Found entity 1: CordicKernelMag_block4 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block4.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block3.vhd
    Info (12022): Found design unit 1: CordicKernelMag_block3-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block3.vhd Line: 32
    Info (12023): Found entity 1: CordicKernelMag_block3 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block2.vhd
    Info (12022): Found design unit 1: CordicKernelMag_block2-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block2.vhd Line: 32
    Info (12023): Found entity 1: CordicKernelMag_block2 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block1.vhd
    Info (12022): Found design unit 1: CordicKernelMag_block1-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block1.vhd Line: 32
    Info (12023): Found entity 1: CordicKernelMag_block1 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block.vhd
    Info (12022): Found design unit 1: CordicKernelMag_block-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block.vhd Line: 32
    Info (12023): Found entity 1: CordicKernelMag_block File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag.vhd
    Info (12022): Found design unit 1: CordicKernelMag-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag.vhd Line: 32
    Info (12023): Found entity 1: CordicKernelMag File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block42.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block42-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block42.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block42 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block42.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block41.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block41-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block41.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block41 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block41.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block40.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block40-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block40.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block40 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block40.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block39.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block39-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block39.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block39 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block39.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block38.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block38-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block38.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block38 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block38.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block37.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block37-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block37.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block37 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block37.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block36.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block36-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block36.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block36 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block36.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block35.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block35-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block35.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block35 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block35.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block34.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block34-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block34.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block34 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block34.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block33.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block33-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block33.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block33 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block33.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block32.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block32-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block32.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block32 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block32.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block31.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block31-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block31.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block31 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block31.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block30.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block30-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block30.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block30 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block30.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block29.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block29-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block29.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block29 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block29.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block28.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block28-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block28.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block28 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block28.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block27.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block27-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block27.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block27 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block27.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block26.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block26-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block26.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block26 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block26.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block25.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block25-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block25.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block25 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block25.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block24.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block24-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block24.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block24 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block24.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block23.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block23-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block23.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block23 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block23.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block22.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block22-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block22.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block22 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block22.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block21.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block21-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block21.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block21 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block21.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block20.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block20-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block20.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block20 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block20.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block19.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block19-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block19.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block19 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block19.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block18.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block18-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block18.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block18 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block18.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block17.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block17-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block17.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block17 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block17.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block16.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block16-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block16.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block16 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block16.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block15.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block15-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block15.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block15 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block15.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block14.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block14-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block14.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block14 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block14.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block13.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block13-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block13.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block13 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block13.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block12.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block12-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block12.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block12 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block12.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block11.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block11-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block11.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block11 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block11.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block10.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block10-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block10.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block10 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block10.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block9.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block9-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block9.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block9 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block9.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block8.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block8-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block8.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block8 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block8.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block7.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block7-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block7.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block7 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block7.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block6.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block6-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block6.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block6 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block6.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block5.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block5-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block5.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block5 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block5.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block4.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block4-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block4.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block4 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block4.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block3.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block3-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block3.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block3 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block2.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block2-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block2.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block2 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block1.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block1-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block1.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block1 File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block.vhd
    Info (12022): Found design unit 1: Complex3Multiply_block-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply_block File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply.vhd
    Info (12022): Found design unit 1: Complex3Multiply-rtl File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply.vhd Line: 38
    Info (12023): Found entity 1: Complex3Multiply File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/complex_memory_synchronizer.vhd
    Info (12022): Found design unit 1: complex_memory_synchronizer-arch File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/complex_memory_synchronizer.vhd Line: 22
    Info (12023): Found entity 1: complex_memory_synchronizer File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/complex_memory_synchronizer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/max_frequency_top.vhd
    Info (12022): Found design unit 1: max_frequency_top-arch File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd Line: 19
    Info (12023): Found entity 1: max_frequency_top File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/index_synchronizer.vhd
    Info (12022): Found design unit 1: index_synchronizer-arch File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/index_synchronizer.vhd Line: 22
    Info (12023): Found entity 1: index_synchronizer File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/index_synchronizer.vhd Line: 6
Info (12127): Elaborating entity "max_frequency_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at max_frequency_top.vhd(20): object "fft_data_re_signal" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd Line: 20
Warning (10036): Verilog HDL or VHDL warning at max_frequency_top.vhd(21): object "fft_data_im_signal" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd Line: 21
Warning (10036): Verilog HDL or VHDL warning at max_frequency_top.vhd(22): object "ce_out_signal" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd Line: 22
Warning (10492): VHDL Process Statement warning at max_frequency_top.vhd(57): signal "valid" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd Line: 57
Warning (10492): VHDL Process Statement warning at max_frequency_top.vhd(58): signal "index_max_buffer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd Line: 58
Warning (10631): VHDL Process Statement warning at max_frequency_top.vhd(56): inferring latch(es) for signal or variable "index_max", which holds its previous value in one or more paths through the process File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd Line: 56
Info (10041): Inferred latch for "index_max[0]" at max_frequency_top.vhd(56) File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd Line: 56
Info (10041): Inferred latch for "index_max[1]" at max_frequency_top.vhd(56) File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd Line: 56
Info (10041): Inferred latch for "index_max[2]" at max_frequency_top.vhd(56) File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd Line: 56
Info (10041): Inferred latch for "index_max[3]" at max_frequency_top.vhd(56) File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd Line: 56
Info (10041): Inferred latch for "index_max[4]" at max_frequency_top.vhd(56) File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd Line: 56
Info (10041): Inferred latch for "index_max[5]" at max_frequency_top.vhd(56) File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd Line: 56
Info (10041): Inferred latch for "index_max[6]" at max_frequency_top.vhd(56) File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd Line: 56
Info (10041): Inferred latch for "index_max[7]" at max_frequency_top.vhd(56) File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd Line: 56
Info (12128): Elaborating entity "max_index_frequency" for hierarchy "max_index_frequency:u_Max_Frequency" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd Line: 42
Info (12129): Elaborating entity "max_index_frequency_tc" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|max_index_frequency_tc:u_max_index_frequency_tc" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency.vhd Line: 134
Info (12129): Elaborating entity "serial2parallel" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|serial2parallel:u_serial2parallel" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency.vhd Line: 143
Warning (10036): Verilog HDL or VHDL warning at serial2parallel.vhd(54): object "Deserializer_outBypassEn" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/serial2parallel.vhd Line: 54
Info (12129): Elaborating entity "FFT_streamer" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency.vhd Line: 153
Info (12129): Elaborating entity "FFT_HDL_Optimized" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_streamer.vhd Line: 63
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2786): object "dout_17_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2786
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2797): object "dout_3_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2797
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2802): object "dout_19_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2802
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2807): object "dout_2_vld_1" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2807
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2823): object "dout_9_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2823
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2828): object "dout_25_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2828
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2833): object "dout_2_vld_2" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2833
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2839): object "dout_11_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2839
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2844): object "dout_27_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2844
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2849): object "dout_2_vld_3" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2849
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2852): object "twdl_3_5_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2852
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2860): object "twdlXdin_5_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2860
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2871): object "dout_5_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2871
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2876): object "dout_21_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2876
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2881): object "dout_2_vld_4" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2881
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2887): object "dout_7_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2887
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2892): object "dout_23_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2892
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2897): object "dout_2_vld_5" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2897
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2900): object "twdl_3_3_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2900
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2908): object "twdlXdin_3_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2908
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2914): object "dout_13_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2914
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2919): object "dout_29_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2919
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2924): object "dout_2_vld_6" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2924
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2930): object "dout_15_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2930
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2935): object "dout_31_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2935
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2940): object "dout_2_vld_7" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2940
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2943): object "twdl_3_7_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2943
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2951): object "twdlXdin_7_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2951
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2956): object "dout_5_vld_1" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2956
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2967): object "dout_3_vld_1" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2967
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2972): object "dout_7_vld_1" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2972
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2977): object "dout_4_vld_1" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2977
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2990): object "dout_2_vld_9" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2990
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2996): object "dout_2_vld_10" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 2996
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3006): object "twdlXdin_17_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3006
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3012): object "dout_2_vld_11" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3012
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3018): object "dout_2_vld_12" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3018
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3021): object "twdl_3_21_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3021
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3029): object "twdlXdin_21_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3029
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3034): object "dout_17_vld_1" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3034
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3040): object "dout_2_vld_13" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3040
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3046): object "dout_2_vld_14" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3046
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3049): object "twdl_3_19_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3049
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3057): object "twdlXdin_19_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3057
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3063): object "dout_2_vld_15" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3063
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3069): object "dout_2_vld_16" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3069
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3072): object "twdl_3_23_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3072
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3080): object "twdlXdin_23_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3080
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3085): object "dout_21_vld_1" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3085
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3090): object "dout_4_vld_2" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3090
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3096): object "dout_19_vld_1" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3096
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3101): object "dout_23_vld_1" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3101
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3106): object "dout_4_vld_3" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3106
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3111): object "twdl_5_vld_1" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3111
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3112): object "dout_18_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3112
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3123): object "twdlXdin_9_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3123
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3126): object "twdl_3_13_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3126
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3134): object "twdlXdin_13_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3134
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3139): object "dout_9_vld_1" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3139
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3142): object "twdl_3_11_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3142
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3150): object "twdlXdin_11_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3150
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3153): object "twdl_3_15_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3153
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3161): object "twdlXdin_15_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3161
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3166): object "dout_13_vld_1" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3166
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3171): object "dout_4_vld_4" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3171
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3177): object "dout_11_vld_1" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3177
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3182): object "dout_15_vld_1" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3182
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3187): object "dout_4_vld_5" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3187
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3192): object "twdl_5_vld_2" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3192
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3193): object "dout_10_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3193
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3204): object "twdlXdin_25_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3204
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3207): object "twdl_3_29_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3207
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3215): object "twdlXdin_29_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3215
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3220): object "dout_25_vld_1" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3220
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3223): object "twdl_3_27_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3223
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3231): object "twdlXdin_27_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3231
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3234): object "twdl_3_31_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3234
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3242): object "twdlXdin_31_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3242
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3247): object "dout_29_vld_1" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3247
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3252): object "dout_4_vld_6" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3252
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3258): object "dout_27_vld_1" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3258
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3263): object "dout_31_vld_1" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3263
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3268): object "dout_4_vld_7" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3268
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3273): object "twdl_5_vld_3" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3273
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3274): object "dout_26_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3274
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3280): object "dout_4_vld_8" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3280
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3286): object "dout_4_vld_9" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3286
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3291): object "twdl_5_vld_4" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3291
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3292): object "dout_6_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3292
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3298): object "dout_4_vld_10" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3298
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3304): object "dout_4_vld_11" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3304
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3309): object "twdl_5_vld_5" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3309
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3310): object "dout_22_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3310
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3316): object "dout_4_vld_12" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3316
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3322): object "dout_4_vld_13" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3322
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3327): object "twdl_5_vld_6" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3327
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3328): object "dout_14_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3328
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3334): object "dout_4_vld_14" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3334
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3340): object "dout_4_vld_15" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3340
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3345): object "twdl_5_vld_7" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3345
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3346): object "dout_30_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3346
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3351): object "twdl_5_vld_8" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3351
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3352): object "dout_4_vld_16" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3352
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3357): object "twdl_5_vld_9" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3357
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3358): object "dout_20_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3358
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3363): object "twdl_5_vld_10" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3363
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3364): object "dout_12_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3364
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3369): object "twdl_5_vld_11" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3369
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3370): object "dout_28_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3370
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3375): object "twdl_5_vld_12" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3375
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3376): object "dout_8_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3376
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3381): object "twdl_5_vld_13" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3381
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3382): object "dout_24_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3382
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3387): object "twdl_5_vld_14" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3387
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3388): object "dout_16_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3388
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3393): object "twdl_5_vld_15" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3393
Warning (10036): Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3394): object "dout_32_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3394
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_1" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1:u_SDNF1_1_1" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3399
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_1_block7" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block7:u_SDNF1_1_17" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3415
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_2" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2:u_SDNF2_2_1" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3431
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_1_block" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3448
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_1_block8" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block8:u_SDNF1_1_19" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3464
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_2_block" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block:u_SDNF2_2_3" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3480
Info (12129): Elaborating entity "TWDLROM_3_2" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_2:u_twdlROM_3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3497
Info (12129): Elaborating entity "TWDLMULT_SDNF1_3" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3507
Info (12129): Elaborating entity "Complex3Multiply" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3.vhd Line: 103
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_1_block3" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3528
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_1_block11" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block11:u_SDNF1_1_25" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3544
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_2_block3" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block3:u_SDNF2_2_9" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3560
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_1_block4" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3577
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_1_block12" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block12:u_SDNF1_1_27" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3593
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_2_block4" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block4:u_SDNF2_2_11" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3609
Info (12129): Elaborating entity "TWDLROM_3_5" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_5:u_twdlROM_3_5" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3626
Info (12129): Elaborating entity "TWDLROM_3_6" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_6:u_twdlROM_3_6" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3636
Info (12129): Elaborating entity "TWDLMULT_SDNF1_3_block1" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3646
Warning (10036): Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block1.vhd(99): object "twdlXdin1_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd Line: 99
Info (12129): Elaborating entity "Complex3Multiply_block2" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_1" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd Line: 115
Info (12129): Elaborating entity "Complex3Multiply_block3" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block3:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd Line: 129
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_3" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3:u_SDNF1_3_1" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3667
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_1_block1" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3683
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_1_block9" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block9:u_SDNF1_1_21" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3699
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_2_block1" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block1:u_SDNF2_2_5" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3715
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_1_block2" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3732
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_1_block10" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block10:u_SDNF1_1_23" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3748
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_2_block2" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block2:u_SDNF2_2_7" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3764
Info (12129): Elaborating entity "TWDLROM_3_3" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_3:u_twdlROM_3_3" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3781
Info (12129): Elaborating entity "TWDLROM_3_4" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_4:u_twdlROM_3_4" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3791
Info (12129): Elaborating entity "TWDLMULT_SDNF1_3_block" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3801
Warning (10036): Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block.vhd(99): object "twdlXdin1_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd Line: 99
Info (12129): Elaborating entity "Complex3Multiply_block" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd Line: 115
Info (12129): Elaborating entity "Complex3Multiply_block1" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd Line: 129
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_1_block5" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3822
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_1_block13" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block13:u_SDNF1_1_29" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3838
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_2_block5" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block5:u_SDNF2_2_13" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3854
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_1_block6" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3871
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_1_block14" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block14:u_SDNF1_1_31" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3887
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_2_block6" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block6:u_SDNF2_2_15" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3903
Info (12129): Elaborating entity "TWDLROM_3_7" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_7:u_twdlROM_3_7" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3920
Info (12129): Elaborating entity "TWDLROM_3_8" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_8:u_twdlROM_3_8" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3930
Info (12129): Elaborating entity "TWDLMULT_SDNF1_3_block2" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3940
Warning (10036): Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block2.vhd(99): object "twdlXdin1_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd Line: 99
Info (12129): Elaborating entity "Complex3Multiply_block4" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_1" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd Line: 115
Info (12129): Elaborating entity "Complex3Multiply_block5" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block5:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd Line: 129
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_3_block1" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3961
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_4" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4:u_SDNF2_4_1" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3977
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_3_block" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 3994
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_3_block2" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block2:u_SDNF1_3_7" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4010
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_4_block" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block:u_SDNF2_4_3" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4026
Info (12129): Elaborating entity "TWDLROM_5_2" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_2:u_twdlROM_5_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4043
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_5" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5:u_SDNF1_5_1" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4053
Warning (10036): Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5.vhd(101): object "dinXTwdl2_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5.vhd Line: 101
Info (12129): Elaborating entity "Complex3Multiply_block27" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5:u_SDNF1_5_1|Complex3Multiply_block27:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5.vhd Line: 129
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_2_block7" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block7:u_SDNF2_2_17" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4074
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_2_block8" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block8:u_SDNF2_2_19" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4091
Info (12129): Elaborating entity "TWDLROM_3_18" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_18:u_twdlROM_3_18" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4108
Info (12129): Elaborating entity "TWDLMULT_SDNF1_3_block7" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4118
Info (12129): Elaborating entity "Complex3Multiply_block13" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17|Complex3Multiply_block13:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block7.vhd Line: 103
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_2_block11" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block11:u_SDNF2_2_25" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4139
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_2_block12" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block12:u_SDNF2_2_27" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4156
Info (12129): Elaborating entity "TWDLROM_3_21" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_21:u_twdlROM_3_21" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4173
Info (12129): Elaborating entity "TWDLROM_3_22" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_22:u_twdlROM_3_22" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4183
Info (12129): Elaborating entity "TWDLMULT_SDNF1_3_block9" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4193
Warning (10036): Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block9.vhd(99): object "twdlXdin1_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd Line: 99
Info (12129): Elaborating entity "Complex3Multiply_block16" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21|Complex3Multiply_block16:u_MUL3_1" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd Line: 115
Info (12129): Elaborating entity "Complex3Multiply_block17" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21|Complex3Multiply_block17:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd Line: 129
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_3_block7" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block7:u_SDNF1_3_17" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4214
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_2_block9" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block9:u_SDNF2_2_21" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4230
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_2_block10" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block10:u_SDNF2_2_23" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4247
Info (12129): Elaborating entity "TWDLROM_3_19" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_19:u_twdlROM_3_19" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4264
Info (12129): Elaborating entity "TWDLROM_3_20" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_20:u_twdlROM_3_20" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4274
Info (12129): Elaborating entity "TWDLMULT_SDNF1_3_block8" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4284
Warning (10036): Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block8.vhd(99): object "twdlXdin1_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd Line: 99
Info (12129): Elaborating entity "Complex3Multiply_block14" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19|Complex3Multiply_block14:u_MUL3_1" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd Line: 115
Info (12129): Elaborating entity "Complex3Multiply_block15" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19|Complex3Multiply_block15:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd Line: 129
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_2_block13" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block13:u_SDNF2_2_29" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4305
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_2_block14" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block14:u_SDNF2_2_31" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4322
Info (12129): Elaborating entity "TWDLROM_3_23" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_23:u_twdlROM_3_23" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4339
Info (12129): Elaborating entity "TWDLROM_3_24" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_24:u_twdlROM_3_24" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4349
Info (12129): Elaborating entity "TWDLMULT_SDNF1_3_block10" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4359
Warning (10036): Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block10.vhd(99): object "twdlXdin1_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd Line: 99
Info (12129): Elaborating entity "Complex3Multiply_block18" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23|Complex3Multiply_block18:u_MUL3_1" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd Line: 115
Info (12129): Elaborating entity "Complex3Multiply_block19" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23|Complex3Multiply_block19:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd Line: 129
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_3_block9" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block9:u_SDNF1_3_21" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4380
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_4_block7" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block7:u_SDNF2_4_17" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4396
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_3_block8" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block8:u_SDNF1_3_19" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4413
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_3_block10" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block10:u_SDNF1_3_23" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4429
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_4_block8" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block8:u_SDNF2_4_19" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4445
Info (12129): Elaborating entity "TWDLROM_5_18" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_18:u_twdlROM_5_18" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4462
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_5_block7" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4472
Warning (10036): Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block7.vhd(101): object "dinXTwdl2_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block7.vhd Line: 101
Info (12129): Elaborating entity "Complex3Multiply_block35" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17|Complex3Multiply_block35:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block7.vhd Line: 129
Info (12129): Elaborating entity "TWDLROM_3_10" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_10:u_twdlROM_3_10" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4493
Info (12129): Elaborating entity "TWDLMULT_SDNF1_3_block3" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4503
Info (12129): Elaborating entity "Complex3Multiply_block6" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block6:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block3.vhd Line: 103
Info (12129): Elaborating entity "TWDLROM_3_13" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_13:u_twdlROM_3_13" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4524
Info (12129): Elaborating entity "TWDLROM_3_14" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_14:u_twdlROM_3_14" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4534
Info (12129): Elaborating entity "TWDLMULT_SDNF1_3_block5" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4544
Warning (10036): Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block5.vhd(99): object "twdlXdin1_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd Line: 99
Info (12129): Elaborating entity "Complex3Multiply_block9" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block9:u_MUL3_1" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd Line: 115
Info (12129): Elaborating entity "Complex3Multiply_block10" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block10:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd Line: 129
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_3_block3" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4565
Info (12129): Elaborating entity "TWDLROM_3_11" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_11:u_twdlROM_3_11" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4581
Info (12129): Elaborating entity "TWDLROM_3_12" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_12:u_twdlROM_3_12" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4591
Info (12129): Elaborating entity "TWDLMULT_SDNF1_3_block4" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4601
Warning (10036): Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block4.vhd(99): object "twdlXdin1_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd Line: 99
Info (12129): Elaborating entity "Complex3Multiply_block7" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_1" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd Line: 115
Info (12129): Elaborating entity "Complex3Multiply_block8" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block8:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd Line: 129
Info (12129): Elaborating entity "TWDLROM_3_15" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_15:u_twdlROM_3_15" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4622
Info (12129): Elaborating entity "TWDLROM_3_16" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_16:u_twdlROM_3_16" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4632
Info (12129): Elaborating entity "TWDLMULT_SDNF1_3_block6" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4642
Warning (10036): Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block6.vhd(99): object "twdlXdin1_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd Line: 99
Info (12129): Elaborating entity "Complex3Multiply_block11" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block11:u_MUL3_1" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd Line: 115
Info (12129): Elaborating entity "Complex3Multiply_block12" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block12:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd Line: 129
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_3_block5" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4663
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_4_block3" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block3:u_SDNF2_4_9" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4679
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_3_block4" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block4:u_SDNF1_3_11" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4696
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_3_block6" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4712
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_4_block4" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block4:u_SDNF2_4_11" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4728
Info (12129): Elaborating entity "TWDLROM_5_10" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_10:u_twdlROM_5_10" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4745
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_5_block3" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4755
Warning (10036): Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block3.vhd(101): object "dinXTwdl2_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block3.vhd Line: 101
Info (12129): Elaborating entity "Complex3Multiply_block31" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9|Complex3Multiply_block31:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block3.vhd Line: 129
Info (12129): Elaborating entity "TWDLROM_3_26" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_26:u_twdlROM_3_26" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4776
Info (12129): Elaborating entity "TWDLMULT_SDNF1_3_block11" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4786
Info (12129): Elaborating entity "Complex3Multiply_block20" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25|Complex3Multiply_block20:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block11.vhd Line: 103
Info (12129): Elaborating entity "TWDLROM_3_29" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_29:u_twdlROM_3_29" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4807
Info (12129): Elaborating entity "TWDLROM_3_30" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_30:u_twdlROM_3_30" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4817
Info (12129): Elaborating entity "TWDLMULT_SDNF1_3_block13" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4827
Warning (10036): Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block13.vhd(99): object "twdlXdin1_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd Line: 99
Info (12129): Elaborating entity "Complex3Multiply_block23" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29|Complex3Multiply_block23:u_MUL3_1" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd Line: 115
Info (12129): Elaborating entity "Complex3Multiply_block24" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29|Complex3Multiply_block24:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd Line: 129
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_3_block11" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block11:u_SDNF1_3_25" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4848
Info (12129): Elaborating entity "TWDLROM_3_27" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_27:u_twdlROM_3_27" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4864
Info (12129): Elaborating entity "TWDLROM_3_28" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_28:u_twdlROM_3_28" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4874
Info (12129): Elaborating entity "TWDLMULT_SDNF1_3_block12" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4884
Warning (10036): Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block12.vhd(99): object "twdlXdin1_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd Line: 99
Info (12129): Elaborating entity "Complex3Multiply_block21" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27|Complex3Multiply_block21:u_MUL3_1" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd Line: 115
Info (12129): Elaborating entity "Complex3Multiply_block22" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27|Complex3Multiply_block22:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd Line: 129
Info (12129): Elaborating entity "TWDLROM_3_31" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_31:u_twdlROM_3_31" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4905
Info (12129): Elaborating entity "TWDLROM_3_32" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_32:u_twdlROM_3_32" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4915
Info (12129): Elaborating entity "TWDLMULT_SDNF1_3_block14" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4925
Warning (10036): Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block14.vhd(99): object "twdlXdin1_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd Line: 99
Info (12129): Elaborating entity "Complex3Multiply_block25" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31|Complex3Multiply_block25:u_MUL3_1" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd Line: 115
Info (12129): Elaborating entity "Complex3Multiply_block26" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31|Complex3Multiply_block26:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd Line: 129
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_3_block13" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block13:u_SDNF1_3_29" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4946
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_4_block11" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block11:u_SDNF2_4_25" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4962
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_3_block12" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block12:u_SDNF1_3_27" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4979
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_3_block14" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block14:u_SDNF1_3_31" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 4995
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_4_block12" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block12:u_SDNF2_4_27" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5011
Info (12129): Elaborating entity "TWDLROM_5_26" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_26:u_twdlROM_5_26" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5028
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_5_block11" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5038
Warning (10036): Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block11.vhd(101): object "dinXTwdl2_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block11.vhd Line: 101
Info (12129): Elaborating entity "Complex3Multiply_block39" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25|Complex3Multiply_block39:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block11.vhd Line: 129
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_4_block1" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block1:u_SDNF2_4_5" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5059
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_4_block2" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block2:u_SDNF2_4_7" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5076
Info (12129): Elaborating entity "TWDLROM_5_6" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_6:u_twdlROM_5_6" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5093
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_5_block1" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5103
Warning (10036): Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block1.vhd(101): object "dinXTwdl2_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block1.vhd Line: 101
Info (12129): Elaborating entity "Complex3Multiply_block29" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5|Complex3Multiply_block29:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block1.vhd Line: 129
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_4_block9" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block9:u_SDNF2_4_21" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5124
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_4_block10" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block10:u_SDNF2_4_23" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5141
Info (12129): Elaborating entity "TWDLROM_5_22" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_22:u_twdlROM_5_22" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5158
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_5_block9" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5168
Warning (10036): Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block9.vhd(101): object "dinXTwdl2_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block9.vhd Line: 101
Info (12129): Elaborating entity "Complex3Multiply_block37" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21|Complex3Multiply_block37:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block9.vhd Line: 129
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_4_block5" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block5:u_SDNF2_4_13" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5189
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_4_block6" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block6:u_SDNF2_4_15" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5206
Info (12129): Elaborating entity "TWDLROM_5_14" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_14:u_twdlROM_5_14" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5223
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_5_block5" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5233
Warning (10036): Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block5.vhd(101): object "dinXTwdl2_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block5.vhd Line: 101
Info (12129): Elaborating entity "Complex3Multiply_block33" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13|Complex3Multiply_block33:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block5.vhd Line: 129
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_4_block13" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block13:u_SDNF2_4_29" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5254
Info (12129): Elaborating entity "RADIX22FFT_SDNF2_4_block14" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block14:u_SDNF2_4_31" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5271
Info (12129): Elaborating entity "TWDLROM_5_30" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_30:u_twdlROM_5_30" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5288
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_5_block13" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5298
Warning (10036): Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block13.vhd(101): object "dinXTwdl2_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block13.vhd Line: 101
Info (12129): Elaborating entity "Complex3Multiply_block41" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29|Complex3Multiply_block41:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block13.vhd Line: 129
Info (12129): Elaborating entity "TWDLROM_5_4" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_4:u_twdlROM_5_4" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5319
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_5_block" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5329
Warning (10036): Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block.vhd(101): object "dinXTwdl2_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block.vhd Line: 101
Info (12129): Elaborating entity "Complex3Multiply_block28" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3|Complex3Multiply_block28:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block.vhd Line: 130
Info (12129): Elaborating entity "TWDLROM_5_20" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_20:u_twdlROM_5_20" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5350
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_5_block8" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5360
Warning (10036): Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block8.vhd(101): object "dinXTwdl2_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block8.vhd Line: 101
Info (12129): Elaborating entity "Complex3Multiply_block36" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19|Complex3Multiply_block36:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block8.vhd Line: 129
Info (12129): Elaborating entity "TWDLROM_5_12" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_12:u_twdlROM_5_12" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5381
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_5_block4" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5391
Warning (10036): Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block4.vhd(101): object "dinXTwdl2_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block4.vhd Line: 101
Info (12129): Elaborating entity "Complex3Multiply_block32" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11|Complex3Multiply_block32:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block4.vhd Line: 129
Info (12129): Elaborating entity "TWDLROM_5_28" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_28:u_twdlROM_5_28" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5412
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_5_block12" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5422
Warning (10036): Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block12.vhd(101): object "dinXTwdl2_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block12.vhd Line: 101
Info (12129): Elaborating entity "Complex3Multiply_block40" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27|Complex3Multiply_block40:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block12.vhd Line: 129
Info (12129): Elaborating entity "TWDLROM_5_8" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_8:u_twdlROM_5_8" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5443
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_5_block2" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5453
Warning (10036): Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block2.vhd(101): object "dinXTwdl2_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block2.vhd Line: 101
Info (12129): Elaborating entity "Complex3Multiply_block30" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7|Complex3Multiply_block30:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block2.vhd Line: 129
Info (12129): Elaborating entity "TWDLROM_5_24" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_24:u_twdlROM_5_24" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5474
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_5_block10" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5484
Warning (10036): Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block10.vhd(101): object "dinXTwdl2_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block10.vhd Line: 101
Info (12129): Elaborating entity "Complex3Multiply_block38" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23|Complex3Multiply_block38:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block10.vhd Line: 129
Info (12129): Elaborating entity "TWDLROM_5_16" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_16:u_twdlROM_5_16" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5505
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_5_block6" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5515
Warning (10036): Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block6.vhd(101): object "dinXTwdl2_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block6.vhd Line: 101
Info (12129): Elaborating entity "Complex3Multiply_block34" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15|Complex3Multiply_block34:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block6.vhd Line: 129
Info (12129): Elaborating entity "TWDLROM_5_32" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_5_32:u_twdlROM_5_32" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5536
Info (12129): Elaborating entity "RADIX22FFT_SDNF1_5_block14" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd Line: 5546
Warning (10036): Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block14.vhd(101): object "dinXTwdl2_vld" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block14.vhd Line: 101
Info (12129): Elaborating entity "Complex3Multiply_block42" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31|Complex3Multiply_block42:u_MUL3_2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block14.vhd Line: 129
Info (12129): Elaborating entity "frequency_max" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency.vhd Line: 164
Info (12129): Elaborating entity "index_finder" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/frequency_max.vhd Line: 58
Info (12129): Elaborating entity "for_each" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/index_finder.vhd Line: 76
Warning (10036): Verilog HDL or VHDL warning at for_each.vhd(269): object "yout11" assigned a value but never read File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd Line: 269
Info (12129): Elaborating entity "Quadrant_Mapper" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|Quadrant_Mapper:u_QuadrantMapper" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd Line: 282
Info (12129): Elaborating entity "CordicKernelMag" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag:u_Iteration" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd Line: 291
Info (12129): Elaborating entity "CordicKernelMag_block" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block:u_Iteration1" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd Line: 299
Info (12129): Elaborating entity "CordicKernelMag_block1" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block1:u_Iteration2" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd Line: 307
Info (12129): Elaborating entity "CordicKernelMag_block2" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block2:u_Iteration3" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd Line: 315
Info (12129): Elaborating entity "CordicKernelMag_block3" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block3:u_Iteration4" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd Line: 323
Info (12129): Elaborating entity "CordicKernelMag_block4" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block4:u_Iteration5" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd Line: 331
Info (12129): Elaborating entity "CordicKernelMag_block5" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block5:u_Iteration6" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd Line: 339
Info (12129): Elaborating entity "CordicKernelMag_block6" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block6:u_Iteration7" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd Line: 347
Info (12129): Elaborating entity "CordicKernelMag_block7" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block7:u_Iteration8" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd Line: 355
Info (12129): Elaborating entity "CordicKernelMag_block8" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block8:u_Iteration9" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd Line: 363
Info (12129): Elaborating entity "CordicKernelMag_block9" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1|CordicKernelMag_block9:u_Iteration10" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd Line: 371
Info (12129): Elaborating entity "Maximum" using architecture "A:rtl" for hierarchy "max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|Maximum:u_max_frequency_index_max_index_frequency_frequency_max_index_finder_Maximum" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/index_finder.vhd Line: 396
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 154 warnings
    Info: Peak virtual memory: 5144 megabytes
    Info: Processing ended: Sat Mar 06 14:31:31 2021
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:01:02


