\hypertarget{dir_edd0a6157f79552708c9bbb6791b2322}{}\doxysection{C\+:/\+Users/sxlga/git/\+Serial\+Test\+Project/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F0xx/\+Include Directory Reference}
\label{dir_edd0a6157f79552708c9bbb6791b2322}\index{C:/Users/sxlga/git/SerialTestProject/Drivers/CMSIS/Device/ST/STM32F0xx/Include Directory Reference@{C:/Users/sxlga/git/SerialTestProject/Drivers/CMSIS/Device/ST/STM32F0xx/Include Directory Reference}}
Directory dependency graph for Include\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=166pt]{dir_edd0a6157f79552708c9bbb6791b2322_dep}
\end{center}
\end{figure}
\doxysubsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \mbox{\hyperlink{stm32f070xb_8h}{stm32f070xb.\+h}}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Cortex-\/\+M0 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for S\+T\+M32\+F0xx devices. ~\newline
 \end{DoxyCompactList}\item 
file \mbox{\hyperlink{stm32f0xx_8h}{stm32f0xx.\+h}}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS S\+T\+M32\+F0xx Device Peripheral Access Layer Header File. ~\newline
 \end{DoxyCompactList}\item 
file \mbox{\hyperlink{system__stm32f0xx_8h}{system\+\_\+stm32f0xx.\+h}}
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Cortex-\/\+M0 Device System Source File for S\+T\+M32\+F0xx devices. ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
