# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Digital_Project.ip_user_files/bd/Project_design/sim/Project_design.vhd" \
"../../../../Digital_Project.ip_user_files/bd/Project_design/ip/Project_design_c_counter_binary_0_0/sim/Project_design_c_counter_binary_0_0.vhd" \
"../../../../Digital_Project.ip_user_files/bd/Project_design/ip/Project_design_c_counter_binary_0_1/sim/Project_design_c_counter_binary_0_1.vhd" \
"../../../../Digital_Project.ip_user_files/bd/Project_design/ip/Project_design_c_counter_binary_1_0/sim/Project_design_c_counter_binary_1_0.vhd" \
"../../../../Digital_Project.srcs/sources_1/imports/hdl/Project_design_wrapper.vhd" \

# Do not sort compile order
nosort
