[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/blinky_2.11-1.0.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$2$$anon$3$$anon$6$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$2$$anon$3$$anon$6$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$2$$anon$3$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$2$$anon$3$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$2$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$2$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$2$$anon$4$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$2$$anon$4$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$2$$anon$4$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$2$$anon$4$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$2$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$2$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$2$$anon$3$$anon$6$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$2$$anon$3$$anon$6$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$2$$anon$5$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$2$$anon$5$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$2$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$2$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$2$$anon$5$$anonfun$5$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$2$$anon$5$$anonfun$5$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$2$$anon$3$$anon$5$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$2$$anon$3$$anon$5$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$2$$anon$5$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$2$$anon$5$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	UartFsmInOutMain$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/UartFsmInOutMain$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$2$$anon$3$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$2$$anon$3$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$2$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$2$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	UartFsmInOutMain$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/UartFsmInOutMain$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$2$$anon$3$$anon$5$$anonfun$3$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$2$$anon$3$$anon$5$$anonfun$3$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$2$$anon$3$$anon$4$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$2$$anon$3$$anon$4$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$2$$anon$4$$anonfun$3$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$2$$anon$4$$anonfun$3$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	UartFsmInOutMain.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/UartFsmInOutMain.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$2$$anon$3$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$2$$anon$3$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$2$$anon$3$$anon$5$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$2$$anon$3$$anon$5$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Blinky$$anon$2$$anon$3$$anon$6$$anonfun$5$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/1_blinky_clk_domain/spinalHDL/target/scala-2.11/classes/Blinky$$anon$2$$anon$3$$anon$6$$anonfun$5$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
