/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DCORE0_TPC0_EML_STM_REGS_H_
#define ASIC_REG_DCORE0_TPC0_EML_STM_REGS_H_

/*
 *****************************************
 *   DCORE0_TPC0_EML_STM
 *   (Prototype: STM)
 *****************************************
 */

#define mmDCORE0_TPC0_EML_STM_STMDMASTARTR 0x3C04

#define mmDCORE0_TPC0_EML_STM_STMDMASTOPR 0x3C08

#define mmDCORE0_TPC0_EML_STM_STMDMASTATR 0x3C0C

#define mmDCORE0_TPC0_EML_STM_STMDMACTLR 0x3C10

#define mmDCORE0_TPC0_EML_STM_STMDMAIDR 0x3CFC

#define mmDCORE0_TPC0_EML_STM_STMHEER 0x3D00

#define mmDCORE0_TPC0_EML_STM_STMHETER 0x3D20

#define mmDCORE0_TPC0_EML_STM_STMHEBSR 0x3D60

#define mmDCORE0_TPC0_EML_STM_STMHEMCR 0x3D64

#define mmDCORE0_TPC0_EML_STM_STMHEEXTMUXR 0x3D68

#define mmDCORE0_TPC0_EML_STM_STMHEMASTR 0x3DF4

#define mmDCORE0_TPC0_EML_STM_STMHEFEAT1R 0x3DF8

#define mmDCORE0_TPC0_EML_STM_STMHEIDR 0x3DFC

#define mmDCORE0_TPC0_EML_STM_STMSPER 0x3E00

#define mmDCORE0_TPC0_EML_STM_STMSPTER 0x3E20

#define mmDCORE0_TPC0_EML_STM_STMSPSCR 0x3E60

#define mmDCORE0_TPC0_EML_STM_STMSPMSCR 0x3E64

#define mmDCORE0_TPC0_EML_STM_STMSPOVERRIDER 0x3E68

#define mmDCORE0_TPC0_EML_STM_STMSPMOVERRIDER 0x3E6C

#define mmDCORE0_TPC0_EML_STM_STMSPTRIGCSR 0x3E70

#define mmDCORE0_TPC0_EML_STM_STMTCSR 0x3E80

#define mmDCORE0_TPC0_EML_STM_STMTSSTIMR 0x3E84

#define mmDCORE0_TPC0_EML_STM_STMTSFREQR 0x3E8C

#define mmDCORE0_TPC0_EML_STM_STMSYNCR 0x3E90

#define mmDCORE0_TPC0_EML_STM_STMAUXCR 0x3E94

#define mmDCORE0_TPC0_EML_STM_STMFEAT1R 0x3EA0

#define mmDCORE0_TPC0_EML_STM_STMFEAT2R 0x3EA4

#define mmDCORE0_TPC0_EML_STM_STMFEAT3R 0x3EA8

#define mmDCORE0_TPC0_EML_STM_STMITTRIGGER 0x3EE8

#define mmDCORE0_TPC0_EML_STM_STMITATBDATA0 0x3EEC

#define mmDCORE0_TPC0_EML_STM_STMITATBCTR2 0x3EF0

#define mmDCORE0_TPC0_EML_STM_STMITATBID 0x3EF4

#define mmDCORE0_TPC0_EML_STM_STMITATBCTR0 0x3EF8

#define mmDCORE0_TPC0_EML_STM_STMITCTRL 0x3F00

#define mmDCORE0_TPC0_EML_STM_STMCLAIMSET 0x3FA0

#define mmDCORE0_TPC0_EML_STM_STMCLAIMCLR 0x3FA4

#define mmDCORE0_TPC0_EML_STM_STMLAR 0x3FB0

#define mmDCORE0_TPC0_EML_STM_STMLSR 0x3FB4

#define mmDCORE0_TPC0_EML_STM_STMAUTHSTATUS 0x3FB8

#define mmDCORE0_TPC0_EML_STM_STMDEVARCH 0x3FBC

#define mmDCORE0_TPC0_EML_STM_STMDEVID 0x3FC8

#define mmDCORE0_TPC0_EML_STM_STMDEVTYPE 0x3FCC

#define mmDCORE0_TPC0_EML_STM_STMPIDR4 0x3FD0

#define mmDCORE0_TPC0_EML_STM_STMPIDR5 0x3FD4

#define mmDCORE0_TPC0_EML_STM_STMPIDR6 0x3FD8

#define mmDCORE0_TPC0_EML_STM_STMPIDR7 0x3FDC

#define mmDCORE0_TPC0_EML_STM_STMPIDR0 0x3FE0

#define mmDCORE0_TPC0_EML_STM_STMPIDR1 0x3FE4

#define mmDCORE0_TPC0_EML_STM_STMPIDR2 0x3FE8

#define mmDCORE0_TPC0_EML_STM_STMPIDR3 0x3FEC

#define mmDCORE0_TPC0_EML_STM_STMCIDR0 0x3FF0

#define mmDCORE0_TPC0_EML_STM_STMCIDR1 0x3FF4

#define mmDCORE0_TPC0_EML_STM_STMCIDR2 0x3FF8

#define mmDCORE0_TPC0_EML_STM_STMCIDR3 0x3FFC

#endif /* ASIC_REG_DCORE0_TPC0_EML_STM_REGS_H_ */
