// Title Section Start
// Verilog testbench CB4CLED_TB
// Generated by HDLGen, Github https://github.com/HDLGen-ChatGPT/HDLGen-ChatGPT, on 29-March-2024 at 09:49

// Component Name : CB4CLED
// Title          : 4-bit cascadable, loadable, up/down counter, with asynchronpous rst

// Author(s)      : Fearghal Morgan
// Organisation   : University of Galway
// Email          : fearghal.morgan@university.ie
// Date           : 29/03/2024

// Description    : refer to component hdl model for function description and signal dictionary
// Title Section End
module CB4CLED_TB();

// testbench signal declarations
integer testNo; // aids locating test in simulation waveform
reg endOfSim; // assert at end of simulation to highlight simuation done. Stops clk signal generation.

// Typically use the same signal names as in the Verilog module
reg clk;
reg rst;

reg  load;
reg [3:0] loadDat;
reg  ce;
reg  up;
wire [3:0] count;
wire  TC;
wire  ceo;

parameter  period = 20; // 20 ns
initial clk = 1'b1;
initial endOfSim = 1'b0;
 
// Generate clk signal, if sequential component, and endOfSim is 0.
always # (period/2.0) if (~endOfSim) clk = ~ clk;

CB4CLED UUT
	(
	.clk (clk), 
	.rst (rst), 
	.load (load), 
	.loadDat (loadDat), 
	.ce (ce), 
	.up (up), 
	.count (count), 
	.TC (TC), 
	.ceo (ceo),
	O_CS (O_CS),
	O_NS (O_NS)
	);

end
endmodule