
---------- Begin Simulation Statistics ----------
final_tick                                   75809000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1119807                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686728                       # Number of bytes of host memory used
host_op_rate                                  1260424                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.01                       # Real time elapsed on the host
host_tick_rate                             7539841042                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       11202                       # Number of instructions simulated
sim_ops                                         12663                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000076                       # Number of seconds simulated
sim_ticks                                    75809000                       # Number of ticks simulated
system.cpu.Branches                              2143                       # Number of branches fetched
system.cpu.committedInsts                       11202                       # Number of instructions committed
system.cpu.committedOps                         12663                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                           151618                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               151617.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads                43976                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                7580                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         1587                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                         359                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 11047                       # Number of integer alu accesses
system.cpu.num_int_insts                        11047                       # number of integer instructions
system.cpu.num_int_register_reads               18376                       # number of times the integer registers were read
system.cpu.num_int_register_writes               7799                       # number of times the integer registers were written
system.cpu.num_load_insts                        2063                       # Number of load instructions
system.cpu.num_mem_refs                          3989                       # number of memory refs
system.cpu.num_store_insts                       1926                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  48                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 21                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                      8707     68.17%     68.17% # Class of executed instruction
system.cpu.op_class::IntMult                       55      0.43%     68.60% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.60% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                 21      0.16%     68.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     68.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.77% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.77% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     68.77% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     68.77% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     68.77% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     68.77% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     68.77% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     68.77% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     68.77% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     68.77% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     68.77% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     68.77% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     68.77% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     68.77% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     68.77% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     68.77% # Class of executed instruction
system.cpu.op_class::MemRead                     2063     16.15%     84.92% # Class of executed instruction
system.cpu.op_class::MemWrite                    1926     15.08%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      12772                       # Class of executed instruction
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1065                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2146                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     75809000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                910                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          234                       # Transaction distribution
system.membus.trans_dist::WritebackClean          514                       # Transaction distribution
system.membus.trans_dist::CleanEvict              317                       # Transaction distribution
system.membus.trans_dist::ReadExReq               171                       # Transaction distribution
system.membus.trans_dist::ReadExResp              171                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            522                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           388                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        66304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        50752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  117056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1081                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.013876                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.117031                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1066     98.61%     98.61% # Request fanout histogram
system.membus.snoop_fanout::1                      15      1.39%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1081                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5140000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2752750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2948000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     75809000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          33408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          35776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              69184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           14976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          234                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                234                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         440686462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         471922859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             912609321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    440686462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        440686462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      197549104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            197549104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      197549104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        440686462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        471922859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1110158424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000055960000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           37                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           37                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2442                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                558                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1081                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        746                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1081                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      746                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    223                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   127                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9672500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                25760000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11273.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30023.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      623                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     540                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1081                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  746                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    321.611511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   206.174462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   308.227014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           76     27.34%     27.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           78     28.06%     55.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           38     13.67%     69.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           18      6.47%     75.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           17      6.12%     81.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      5.04%     86.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.16%     88.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.44%     90.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           27      9.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          278                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           37                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.945946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.124497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.460809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15             1      2.70%      2.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17             5     13.51%     16.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19             6     16.22%     32.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21             7     18.92%     51.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23             7     18.92%     70.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25             5     13.51%     83.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27             1      2.70%     86.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29             1      2.70%     89.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31             2      5.41%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39             1      2.70%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-57             1      2.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            37                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           37                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.081081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.074486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.493197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               36     97.30%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            37                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  54912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   38080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   69184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                47744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       724.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       502.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    912.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    629.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      75802000                       # Total gap between requests
system.mem_ctrls.avgGap                      41489.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        26816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        28096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        38080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 353731087.337915003300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 370615626.112994492054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 502315028.558614373207                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          522                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          559                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          746                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12346250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     13413750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1720413500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     23651.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     23995.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2306184.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1442280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               743820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3941280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            1712160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         34164660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           340800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           47876760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        631.544540                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       625000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     72844000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               628320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               311190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2184840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1393740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         33366090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1013280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           44429220                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        586.067881                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      2373250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     71095750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON        75809000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     75809000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        12473                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            12473                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        12473                       # number of overall hits
system.cpu.icache.overall_hits::total           12473                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          522                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            522                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          522                       # number of overall misses
system.cpu.icache.overall_misses::total           522                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     28320000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28320000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     28320000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28320000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        12995                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        12995                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        12995                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        12995                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.040169                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.040169                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.040169                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.040169                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 54252.873563                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54252.873563                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 54252.873563                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54252.873563                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          514                       # number of writebacks
system.cpu.icache.writebacks::total               514                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          522                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          522                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          522                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          522                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27798000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27798000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27798000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27798000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.040169                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.040169                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.040169                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.040169                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53252.873563                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53252.873563                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53252.873563                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53252.873563                       # average overall mshr miss latency
system.cpu.icache.replacements                    514                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        12473                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           12473                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          522                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           522                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     28320000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28320000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        12995                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        12995                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.040169                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.040169                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 54252.873563                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54252.873563                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          522                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          522                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27798000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27798000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.040169                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.040169                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53252.873563                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53252.873563                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     75809000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             7.934427                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               12995                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               522                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.894636                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     7.934427                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991803                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991803                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             26512                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            26512                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     75809000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     75809000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     75809000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     75809000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     75809000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3301                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3301                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3318                       # number of overall hits
system.cpu.dcache.overall_hits::total            3318                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          546                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            546                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          558                       # number of overall misses
system.cpu.dcache.overall_misses::total           558                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     30025000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     30025000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     30025000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     30025000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3847                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3847                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3876                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3876                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.141929                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.141929                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.143963                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.143963                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54990.842491                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54990.842491                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53808.243728                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53808.243728                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          234                       # number of writebacks
system.cpu.dcache.writebacks::total               234                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            2                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          544                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          544                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          553                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          553                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     29321000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     29321000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     29871000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     29871000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.141409                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.141409                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.142673                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.142673                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53898.897059                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53898.897059                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54016.274864                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54016.274864                       # average overall mshr miss latency
system.cpu.dcache.replacements                    551                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1603                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1603                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21435000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21435000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1978                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1978                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.189585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.189585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        57160                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        57160                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          373                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          373                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20902000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20902000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.188574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.188574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56037.533512                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56037.533512                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1698                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1698                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8590000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8590000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1869                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1869                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.091493                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.091493                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50233.918129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50233.918129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          171                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          171                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8419000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8419000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.091493                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.091493                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49233.918129                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49233.918129                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.413793                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.413793                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       550000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       550000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.310345                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.310345                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 61111.111111                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 61111.111111                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       197000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       197000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.300000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.300000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 32833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 32833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       191000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       191000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.300000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.300000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 31833.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31833.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     75809000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             7.939044                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3911                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               559                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.996422                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     7.939044                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992381                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992381                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              8391                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             8391                       # Number of data accesses

---------- End Simulation Statistics   ----------
