Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Nov  8 15:05:35 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file counter_10000_timing_summary_routed.rpt -pb counter_10000_timing_summary_routed.pb -rpx counter_10000_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_10000
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_controller/U_clk_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.309        0.000                      0                   98        0.322        0.000                      0                   98        4.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.309        0.000                      0                   98        0.322        0.000                      0                   98        4.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 U_counter_tick/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.226ns (29.041%)  route 2.996ns (70.959%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.632     5.153    U_counter_tick/CLK
    SLICE_X61Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     5.572 r  U_counter_tick/counter_reg_reg[1]/Q
                         net (fo=18, routed)          0.999     6.572    U_counter_tick/Q[1]
    SLICE_X63Y14         LUT4 (Prop_lut4_I1_O)        0.327     6.899 r  U_counter_tick/counter_reg[13]_i_7/O
                         net (fo=2, routed)           0.666     7.565    U_counter_tick/counter_reg[13]_i_7_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I0_O)        0.332     7.897 r  U_counter_tick/counter_reg[13]_i_3/O
                         net (fo=1, routed)           0.827     8.725    U_control_unit/counter_reg_reg[13]
    SLICE_X60Y11         LUT5 (Prop_lut5_I3_O)        0.148     8.873 r  U_control_unit/counter_reg[13]_i_1/O
                         net (fo=14, routed)          0.502     9.375    U_counter_tick/E[0]
    SLICE_X59Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.513    14.854    U_counter_tick/CLK
    SLICE_X59Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[10]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y14         FDCE (Setup_fdce_C_CE)      -0.409    14.684    U_counter_tick/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 U_counter_tick/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.226ns (29.041%)  route 2.996ns (70.959%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.632     5.153    U_counter_tick/CLK
    SLICE_X61Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     5.572 r  U_counter_tick/counter_reg_reg[1]/Q
                         net (fo=18, routed)          0.999     6.572    U_counter_tick/Q[1]
    SLICE_X63Y14         LUT4 (Prop_lut4_I1_O)        0.327     6.899 r  U_counter_tick/counter_reg[13]_i_7/O
                         net (fo=2, routed)           0.666     7.565    U_counter_tick/counter_reg[13]_i_7_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I0_O)        0.332     7.897 r  U_counter_tick/counter_reg[13]_i_3/O
                         net (fo=1, routed)           0.827     8.725    U_control_unit/counter_reg_reg[13]
    SLICE_X60Y11         LUT5 (Prop_lut5_I3_O)        0.148     8.873 r  U_control_unit/counter_reg[13]_i_1/O
                         net (fo=14, routed)          0.502     9.375    U_counter_tick/E[0]
    SLICE_X59Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.513    14.854    U_counter_tick/CLK
    SLICE_X59Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[13]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y14         FDCE (Setup_fdce_C_CE)      -0.409    14.684    U_counter_tick/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 U_counter_tick/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.226ns (29.041%)  route 2.996ns (70.959%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.632     5.153    U_counter_tick/CLK
    SLICE_X61Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     5.572 r  U_counter_tick/counter_reg_reg[1]/Q
                         net (fo=18, routed)          0.999     6.572    U_counter_tick/Q[1]
    SLICE_X63Y14         LUT4 (Prop_lut4_I1_O)        0.327     6.899 r  U_counter_tick/counter_reg[13]_i_7/O
                         net (fo=2, routed)           0.666     7.565    U_counter_tick/counter_reg[13]_i_7_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I0_O)        0.332     7.897 r  U_counter_tick/counter_reg[13]_i_3/O
                         net (fo=1, routed)           0.827     8.725    U_control_unit/counter_reg_reg[13]
    SLICE_X60Y11         LUT5 (Prop_lut5_I3_O)        0.148     8.873 r  U_control_unit/counter_reg[13]_i_1/O
                         net (fo=14, routed)          0.502     9.375    U_counter_tick/E[0]
    SLICE_X59Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.513    14.854    U_counter_tick/CLK
    SLICE_X59Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[4]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y14         FDCE (Setup_fdce_C_CE)      -0.409    14.684    U_counter_tick/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 U_counter_tick/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.226ns (29.041%)  route 2.996ns (70.959%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.632     5.153    U_counter_tick/CLK
    SLICE_X61Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     5.572 r  U_counter_tick/counter_reg_reg[1]/Q
                         net (fo=18, routed)          0.999     6.572    U_counter_tick/Q[1]
    SLICE_X63Y14         LUT4 (Prop_lut4_I1_O)        0.327     6.899 r  U_counter_tick/counter_reg[13]_i_7/O
                         net (fo=2, routed)           0.666     7.565    U_counter_tick/counter_reg[13]_i_7_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I0_O)        0.332     7.897 r  U_counter_tick/counter_reg[13]_i_3/O
                         net (fo=1, routed)           0.827     8.725    U_control_unit/counter_reg_reg[13]
    SLICE_X60Y11         LUT5 (Prop_lut5_I3_O)        0.148     8.873 r  U_control_unit/counter_reg[13]_i_1/O
                         net (fo=14, routed)          0.502     9.375    U_counter_tick/E[0]
    SLICE_X59Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.513    14.854    U_counter_tick/CLK
    SLICE_X59Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[5]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y14         FDCE (Setup_fdce_C_CE)      -0.409    14.684    U_counter_tick/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 U_counter_tick/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.226ns (29.041%)  route 2.996ns (70.959%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.632     5.153    U_counter_tick/CLK
    SLICE_X61Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     5.572 r  U_counter_tick/counter_reg_reg[1]/Q
                         net (fo=18, routed)          0.999     6.572    U_counter_tick/Q[1]
    SLICE_X63Y14         LUT4 (Prop_lut4_I1_O)        0.327     6.899 r  U_counter_tick/counter_reg[13]_i_7/O
                         net (fo=2, routed)           0.666     7.565    U_counter_tick/counter_reg[13]_i_7_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I0_O)        0.332     7.897 r  U_counter_tick/counter_reg[13]_i_3/O
                         net (fo=1, routed)           0.827     8.725    U_control_unit/counter_reg_reg[13]
    SLICE_X60Y11         LUT5 (Prop_lut5_I3_O)        0.148     8.873 r  U_control_unit/counter_reg[13]_i_1/O
                         net (fo=14, routed)          0.502     9.375    U_counter_tick/E[0]
    SLICE_X59Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.513    14.854    U_counter_tick/CLK
    SLICE_X59Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[6]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y14         FDCE (Setup_fdce_C_CE)      -0.409    14.684    U_counter_tick/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 U_counter_tick/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.226ns (29.041%)  route 2.996ns (70.959%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.632     5.153    U_counter_tick/CLK
    SLICE_X61Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     5.572 r  U_counter_tick/counter_reg_reg[1]/Q
                         net (fo=18, routed)          0.999     6.572    U_counter_tick/Q[1]
    SLICE_X63Y14         LUT4 (Prop_lut4_I1_O)        0.327     6.899 r  U_counter_tick/counter_reg[13]_i_7/O
                         net (fo=2, routed)           0.666     7.565    U_counter_tick/counter_reg[13]_i_7_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I0_O)        0.332     7.897 r  U_counter_tick/counter_reg[13]_i_3/O
                         net (fo=1, routed)           0.827     8.725    U_control_unit/counter_reg_reg[13]
    SLICE_X60Y11         LUT5 (Prop_lut5_I3_O)        0.148     8.873 r  U_control_unit/counter_reg[13]_i_1/O
                         net (fo=14, routed)          0.502     9.375    U_counter_tick/E[0]
    SLICE_X59Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.513    14.854    U_counter_tick/CLK
    SLICE_X59Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[7]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y14         FDCE (Setup_fdce_C_CE)      -0.409    14.684    U_counter_tick/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 U_counter_tick/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.226ns (29.041%)  route 2.996ns (70.959%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.632     5.153    U_counter_tick/CLK
    SLICE_X61Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     5.572 r  U_counter_tick/counter_reg_reg[1]/Q
                         net (fo=18, routed)          0.999     6.572    U_counter_tick/Q[1]
    SLICE_X63Y14         LUT4 (Prop_lut4_I1_O)        0.327     6.899 r  U_counter_tick/counter_reg[13]_i_7/O
                         net (fo=2, routed)           0.666     7.565    U_counter_tick/counter_reg[13]_i_7_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I0_O)        0.332     7.897 r  U_counter_tick/counter_reg[13]_i_3/O
                         net (fo=1, routed)           0.827     8.725    U_control_unit/counter_reg_reg[13]
    SLICE_X60Y11         LUT5 (Prop_lut5_I3_O)        0.148     8.873 r  U_control_unit/counter_reg[13]_i_1/O
                         net (fo=14, routed)          0.502     9.375    U_counter_tick/E[0]
    SLICE_X59Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.513    14.854    U_counter_tick/CLK
    SLICE_X59Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[8]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y14         FDCE (Setup_fdce_C_CE)      -0.409    14.684    U_counter_tick/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 U_counter_tick/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.226ns (29.041%)  route 2.996ns (70.959%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.632     5.153    U_counter_tick/CLK
    SLICE_X61Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     5.572 r  U_counter_tick/counter_reg_reg[1]/Q
                         net (fo=18, routed)          0.999     6.572    U_counter_tick/Q[1]
    SLICE_X63Y14         LUT4 (Prop_lut4_I1_O)        0.327     6.899 r  U_counter_tick/counter_reg[13]_i_7/O
                         net (fo=2, routed)           0.666     7.565    U_counter_tick/counter_reg[13]_i_7_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I0_O)        0.332     7.897 r  U_counter_tick/counter_reg[13]_i_3/O
                         net (fo=1, routed)           0.827     8.725    U_control_unit/counter_reg_reg[13]
    SLICE_X60Y11         LUT5 (Prop_lut5_I3_O)        0.148     8.873 r  U_control_unit/counter_reg[13]_i_1/O
                         net (fo=14, routed)          0.502     9.375    U_counter_tick/E[0]
    SLICE_X59Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.513    14.854    U_counter_tick/CLK
    SLICE_X59Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[9]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y14         FDCE (Setup_fdce_C_CE)      -0.409    14.684    U_counter_tick/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 U_counter_tick/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.226ns (29.118%)  route 2.984ns (70.882%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.632     5.153    U_counter_tick/CLK
    SLICE_X61Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     5.572 r  U_counter_tick/counter_reg_reg[1]/Q
                         net (fo=18, routed)          0.999     6.572    U_counter_tick/Q[1]
    SLICE_X63Y14         LUT4 (Prop_lut4_I1_O)        0.327     6.899 r  U_counter_tick/counter_reg[13]_i_7/O
                         net (fo=2, routed)           0.666     7.565    U_counter_tick/counter_reg[13]_i_7_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I0_O)        0.332     7.897 r  U_counter_tick/counter_reg[13]_i_3/O
                         net (fo=1, routed)           0.827     8.725    U_control_unit/counter_reg_reg[13]
    SLICE_X60Y11         LUT5 (Prop_lut5_I3_O)        0.148     8.873 r  U_control_unit/counter_reg[13]_i_1/O
                         net (fo=14, routed)          0.491     9.364    U_counter_tick/E[0]
    SLICE_X61Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.513    14.854    U_counter_tick/CLK
    SLICE_X61Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[0]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X61Y14         FDCE (Setup_fdce_C_CE)      -0.409    14.709    U_counter_tick/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 U_counter_tick/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.226ns (29.118%)  route 2.984ns (70.882%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.632     5.153    U_counter_tick/CLK
    SLICE_X61Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     5.572 r  U_counter_tick/counter_reg_reg[1]/Q
                         net (fo=18, routed)          0.999     6.572    U_counter_tick/Q[1]
    SLICE_X63Y14         LUT4 (Prop_lut4_I1_O)        0.327     6.899 r  U_counter_tick/counter_reg[13]_i_7/O
                         net (fo=2, routed)           0.666     7.565    U_counter_tick/counter_reg[13]_i_7_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I0_O)        0.332     7.897 r  U_counter_tick/counter_reg[13]_i_3/O
                         net (fo=1, routed)           0.827     8.725    U_control_unit/counter_reg_reg[13]
    SLICE_X60Y11         LUT5 (Prop_lut5_I3_O)        0.148     8.873 r  U_control_unit/counter_reg[13]_i_1/O
                         net (fo=14, routed)          0.491     9.364    U_counter_tick/E[0]
    SLICE_X61Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.513    14.854    U_counter_tick/CLK
    SLICE_X61Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[11]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X61Y14         FDCE (Setup_fdce_C_CE)      -0.409    14.709    U_counter_tick/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  5.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 U_counter_tick/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.061%)  route 0.227ns (54.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.590     1.473    U_counter_tick/CLK
    SLICE_X61Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  U_counter_tick/counter_reg_reg[0]/Q
                         net (fo=14, routed)          0.227     1.841    U_counter_tick/Q[0]
    SLICE_X61Y14         LUT2 (Prop_lut2_I1_O)        0.045     1.886 r  U_counter_tick/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    U_counter_tick/counter_next[0]
    SLICE_X61Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.859     1.986    U_counter_tick/CLK
    SLICE_X61Y14         FDCE                                         r  U_counter_tick/counter_reg_reg[0]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y14         FDCE (Hold_fdce_C_D)         0.091     1.564    U_counter_tick/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 U_clock_div/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.271ns (52.858%)  route 0.242ns (47.142%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.593     1.476    U_clock_div/CLK
    SLICE_X61Y7          FDCE                                         r  U_clock_div/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.128     1.604 f  U_clock_div/r_counter_reg[8]/Q
                         net (fo=3, routed)           0.178     1.782    U_clock_div/r_counter[8]
    SLICE_X61Y9          LUT5 (Prop_lut5_I3_O)        0.098     1.880 f  U_clock_div/r_counter[23]_i_5/O
                         net (fo=3, routed)           0.064     1.944    U_clock_div/r_counter[23]_i_5_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I2_O)        0.045     1.989 r  U_clock_div/r_tick_i_1/O
                         net (fo=1, routed)           0.000     1.989    U_clock_div/r_tick_i_1_n_0
    SLICE_X61Y9          FDCE                                         r  U_clock_div/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.863     1.990    U_clock_div/CLK
    SLICE_X61Y9          FDCE                                         r  U_clock_div/r_tick_reg/C
                         clock pessimism             -0.498     1.492    
    SLICE_X61Y9          FDCE (Hold_fdce_C_D)         0.091     1.583    U_clock_div/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.564     1.447    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X54Y10         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U_fnd_controller/U_clk_div/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.060     1.671    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[11]
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.782 r  U_fnd_controller/U_clk_div/r_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.166     1.948    U_fnd_controller/U_clk_div/r_counter0_carry__1_n_5
    SLICE_X54Y10         LUT2 (Prop_lut2_I1_O)        0.108     2.056 r  U_fnd_controller/U_clk_div/r_counter[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.056    U_fnd_controller/U_clk_div/r_counter[11]
    SLICE_X54Y10         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.835     1.962    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X54Y10         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[11]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X54Y10         FDCE (Hold_fdce_C_D)         0.121     1.568    U_fnd_controller/U_clk_div/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 U_clock_div/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.358ns (60.939%)  route 0.229ns (39.061%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.594     1.477    U_clock_div/CLK
    SLICE_X62Y7          FDCE                                         r  U_clock_div/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_clock_div/r_counter_reg[6]/Q
                         net (fo=4, routed)           0.065     1.683    U_clock_div/r_counter[6]
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.793 r  U_clock_div/r_counter0_carry__0/O[1]
                         net (fo=1, routed)           0.164     1.958    U_clock_div/data0[6]
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.107     2.065 r  U_clock_div/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.065    U_clock_div/p_1_in[6]
    SLICE_X62Y7          FDCE                                         r  U_clock_div/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.865     1.992    U_clock_div/CLK
    SLICE_X62Y7          FDCE                                         r  U_clock_div/r_counter_reg[6]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X62Y7          FDCE (Hold_fdce_C_D)         0.092     1.569    U_clock_div/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 U_clock_div/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.472ns (69.097%)  route 0.211ns (30.903%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.594     1.477    U_clock_div/CLK
    SLICE_X62Y7          FDCE                                         r  U_clock_div/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_clock_div/r_counter_reg[6]/Q
                         net (fo=4, routed)           0.065     1.683    U_clock_div/r_counter[6]
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.217     1.900 r  U_clock_div/r_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.146     2.046    U_clock_div/data0[8]
    SLICE_X61Y7          LUT2 (Prop_lut2_I1_O)        0.114     2.160 r  U_clock_div/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.160    U_clock_div/p_1_in[8]
    SLICE_X61Y7          FDCE                                         r  U_clock_div/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.863     1.990    U_clock_div/CLK
    SLICE_X61Y7          FDCE                                         r  U_clock_div/r_counter_reg[8]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X61Y7          FDCE (Hold_fdce_C_D)         0.107     1.619    U_clock_div/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.422ns (61.522%)  route 0.264ns (38.478%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.565     1.448    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X54Y8          FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  U_fnd_controller/U_clk_div/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.729    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[3]
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.873 r  U_fnd_controller/U_clk_div/r_counter0_carry/O[3]
                         net (fo=1, routed)           0.147     2.020    U_fnd_controller/U_clk_div/r_counter0_carry_n_4
    SLICE_X54Y8          LUT2 (Prop_lut2_I1_O)        0.114     2.134 r  U_fnd_controller/U_clk_div/r_counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.134    U_fnd_controller/U_clk_div/r_counter[4]
    SLICE_X54Y8          FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.836     1.963    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X54Y8          FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[4]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X54Y8          FDCE (Hold_fdce_C_D)         0.131     1.579    U_fnd_controller/U_clk_div/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.257ns (36.552%)  route 0.446ns (63.448%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.565     1.448    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X54Y8          FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.164     1.612 f  U_fnd_controller/U_clk_div/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.240     1.853    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[3]
    SLICE_X54Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.898 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.206     2.103    U_fnd_controller/U_clk_div/r_clk
    SLICE_X54Y9          LUT2 (Prop_lut2_I0_O)        0.048     2.151 r  U_fnd_controller/U_clk_div/r_counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.151    U_fnd_controller/U_clk_div/r_counter[7]
    SLICE_X54Y9          FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.836     1.963    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X54Y9          FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[7]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X54Y9          FDCE (Hold_fdce_C_D)         0.131     1.595    U_fnd_controller/U_clk_div/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.257ns (36.345%)  route 0.450ns (63.655%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.565     1.448    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X54Y8          FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.164     1.612 f  U_fnd_controller/U_clk_div/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.240     1.853    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[3]
    SLICE_X54Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.898 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.210     2.107    U_fnd_controller/U_clk_div/r_clk
    SLICE_X54Y9          LUT2 (Prop_lut2_I0_O)        0.048     2.155 r  U_fnd_controller/U_clk_div/r_counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.155    U_fnd_controller/U_clk_div/r_counter[8]
    SLICE_X54Y9          FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.836     1.963    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X54Y9          FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[8]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X54Y9          FDCE (Hold_fdce_C_D)         0.131     1.595    U_fnd_controller/U_clk_div/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.254ns (36.280%)  route 0.446ns (63.720%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.565     1.448    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X54Y8          FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.164     1.612 f  U_fnd_controller/U_clk_div/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.240     1.853    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[3]
    SLICE_X54Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.898 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.206     2.103    U_fnd_controller/U_clk_div/r_clk
    SLICE_X54Y9          LUT2 (Prop_lut2_I0_O)        0.045     2.148 r  U_fnd_controller/U_clk_div/r_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.148    U_fnd_controller/U_clk_div/r_counter[5]
    SLICE_X54Y9          FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.836     1.963    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X54Y9          FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[5]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X54Y9          FDCE (Hold_fdce_C_D)         0.120     1.584    U_fnd_controller/U_clk_div/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.187ns (33.424%)  route 0.372ns (66.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.565     1.448    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X55Y8          FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  U_fnd_controller/U_clk_div/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.151     1.740    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[0]
    SLICE_X54Y8          LUT1 (Prop_lut1_I0_O)        0.046     1.786 r  U_fnd_controller/U_clk_div/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.221     2.008    U_fnd_controller/U_clk_div/r_counter[0]
    SLICE_X55Y8          FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.836     1.963    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X55Y8          FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[0]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X55Y8          FDCE (Hold_fdce_C_D)        -0.005     1.443    U_fnd_controller/U_clk_div/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.564    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y10   U_clock_div/r_counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y10   U_clock_div/r_counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y7    U_clock_div/r_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y10   U_clock_div/r_counter_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y10   U_clock_div/r_counter_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y10   U_clock_div/r_counter_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y10   U_clock_div/r_counter_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y7    U_clock_div/r_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y7    U_clock_div/r_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y10   U_clock_div/r_counter_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y10   U_clock_div/r_counter_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y7    U_clock_div/r_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y10   U_clock_div/r_counter_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y10   U_clock_div/r_counter_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y10   U_clock_div/r_counter_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y10   U_clock_div/r_counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y7    U_clock_div/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y7    U_clock_div/r_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y7    U_clock_div/r_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   U_fnd_controller/U_clk_div/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   U_fnd_controller/U_clk_div/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   U_fnd_controller/U_clk_div/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   U_fnd_controller/U_clk_div/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   U_fnd_controller/U_clk_div/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   U_fnd_controller/U_clk_div/r_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   U_fnd_controller/U_clk_div/r_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y9    U_fnd_controller/U_clk_div/r_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y9    U_fnd_controller/U_clk_div/r_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y9    U_fnd_controller/U_clk_div/r_counter_reg[7]/C



