#ifndef _MEMORY_H
#define _MEMORY_H

#include "platform.h"

#define VA_SIZE 32
#define TnSZ (32-VA_SIZE)
#define STACK_SIZE 0x40000

/* NORFLASH0 on Vexpress aseries (a15) is mapped from 0x08000000 to 0x0A000000
 * which is 32MB.  It is also aliased to 0x0 (to 0x2000000).
 * It is acceptable to have the text here as it is RO.
 */
#define FLASH_SEC_BASE 0x00000000
#define FLASH_NSEC_BASE 0x00010000

#define RAM_SEC_BASE 0x40000000
#define RAM_NSEC_BASE 0x48000000

#define EL3_FLASH_BASE FLASH_BASE
#define EL3_RAM_BASE RAM_BASE
#define EL3_RAM_SIZE (512*1024)
#define EL3_BASE_VA 0xF000000000
#define EL3_PGTBL_SIZE 0x40000
#define EL3_PGTBL_BASE EL3_RAM_BASE + EL3_RAM_SIZE - EL3_PGTBL_SIZE
#define EL3_STACK_SIZE STACK_SIZE
#define EL3_STACK_BASE 0xFF00000000

#define EL1_S_FLASH_BASE (FLASH_BASE+0x10000)
#define EL1_S_RAM_BASE (RAM_BASE+0x1000000)
#define EL1_S_RAM_SIZE (512*1024)
#define EL1_S_BASE_VA 0xC000000000
#define EL1_S_PGTBL_SIZE 0x40000
#define EL1_S_PGTBL_BASE EL1_S_RAM_BASE+EL1_S_RAM_SIZE-EL1_S_PGTBL_SIZE
#define EL1_S_STACK_SIZE STACK_SIZE
#define EL1_S_STACK_BASE 0xCF00000000

#define EL1_NS_FLASH_BASE (FLASH_BASE+0x20000)
#define EL1_NS_RAM_BASE (RAM_BASE+0x2000000)
#define EL1_NS_RAM_SIZE (512*1024)
#define EL1_NS_BASE_VA 0x80000000
#define EL1_NS_PGTBL_SIZE 0x40000
#define EL1_NS_PGTBL_BASE EL1_NS_RAM_BASE+EL1_NS_RAM_SIZE-EL1_NS_PGTBL_SIZE
#define EL1_NS_STACK_SIZE STACK_SIZE
#define EL1_NS_STACK_BASE 0xFFFFF000

#define EL0_S_FLASH_BASE (FLASH_BASE+0x50000)
#define EL0_S_RAM_BASE (RAM_BASE+0x4000000)
#define EL0_S_RAM_SIZE (512*1024)
#define EL0_S_BASE_VA 0x000C0000
#define EL0_S_STACK_SIZE STACK_SIZE
#define EL0_S_STACK_BASE 0x80000000-0x1000

#define EL0_NS_FLASH_BASE (FLASH_BASE+0x30000)
#define EL0_NS_RAM_BASE (RAM_BASE+0x4000000)
#define EL0_NS_RAM_SIZE (512*1024)
#define EL0_NS_BASE_VA 0x00080000
#define EL0_NS_STACK_SIZE STACK_SIZE
#define EL0_NS_STACK_BASE 0x70000000-0x1000

#define TZTEST_COMMON_HEAP_BASE 0x49000000
#define TZTEST_SHARED_HEAP_BASE 0x4A000000
#endif
