/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_13z;
  reg [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [13:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [27:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [37:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_0z[21] | celloutsig_1_1z);
  assign celloutsig_0_6z = ~(celloutsig_0_5z[4] | celloutsig_0_3z);
  assign celloutsig_0_3z = ~(celloutsig_0_0z | celloutsig_0_2z[5]);
  assign celloutsig_1_4z = ~(celloutsig_1_3z | celloutsig_1_2z);
  assign celloutsig_1_15z = celloutsig_1_2z | ~(celloutsig_1_7z[7]);
  assign celloutsig_0_13z = celloutsig_0_1z[7] | ~(celloutsig_0_6z);
  assign celloutsig_0_8z = in_data[28:25] + celloutsig_0_5z[8:5];
  assign celloutsig_1_7z = celloutsig_1_0z[31:19] / { 1'h1, celloutsig_1_0z[15:11], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z[2:1] } === { celloutsig_1_0z[32:16], celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_2z = celloutsig_1_0z[30:28] <= { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_18z = ! { celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_15z };
  assign celloutsig_0_0z = in_data[3:1] || in_data[35:33];
  assign celloutsig_1_5z = { celloutsig_1_0z[27:23], celloutsig_1_1z, celloutsig_1_2z } || { celloutsig_1_0z[23:21], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_26z = celloutsig_0_25z != { celloutsig_0_24z[6:2], celloutsig_0_9z };
  assign celloutsig_0_2z = - in_data[67:62];
  assign celloutsig_1_6z = - in_data[125:123];
  assign celloutsig_0_17z = celloutsig_0_8z[3:1] !== { celloutsig_0_1z[6:5], celloutsig_0_0z };
  assign celloutsig_1_3z = in_data[154:145] !== celloutsig_1_0z[24:15];
  assign celloutsig_1_0z = in_data[187:150] | in_data[141:104];
  assign celloutsig_1_19z = & { celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_6z[1] };
  assign celloutsig_0_9z = | { celloutsig_0_7z[7:0], celloutsig_0_3z };
  assign celloutsig_0_20z = | in_data[67:65];
  assign celloutsig_1_1z = in_data[132] & celloutsig_1_0z[0];
  assign celloutsig_0_4z = ^ { celloutsig_0_2z[4:2], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_5z = { celloutsig_0_1z[1], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z } >> { in_data[19:18], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_25z = { celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_16z } >> celloutsig_0_1z[8:3];
  assign celloutsig_0_1z = in_data[31:23] >>> in_data[13:5];
  assign celloutsig_0_24z = { in_data[19:7], celloutsig_0_20z } ~^ in_data[54:41];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_7z = 28'h0000000;
    else if (!clkin_data[0]) celloutsig_0_7z = { in_data[75:58], celloutsig_0_5z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_16z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_16z = { celloutsig_0_7z[8:7], celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_1_11z = ~((celloutsig_1_3z & celloutsig_1_10z) | (celloutsig_1_1z & in_data[146]));
  assign celloutsig_1_13z = ~((celloutsig_1_10z & celloutsig_1_6z[1]) | (celloutsig_1_4z & celloutsig_1_9z));
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
