$date
	Sat Oct 22 18:48:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#974468
b10100 !
1"
#974470
b10100 &
b10100 %
1$
#974471
0"
#974474
b1010 &
b1010 %
#974478
b101 &
b101 %
#974482
b10000 &
b10000 %
#974486
b1000 &
b1000 %
#974490
b100 &
b100 %
#974494
b10 &
b10 %
#974498
b1 &
b1 %
1#
#974502
b0 &
0#
b0 %
0$
#1952039
b10 !
1"
#1952042
b10 &
b10 %
1$
#1952043
0"
#1952046
b1 &
1#
b1 %
#1952050
b0 &
b0 %
0#
0$
#3022845
b10000 !
1"
#3022846
b10000 &
b10000 %
1$
#3022847
0"
#3022850
b1000 &
b1000 %
#3022854
b100 &
b100 %
#3022858
b10 &
b10 %
#3022862
b1 &
1#
b1 %
#3022866
b0 &
b0 %
0#
0$
#4500012
