../../../verilog/source/spi_slave.v