## AIM:

To implement and design synthesis and simulation for uart using cadence - genus and innovus.
