// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "09/12/2017 16:20:02"

// 
// Device: Altera EP3C25F324C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module PO_Sub (
	clk,
	a_PO,
	b_PO,
	Ctrl_mux1,
	Ctrl_mux2,
	En_inputs,
	En_regAdder,
	c_PO,
	outMux1_view,
	outMux2_view,
	outAdder_view,
	outRegAdder_view,
	outRegA_view,
	outRegB_view,
	outInv_view);
input 	clk;
input 	[15:0] a_PO;
input 	[15:0] b_PO;
input 	Ctrl_mux1;
input 	Ctrl_mux2;
input 	En_inputs;
input 	En_regAdder;
output 	[15:0] c_PO;
output 	[15:0] outMux1_view;
output 	[15:0] outMux2_view;
output 	[15:0] outAdder_view;
output 	[15:0] outRegAdder_view;
output 	[15:0] outRegA_view;
output 	[15:0] outRegB_view;
output 	[15:0] outInv_view;

// Design Ports Information
// c_PO[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_PO[1]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_PO[2]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_PO[3]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_PO[4]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_PO[5]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_PO[6]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_PO[7]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_PO[8]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_PO[9]	=>  Location: PIN_M13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_PO[10]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_PO[11]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_PO[12]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_PO[13]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_PO[14]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_PO[15]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux1_view[0]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux1_view[1]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux1_view[2]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux1_view[3]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux1_view[4]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux1_view[5]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux1_view[6]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux1_view[7]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux1_view[8]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux1_view[9]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux1_view[10]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux1_view[11]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux1_view[12]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux1_view[13]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux1_view[14]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux1_view[15]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux2_view[0]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux2_view[1]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux2_view[2]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux2_view[3]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux2_view[4]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux2_view[5]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux2_view[6]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux2_view[7]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux2_view[8]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux2_view[9]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux2_view[10]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux2_view[11]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux2_view[12]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux2_view[13]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux2_view[14]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outMux2_view[15]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAdder_view[0]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAdder_view[1]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAdder_view[2]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAdder_view[3]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAdder_view[4]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAdder_view[5]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAdder_view[6]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAdder_view[7]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAdder_view[8]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAdder_view[9]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAdder_view[10]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAdder_view[11]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAdder_view[12]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAdder_view[13]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAdder_view[14]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAdder_view[15]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegAdder_view[0]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegAdder_view[1]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegAdder_view[2]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegAdder_view[3]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegAdder_view[4]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegAdder_view[5]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegAdder_view[6]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegAdder_view[7]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegAdder_view[8]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegAdder_view[9]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegAdder_view[10]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegAdder_view[11]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegAdder_view[12]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegAdder_view[13]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegAdder_view[14]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegAdder_view[15]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegA_view[0]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegA_view[1]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegA_view[2]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegA_view[3]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegA_view[4]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegA_view[5]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegA_view[6]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegA_view[7]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegA_view[8]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegA_view[9]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegA_view[10]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegA_view[11]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegA_view[12]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegA_view[13]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegA_view[14]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegA_view[15]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegB_view[0]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegB_view[1]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegB_view[2]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegB_view[3]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegB_view[4]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegB_view[5]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegB_view[6]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegB_view[7]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegB_view[8]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegB_view[9]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegB_view[10]	=>  Location: PIN_N10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegB_view[11]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegB_view[12]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegB_view[13]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegB_view[14]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outRegB_view[15]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outInv_view[0]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outInv_view[1]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outInv_view[2]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outInv_view[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outInv_view[4]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outInv_view[5]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outInv_view[6]	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outInv_view[7]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outInv_view[8]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outInv_view[9]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outInv_view[10]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outInv_view[11]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outInv_view[12]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outInv_view[13]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outInv_view[14]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outInv_view[15]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ctrl_mux1	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ctrl_mux2	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// En_regAdder	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a_PO[0]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// En_inputs	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a_PO[1]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a_PO[2]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a_PO[3]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a_PO[4]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a_PO[5]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a_PO[6]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a_PO[7]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a_PO[8]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a_PO[9]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a_PO[10]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a_PO[11]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a_PO[12]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a_PO[13]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a_PO[14]	=>  Location: PIN_M14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a_PO[15]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_PO[0]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_PO[1]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_PO[2]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_PO[3]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_PO[4]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_PO[5]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_PO[6]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_PO[7]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_PO[8]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_PO[9]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_PO[10]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_PO[11]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_PO[12]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_PO[13]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_PO[14]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_PO[15]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \c_PO[0]~output_o ;
wire \c_PO[1]~output_o ;
wire \c_PO[2]~output_o ;
wire \c_PO[3]~output_o ;
wire \c_PO[4]~output_o ;
wire \c_PO[5]~output_o ;
wire \c_PO[6]~output_o ;
wire \c_PO[7]~output_o ;
wire \c_PO[8]~output_o ;
wire \c_PO[9]~output_o ;
wire \c_PO[10]~output_o ;
wire \c_PO[11]~output_o ;
wire \c_PO[12]~output_o ;
wire \c_PO[13]~output_o ;
wire \c_PO[14]~output_o ;
wire \c_PO[15]~output_o ;
wire \outMux1_view[0]~output_o ;
wire \outMux1_view[1]~output_o ;
wire \outMux1_view[2]~output_o ;
wire \outMux1_view[3]~output_o ;
wire \outMux1_view[4]~output_o ;
wire \outMux1_view[5]~output_o ;
wire \outMux1_view[6]~output_o ;
wire \outMux1_view[7]~output_o ;
wire \outMux1_view[8]~output_o ;
wire \outMux1_view[9]~output_o ;
wire \outMux1_view[10]~output_o ;
wire \outMux1_view[11]~output_o ;
wire \outMux1_view[12]~output_o ;
wire \outMux1_view[13]~output_o ;
wire \outMux1_view[14]~output_o ;
wire \outMux1_view[15]~output_o ;
wire \outMux2_view[0]~output_o ;
wire \outMux2_view[1]~output_o ;
wire \outMux2_view[2]~output_o ;
wire \outMux2_view[3]~output_o ;
wire \outMux2_view[4]~output_o ;
wire \outMux2_view[5]~output_o ;
wire \outMux2_view[6]~output_o ;
wire \outMux2_view[7]~output_o ;
wire \outMux2_view[8]~output_o ;
wire \outMux2_view[9]~output_o ;
wire \outMux2_view[10]~output_o ;
wire \outMux2_view[11]~output_o ;
wire \outMux2_view[12]~output_o ;
wire \outMux2_view[13]~output_o ;
wire \outMux2_view[14]~output_o ;
wire \outMux2_view[15]~output_o ;
wire \outAdder_view[0]~output_o ;
wire \outAdder_view[1]~output_o ;
wire \outAdder_view[2]~output_o ;
wire \outAdder_view[3]~output_o ;
wire \outAdder_view[4]~output_o ;
wire \outAdder_view[5]~output_o ;
wire \outAdder_view[6]~output_o ;
wire \outAdder_view[7]~output_o ;
wire \outAdder_view[8]~output_o ;
wire \outAdder_view[9]~output_o ;
wire \outAdder_view[10]~output_o ;
wire \outAdder_view[11]~output_o ;
wire \outAdder_view[12]~output_o ;
wire \outAdder_view[13]~output_o ;
wire \outAdder_view[14]~output_o ;
wire \outAdder_view[15]~output_o ;
wire \outRegAdder_view[0]~output_o ;
wire \outRegAdder_view[1]~output_o ;
wire \outRegAdder_view[2]~output_o ;
wire \outRegAdder_view[3]~output_o ;
wire \outRegAdder_view[4]~output_o ;
wire \outRegAdder_view[5]~output_o ;
wire \outRegAdder_view[6]~output_o ;
wire \outRegAdder_view[7]~output_o ;
wire \outRegAdder_view[8]~output_o ;
wire \outRegAdder_view[9]~output_o ;
wire \outRegAdder_view[10]~output_o ;
wire \outRegAdder_view[11]~output_o ;
wire \outRegAdder_view[12]~output_o ;
wire \outRegAdder_view[13]~output_o ;
wire \outRegAdder_view[14]~output_o ;
wire \outRegAdder_view[15]~output_o ;
wire \outRegA_view[0]~output_o ;
wire \outRegA_view[1]~output_o ;
wire \outRegA_view[2]~output_o ;
wire \outRegA_view[3]~output_o ;
wire \outRegA_view[4]~output_o ;
wire \outRegA_view[5]~output_o ;
wire \outRegA_view[6]~output_o ;
wire \outRegA_view[7]~output_o ;
wire \outRegA_view[8]~output_o ;
wire \outRegA_view[9]~output_o ;
wire \outRegA_view[10]~output_o ;
wire \outRegA_view[11]~output_o ;
wire \outRegA_view[12]~output_o ;
wire \outRegA_view[13]~output_o ;
wire \outRegA_view[14]~output_o ;
wire \outRegA_view[15]~output_o ;
wire \outRegB_view[0]~output_o ;
wire \outRegB_view[1]~output_o ;
wire \outRegB_view[2]~output_o ;
wire \outRegB_view[3]~output_o ;
wire \outRegB_view[4]~output_o ;
wire \outRegB_view[5]~output_o ;
wire \outRegB_view[6]~output_o ;
wire \outRegB_view[7]~output_o ;
wire \outRegB_view[8]~output_o ;
wire \outRegB_view[9]~output_o ;
wire \outRegB_view[10]~output_o ;
wire \outRegB_view[11]~output_o ;
wire \outRegB_view[12]~output_o ;
wire \outRegB_view[13]~output_o ;
wire \outRegB_view[14]~output_o ;
wire \outRegB_view[15]~output_o ;
wire \outInv_view[0]~output_o ;
wire \outInv_view[1]~output_o ;
wire \outInv_view[2]~output_o ;
wire \outInv_view[3]~output_o ;
wire \outInv_view[4]~output_o ;
wire \outInv_view[5]~output_o ;
wire \outInv_view[6]~output_o ;
wire \outInv_view[7]~output_o ;
wire \outInv_view[8]~output_o ;
wire \outInv_view[9]~output_o ;
wire \outInv_view[10]~output_o ;
wire \outInv_view[11]~output_o ;
wire \outInv_view[12]~output_o ;
wire \outInv_view[13]~output_o ;
wire \outInv_view[14]~output_o ;
wire \outInv_view[15]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \b_PO[0]~input_o ;
wire \En_inputs~input_o ;
wire \Mux2|result[0]~0_combout ;
wire \Add|result[0]~0_combout ;
wire \En_regAdder~input_o ;
wire \a_PO[1]~input_o ;
wire \Mux1|result[1]~1_combout ;
wire \Add|result[0]~1 ;
wire \Add|result[1]~2_combout ;
wire \a_PO[2]~input_o ;
wire \Mux1|result[2]~2_combout ;
wire \Add|result[1]~3 ;
wire \Add|result[2]~4_combout ;
wire \b_PO[3]~input_o ;
wire \Mux2|result[3]~3_combout ;
wire \Add|result[2]~5 ;
wire \Add|result[3]~6_combout ;
wire \b_PO[4]~input_o ;
wire \Mux2|result[4]~4_combout ;
wire \Add|result[3]~7 ;
wire \Add|result[4]~8_combout ;
wire \b_PO[5]~input_o ;
wire \Mux2|result[5]~5_combout ;
wire \Add|result[4]~9 ;
wire \Add|result[5]~10_combout ;
wire \a_PO[6]~input_o ;
wire \Mux1|result[6]~6_combout ;
wire \Add|result[5]~11 ;
wire \Add|result[6]~12_combout ;
wire \b_PO[7]~input_o ;
wire \Mux2|result[7]~7_combout ;
wire \Add|result[6]~13 ;
wire \Add|result[7]~14_combout ;
wire \a_PO[8]~input_o ;
wire \Mux1|result[8]~8_combout ;
wire \Add|result[7]~15 ;
wire \Add|result[8]~16_combout ;
wire \a_PO[9]~input_o ;
wire \Mux1|result[9]~9_combout ;
wire \Add|result[8]~17 ;
wire \Add|result[9]~18_combout ;
wire \Ctrl_mux2~input_o ;
wire \Mux2|result[10]~10_combout ;
wire \Add|result[9]~19 ;
wire \Add|result[10]~20_combout ;
wire \b_PO[11]~input_o ;
wire \Mux2|result[11]~11_combout ;
wire \Add|result[10]~21 ;
wire \Add|result[11]~22_combout ;
wire \Ctrl_mux1~input_o ;
wire \Mux1|result[12]~12_combout ;
wire \Add|result[11]~23 ;
wire \Add|result[12]~24_combout ;
wire \a_PO[13]~input_o ;
wire \Mux1|result[13]~13_combout ;
wire \Add|result[12]~25 ;
wire \Add|result[13]~26_combout ;
wire \b_PO[14]~input_o ;
wire \Mux2|result[14]~14_combout ;
wire \Add|result[13]~27 ;
wire \Add|result[14]~28_combout ;
wire \b_PO[15]~input_o ;
wire \Mux2|result[15]~15_combout ;
wire \Mux1|result[15]~15_combout ;
wire \Add|result[14]~29 ;
wire \Add|result[15]~30_combout ;
wire \a_PO[0]~input_o ;
wire \Mux1|result[0]~0_combout ;
wire \a_PO[3]~input_o ;
wire \Mux1|result[3]~3_combout ;
wire \a_PO[4]~input_o ;
wire \Mux1|result[4]~4_combout ;
wire \a_PO[5]~input_o ;
wire \Mux1|result[5]~5_combout ;
wire \a_PO[7]~input_o ;
wire \Mux1|result[7]~7_combout ;
wire \a_PO[10]~input_o ;
wire \Mux1|result[10]~10_combout ;
wire \a_PO[11]~input_o ;
wire \Mux1|result[11]~11_combout ;
wire \a_PO[14]~input_o ;
wire \Mux1|result[14]~14_combout ;
wire \b_PO[1]~input_o ;
wire \RegB|q[1]~feeder_combout ;
wire \Mux2|result[1]~1_combout ;
wire \b_PO[2]~input_o ;
wire \Mux2|result[2]~2_combout ;
wire \b_PO[6]~input_o ;
wire \Mux2|result[6]~6_combout ;
wire \b_PO[8]~input_o ;
wire \Mux2|result[8]~8_combout ;
wire \b_PO[9]~input_o ;
wire \Mux2|result[9]~9_combout ;
wire \b_PO[12]~input_o ;
wire \Mux2|result[12]~12_combout ;
wire \b_PO[13]~input_o ;
wire \Mux2|result[13]~13_combout ;
wire \a_PO[12]~input_o ;
wire \a_PO[15]~input_o ;
wire \b_PO[10]~input_o ;
wire [15:0] \RegB|q ;
wire [15:0] \RegAdder|q ;
wire [15:0] \RegA|q ;


// Location: IOOBUF_X31_Y34_N9
cycloneiii_io_obuf \c_PO[0]~output (
	.i(\RegAdder|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_PO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_PO[0]~output .bus_hold = "false";
defparam \c_PO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneiii_io_obuf \c_PO[1]~output (
	.i(\RegAdder|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_PO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_PO[1]~output .bus_hold = "false";
defparam \c_PO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneiii_io_obuf \c_PO[2]~output (
	.i(\RegAdder|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_PO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_PO[2]~output .bus_hold = "false";
defparam \c_PO[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneiii_io_obuf \c_PO[3]~output (
	.i(\RegAdder|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_PO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_PO[3]~output .bus_hold = "false";
defparam \c_PO[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneiii_io_obuf \c_PO[4]~output (
	.i(\RegAdder|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_PO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_PO[4]~output .bus_hold = "false";
defparam \c_PO[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneiii_io_obuf \c_PO[5]~output (
	.i(\RegAdder|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_PO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_PO[5]~output .bus_hold = "false";
defparam \c_PO[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneiii_io_obuf \c_PO[6]~output (
	.i(\RegAdder|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_PO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_PO[6]~output .bus_hold = "false";
defparam \c_PO[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneiii_io_obuf \c_PO[7]~output (
	.i(\RegAdder|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_PO[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_PO[7]~output .bus_hold = "false";
defparam \c_PO[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y19_N2
cycloneiii_io_obuf \c_PO[8]~output (
	.i(\RegAdder|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_PO[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_PO[8]~output .bus_hold = "false";
defparam \c_PO[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N16
cycloneiii_io_obuf \c_PO[9]~output (
	.i(\RegAdder|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_PO[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_PO[9]~output .bus_hold = "false";
defparam \c_PO[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneiii_io_obuf \c_PO[10]~output (
	.i(\RegAdder|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_PO[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_PO[10]~output .bus_hold = "false";
defparam \c_PO[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneiii_io_obuf \c_PO[11]~output (
	.i(\RegAdder|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_PO[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_PO[11]~output .bus_hold = "false";
defparam \c_PO[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cycloneiii_io_obuf \c_PO[12]~output (
	.i(\RegAdder|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_PO[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_PO[12]~output .bus_hold = "false";
defparam \c_PO[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N16
cycloneiii_io_obuf \c_PO[13]~output (
	.i(\RegAdder|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_PO[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_PO[13]~output .bus_hold = "false";
defparam \c_PO[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
cycloneiii_io_obuf \c_PO[14]~output (
	.i(\RegAdder|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_PO[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_PO[14]~output .bus_hold = "false";
defparam \c_PO[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N2
cycloneiii_io_obuf \c_PO[15]~output (
	.i(\RegAdder|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_PO[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_PO[15]~output .bus_hold = "false";
defparam \c_PO[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneiii_io_obuf \outMux1_view[0]~output (
	.i(\Mux1|result[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux1_view[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux1_view[0]~output .bus_hold = "false";
defparam \outMux1_view[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneiii_io_obuf \outMux1_view[1]~output (
	.i(\Mux1|result[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux1_view[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux1_view[1]~output .bus_hold = "false";
defparam \outMux1_view[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N2
cycloneiii_io_obuf \outMux1_view[2]~output (
	.i(\Mux1|result[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux1_view[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux1_view[2]~output .bus_hold = "false";
defparam \outMux1_view[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneiii_io_obuf \outMux1_view[3]~output (
	.i(\Mux1|result[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux1_view[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux1_view[3]~output .bus_hold = "false";
defparam \outMux1_view[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneiii_io_obuf \outMux1_view[4]~output (
	.i(\Mux1|result[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux1_view[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux1_view[4]~output .bus_hold = "false";
defparam \outMux1_view[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneiii_io_obuf \outMux1_view[5]~output (
	.i(\Mux1|result[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux1_view[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux1_view[5]~output .bus_hold = "false";
defparam \outMux1_view[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneiii_io_obuf \outMux1_view[6]~output (
	.i(\Mux1|result[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux1_view[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux1_view[6]~output .bus_hold = "false";
defparam \outMux1_view[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N2
cycloneiii_io_obuf \outMux1_view[7]~output (
	.i(\Mux1|result[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux1_view[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux1_view[7]~output .bus_hold = "false";
defparam \outMux1_view[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneiii_io_obuf \outMux1_view[8]~output (
	.i(\Mux1|result[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux1_view[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux1_view[8]~output .bus_hold = "false";
defparam \outMux1_view[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneiii_io_obuf \outMux1_view[9]~output (
	.i(\Mux1|result[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux1_view[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux1_view[9]~output .bus_hold = "false";
defparam \outMux1_view[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneiii_io_obuf \outMux1_view[10]~output (
	.i(\Mux1|result[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux1_view[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux1_view[10]~output .bus_hold = "false";
defparam \outMux1_view[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
cycloneiii_io_obuf \outMux1_view[11]~output (
	.i(\Mux1|result[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux1_view[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux1_view[11]~output .bus_hold = "false";
defparam \outMux1_view[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneiii_io_obuf \outMux1_view[12]~output (
	.i(\Mux1|result[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux1_view[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux1_view[12]~output .bus_hold = "false";
defparam \outMux1_view[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneiii_io_obuf \outMux1_view[13]~output (
	.i(\Mux1|result[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux1_view[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux1_view[13]~output .bus_hold = "false";
defparam \outMux1_view[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneiii_io_obuf \outMux1_view[14]~output (
	.i(\Mux1|result[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux1_view[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux1_view[14]~output .bus_hold = "false";
defparam \outMux1_view[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneiii_io_obuf \outMux1_view[15]~output (
	.i(\Mux1|result[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux1_view[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux1_view[15]~output .bus_hold = "false";
defparam \outMux1_view[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneiii_io_obuf \outMux2_view[0]~output (
	.i(\Mux2|result[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux2_view[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux2_view[0]~output .bus_hold = "false";
defparam \outMux2_view[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneiii_io_obuf \outMux2_view[1]~output (
	.i(\Mux2|result[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux2_view[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux2_view[1]~output .bus_hold = "false";
defparam \outMux2_view[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneiii_io_obuf \outMux2_view[2]~output (
	.i(\Mux2|result[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux2_view[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux2_view[2]~output .bus_hold = "false";
defparam \outMux2_view[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneiii_io_obuf \outMux2_view[3]~output (
	.i(\Mux2|result[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux2_view[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux2_view[3]~output .bus_hold = "false";
defparam \outMux2_view[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneiii_io_obuf \outMux2_view[4]~output (
	.i(\Mux2|result[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux2_view[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux2_view[4]~output .bus_hold = "false";
defparam \outMux2_view[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneiii_io_obuf \outMux2_view[5]~output (
	.i(\Mux2|result[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux2_view[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux2_view[5]~output .bus_hold = "false";
defparam \outMux2_view[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneiii_io_obuf \outMux2_view[6]~output (
	.i(\Mux2|result[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux2_view[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux2_view[6]~output .bus_hold = "false";
defparam \outMux2_view[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N16
cycloneiii_io_obuf \outMux2_view[7]~output (
	.i(\Mux2|result[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux2_view[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux2_view[7]~output .bus_hold = "false";
defparam \outMux2_view[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N16
cycloneiii_io_obuf \outMux2_view[8]~output (
	.i(\Mux2|result[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux2_view[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux2_view[8]~output .bus_hold = "false";
defparam \outMux2_view[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneiii_io_obuf \outMux2_view[9]~output (
	.i(\Mux2|result[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux2_view[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux2_view[9]~output .bus_hold = "false";
defparam \outMux2_view[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneiii_io_obuf \outMux2_view[10]~output (
	.i(\Mux2|result[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux2_view[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux2_view[10]~output .bus_hold = "false";
defparam \outMux2_view[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneiii_io_obuf \outMux2_view[11]~output (
	.i(\Mux2|result[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux2_view[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux2_view[11]~output .bus_hold = "false";
defparam \outMux2_view[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneiii_io_obuf \outMux2_view[12]~output (
	.i(\Mux2|result[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux2_view[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux2_view[12]~output .bus_hold = "false";
defparam \outMux2_view[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneiii_io_obuf \outMux2_view[13]~output (
	.i(\Mux2|result[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux2_view[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux2_view[13]~output .bus_hold = "false";
defparam \outMux2_view[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneiii_io_obuf \outMux2_view[14]~output (
	.i(\Mux2|result[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux2_view[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux2_view[14]~output .bus_hold = "false";
defparam \outMux2_view[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneiii_io_obuf \outMux2_view[15]~output (
	.i(\Mux2|result[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outMux2_view[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outMux2_view[15]~output .bus_hold = "false";
defparam \outMux2_view[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneiii_io_obuf \outAdder_view[0]~output (
	.i(\Add|result[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAdder_view[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAdder_view[0]~output .bus_hold = "false";
defparam \outAdder_view[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneiii_io_obuf \outAdder_view[1]~output (
	.i(\Add|result[1]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAdder_view[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAdder_view[1]~output .bus_hold = "false";
defparam \outAdder_view[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N9
cycloneiii_io_obuf \outAdder_view[2]~output (
	.i(\Add|result[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAdder_view[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAdder_view[2]~output .bus_hold = "false";
defparam \outAdder_view[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneiii_io_obuf \outAdder_view[3]~output (
	.i(\Add|result[3]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAdder_view[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAdder_view[3]~output .bus_hold = "false";
defparam \outAdder_view[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneiii_io_obuf \outAdder_view[4]~output (
	.i(\Add|result[4]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAdder_view[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAdder_view[4]~output .bus_hold = "false";
defparam \outAdder_view[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N2
cycloneiii_io_obuf \outAdder_view[5]~output (
	.i(\Add|result[5]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAdder_view[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAdder_view[5]~output .bus_hold = "false";
defparam \outAdder_view[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneiii_io_obuf \outAdder_view[6]~output (
	.i(\Add|result[6]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAdder_view[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAdder_view[6]~output .bus_hold = "false";
defparam \outAdder_view[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneiii_io_obuf \outAdder_view[7]~output (
	.i(\Add|result[7]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAdder_view[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAdder_view[7]~output .bus_hold = "false";
defparam \outAdder_view[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N9
cycloneiii_io_obuf \outAdder_view[8]~output (
	.i(\Add|result[8]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAdder_view[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAdder_view[8]~output .bus_hold = "false";
defparam \outAdder_view[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneiii_io_obuf \outAdder_view[9]~output (
	.i(\Add|result[9]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAdder_view[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAdder_view[9]~output .bus_hold = "false";
defparam \outAdder_view[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneiii_io_obuf \outAdder_view[10]~output (
	.i(\Add|result[10]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAdder_view[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAdder_view[10]~output .bus_hold = "false";
defparam \outAdder_view[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneiii_io_obuf \outAdder_view[11]~output (
	.i(\Add|result[11]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAdder_view[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAdder_view[11]~output .bus_hold = "false";
defparam \outAdder_view[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneiii_io_obuf \outAdder_view[12]~output (
	.i(\Add|result[12]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAdder_view[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAdder_view[12]~output .bus_hold = "false";
defparam \outAdder_view[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneiii_io_obuf \outAdder_view[13]~output (
	.i(\Add|result[13]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAdder_view[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAdder_view[13]~output .bus_hold = "false";
defparam \outAdder_view[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N23
cycloneiii_io_obuf \outAdder_view[14]~output (
	.i(\Add|result[14]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAdder_view[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAdder_view[14]~output .bus_hold = "false";
defparam \outAdder_view[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneiii_io_obuf \outAdder_view[15]~output (
	.i(\Add|result[15]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAdder_view[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAdder_view[15]~output .bus_hold = "false";
defparam \outAdder_view[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N23
cycloneiii_io_obuf \outRegAdder_view[0]~output (
	.i(\RegAdder|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegAdder_view[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegAdder_view[0]~output .bus_hold = "false";
defparam \outRegAdder_view[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneiii_io_obuf \outRegAdder_view[1]~output (
	.i(\RegAdder|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegAdder_view[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegAdder_view[1]~output .bus_hold = "false";
defparam \outRegAdder_view[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneiii_io_obuf \outRegAdder_view[2]~output (
	.i(\RegAdder|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegAdder_view[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegAdder_view[2]~output .bus_hold = "false";
defparam \outRegAdder_view[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneiii_io_obuf \outRegAdder_view[3]~output (
	.i(\RegAdder|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegAdder_view[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegAdder_view[3]~output .bus_hold = "false";
defparam \outRegAdder_view[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N23
cycloneiii_io_obuf \outRegAdder_view[4]~output (
	.i(\RegAdder|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegAdder_view[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegAdder_view[4]~output .bus_hold = "false";
defparam \outRegAdder_view[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y34_N9
cycloneiii_io_obuf \outRegAdder_view[5]~output (
	.i(\RegAdder|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegAdder_view[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegAdder_view[5]~output .bus_hold = "false";
defparam \outRegAdder_view[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y34_N2
cycloneiii_io_obuf \outRegAdder_view[6]~output (
	.i(\RegAdder|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegAdder_view[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegAdder_view[6]~output .bus_hold = "false";
defparam \outRegAdder_view[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneiii_io_obuf \outRegAdder_view[7]~output (
	.i(\RegAdder|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegAdder_view[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegAdder_view[7]~output .bus_hold = "false";
defparam \outRegAdder_view[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y19_N9
cycloneiii_io_obuf \outRegAdder_view[8]~output (
	.i(\RegAdder|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegAdder_view[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegAdder_view[8]~output .bus_hold = "false";
defparam \outRegAdder_view[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneiii_io_obuf \outRegAdder_view[9]~output (
	.i(\RegAdder|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegAdder_view[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegAdder_view[9]~output .bus_hold = "false";
defparam \outRegAdder_view[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneiii_io_obuf \outRegAdder_view[10]~output (
	.i(\RegAdder|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegAdder_view[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegAdder_view[10]~output .bus_hold = "false";
defparam \outRegAdder_view[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneiii_io_obuf \outRegAdder_view[11]~output (
	.i(\RegAdder|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegAdder_view[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegAdder_view[11]~output .bus_hold = "false";
defparam \outRegAdder_view[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneiii_io_obuf \outRegAdder_view[12]~output (
	.i(\RegAdder|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegAdder_view[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegAdder_view[12]~output .bus_hold = "false";
defparam \outRegAdder_view[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneiii_io_obuf \outRegAdder_view[13]~output (
	.i(\RegAdder|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegAdder_view[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegAdder_view[13]~output .bus_hold = "false";
defparam \outRegAdder_view[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
cycloneiii_io_obuf \outRegAdder_view[14]~output (
	.i(\RegAdder|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegAdder_view[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegAdder_view[14]~output .bus_hold = "false";
defparam \outRegAdder_view[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneiii_io_obuf \outRegAdder_view[15]~output (
	.i(\RegAdder|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegAdder_view[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegAdder_view[15]~output .bus_hold = "false";
defparam \outRegAdder_view[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneiii_io_obuf \outRegA_view[0]~output (
	.i(\RegA|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegA_view[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegA_view[0]~output .bus_hold = "false";
defparam \outRegA_view[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneiii_io_obuf \outRegA_view[1]~output (
	.i(\RegA|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegA_view[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegA_view[1]~output .bus_hold = "false";
defparam \outRegA_view[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N9
cycloneiii_io_obuf \outRegA_view[2]~output (
	.i(\RegA|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegA_view[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegA_view[2]~output .bus_hold = "false";
defparam \outRegA_view[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cycloneiii_io_obuf \outRegA_view[3]~output (
	.i(\RegA|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegA_view[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegA_view[3]~output .bus_hold = "false";
defparam \outRegA_view[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneiii_io_obuf \outRegA_view[4]~output (
	.i(\RegA|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegA_view[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegA_view[4]~output .bus_hold = "false";
defparam \outRegA_view[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneiii_io_obuf \outRegA_view[5]~output (
	.i(\RegA|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegA_view[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegA_view[5]~output .bus_hold = "false";
defparam \outRegA_view[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
cycloneiii_io_obuf \outRegA_view[6]~output (
	.i(\RegA|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegA_view[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegA_view[6]~output .bus_hold = "false";
defparam \outRegA_view[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneiii_io_obuf \outRegA_view[7]~output (
	.i(\RegA|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegA_view[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegA_view[7]~output .bus_hold = "false";
defparam \outRegA_view[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneiii_io_obuf \outRegA_view[8]~output (
	.i(\RegA|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegA_view[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegA_view[8]~output .bus_hold = "false";
defparam \outRegA_view[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneiii_io_obuf \outRegA_view[9]~output (
	.i(\RegA|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegA_view[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegA_view[9]~output .bus_hold = "false";
defparam \outRegA_view[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneiii_io_obuf \outRegA_view[10]~output (
	.i(\RegA|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegA_view[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegA_view[10]~output .bus_hold = "false";
defparam \outRegA_view[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneiii_io_obuf \outRegA_view[11]~output (
	.i(\RegA|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegA_view[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegA_view[11]~output .bus_hold = "false";
defparam \outRegA_view[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneiii_io_obuf \outRegA_view[12]~output (
	.i(\RegA|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegA_view[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegA_view[12]~output .bus_hold = "false";
defparam \outRegA_view[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneiii_io_obuf \outRegA_view[13]~output (
	.i(\RegA|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegA_view[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegA_view[13]~output .bus_hold = "false";
defparam \outRegA_view[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneiii_io_obuf \outRegA_view[14]~output (
	.i(\RegA|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegA_view[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegA_view[14]~output .bus_hold = "false";
defparam \outRegA_view[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneiii_io_obuf \outRegA_view[15]~output (
	.i(\RegA|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegA_view[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegA_view[15]~output .bus_hold = "false";
defparam \outRegA_view[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneiii_io_obuf \outRegB_view[0]~output (
	.i(\RegB|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegB_view[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegB_view[0]~output .bus_hold = "false";
defparam \outRegB_view[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneiii_io_obuf \outRegB_view[1]~output (
	.i(\RegB|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegB_view[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegB_view[1]~output .bus_hold = "false";
defparam \outRegB_view[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneiii_io_obuf \outRegB_view[2]~output (
	.i(\RegB|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegB_view[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegB_view[2]~output .bus_hold = "false";
defparam \outRegB_view[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N23
cycloneiii_io_obuf \outRegB_view[3]~output (
	.i(\RegB|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegB_view[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegB_view[3]~output .bus_hold = "false";
defparam \outRegB_view[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneiii_io_obuf \outRegB_view[4]~output (
	.i(\RegB|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegB_view[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegB_view[4]~output .bus_hold = "false";
defparam \outRegB_view[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N9
cycloneiii_io_obuf \outRegB_view[5]~output (
	.i(\RegB|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegB_view[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegB_view[5]~output .bus_hold = "false";
defparam \outRegB_view[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneiii_io_obuf \outRegB_view[6]~output (
	.i(\RegB|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegB_view[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegB_view[6]~output .bus_hold = "false";
defparam \outRegB_view[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N23
cycloneiii_io_obuf \outRegB_view[7]~output (
	.i(\RegB|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegB_view[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegB_view[7]~output .bus_hold = "false";
defparam \outRegB_view[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneiii_io_obuf \outRegB_view[8]~output (
	.i(\RegB|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegB_view[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegB_view[8]~output .bus_hold = "false";
defparam \outRegB_view[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y34_N9
cycloneiii_io_obuf \outRegB_view[9]~output (
	.i(\RegB|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegB_view[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegB_view[9]~output .bus_hold = "false";
defparam \outRegB_view[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
cycloneiii_io_obuf \outRegB_view[10]~output (
	.i(\RegB|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegB_view[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegB_view[10]~output .bus_hold = "false";
defparam \outRegB_view[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N2
cycloneiii_io_obuf \outRegB_view[11]~output (
	.i(\RegB|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegB_view[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegB_view[11]~output .bus_hold = "false";
defparam \outRegB_view[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneiii_io_obuf \outRegB_view[12]~output (
	.i(\RegB|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegB_view[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegB_view[12]~output .bus_hold = "false";
defparam \outRegB_view[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y34_N16
cycloneiii_io_obuf \outRegB_view[13]~output (
	.i(\RegB|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegB_view[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegB_view[13]~output .bus_hold = "false";
defparam \outRegB_view[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cycloneiii_io_obuf \outRegB_view[14]~output (
	.i(\RegB|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegB_view[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegB_view[14]~output .bus_hold = "false";
defparam \outRegB_view[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneiii_io_obuf \outRegB_view[15]~output (
	.i(\RegB|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRegB_view[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRegB_view[15]~output .bus_hold = "false";
defparam \outRegB_view[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N16
cycloneiii_io_obuf \outInv_view[0]~output (
	.i(!\RegB|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outInv_view[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outInv_view[0]~output .bus_hold = "false";
defparam \outInv_view[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N9
cycloneiii_io_obuf \outInv_view[1]~output (
	.i(!\RegB|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outInv_view[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outInv_view[1]~output .bus_hold = "false";
defparam \outInv_view[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneiii_io_obuf \outInv_view[2]~output (
	.i(!\RegB|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outInv_view[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outInv_view[2]~output .bus_hold = "false";
defparam \outInv_view[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N9
cycloneiii_io_obuf \outInv_view[3]~output (
	.i(!\RegB|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outInv_view[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outInv_view[3]~output .bus_hold = "false";
defparam \outInv_view[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneiii_io_obuf \outInv_view[4]~output (
	.i(!\RegB|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outInv_view[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outInv_view[4]~output .bus_hold = "false";
defparam \outInv_view[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneiii_io_obuf \outInv_view[5]~output (
	.i(!\RegB|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outInv_view[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outInv_view[5]~output .bus_hold = "false";
defparam \outInv_view[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cycloneiii_io_obuf \outInv_view[6]~output (
	.i(!\RegB|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outInv_view[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outInv_view[6]~output .bus_hold = "false";
defparam \outInv_view[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N16
cycloneiii_io_obuf \outInv_view[7]~output (
	.i(!\RegB|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outInv_view[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outInv_view[7]~output .bus_hold = "false";
defparam \outInv_view[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneiii_io_obuf \outInv_view[8]~output (
	.i(!\RegB|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outInv_view[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outInv_view[8]~output .bus_hold = "false";
defparam \outInv_view[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y34_N2
cycloneiii_io_obuf \outInv_view[9]~output (
	.i(!\RegB|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outInv_view[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outInv_view[9]~output .bus_hold = "false";
defparam \outInv_view[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneiii_io_obuf \outInv_view[10]~output (
	.i(!\RegB|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outInv_view[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outInv_view[10]~output .bus_hold = "false";
defparam \outInv_view[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N9
cycloneiii_io_obuf \outInv_view[11]~output (
	.i(!\RegB|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outInv_view[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outInv_view[11]~output .bus_hold = "false";
defparam \outInv_view[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneiii_io_obuf \outInv_view[12]~output (
	.i(!\RegB|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outInv_view[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outInv_view[12]~output .bus_hold = "false";
defparam \outInv_view[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y34_N23
cycloneiii_io_obuf \outInv_view[13]~output (
	.i(!\RegB|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outInv_view[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outInv_view[13]~output .bus_hold = "false";
defparam \outInv_view[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneiii_io_obuf \outInv_view[14]~output (
	.i(!\RegB|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outInv_view[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outInv_view[14]~output .bus_hold = "false";
defparam \outInv_view[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneiii_io_obuf \outInv_view[15]~output (
	.i(!\RegB|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outInv_view[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outInv_view[15]~output .bus_hold = "false";
defparam \outInv_view[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N1
cycloneiii_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneiii_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N22
cycloneiii_io_ibuf \b_PO[0]~input (
	.i(b_PO[0]),
	.ibar(gnd),
	.o(\b_PO[0]~input_o ));
// synopsys translate_off
defparam \b_PO[0]~input .bus_hold = "false";
defparam \b_PO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneiii_io_ibuf \En_inputs~input (
	.i(En_inputs),
	.ibar(gnd),
	.o(\En_inputs~input_o ));
// synopsys translate_off
defparam \En_inputs~input .bus_hold = "false";
defparam \En_inputs~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \RegB|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b_PO[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|q[0] .is_wysiwyg = "true";
defparam \RegB|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneiii_lcell_comb \Mux2|result[0]~0 (
// Equation(s):
// \Mux2|result[0]~0_combout  = (\Ctrl_mux2~input_o  & ((\RegAdder|q [0]))) # (!\Ctrl_mux2~input_o  & (!\RegB|q [0]))

	.dataa(\Ctrl_mux2~input_o ),
	.datab(\RegB|q [0]),
	.datac(gnd),
	.datad(\RegAdder|q [0]),
	.cin(gnd),
	.combout(\Mux2|result[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2|result[0]~0 .lut_mask = 16'hBB11;
defparam \Mux2|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N0
cycloneiii_lcell_comb \Add|result[0]~0 (
// Equation(s):
// \Add|result[0]~0_combout  = (\Mux1|result[0]~0_combout  & (\Mux2|result[0]~0_combout  $ (VCC))) # (!\Mux1|result[0]~0_combout  & (\Mux2|result[0]~0_combout  & VCC))
// \Add|result[0]~1  = CARRY((\Mux1|result[0]~0_combout  & \Mux2|result[0]~0_combout ))

	.dataa(\Mux1|result[0]~0_combout ),
	.datab(\Mux2|result[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add|result[0]~0_combout ),
	.cout(\Add|result[0]~1 ));
// synopsys translate_off
defparam \Add|result[0]~0 .lut_mask = 16'h6688;
defparam \Add|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N1
cycloneiii_io_ibuf \En_regAdder~input (
	.i(En_regAdder),
	.ibar(gnd),
	.o(\En_regAdder~input_o ));
// synopsys translate_off
defparam \En_regAdder~input .bus_hold = "false";
defparam \En_regAdder~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y14_N1
dffeas \RegAdder|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add|result[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\En_regAdder~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegAdder|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegAdder|q[0] .is_wysiwyg = "true";
defparam \RegAdder|q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N8
cycloneiii_io_ibuf \a_PO[1]~input (
	.i(a_PO[1]),
	.ibar(gnd),
	.o(\a_PO[1]~input_o ));
// synopsys translate_off
defparam \a_PO[1]~input .bus_hold = "false";
defparam \a_PO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \RegA|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a_PO[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|q[1] .is_wysiwyg = "true";
defparam \RegA|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneiii_lcell_comb \Mux1|result[1]~1 (
// Equation(s):
// \Mux1|result[1]~1_combout  = (!\Ctrl_mux1~input_o  & \RegA|q [1])

	.dataa(\Ctrl_mux1~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegA|q [1]),
	.cin(gnd),
	.combout(\Mux1|result[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1|result[1]~1 .lut_mask = 16'h5500;
defparam \Mux1|result[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
cycloneiii_lcell_comb \Add|result[1]~2 (
// Equation(s):
// \Add|result[1]~2_combout  = (\Mux2|result[1]~1_combout  & ((\Mux1|result[1]~1_combout  & (\Add|result[0]~1  & VCC)) # (!\Mux1|result[1]~1_combout  & (!\Add|result[0]~1 )))) # (!\Mux2|result[1]~1_combout  & ((\Mux1|result[1]~1_combout  & (!\Add|result[0]~1 
// )) # (!\Mux1|result[1]~1_combout  & ((\Add|result[0]~1 ) # (GND)))))
// \Add|result[1]~3  = CARRY((\Mux2|result[1]~1_combout  & (!\Mux1|result[1]~1_combout  & !\Add|result[0]~1 )) # (!\Mux2|result[1]~1_combout  & ((!\Add|result[0]~1 ) # (!\Mux1|result[1]~1_combout ))))

	.dataa(\Mux2|result[1]~1_combout ),
	.datab(\Mux1|result[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add|result[0]~1 ),
	.combout(\Add|result[1]~2_combout ),
	.cout(\Add|result[1]~3 ));
// synopsys translate_off
defparam \Add|result[1]~2 .lut_mask = 16'h9617;
defparam \Add|result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y14_N3
dffeas \RegAdder|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add|result[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\En_regAdder~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegAdder|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegAdder|q[1] .is_wysiwyg = "true";
defparam \RegAdder|q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneiii_io_ibuf \a_PO[2]~input (
	.i(a_PO[2]),
	.ibar(gnd),
	.o(\a_PO[2]~input_o ));
// synopsys translate_off
defparam \a_PO[2]~input .bus_hold = "false";
defparam \a_PO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \RegA|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a_PO[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|q[2] .is_wysiwyg = "true";
defparam \RegA|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneiii_lcell_comb \Mux1|result[2]~2 (
// Equation(s):
// \Mux1|result[2]~2_combout  = (!\Ctrl_mux1~input_o  & \RegA|q [2])

	.dataa(\Ctrl_mux1~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegA|q [2]),
	.cin(gnd),
	.combout(\Mux1|result[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1|result[2]~2 .lut_mask = 16'h5500;
defparam \Mux1|result[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N4
cycloneiii_lcell_comb \Add|result[2]~4 (
// Equation(s):
// \Add|result[2]~4_combout  = ((\Mux2|result[2]~2_combout  $ (\Mux1|result[2]~2_combout  $ (!\Add|result[1]~3 )))) # (GND)
// \Add|result[2]~5  = CARRY((\Mux2|result[2]~2_combout  & ((\Mux1|result[2]~2_combout ) # (!\Add|result[1]~3 ))) # (!\Mux2|result[2]~2_combout  & (\Mux1|result[2]~2_combout  & !\Add|result[1]~3 )))

	.dataa(\Mux2|result[2]~2_combout ),
	.datab(\Mux1|result[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add|result[1]~3 ),
	.combout(\Add|result[2]~4_combout ),
	.cout(\Add|result[2]~5 ));
// synopsys translate_off
defparam \Add|result[2]~4 .lut_mask = 16'h698E;
defparam \Add|result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y14_N5
dffeas \RegAdder|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add|result[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\En_regAdder~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegAdder|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegAdder|q[2] .is_wysiwyg = "true";
defparam \RegAdder|q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N22
cycloneiii_io_ibuf \b_PO[3]~input (
	.i(b_PO[3]),
	.ibar(gnd),
	.o(\b_PO[3]~input_o ));
// synopsys translate_off
defparam \b_PO[3]~input .bus_hold = "false";
defparam \b_PO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y14_N21
dffeas \RegB|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b_PO[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|q[3] .is_wysiwyg = "true";
defparam \RegB|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneiii_lcell_comb \Mux2|result[3]~3 (
// Equation(s):
// \Mux2|result[3]~3_combout  = (\Ctrl_mux2~input_o  & (\RegAdder|q [3])) # (!\Ctrl_mux2~input_o  & ((!\RegB|q [3])))

	.dataa(\Ctrl_mux2~input_o ),
	.datab(\RegAdder|q [3]),
	.datac(gnd),
	.datad(\RegB|q [3]),
	.cin(gnd),
	.combout(\Mux2|result[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2|result[3]~3 .lut_mask = 16'h88DD;
defparam \Mux2|result[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N6
cycloneiii_lcell_comb \Add|result[3]~6 (
// Equation(s):
// \Add|result[3]~6_combout  = (\Mux1|result[3]~3_combout  & ((\Mux2|result[3]~3_combout  & (\Add|result[2]~5  & VCC)) # (!\Mux2|result[3]~3_combout  & (!\Add|result[2]~5 )))) # (!\Mux1|result[3]~3_combout  & ((\Mux2|result[3]~3_combout  & (!\Add|result[2]~5 
// )) # (!\Mux2|result[3]~3_combout  & ((\Add|result[2]~5 ) # (GND)))))
// \Add|result[3]~7  = CARRY((\Mux1|result[3]~3_combout  & (!\Mux2|result[3]~3_combout  & !\Add|result[2]~5 )) # (!\Mux1|result[3]~3_combout  & ((!\Add|result[2]~5 ) # (!\Mux2|result[3]~3_combout ))))

	.dataa(\Mux1|result[3]~3_combout ),
	.datab(\Mux2|result[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add|result[2]~5 ),
	.combout(\Add|result[3]~6_combout ),
	.cout(\Add|result[3]~7 ));
// synopsys translate_off
defparam \Add|result[3]~6 .lut_mask = 16'h9617;
defparam \Add|result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y14_N7
dffeas \RegAdder|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add|result[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\En_regAdder~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegAdder|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegAdder|q[3] .is_wysiwyg = "true";
defparam \RegAdder|q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y34_N1
cycloneiii_io_ibuf \b_PO[4]~input (
	.i(b_PO[4]),
	.ibar(gnd),
	.o(\b_PO[4]~input_o ));
// synopsys translate_off
defparam \b_PO[4]~input .bus_hold = "false";
defparam \b_PO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y14_N9
dffeas \RegB|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b_PO[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|q[4] .is_wysiwyg = "true";
defparam \RegB|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneiii_lcell_comb \Mux2|result[4]~4 (
// Equation(s):
// \Mux2|result[4]~4_combout  = (\Ctrl_mux2~input_o  & ((\RegAdder|q [4]))) # (!\Ctrl_mux2~input_o  & (!\RegB|q [4]))

	.dataa(\Ctrl_mux2~input_o ),
	.datab(\RegB|q [4]),
	.datac(gnd),
	.datad(\RegAdder|q [4]),
	.cin(gnd),
	.combout(\Mux2|result[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2|result[4]~4 .lut_mask = 16'hBB11;
defparam \Mux2|result[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N8
cycloneiii_lcell_comb \Add|result[4]~8 (
// Equation(s):
// \Add|result[4]~8_combout  = ((\Mux1|result[4]~4_combout  $ (\Mux2|result[4]~4_combout  $ (!\Add|result[3]~7 )))) # (GND)
// \Add|result[4]~9  = CARRY((\Mux1|result[4]~4_combout  & ((\Mux2|result[4]~4_combout ) # (!\Add|result[3]~7 ))) # (!\Mux1|result[4]~4_combout  & (\Mux2|result[4]~4_combout  & !\Add|result[3]~7 )))

	.dataa(\Mux1|result[4]~4_combout ),
	.datab(\Mux2|result[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add|result[3]~7 ),
	.combout(\Add|result[4]~8_combout ),
	.cout(\Add|result[4]~9 ));
// synopsys translate_off
defparam \Add|result[4]~8 .lut_mask = 16'h698E;
defparam \Add|result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y14_N9
dffeas \RegAdder|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add|result[4]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\En_regAdder~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegAdder|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegAdder|q[4] .is_wysiwyg = "true";
defparam \RegAdder|q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
cycloneiii_io_ibuf \b_PO[5]~input (
	.i(b_PO[5]),
	.ibar(gnd),
	.o(\b_PO[5]~input_o ));
// synopsys translate_off
defparam \b_PO[5]~input .bus_hold = "false";
defparam \b_PO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y14_N29
dffeas \RegB|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b_PO[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|q[5] .is_wysiwyg = "true";
defparam \RegB|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneiii_lcell_comb \Mux2|result[5]~5 (
// Equation(s):
// \Mux2|result[5]~5_combout  = (\Ctrl_mux2~input_o  & ((\RegAdder|q [5]))) # (!\Ctrl_mux2~input_o  & (!\RegB|q [5]))

	.dataa(\Ctrl_mux2~input_o ),
	.datab(\RegB|q [5]),
	.datac(gnd),
	.datad(\RegAdder|q [5]),
	.cin(gnd),
	.combout(\Mux2|result[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2|result[5]~5 .lut_mask = 16'hBB11;
defparam \Mux2|result[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N10
cycloneiii_lcell_comb \Add|result[5]~10 (
// Equation(s):
// \Add|result[5]~10_combout  = (\Mux1|result[5]~5_combout  & ((\Mux2|result[5]~5_combout  & (\Add|result[4]~9  & VCC)) # (!\Mux2|result[5]~5_combout  & (!\Add|result[4]~9 )))) # (!\Mux1|result[5]~5_combout  & ((\Mux2|result[5]~5_combout  & 
// (!\Add|result[4]~9 )) # (!\Mux2|result[5]~5_combout  & ((\Add|result[4]~9 ) # (GND)))))
// \Add|result[5]~11  = CARRY((\Mux1|result[5]~5_combout  & (!\Mux2|result[5]~5_combout  & !\Add|result[4]~9 )) # (!\Mux1|result[5]~5_combout  & ((!\Add|result[4]~9 ) # (!\Mux2|result[5]~5_combout ))))

	.dataa(\Mux1|result[5]~5_combout ),
	.datab(\Mux2|result[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add|result[4]~9 ),
	.combout(\Add|result[5]~10_combout ),
	.cout(\Add|result[5]~11 ));
// synopsys translate_off
defparam \Add|result[5]~10 .lut_mask = 16'h9617;
defparam \Add|result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y14_N11
dffeas \RegAdder|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add|result[5]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\En_regAdder~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegAdder|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegAdder|q[5] .is_wysiwyg = "true";
defparam \RegAdder|q[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
cycloneiii_io_ibuf \a_PO[6]~input (
	.i(a_PO[6]),
	.ibar(gnd),
	.o(\a_PO[6]~input_o ));
// synopsys translate_off
defparam \a_PO[6]~input .bus_hold = "false";
defparam \a_PO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \RegA|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a_PO[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|q[6] .is_wysiwyg = "true";
defparam \RegA|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneiii_lcell_comb \Mux1|result[6]~6 (
// Equation(s):
// \Mux1|result[6]~6_combout  = (!\Ctrl_mux1~input_o  & \RegA|q [6])

	.dataa(\Ctrl_mux1~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegA|q [6]),
	.cin(gnd),
	.combout(\Mux1|result[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1|result[6]~6 .lut_mask = 16'h5500;
defparam \Mux1|result[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N12
cycloneiii_lcell_comb \Add|result[6]~12 (
// Equation(s):
// \Add|result[6]~12_combout  = ((\Mux2|result[6]~6_combout  $ (\Mux1|result[6]~6_combout  $ (!\Add|result[5]~11 )))) # (GND)
// \Add|result[6]~13  = CARRY((\Mux2|result[6]~6_combout  & ((\Mux1|result[6]~6_combout ) # (!\Add|result[5]~11 ))) # (!\Mux2|result[6]~6_combout  & (\Mux1|result[6]~6_combout  & !\Add|result[5]~11 )))

	.dataa(\Mux2|result[6]~6_combout ),
	.datab(\Mux1|result[6]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add|result[5]~11 ),
	.combout(\Add|result[6]~12_combout ),
	.cout(\Add|result[6]~13 ));
// synopsys translate_off
defparam \Add|result[6]~12 .lut_mask = 16'h698E;
defparam \Add|result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y14_N13
dffeas \RegAdder|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add|result[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\En_regAdder~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegAdder|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegAdder|q[6] .is_wysiwyg = "true";
defparam \RegAdder|q[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y34_N1
cycloneiii_io_ibuf \b_PO[7]~input (
	.i(b_PO[7]),
	.ibar(gnd),
	.o(\b_PO[7]~input_o ));
// synopsys translate_off
defparam \b_PO[7]~input .bus_hold = "false";
defparam \b_PO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \RegB|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b_PO[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|q[7] .is_wysiwyg = "true";
defparam \RegB|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneiii_lcell_comb \Mux2|result[7]~7 (
// Equation(s):
// \Mux2|result[7]~7_combout  = (\Ctrl_mux2~input_o  & ((\RegAdder|q [7]))) # (!\Ctrl_mux2~input_o  & (!\RegB|q [7]))

	.dataa(\Ctrl_mux2~input_o ),
	.datab(\RegB|q [7]),
	.datac(gnd),
	.datad(\RegAdder|q [7]),
	.cin(gnd),
	.combout(\Mux2|result[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2|result[7]~7 .lut_mask = 16'hBB11;
defparam \Mux2|result[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N14
cycloneiii_lcell_comb \Add|result[7]~14 (
// Equation(s):
// \Add|result[7]~14_combout  = (\Mux1|result[7]~7_combout  & ((\Mux2|result[7]~7_combout  & (\Add|result[6]~13  & VCC)) # (!\Mux2|result[7]~7_combout  & (!\Add|result[6]~13 )))) # (!\Mux1|result[7]~7_combout  & ((\Mux2|result[7]~7_combout  & 
// (!\Add|result[6]~13 )) # (!\Mux2|result[7]~7_combout  & ((\Add|result[6]~13 ) # (GND)))))
// \Add|result[7]~15  = CARRY((\Mux1|result[7]~7_combout  & (!\Mux2|result[7]~7_combout  & !\Add|result[6]~13 )) # (!\Mux1|result[7]~7_combout  & ((!\Add|result[6]~13 ) # (!\Mux2|result[7]~7_combout ))))

	.dataa(\Mux1|result[7]~7_combout ),
	.datab(\Mux2|result[7]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add|result[6]~13 ),
	.combout(\Add|result[7]~14_combout ),
	.cout(\Add|result[7]~15 ));
// synopsys translate_off
defparam \Add|result[7]~14 .lut_mask = 16'h9617;
defparam \Add|result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y14_N15
dffeas \RegAdder|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add|result[7]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\En_regAdder~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegAdder|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegAdder|q[7] .is_wysiwyg = "true";
defparam \RegAdder|q[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneiii_io_ibuf \a_PO[8]~input (
	.i(a_PO[8]),
	.ibar(gnd),
	.o(\a_PO[8]~input_o ));
// synopsys translate_off
defparam \a_PO[8]~input .bus_hold = "false";
defparam \a_PO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y14_N15
dffeas \RegA|q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a_PO[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|q[8] .is_wysiwyg = "true";
defparam \RegA|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneiii_lcell_comb \Mux1|result[8]~8 (
// Equation(s):
// \Mux1|result[8]~8_combout  = (!\Ctrl_mux1~input_o  & \RegA|q [8])

	.dataa(\Ctrl_mux1~input_o ),
	.datab(\RegA|q [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux1|result[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1|result[8]~8 .lut_mask = 16'h4444;
defparam \Mux1|result[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N16
cycloneiii_lcell_comb \Add|result[8]~16 (
// Equation(s):
// \Add|result[8]~16_combout  = ((\Mux2|result[8]~8_combout  $ (\Mux1|result[8]~8_combout  $ (!\Add|result[7]~15 )))) # (GND)
// \Add|result[8]~17  = CARRY((\Mux2|result[8]~8_combout  & ((\Mux1|result[8]~8_combout ) # (!\Add|result[7]~15 ))) # (!\Mux2|result[8]~8_combout  & (\Mux1|result[8]~8_combout  & !\Add|result[7]~15 )))

	.dataa(\Mux2|result[8]~8_combout ),
	.datab(\Mux1|result[8]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add|result[7]~15 ),
	.combout(\Add|result[8]~16_combout ),
	.cout(\Add|result[8]~17 ));
// synopsys translate_off
defparam \Add|result[8]~16 .lut_mask = 16'h698E;
defparam \Add|result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y14_N17
dffeas \RegAdder|q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add|result[8]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\En_regAdder~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegAdder|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegAdder|q[8] .is_wysiwyg = "true";
defparam \RegAdder|q[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneiii_io_ibuf \a_PO[9]~input (
	.i(a_PO[9]),
	.ibar(gnd),
	.o(\a_PO[9]~input_o ));
// synopsys translate_off
defparam \a_PO[9]~input .bus_hold = "false";
defparam \a_PO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \RegA|q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a_PO[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|q[9] .is_wysiwyg = "true";
defparam \RegA|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneiii_lcell_comb \Mux1|result[9]~9 (
// Equation(s):
// \Mux1|result[9]~9_combout  = (!\Ctrl_mux1~input_o  & \RegA|q [9])

	.dataa(\Ctrl_mux1~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegA|q [9]),
	.cin(gnd),
	.combout(\Mux1|result[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1|result[9]~9 .lut_mask = 16'h5500;
defparam \Mux1|result[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N18
cycloneiii_lcell_comb \Add|result[9]~18 (
// Equation(s):
// \Add|result[9]~18_combout  = (\Mux2|result[9]~9_combout  & ((\Mux1|result[9]~9_combout  & (\Add|result[8]~17  & VCC)) # (!\Mux1|result[9]~9_combout  & (!\Add|result[8]~17 )))) # (!\Mux2|result[9]~9_combout  & ((\Mux1|result[9]~9_combout  & 
// (!\Add|result[8]~17 )) # (!\Mux1|result[9]~9_combout  & ((\Add|result[8]~17 ) # (GND)))))
// \Add|result[9]~19  = CARRY((\Mux2|result[9]~9_combout  & (!\Mux1|result[9]~9_combout  & !\Add|result[8]~17 )) # (!\Mux2|result[9]~9_combout  & ((!\Add|result[8]~17 ) # (!\Mux1|result[9]~9_combout ))))

	.dataa(\Mux2|result[9]~9_combout ),
	.datab(\Mux1|result[9]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add|result[8]~17 ),
	.combout(\Add|result[9]~18_combout ),
	.cout(\Add|result[9]~19 ));
// synopsys translate_off
defparam \Add|result[9]~18 .lut_mask = 16'h9617;
defparam \Add|result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y14_N19
dffeas \RegAdder|q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add|result[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\En_regAdder~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegAdder|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegAdder|q[9] .is_wysiwyg = "true";
defparam \RegAdder|q[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneiii_io_ibuf \Ctrl_mux2~input (
	.i(Ctrl_mux2),
	.ibar(gnd),
	.o(\Ctrl_mux2~input_o ));
// synopsys translate_off
defparam \Ctrl_mux2~input .bus_hold = "false";
defparam \Ctrl_mux2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneiii_lcell_comb \Mux2|result[10]~10 (
// Equation(s):
// \Mux2|result[10]~10_combout  = (\Ctrl_mux2~input_o  & ((\RegAdder|q [10]))) # (!\Ctrl_mux2~input_o  & (!\RegB|q [10]))

	.dataa(\RegB|q [10]),
	.datab(\Ctrl_mux2~input_o ),
	.datac(gnd),
	.datad(\RegAdder|q [10]),
	.cin(gnd),
	.combout(\Mux2|result[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2|result[10]~10 .lut_mask = 16'hDD11;
defparam \Mux2|result[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N20
cycloneiii_lcell_comb \Add|result[10]~20 (
// Equation(s):
// \Add|result[10]~20_combout  = ((\Mux1|result[10]~10_combout  $ (\Mux2|result[10]~10_combout  $ (!\Add|result[9]~19 )))) # (GND)
// \Add|result[10]~21  = CARRY((\Mux1|result[10]~10_combout  & ((\Mux2|result[10]~10_combout ) # (!\Add|result[9]~19 ))) # (!\Mux1|result[10]~10_combout  & (\Mux2|result[10]~10_combout  & !\Add|result[9]~19 )))

	.dataa(\Mux1|result[10]~10_combout ),
	.datab(\Mux2|result[10]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add|result[9]~19 ),
	.combout(\Add|result[10]~20_combout ),
	.cout(\Add|result[10]~21 ));
// synopsys translate_off
defparam \Add|result[10]~20 .lut_mask = 16'h698E;
defparam \Add|result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y14_N21
dffeas \RegAdder|q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add|result[10]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\En_regAdder~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegAdder|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegAdder|q[10] .is_wysiwyg = "true";
defparam \RegAdder|q[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y15_N8
cycloneiii_io_ibuf \b_PO[11]~input (
	.i(b_PO[11]),
	.ibar(gnd),
	.o(\b_PO[11]~input_o ));
// synopsys translate_off
defparam \b_PO[11]~input .bus_hold = "false";
defparam \b_PO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y14_N15
dffeas \RegB|q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b_PO[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|q[11] .is_wysiwyg = "true";
defparam \RegB|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneiii_lcell_comb \Mux2|result[11]~11 (
// Equation(s):
// \Mux2|result[11]~11_combout  = (\Ctrl_mux2~input_o  & ((\RegAdder|q [11]))) # (!\Ctrl_mux2~input_o  & (!\RegB|q [11]))

	.dataa(\Ctrl_mux2~input_o ),
	.datab(\RegB|q [11]),
	.datac(gnd),
	.datad(\RegAdder|q [11]),
	.cin(gnd),
	.combout(\Mux2|result[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2|result[11]~11 .lut_mask = 16'hBB11;
defparam \Mux2|result[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N22
cycloneiii_lcell_comb \Add|result[11]~22 (
// Equation(s):
// \Add|result[11]~22_combout  = (\Mux1|result[11]~11_combout  & ((\Mux2|result[11]~11_combout  & (\Add|result[10]~21  & VCC)) # (!\Mux2|result[11]~11_combout  & (!\Add|result[10]~21 )))) # (!\Mux1|result[11]~11_combout  & ((\Mux2|result[11]~11_combout  & 
// (!\Add|result[10]~21 )) # (!\Mux2|result[11]~11_combout  & ((\Add|result[10]~21 ) # (GND)))))
// \Add|result[11]~23  = CARRY((\Mux1|result[11]~11_combout  & (!\Mux2|result[11]~11_combout  & !\Add|result[10]~21 )) # (!\Mux1|result[11]~11_combout  & ((!\Add|result[10]~21 ) # (!\Mux2|result[11]~11_combout ))))

	.dataa(\Mux1|result[11]~11_combout ),
	.datab(\Mux2|result[11]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add|result[10]~21 ),
	.combout(\Add|result[11]~22_combout ),
	.cout(\Add|result[11]~23 ));
// synopsys translate_off
defparam \Add|result[11]~22 .lut_mask = 16'h9617;
defparam \Add|result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y14_N23
dffeas \RegAdder|q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add|result[11]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\En_regAdder~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegAdder|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegAdder|q[11] .is_wysiwyg = "true";
defparam \RegAdder|q[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneiii_io_ibuf \Ctrl_mux1~input (
	.i(Ctrl_mux1),
	.ibar(gnd),
	.o(\Ctrl_mux1~input_o ));
// synopsys translate_off
defparam \Ctrl_mux1~input .bus_hold = "false";
defparam \Ctrl_mux1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneiii_lcell_comb \Mux1|result[12]~12 (
// Equation(s):
// \Mux1|result[12]~12_combout  = (\RegA|q [12] & !\Ctrl_mux1~input_o )

	.dataa(\RegA|q [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Ctrl_mux1~input_o ),
	.cin(gnd),
	.combout(\Mux1|result[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1|result[12]~12 .lut_mask = 16'h00AA;
defparam \Mux1|result[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N24
cycloneiii_lcell_comb \Add|result[12]~24 (
// Equation(s):
// \Add|result[12]~24_combout  = ((\Mux2|result[12]~12_combout  $ (\Mux1|result[12]~12_combout  $ (!\Add|result[11]~23 )))) # (GND)
// \Add|result[12]~25  = CARRY((\Mux2|result[12]~12_combout  & ((\Mux1|result[12]~12_combout ) # (!\Add|result[11]~23 ))) # (!\Mux2|result[12]~12_combout  & (\Mux1|result[12]~12_combout  & !\Add|result[11]~23 )))

	.dataa(\Mux2|result[12]~12_combout ),
	.datab(\Mux1|result[12]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add|result[11]~23 ),
	.combout(\Add|result[12]~24_combout ),
	.cout(\Add|result[12]~25 ));
// synopsys translate_off
defparam \Add|result[12]~24 .lut_mask = 16'h698E;
defparam \Add|result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y14_N25
dffeas \RegAdder|q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add|result[12]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\En_regAdder~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegAdder|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegAdder|q[12] .is_wysiwyg = "true";
defparam \RegAdder|q[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
cycloneiii_io_ibuf \a_PO[13]~input (
	.i(a_PO[13]),
	.ibar(gnd),
	.o(\a_PO[13]~input_o ));
// synopsys translate_off
defparam \a_PO[13]~input .bus_hold = "false";
defparam \a_PO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y14_N7
dffeas \RegA|q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a_PO[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|q[13] .is_wysiwyg = "true";
defparam \RegA|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneiii_lcell_comb \Mux1|result[13]~13 (
// Equation(s):
// \Mux1|result[13]~13_combout  = (!\Ctrl_mux1~input_o  & \RegA|q [13])

	.dataa(\Ctrl_mux1~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegA|q [13]),
	.cin(gnd),
	.combout(\Mux1|result[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1|result[13]~13 .lut_mask = 16'h5500;
defparam \Mux1|result[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N26
cycloneiii_lcell_comb \Add|result[13]~26 (
// Equation(s):
// \Add|result[13]~26_combout  = (\Mux2|result[13]~13_combout  & ((\Mux1|result[13]~13_combout  & (\Add|result[12]~25  & VCC)) # (!\Mux1|result[13]~13_combout  & (!\Add|result[12]~25 )))) # (!\Mux2|result[13]~13_combout  & ((\Mux1|result[13]~13_combout  & 
// (!\Add|result[12]~25 )) # (!\Mux1|result[13]~13_combout  & ((\Add|result[12]~25 ) # (GND)))))
// \Add|result[13]~27  = CARRY((\Mux2|result[13]~13_combout  & (!\Mux1|result[13]~13_combout  & !\Add|result[12]~25 )) # (!\Mux2|result[13]~13_combout  & ((!\Add|result[12]~25 ) # (!\Mux1|result[13]~13_combout ))))

	.dataa(\Mux2|result[13]~13_combout ),
	.datab(\Mux1|result[13]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add|result[12]~25 ),
	.combout(\Add|result[13]~26_combout ),
	.cout(\Add|result[13]~27 ));
// synopsys translate_off
defparam \Add|result[13]~26 .lut_mask = 16'h9617;
defparam \Add|result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y14_N27
dffeas \RegAdder|q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add|result[13]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\En_regAdder~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegAdder|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegAdder|q[13] .is_wysiwyg = "true";
defparam \RegAdder|q[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneiii_io_ibuf \b_PO[14]~input (
	.i(b_PO[14]),
	.ibar(gnd),
	.o(\b_PO[14]~input_o ));
// synopsys translate_off
defparam \b_PO[14]~input .bus_hold = "false";
defparam \b_PO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \RegB|q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b_PO[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|q[14] .is_wysiwyg = "true";
defparam \RegB|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneiii_lcell_comb \Mux2|result[14]~14 (
// Equation(s):
// \Mux2|result[14]~14_combout  = (\Ctrl_mux2~input_o  & (\RegAdder|q [14])) # (!\Ctrl_mux2~input_o  & ((!\RegB|q [14])))

	.dataa(\Ctrl_mux2~input_o ),
	.datab(\RegAdder|q [14]),
	.datac(gnd),
	.datad(\RegB|q [14]),
	.cin(gnd),
	.combout(\Mux2|result[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2|result[14]~14 .lut_mask = 16'h88DD;
defparam \Mux2|result[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N28
cycloneiii_lcell_comb \Add|result[14]~28 (
// Equation(s):
// \Add|result[14]~28_combout  = ((\Mux1|result[14]~14_combout  $ (\Mux2|result[14]~14_combout  $ (!\Add|result[13]~27 )))) # (GND)
// \Add|result[14]~29  = CARRY((\Mux1|result[14]~14_combout  & ((\Mux2|result[14]~14_combout ) # (!\Add|result[13]~27 ))) # (!\Mux1|result[14]~14_combout  & (\Mux2|result[14]~14_combout  & !\Add|result[13]~27 )))

	.dataa(\Mux1|result[14]~14_combout ),
	.datab(\Mux2|result[14]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add|result[13]~27 ),
	.combout(\Add|result[14]~28_combout ),
	.cout(\Add|result[14]~29 ));
// synopsys translate_off
defparam \Add|result[14]~28 .lut_mask = 16'h698E;
defparam \Add|result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y14_N29
dffeas \RegAdder|q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add|result[14]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\En_regAdder~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegAdder|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegAdder|q[14] .is_wysiwyg = "true";
defparam \RegAdder|q[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneiii_io_ibuf \b_PO[15]~input (
	.i(b_PO[15]),
	.ibar(gnd),
	.o(\b_PO[15]~input_o ));
// synopsys translate_off
defparam \b_PO[15]~input .bus_hold = "false";
defparam \b_PO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y14_N29
dffeas \RegB|q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b_PO[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|q[15] .is_wysiwyg = "true";
defparam \RegB|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneiii_lcell_comb \Mux2|result[15]~15 (
// Equation(s):
// \Mux2|result[15]~15_combout  = (\Ctrl_mux2~input_o  & (\RegAdder|q [15])) # (!\Ctrl_mux2~input_o  & ((!\RegB|q [15])))

	.dataa(gnd),
	.datab(\Ctrl_mux2~input_o ),
	.datac(\RegAdder|q [15]),
	.datad(\RegB|q [15]),
	.cin(gnd),
	.combout(\Mux2|result[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2|result[15]~15 .lut_mask = 16'hC0F3;
defparam \Mux2|result[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneiii_lcell_comb \Mux1|result[15]~15 (
// Equation(s):
// \Mux1|result[15]~15_combout  = (\RegA|q [15] & !\Ctrl_mux1~input_o )

	.dataa(\RegA|q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Ctrl_mux1~input_o ),
	.cin(gnd),
	.combout(\Mux1|result[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1|result[15]~15 .lut_mask = 16'h00AA;
defparam \Mux1|result[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N30
cycloneiii_lcell_comb \Add|result[15]~30 (
// Equation(s):
// \Add|result[15]~30_combout  = \Mux2|result[15]~15_combout  $ (\Add|result[14]~29  $ (\Mux1|result[15]~15_combout ))

	.dataa(gnd),
	.datab(\Mux2|result[15]~15_combout ),
	.datac(gnd),
	.datad(\Mux1|result[15]~15_combout ),
	.cin(\Add|result[14]~29 ),
	.combout(\Add|result[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add|result[15]~30 .lut_mask = 16'hC33C;
defparam \Add|result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y14_N31
dffeas \RegAdder|q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add|result[15]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\En_regAdder~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegAdder|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegAdder|q[15] .is_wysiwyg = "true";
defparam \RegAdder|q[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cycloneiii_io_ibuf \a_PO[0]~input (
	.i(a_PO[0]),
	.ibar(gnd),
	.o(\a_PO[0]~input_o ));
// synopsys translate_off
defparam \a_PO[0]~input .bus_hold = "false";
defparam \a_PO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \RegA|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a_PO[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|q[0] .is_wysiwyg = "true";
defparam \RegA|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneiii_lcell_comb \Mux1|result[0]~0 (
// Equation(s):
// \Mux1|result[0]~0_combout  = (\RegA|q [0]) # (\Ctrl_mux1~input_o )

	.dataa(gnd),
	.datab(\RegA|q [0]),
	.datac(gnd),
	.datad(\Ctrl_mux1~input_o ),
	.cin(gnd),
	.combout(\Mux1|result[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1|result[0]~0 .lut_mask = 16'hFFCC;
defparam \Mux1|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneiii_io_ibuf \a_PO[3]~input (
	.i(a_PO[3]),
	.ibar(gnd),
	.o(\a_PO[3]~input_o ));
// synopsys translate_off
defparam \a_PO[3]~input .bus_hold = "false";
defparam \a_PO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y14_N9
dffeas \RegA|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a_PO[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|q[3] .is_wysiwyg = "true";
defparam \RegA|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneiii_lcell_comb \Mux1|result[3]~3 (
// Equation(s):
// \Mux1|result[3]~3_combout  = (\RegA|q [3] & !\Ctrl_mux1~input_o )

	.dataa(gnd),
	.datab(\RegA|q [3]),
	.datac(gnd),
	.datad(\Ctrl_mux1~input_o ),
	.cin(gnd),
	.combout(\Mux1|result[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1|result[3]~3 .lut_mask = 16'h00CC;
defparam \Mux1|result[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N22
cycloneiii_io_ibuf \a_PO[4]~input (
	.i(a_PO[4]),
	.ibar(gnd),
	.o(\a_PO[4]~input_o ));
// synopsys translate_off
defparam \a_PO[4]~input .bus_hold = "false";
defparam \a_PO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \RegA|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a_PO[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|q[4] .is_wysiwyg = "true";
defparam \RegA|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneiii_lcell_comb \Mux1|result[4]~4 (
// Equation(s):
// \Mux1|result[4]~4_combout  = (!\Ctrl_mux1~input_o  & \RegA|q [4])

	.dataa(\Ctrl_mux1~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegA|q [4]),
	.cin(gnd),
	.combout(\Mux1|result[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1|result[4]~4 .lut_mask = 16'h5500;
defparam \Mux1|result[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cycloneiii_io_ibuf \a_PO[5]~input (
	.i(a_PO[5]),
	.ibar(gnd),
	.o(\a_PO[5]~input_o ));
// synopsys translate_off
defparam \a_PO[5]~input .bus_hold = "false";
defparam \a_PO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y14_N21
dffeas \RegA|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a_PO[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|q[5] .is_wysiwyg = "true";
defparam \RegA|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneiii_lcell_comb \Mux1|result[5]~5 (
// Equation(s):
// \Mux1|result[5]~5_combout  = (!\Ctrl_mux1~input_o  & \RegA|q [5])

	.dataa(\Ctrl_mux1~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegA|q [5]),
	.cin(gnd),
	.combout(\Mux1|result[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1|result[5]~5 .lut_mask = 16'h5500;
defparam \Mux1|result[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N1
cycloneiii_io_ibuf \a_PO[7]~input (
	.i(a_PO[7]),
	.ibar(gnd),
	.o(\a_PO[7]~input_o ));
// synopsys translate_off
defparam \a_PO[7]~input .bus_hold = "false";
defparam \a_PO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y14_N13
dffeas \RegA|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a_PO[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|q[7] .is_wysiwyg = "true";
defparam \RegA|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneiii_lcell_comb \Mux1|result[7]~7 (
// Equation(s):
// \Mux1|result[7]~7_combout  = (!\Ctrl_mux1~input_o  & \RegA|q [7])

	.dataa(\Ctrl_mux1~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegA|q [7]),
	.cin(gnd),
	.combout(\Mux1|result[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1|result[7]~7 .lut_mask = 16'h5500;
defparam \Mux1|result[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cycloneiii_io_ibuf \a_PO[10]~input (
	.i(a_PO[10]),
	.ibar(gnd),
	.o(\a_PO[10]~input_o ));
// synopsys translate_off
defparam \a_PO[10]~input .bus_hold = "false";
defparam \a_PO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y14_N11
dffeas \RegA|q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a_PO[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|q[10] .is_wysiwyg = "true";
defparam \RegA|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneiii_lcell_comb \Mux1|result[10]~10 (
// Equation(s):
// \Mux1|result[10]~10_combout  = (!\Ctrl_mux1~input_o  & \RegA|q [10])

	.dataa(\Ctrl_mux1~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegA|q [10]),
	.cin(gnd),
	.combout(\Mux1|result[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1|result[10]~10 .lut_mask = 16'h5500;
defparam \Mux1|result[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneiii_io_ibuf \a_PO[11]~input (
	.i(a_PO[11]),
	.ibar(gnd),
	.o(\a_PO[11]~input_o ));
// synopsys translate_off
defparam \a_PO[11]~input .bus_hold = "false";
defparam \a_PO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y14_N3
dffeas \RegA|q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a_PO[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|q[11] .is_wysiwyg = "true";
defparam \RegA|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneiii_lcell_comb \Mux1|result[11]~11 (
// Equation(s):
// \Mux1|result[11]~11_combout  = (!\Ctrl_mux1~input_o  & \RegA|q [11])

	.dataa(\Ctrl_mux1~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegA|q [11]),
	.cin(gnd),
	.combout(\Mux1|result[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1|result[11]~11 .lut_mask = 16'h5500;
defparam \Mux1|result[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y10_N22
cycloneiii_io_ibuf \a_PO[14]~input (
	.i(a_PO[14]),
	.ibar(gnd),
	.o(\a_PO[14]~input_o ));
// synopsys translate_off
defparam \a_PO[14]~input .bus_hold = "false";
defparam \a_PO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y14_N31
dffeas \RegA|q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a_PO[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|q[14] .is_wysiwyg = "true";
defparam \RegA|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneiii_lcell_comb \Mux1|result[14]~14 (
// Equation(s):
// \Mux1|result[14]~14_combout  = (\RegA|q [14] & !\Ctrl_mux1~input_o )

	.dataa(\RegA|q [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Ctrl_mux1~input_o ),
	.cin(gnd),
	.combout(\Mux1|result[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1|result[14]~14 .lut_mask = 16'h00AA;
defparam \Mux1|result[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cycloneiii_io_ibuf \b_PO[1]~input (
	.i(b_PO[1]),
	.ibar(gnd),
	.o(\b_PO[1]~input_o ));
// synopsys translate_off
defparam \b_PO[1]~input .bus_hold = "false";
defparam \b_PO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneiii_lcell_comb \RegB|q[1]~feeder (
// Equation(s):
// \RegB|q[1]~feeder_combout  = \b_PO[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b_PO[1]~input_o ),
	.cin(gnd),
	.combout(\RegB|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegB|q[1]~feeder .lut_mask = 16'hFF00;
defparam \RegB|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N5
dffeas \RegB|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegB|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|q[1] .is_wysiwyg = "true";
defparam \RegB|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneiii_lcell_comb \Mux2|result[1]~1 (
// Equation(s):
// \Mux2|result[1]~1_combout  = (\Ctrl_mux2~input_o  & ((\RegAdder|q [1]))) # (!\Ctrl_mux2~input_o  & (!\RegB|q [1]))

	.dataa(gnd),
	.datab(\Ctrl_mux2~input_o ),
	.datac(\RegB|q [1]),
	.datad(\RegAdder|q [1]),
	.cin(gnd),
	.combout(\Mux2|result[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2|result[1]~1 .lut_mask = 16'hCF03;
defparam \Mux2|result[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N1
cycloneiii_io_ibuf \b_PO[2]~input (
	.i(b_PO[2]),
	.ibar(gnd),
	.o(\b_PO[2]~input_o ));
// synopsys translate_off
defparam \b_PO[2]~input .bus_hold = "false";
defparam \b_PO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \RegB|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b_PO[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|q[2] .is_wysiwyg = "true";
defparam \RegB|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneiii_lcell_comb \Mux2|result[2]~2 (
// Equation(s):
// \Mux2|result[2]~2_combout  = (\Ctrl_mux2~input_o  & (\RegAdder|q [2])) # (!\Ctrl_mux2~input_o  & ((!\RegB|q [2])))

	.dataa(\Ctrl_mux2~input_o ),
	.datab(\RegAdder|q [2]),
	.datac(gnd),
	.datad(\RegB|q [2]),
	.cin(gnd),
	.combout(\Mux2|result[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2|result[2]~2 .lut_mask = 16'h88DD;
defparam \Mux2|result[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N8
cycloneiii_io_ibuf \b_PO[6]~input (
	.i(b_PO[6]),
	.ibar(gnd),
	.o(\b_PO[6]~input_o ));
// synopsys translate_off
defparam \b_PO[6]~input .bus_hold = "false";
defparam \b_PO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y14_N17
dffeas \RegB|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b_PO[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|q[6] .is_wysiwyg = "true";
defparam \RegB|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneiii_lcell_comb \Mux2|result[6]~6 (
// Equation(s):
// \Mux2|result[6]~6_combout  = (\Ctrl_mux2~input_o  & ((\RegAdder|q [6]))) # (!\Ctrl_mux2~input_o  & (!\RegB|q [6]))

	.dataa(\Ctrl_mux2~input_o ),
	.datab(\RegB|q [6]),
	.datac(gnd),
	.datad(\RegAdder|q [6]),
	.cin(gnd),
	.combout(\Mux2|result[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2|result[6]~6 .lut_mask = 16'hBB11;
defparam \Mux2|result[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
cycloneiii_io_ibuf \b_PO[8]~input (
	.i(b_PO[8]),
	.ibar(gnd),
	.o(\b_PO[8]~input_o ));
// synopsys translate_off
defparam \b_PO[8]~input .bus_hold = "false";
defparam \b_PO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y14_N7
dffeas \RegB|q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b_PO[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|q[8] .is_wysiwyg = "true";
defparam \RegB|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneiii_lcell_comb \Mux2|result[8]~8 (
// Equation(s):
// \Mux2|result[8]~8_combout  = (\Ctrl_mux2~input_o  & (\RegAdder|q [8])) # (!\Ctrl_mux2~input_o  & ((!\RegB|q [8])))

	.dataa(\RegAdder|q [8]),
	.datab(\Ctrl_mux2~input_o ),
	.datac(gnd),
	.datad(\RegB|q [8]),
	.cin(gnd),
	.combout(\Mux2|result[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2|result[8]~8 .lut_mask = 16'h88BB;
defparam \Mux2|result[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N22
cycloneiii_io_ibuf \b_PO[9]~input (
	.i(b_PO[9]),
	.ibar(gnd),
	.o(\b_PO[9]~input_o ));
// synopsys translate_off
defparam \b_PO[9]~input .bus_hold = "false";
defparam \b_PO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y14_N23
dffeas \RegB|q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b_PO[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|q[9] .is_wysiwyg = "true";
defparam \RegB|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneiii_lcell_comb \Mux2|result[9]~9 (
// Equation(s):
// \Mux2|result[9]~9_combout  = (\Ctrl_mux2~input_o  & ((\RegAdder|q [9]))) # (!\Ctrl_mux2~input_o  & (!\RegB|q [9]))

	.dataa(\RegB|q [9]),
	.datab(\Ctrl_mux2~input_o ),
	.datac(gnd),
	.datad(\RegAdder|q [9]),
	.cin(gnd),
	.combout(\Mux2|result[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2|result[9]~9 .lut_mask = 16'hDD11;
defparam \Mux2|result[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
cycloneiii_io_ibuf \b_PO[12]~input (
	.i(b_PO[12]),
	.ibar(gnd),
	.o(\b_PO[12]~input_o ));
// synopsys translate_off
defparam \b_PO[12]~input .bus_hold = "false";
defparam \b_PO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \RegB|q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b_PO[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|q[12] .is_wysiwyg = "true";
defparam \RegB|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneiii_lcell_comb \Mux2|result[12]~12 (
// Equation(s):
// \Mux2|result[12]~12_combout  = (\Ctrl_mux2~input_o  & ((\RegAdder|q [12]))) # (!\Ctrl_mux2~input_o  & (!\RegB|q [12]))

	.dataa(\RegB|q [12]),
	.datab(\Ctrl_mux2~input_o ),
	.datac(gnd),
	.datad(\RegAdder|q [12]),
	.cin(gnd),
	.combout(\Mux2|result[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2|result[12]~12 .lut_mask = 16'hDD11;
defparam \Mux2|result[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y10_N15
cycloneiii_io_ibuf \b_PO[13]~input (
	.i(b_PO[13]),
	.ibar(gnd),
	.o(\b_PO[13]~input_o ));
// synopsys translate_off
defparam \b_PO[13]~input .bus_hold = "false";
defparam \b_PO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y14_N11
dffeas \RegB|q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b_PO[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|q[13] .is_wysiwyg = "true";
defparam \RegB|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneiii_lcell_comb \Mux2|result[13]~13 (
// Equation(s):
// \Mux2|result[13]~13_combout  = (\Ctrl_mux2~input_o  & (\RegAdder|q [13])) # (!\Ctrl_mux2~input_o  & ((!\RegB|q [13])))

	.dataa(\RegAdder|q [13]),
	.datab(\Ctrl_mux2~input_o ),
	.datac(gnd),
	.datad(\RegB|q [13]),
	.cin(gnd),
	.combout(\Mux2|result[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2|result[13]~13 .lut_mask = 16'h88BB;
defparam \Mux2|result[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneiii_io_ibuf \a_PO[12]~input (
	.i(a_PO[12]),
	.ibar(gnd),
	.o(\a_PO[12]~input_o ));
// synopsys translate_off
defparam \a_PO[12]~input .bus_hold = "false";
defparam \a_PO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \RegA|q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a_PO[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|q[12] .is_wysiwyg = "true";
defparam \RegA|q[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N1
cycloneiii_io_ibuf \a_PO[15]~input (
	.i(a_PO[15]),
	.ibar(gnd),
	.o(\a_PO[15]~input_o ));
// synopsys translate_off
defparam \a_PO[15]~input .bus_hold = "false";
defparam \a_PO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \RegA|q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a_PO[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|q[15] .is_wysiwyg = "true";
defparam \RegA|q[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N15
cycloneiii_io_ibuf \b_PO[10]~input (
	.i(b_PO[10]),
	.ibar(gnd),
	.o(\b_PO[10]~input_o ));
// synopsys translate_off
defparam \b_PO[10]~input .bus_hold = "false";
defparam \b_PO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y14_N27
dffeas \RegB|q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b_PO[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\En_inputs~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|q[10] .is_wysiwyg = "true";
defparam \RegB|q[10] .power_up = "low";
// synopsys translate_on

assign c_PO[0] = \c_PO[0]~output_o ;

assign c_PO[1] = \c_PO[1]~output_o ;

assign c_PO[2] = \c_PO[2]~output_o ;

assign c_PO[3] = \c_PO[3]~output_o ;

assign c_PO[4] = \c_PO[4]~output_o ;

assign c_PO[5] = \c_PO[5]~output_o ;

assign c_PO[6] = \c_PO[6]~output_o ;

assign c_PO[7] = \c_PO[7]~output_o ;

assign c_PO[8] = \c_PO[8]~output_o ;

assign c_PO[9] = \c_PO[9]~output_o ;

assign c_PO[10] = \c_PO[10]~output_o ;

assign c_PO[11] = \c_PO[11]~output_o ;

assign c_PO[12] = \c_PO[12]~output_o ;

assign c_PO[13] = \c_PO[13]~output_o ;

assign c_PO[14] = \c_PO[14]~output_o ;

assign c_PO[15] = \c_PO[15]~output_o ;

assign outMux1_view[0] = \outMux1_view[0]~output_o ;

assign outMux1_view[1] = \outMux1_view[1]~output_o ;

assign outMux1_view[2] = \outMux1_view[2]~output_o ;

assign outMux1_view[3] = \outMux1_view[3]~output_o ;

assign outMux1_view[4] = \outMux1_view[4]~output_o ;

assign outMux1_view[5] = \outMux1_view[5]~output_o ;

assign outMux1_view[6] = \outMux1_view[6]~output_o ;

assign outMux1_view[7] = \outMux1_view[7]~output_o ;

assign outMux1_view[8] = \outMux1_view[8]~output_o ;

assign outMux1_view[9] = \outMux1_view[9]~output_o ;

assign outMux1_view[10] = \outMux1_view[10]~output_o ;

assign outMux1_view[11] = \outMux1_view[11]~output_o ;

assign outMux1_view[12] = \outMux1_view[12]~output_o ;

assign outMux1_view[13] = \outMux1_view[13]~output_o ;

assign outMux1_view[14] = \outMux1_view[14]~output_o ;

assign outMux1_view[15] = \outMux1_view[15]~output_o ;

assign outMux2_view[0] = \outMux2_view[0]~output_o ;

assign outMux2_view[1] = \outMux2_view[1]~output_o ;

assign outMux2_view[2] = \outMux2_view[2]~output_o ;

assign outMux2_view[3] = \outMux2_view[3]~output_o ;

assign outMux2_view[4] = \outMux2_view[4]~output_o ;

assign outMux2_view[5] = \outMux2_view[5]~output_o ;

assign outMux2_view[6] = \outMux2_view[6]~output_o ;

assign outMux2_view[7] = \outMux2_view[7]~output_o ;

assign outMux2_view[8] = \outMux2_view[8]~output_o ;

assign outMux2_view[9] = \outMux2_view[9]~output_o ;

assign outMux2_view[10] = \outMux2_view[10]~output_o ;

assign outMux2_view[11] = \outMux2_view[11]~output_o ;

assign outMux2_view[12] = \outMux2_view[12]~output_o ;

assign outMux2_view[13] = \outMux2_view[13]~output_o ;

assign outMux2_view[14] = \outMux2_view[14]~output_o ;

assign outMux2_view[15] = \outMux2_view[15]~output_o ;

assign outAdder_view[0] = \outAdder_view[0]~output_o ;

assign outAdder_view[1] = \outAdder_view[1]~output_o ;

assign outAdder_view[2] = \outAdder_view[2]~output_o ;

assign outAdder_view[3] = \outAdder_view[3]~output_o ;

assign outAdder_view[4] = \outAdder_view[4]~output_o ;

assign outAdder_view[5] = \outAdder_view[5]~output_o ;

assign outAdder_view[6] = \outAdder_view[6]~output_o ;

assign outAdder_view[7] = \outAdder_view[7]~output_o ;

assign outAdder_view[8] = \outAdder_view[8]~output_o ;

assign outAdder_view[9] = \outAdder_view[9]~output_o ;

assign outAdder_view[10] = \outAdder_view[10]~output_o ;

assign outAdder_view[11] = \outAdder_view[11]~output_o ;

assign outAdder_view[12] = \outAdder_view[12]~output_o ;

assign outAdder_view[13] = \outAdder_view[13]~output_o ;

assign outAdder_view[14] = \outAdder_view[14]~output_o ;

assign outAdder_view[15] = \outAdder_view[15]~output_o ;

assign outRegAdder_view[0] = \outRegAdder_view[0]~output_o ;

assign outRegAdder_view[1] = \outRegAdder_view[1]~output_o ;

assign outRegAdder_view[2] = \outRegAdder_view[2]~output_o ;

assign outRegAdder_view[3] = \outRegAdder_view[3]~output_o ;

assign outRegAdder_view[4] = \outRegAdder_view[4]~output_o ;

assign outRegAdder_view[5] = \outRegAdder_view[5]~output_o ;

assign outRegAdder_view[6] = \outRegAdder_view[6]~output_o ;

assign outRegAdder_view[7] = \outRegAdder_view[7]~output_o ;

assign outRegAdder_view[8] = \outRegAdder_view[8]~output_o ;

assign outRegAdder_view[9] = \outRegAdder_view[9]~output_o ;

assign outRegAdder_view[10] = \outRegAdder_view[10]~output_o ;

assign outRegAdder_view[11] = \outRegAdder_view[11]~output_o ;

assign outRegAdder_view[12] = \outRegAdder_view[12]~output_o ;

assign outRegAdder_view[13] = \outRegAdder_view[13]~output_o ;

assign outRegAdder_view[14] = \outRegAdder_view[14]~output_o ;

assign outRegAdder_view[15] = \outRegAdder_view[15]~output_o ;

assign outRegA_view[0] = \outRegA_view[0]~output_o ;

assign outRegA_view[1] = \outRegA_view[1]~output_o ;

assign outRegA_view[2] = \outRegA_view[2]~output_o ;

assign outRegA_view[3] = \outRegA_view[3]~output_o ;

assign outRegA_view[4] = \outRegA_view[4]~output_o ;

assign outRegA_view[5] = \outRegA_view[5]~output_o ;

assign outRegA_view[6] = \outRegA_view[6]~output_o ;

assign outRegA_view[7] = \outRegA_view[7]~output_o ;

assign outRegA_view[8] = \outRegA_view[8]~output_o ;

assign outRegA_view[9] = \outRegA_view[9]~output_o ;

assign outRegA_view[10] = \outRegA_view[10]~output_o ;

assign outRegA_view[11] = \outRegA_view[11]~output_o ;

assign outRegA_view[12] = \outRegA_view[12]~output_o ;

assign outRegA_view[13] = \outRegA_view[13]~output_o ;

assign outRegA_view[14] = \outRegA_view[14]~output_o ;

assign outRegA_view[15] = \outRegA_view[15]~output_o ;

assign outRegB_view[0] = \outRegB_view[0]~output_o ;

assign outRegB_view[1] = \outRegB_view[1]~output_o ;

assign outRegB_view[2] = \outRegB_view[2]~output_o ;

assign outRegB_view[3] = \outRegB_view[3]~output_o ;

assign outRegB_view[4] = \outRegB_view[4]~output_o ;

assign outRegB_view[5] = \outRegB_view[5]~output_o ;

assign outRegB_view[6] = \outRegB_view[6]~output_o ;

assign outRegB_view[7] = \outRegB_view[7]~output_o ;

assign outRegB_view[8] = \outRegB_view[8]~output_o ;

assign outRegB_view[9] = \outRegB_view[9]~output_o ;

assign outRegB_view[10] = \outRegB_view[10]~output_o ;

assign outRegB_view[11] = \outRegB_view[11]~output_o ;

assign outRegB_view[12] = \outRegB_view[12]~output_o ;

assign outRegB_view[13] = \outRegB_view[13]~output_o ;

assign outRegB_view[14] = \outRegB_view[14]~output_o ;

assign outRegB_view[15] = \outRegB_view[15]~output_o ;

assign outInv_view[0] = \outInv_view[0]~output_o ;

assign outInv_view[1] = \outInv_view[1]~output_o ;

assign outInv_view[2] = \outInv_view[2]~output_o ;

assign outInv_view[3] = \outInv_view[3]~output_o ;

assign outInv_view[4] = \outInv_view[4]~output_o ;

assign outInv_view[5] = \outInv_view[5]~output_o ;

assign outInv_view[6] = \outInv_view[6]~output_o ;

assign outInv_view[7] = \outInv_view[7]~output_o ;

assign outInv_view[8] = \outInv_view[8]~output_o ;

assign outInv_view[9] = \outInv_view[9]~output_o ;

assign outInv_view[10] = \outInv_view[10]~output_o ;

assign outInv_view[11] = \outInv_view[11]~output_o ;

assign outInv_view[12] = \outInv_view[12]~output_o ;

assign outInv_view[13] = \outInv_view[13]~output_o ;

assign outInv_view[14] = \outInv_view[14]~output_o ;

assign outInv_view[15] = \outInv_view[15]~output_o ;

endmodule
