$date
	Thu Mar  2 17:07:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module rom_test $end
$var wire 16 ! instr [15:0] $end
$var reg 8 " pc [7:0] $end
$scope module rom0 $end
$var wire 16 # instr [15:0] $end
$var wire 8 $ pc [7:0] $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000 %
b0 $
b0 #
b0 "
b0 !
$end
#1000
b11000010001 !
b11000010001 #
b10 "
b10 $
#2000
b10100000100 !
b10100000100 #
b11 "
b11 $
#3000
b1000000001 !
b1000000001 #
b100 "
b100 $
#4000
b10100000101 !
b10100000101 #
b101 "
b101 $
#5000
b1000000001 !
b1000000001 #
b110 "
b110 $
#6000
b10010 !
b10010 #
b111 "
b111 $
#7000
b1000100001 !
b1000100001 #
b1000 "
b1000 $
#8000
b11000010001 !
b11000010001 #
b10 "
b10 $
#9000
b10100000100 !
b10100000100 #
b11 "
b11 $
#10000
b1000000001 !
b1000000001 #
b100 "
b100 $
#11000
