Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Mar 11 13:44:43 2025
| Host         : DESKTOP-FEGLDB1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ADD_MUX_timing_summary_routed.rpt -pb ADD_MUX_timing_summary_routed.pb -rpx ADD_MUX_timing_summary_routed.rpx -warn_on_violation
| Design       : ADD_MUX
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 operand_address[3]
                            (input port)
  Destination:            address_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.365ns  (logic 3.956ns (53.711%)  route 3.409ns (46.289%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  operand_address[3] (IN)
                         net (fo=0)                   0.000     0.000    operand_address[3]
    W16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  operand_address_IBUF[3]_inst/O
                         net (fo=1, routed)           1.549     2.510    operand_address_IBUF[3]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.152     2.662 r  address_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.861     4.522    address_out_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         2.843     7.365 r  address_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.365    address_out[3]
    P18                                                               r  address_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operand_address[1]
                            (input port)
  Destination:            address_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.099ns  (logic 3.657ns (51.516%)  route 3.442ns (48.484%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  operand_address[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_address[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  operand_address_IBUF[1]_inst/O
                         net (fo=1, routed)           1.573     2.505    operand_address_IBUF[1]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.124     2.629 r  address_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.869     4.498    address_out_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         2.601     7.099 r  address_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.099    address_out[1]
    P16                                                               r  address_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_address[0]
                            (input port)
  Destination:            address_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.005ns  (logic 3.921ns (55.975%)  route 3.084ns (44.025%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  instr_address[0] (IN)
                         net (fo=0)                   0.000     0.000    instr_address[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.956     0.956 r  instr_address_IBUF[0]_inst/O
                         net (fo=1, routed)           1.213     2.169    instr_address_IBUF[0]
    SLICE_X43Y7          LUT3 (Prop_lut3_I1_O)        0.150     2.319 r  address_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.871     4.190    address_out_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         2.815     7.005 r  address_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.005    address_out[0]
    T19                                                               r  address_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operand_address[4]
                            (input port)
  Destination:            address_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.820ns  (logic 3.724ns (54.593%)  route 3.097ns (45.407%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  operand_address[4] (IN)
                         net (fo=0)                   0.000     0.000    operand_address[4]
    V16                  IBUF (Prop_ibuf_I_O)         0.956     0.956 r  operand_address_IBUF[4]_inst/O
                         net (fo=1, routed)           1.245     2.201    operand_address_IBUF[4]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.325 r  address_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.852     4.177    address_out_OBUF[4]
    N17                  OBUF (Prop_obuf_I_O)         2.643     6.820 r  address_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.820    address_out[4]
    N17                                                               r  address_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operand_address[2]
                            (input port)
  Destination:            address_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.622ns  (logic 3.658ns (55.249%)  route 2.963ns (44.751%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  operand_address[2] (IN)
                         net (fo=0)                   0.000     0.000    operand_address[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  operand_address_IBUF[2]_inst/O
                         net (fo=1, routed)           1.250     2.186    operand_address_IBUF[2]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.124     2.310 r  address_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713     4.023    address_out_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         2.599     6.622 r  address_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.622    address_out[2]
    P15                                                               r  address_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instr_address[2]
                            (input port)
  Destination:            address_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.347ns (64.809%)  route 0.731ns (35.191%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  instr_address[2] (IN)
                         net (fo=0)                   0.000     0.000    instr_address[2]
    V18                  IBUF (Prop_ibuf_I_O)         0.186     0.186 r  instr_address_IBUF[2]_inst/O
                         net (fo=1, routed)           0.375     0.561    instr_address_IBUF[2]
    SLICE_X43Y7          LUT3 (Prop_lut3_I1_O)        0.045     0.606 r  address_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.356     0.963    address_out_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.116     2.078 r  address_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.078    address_out[2]
    P15                                                               r  address_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_address[4]
                            (input port)
  Destination:            address_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.378ns (65.403%)  route 0.729ns (34.597%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  instr_address[4] (IN)
                         net (fo=0)                   0.000     0.000    instr_address[4]
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  instr_address_IBUF[4]_inst/O
                         net (fo=1, routed)           0.322     0.495    instr_address_IBUF[4]
    SLICE_X43Y9          LUT3 (Prop_lut3_I1_O)        0.045     0.540 r  address_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.407     0.947    address_out_OBUF[4]
    N17                  OBUF (Prop_obuf_I_O)         1.160     2.107 r  address_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.107    address_out[4]
    N17                                                               r  address_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            address_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.369ns (60.362%)  route 0.899ns (39.638%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    Y19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  select_IBUF_inst/O
                         net (fo=5, routed)           0.482     0.687    select_IBUF
    SLICE_X43Y7          LUT3 (Prop_lut3_I2_O)        0.045     0.732 r  address_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.417     1.149    address_out_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         1.118     2.267 r  address_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.267    address_out[1]
    P16                                                               r  address_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_address[0]
                            (input port)
  Destination:            address_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.419ns (62.211%)  route 0.862ns (37.789%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  instr_address[0] (IN)
                         net (fo=0)                   0.000     0.000    instr_address[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.185     0.185 r  instr_address_IBUF[0]_inst/O
                         net (fo=1, routed)           0.431     0.616    instr_address_IBUF[0]
    SLICE_X43Y7          LUT3 (Prop_lut3_I1_O)        0.042     0.658 r  address_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.431     1.089    address_out_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         1.192     2.281 r  address_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.281    address_out[0]
    T19                                                               r  address_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            address_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.473ns (62.117%)  route 0.898ns (37.883%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    Y19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  select_IBUF_inst/O
                         net (fo=5, routed)           0.483     0.688    select_IBUF
    SLICE_X43Y7          LUT3 (Prop_lut3_I2_O)        0.049     0.737 r  address_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.416     1.153    address_out_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         1.219     2.371 r  address_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.371    address_out[3]
    P18                                                               r  address_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





