// Seed: 3671039918
module module_0 (
    output tri1 id_0,
    output tri id_1,
    input wand id_2,
    output tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output wand id_7,
    input wor id_8,
    output supply1 id_9,
    input wand id_10,
    input wire id_11,
    input wand id_12,
    output tri id_13
);
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    input supply0 id_2
);
  logic [7:0] id_4;
  tri0 id_5;
  assign id_4[1'h0] = id_1;
  module_0(
      id_0, id_0, id_5, id_5, id_5, id_1, id_0, id_5, id_1, id_5, id_2, id_1, id_5, id_0
  );
  assign id_5 = 1;
  assign id_5 = id_2;
  wire id_6;
  supply1 id_7 = 1;
endmodule
