// Seed: 3907117495
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always id_7 <= id_5 == id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15#(.id_16(1'b0)),
    id_17,
    id_18
);
  input wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_19;
  always id_19#(.id_8(id_13 + 1)) <= 1 && 1;
  assign id_11 = 1;
  id_20(
      .id_0(id_14), .id_1(id_2[1])
  );
  module_0 modCall_1 (
      id_5,
      id_7,
      id_6,
      id_4,
      id_6,
      id_6,
      id_19,
      id_9,
      id_9,
      id_9,
      id_6
  );
  always id_15 = 0;
endmodule
