# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:47 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs_valid

.latch        n46 Memory[0][0]  2
.latch        n51 Memory[0][1]  2
.latch        n56 Memory[0][2]  2
.latch        n61 Memory[0][3]  2
.latch        n66 Memory[0][4]  2
.latch        n71 Memory[0][5]  2
.latch        n76 Memory[0][6]  2
.latch        n81 Memory[0][7]  2
.latch        n86 Memory[1][0]  2
.latch        n91 Memory[1][1]  2
.latch        n96 Memory[1][2]  2
.latch       n101 Memory[1][3]  2
.latch       n106 Memory[1][4]  2
.latch       n111 Memory[1][5]  2
.latch       n116 Memory[1][6]  2
.latch       n121 Memory[1][7]  2
.latch       n126 control.valid_reg[0]  2
.latch       n131 control.valid_reg[1]  2

.names outs_ready control.valid_reg[1] ins_ready
01 0
.names Memory[0][0] ins_ready new_n78
10 1
.names ins[0] ins_ready new_n79
11 1
.names new_n78 new_n79 n46
00 0
.names Memory[0][1] ins_ready new_n81_1
10 1
.names ins[1] ins_ready new_n82
11 1
.names new_n81_1 new_n82 n51
00 0
.names Memory[0][2] ins_ready new_n84
10 1
.names ins[2] ins_ready new_n85
11 1
.names new_n84 new_n85 n56
00 0
.names Memory[0][3] ins_ready new_n87
10 1
.names ins[3] ins_ready new_n88
11 1
.names new_n87 new_n88 n61
00 0
.names Memory[0][4] ins_ready new_n90
10 1
.names ins[4] ins_ready new_n91_1
11 1
.names new_n90 new_n91_1 n66
00 0
.names Memory[0][5] ins_ready new_n93
10 1
.names ins[5] ins_ready new_n94
11 1
.names new_n93 new_n94 n71
00 0
.names Memory[0][6] ins_ready new_n96_1
10 1
.names ins[6] ins_ready new_n97
11 1
.names new_n96_1 new_n97 n76
00 0
.names Memory[0][7] ins_ready new_n99
10 1
.names ins[7] ins_ready new_n100
11 1
.names new_n99 new_n100 n81
00 0
.names Memory[1][0] ins_ready new_n102
10 1
.names Memory[0][0] ins_ready new_n103
11 1
.names new_n102 new_n103 n86
00 0
.names Memory[1][1] ins_ready new_n105
10 1
.names Memory[0][1] ins_ready new_n106_1
11 1
.names new_n105 new_n106_1 n91
00 0
.names Memory[1][2] ins_ready new_n108
10 1
.names Memory[0][2] ins_ready new_n109
11 1
.names new_n108 new_n109 n96
00 0
.names Memory[1][3] ins_ready new_n111_1
10 1
.names Memory[0][3] ins_ready new_n112
11 1
.names new_n111_1 new_n112 n101
00 0
.names Memory[1][4] ins_ready new_n114
10 1
.names Memory[0][4] ins_ready new_n115
11 1
.names new_n114 new_n115 n106
00 0
.names Memory[1][5] ins_ready new_n117
10 1
.names Memory[0][5] ins_ready new_n118
11 1
.names new_n117 new_n118 n111
00 0
.names Memory[1][6] ins_ready new_n120
10 1
.names Memory[0][6] ins_ready new_n121_1
11 1
.names new_n120 new_n121_1 n116
00 0
.names Memory[1][7] ins_ready new_n123
10 1
.names Memory[0][7] ins_ready new_n124
11 1
.names new_n123 new_n124 n121
00 0
.names control.valid_reg[0] ins_ready new_n126_1
10 1
.names ins_valid ins_ready new_n127
11 1
.names new_n126_1 new_n127 new_n128
00 1
.names rst new_n128 n126
00 1
.names control.valid_reg[0] ins_ready new_n130
01 1
.names rst new_n130 n131
00 1
.names Memory[1][0] outs[0]
1 1
.names Memory[1][1] outs[1]
1 1
.names Memory[1][2] outs[2]
1 1
.names Memory[1][3] outs[3]
1 1
.names Memory[1][4] outs[4]
1 1
.names Memory[1][5] outs[5]
1 1
.names Memory[1][6] outs[6]
1 1
.names Memory[1][7] outs[7]
1 1
.names control.valid_reg[1] outs_valid
1 1
.end
