{
  "abstract": [
    {
      "text": "Interrogate the system for details about the instruction set.",
      "type": "text"
    }
  ],
  "documentVersion": 0,
  "hierarchy": {
    "paths": [
      [
        "doc://com.apple.documentation/documentation/technologies",
        "doc://com.apple.documentation/documentation/kernel",
        "doc://com.apple.documentation/documentation/kernel/sys",
        "doc://com.apple.documentation/documentation/kernel/1387446-sysctlbyname"
      ]
    ]
  },
  "identifier": {
    "interfaceLanguage": "occ",
    "url": "doc://com.apple.documentation/documentation/kernel/1387446-sysctlbyname/determining_instruction_set_characteristics"
  },
  "kind": "article",
  "legacy_identifier": 3909175,
  "legalNotices": {
    "copyright": "Copyright &copy; 2025 Apple Inc. All rights reserved.",
    "privacyPolicy": "https://www.apple.com/privacy/privacy-policy",
    "termsOfUse": "https://www.apple.com/legal/internet-services/terms/site.html"
  },
  "metadata": {
    "modules": [
      {
        "name": "Kernel"
      }
    ],
    "role": "article",
    "roleHeading": "Article",
    "title": "Determining Instruction Set Characteristics"
  },
  "primaryContentSections": [
    {
      "content": [
        {
          "anchor": "overview",
          "level": 2,
          "text": "Overview",
          "type": "heading"
        },
        {
          "inlineContent": [
            {
              "text": "Use parameters with the ",
              "type": "text"
            },
            {
              "identifier": "doc://com.apple.documentation/documentation/kernel/1387446-sysctlbyname",
              "isActive": true,
              "type": "reference"
            },
            {
              "text": " interface to check for the existence of Instruction Set Architecture (ISA) features available in Apple silicon and documented at ",
              "type": "text"
            },
            {
              "identifier": "link-3950577",
              "isActive": true,
              "type": "reference"
            },
            {
              "text": ". Implemented features have a parameter value of 1. Features that aren’t implemented have a parameter value of 0. Non-existent features return an error.",
              "type": "text"
            }
          ],
          "type": "paragraph"
        },
        {
          "inlineContent": [
            {
              "text": "To verify that your CPU uses the ARM Instruction Set Architecture, use ",
              "type": "text"
            },
            {
              "code": "hw.optional.arm64",
              "type": "codeVoice"
            },
            {
              "text": ". A value of 1 indicates that the platform uses the ARM ISA.",
              "type": "text"
            }
          ],
          "type": "paragraph"
        },
        {
          "inlineContent": [
            {
              "text": "The following parameters provide information about the availability of advanced single instruction multiple data (SIMD) and floating point capabilties. These features are standard in Apple processors beginning with M1 and A7, and don’t need to be checked.",
              "type": "text"
            }
          ],
          "type": "paragraph"
        },
        {
          "items": [
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "General support for Advanced SIMD instructions.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  },
                  {
                    "inlineContent": [
                      {
                        "text": "This parameter replaces ",
                        "type": "text"
                      },
                      {
                        "code": "hw.optional.neon",
                        "type": "codeVoice"
                      },
                      {
                        "text": ".",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.AdvSIMD",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "General support for floating-point instructions.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.floatingpoint",
                    "type": "codeVoice"
                  }
                ]
              }
            }
          ],
          "type": "termList"
        },
        {
          "inlineContent": [],
          "type": "paragraph"
        },
        {
          "anchor": "3915618",
          "level": 3,
          "text": "Determine Advanced SIMD and Floating Point Capabilities",
          "type": "heading"
        },
        {
          "inlineContent": [
            {
              "text": "The following parameters provide information about SIMD and floating point support in the processor.",
              "type": "text"
            }
          ],
          "type": "paragraph"
        },
        {
          "items": [
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Advanced SIMD half-precision conversion instructions.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  },
                  {
                    "inlineContent": [
                      {
                        "text": "This parameter replaces ",
                        "type": "text"
                      },
                      {
                        "code": "hw.optional.neon_hpfp",
                        "type": "codeVoice"
                      },
                      {
                        "text": ".",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.AdvSIMD_HPFPCvt",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Storage and arithmetic instructions of the Brain Floating Point (",
                        "type": "text"
                      },
                      {
                        "code": "BFloat16",
                        "type": "codeVoice"
                      },
                      {
                        "text": ") data type.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_BF16",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Advanced SIMD Int8 dot product instructions.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_DotProd",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Floating-point complex number instructions.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  },
                  {
                    "inlineContent": [
                      {
                        "text": "This parameter replaces ",
                        "type": "text"
                      },
                      {
                        "code": "hw.optional.armv8_3_compnum",
                        "type": "codeVoice"
                      },
                      {
                        "text": ".",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_FCMA",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Floating-point half-precision multiplication instructions.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  },
                  {
                    "inlineContent": [
                      {
                        "text": "This parameter replaces ",
                        "type": "text"
                      },
                      {
                        "code": "hw.optional.armv8_2_fhm",
                        "type": "codeVoice"
                      },
                      {
                        "text": ".",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_FHM",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "General half-precision floating-point data processing instructions.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  },
                  {
                    "inlineContent": [
                      {
                        "text": "This parameter replaces ",
                        "type": "text"
                      },
                      {
                        "code": "hw.optional.neon_fp16.",
                        "type": "codeVoice"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_FP16",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Floating-point to integral valued floating-point number rounding instructions.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_FRINTTS",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Advanced SIMD Int8 matrix multiplication instructions.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  },
                  {
                    "inlineContent": [],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_I8MM",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "JavaScript conversion instruction.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_JSCVT",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Advanced SIMD rounding double multiply accumulate instructions.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_RDM",
                    "type": "codeVoice"
                  }
                ]
              }
            }
          ],
          "type": "termList"
        },
        {
          "inlineContent": [],
          "type": "paragraph"
        },
        {
          "anchor": "3915619",
          "level": 3,
          "text": "Determine Integer Capabilities",
          "type": "heading"
        },
        {
          "inlineContent": [
            {
              "text": "The following parameters provide information about integer support in the processor.",
              "type": "text"
            }
          ],
          "type": "paragraph"
        },
        {
          "items": [
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Condition flag manipulation instructions.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_FlagM",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Enhancements to condition flag manipulation instructions.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_FlagM2",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "CRC32 instructions.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.armv8_crc32",
                    "type": "codeVoice"
                  }
                ]
              }
            }
          ],
          "type": "termList"
        },
        {
          "inlineContent": [],
          "type": "paragraph"
        },
        {
          "anchor": "3923651",
          "level": 3,
          "text": "Determine Atomic and Memory Ordering Instruction Capabilities",
          "type": "heading"
        },
        {
          "inlineContent": [
            {
              "text": "The following parameters provide information about atomicity and memory capabilities.",
              "type": "text"
            }
          ],
          "type": "paragraph"
        },
        {
          "items": [
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Load-acquire Release Consistency processor consistent (",
                        "type": "text"
                      },
                      {
                        "code": "RCpc",
                        "type": "codeVoice"
                      },
                      {
                        "text": ") instructions.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_LRCPC",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Load-acquire Release Consistency processor consistent (",
                        "type": "text"
                      },
                      {
                        "code": "RCpc",
                        "type": "codeVoice"
                      },
                      {
                        "text": ") instructions version 2.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_LRCPC2",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Atomic instructions to support large systems.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  },
                  {
                    "inlineContent": [
                      {
                        "text": "This parameter replaces ",
                        "type": "text"
                      },
                      {
                        "code": "hw.optional.armv8_1_atomics",
                        "type": "codeVoice"
                      },
                      {
                        "text": ".",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_LSE",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Changes to single-copy atomicity and alignment requirements for loads and stores for large systems.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_LSE2",
                    "type": "codeVoice"
                  }
                ]
              }
            }
          ],
          "type": "termList"
        },
        {
          "inlineContent": [],
          "type": "paragraph"
        },
        {
          "anchor": "3918855",
          "level": 3,
          "text": "Determine Encryption Capabilities",
          "type": "heading"
        },
        {
          "inlineContent": [
            {
              "text": "The following parameters provide information about support for instructions that accelerate encryption and decryption in the processor.",
              "type": "text"
            }
          ],
          "type": "paragraph"
        },
        {
          "items": [
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Advanced SIMD AES instructions.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_AES",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Advanced SIMD PMULL instructions.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_PMULL",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Advanced SIMD SHA1 instructions.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_SHA1",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Advanced SIMD SHA256 instructions.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_SHA256",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Advanced SIMD SHA512 instructions.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  },
                  {
                    "inlineContent": [
                      {
                        "text": "This parameter replaces ",
                        "type": "text"
                      },
                      {
                        "code": "hw.optional.armv8_2_sha512",
                        "type": "codeVoice"
                      },
                      {
                        "text": ".",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_SHA512",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Advanced SIMD SHA-3 instructions.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  },
                  {
                    "inlineContent": [
                      {
                        "text": "This parameter replaces ",
                        "type": "text"
                      },
                      {
                        "code": "hw.optional.armv8_2_sha3",
                        "type": "codeVoice"
                      },
                      {
                        "text": ".",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_SHA3",
                    "type": "codeVoice"
                  }
                ]
              }
            }
          ],
          "type": "termList"
        },
        {
          "inlineContent": [],
          "type": "paragraph"
        },
        {
          "anchor": "3922605",
          "level": 3,
          "text": "Determine General Capabilities",
          "type": "heading"
        },
        {
          "inlineContent": [
            {
              "text": "The following parameters provide information about other capabiltiies in the processor.",
              "type": "text"
            }
          ],
          "type": "paragraph"
        },
        {
          "items": [
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Instructions to guard against the execution of instructions that aren’t the intended target of a branch.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_BTI",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Clean data cache by address to Point of Persistence DC CVAP instruction.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_DPB",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Clean data cache by address to Point of Deep Persistence DC CVADP instruction.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_DPB2",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Support for Enhanced Counter Virtualization, which enhances the Generic Timer architecture.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_ECV",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Barrier instruction to control speculation.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_SB",
                    "type": "codeVoice"
                  }
                ]
              }
            },
            {
              "definition": {
                "content": [
                  {
                    "inlineContent": [
                      {
                        "text": "Instructions to control speculation of loads and stores.",
                        "type": "text"
                      }
                    ],
                    "type": "paragraph"
                  }
                ]
              },
              "term": {
                "inlineContent": [
                  {
                    "code": "hw.optional.arm.FEAT_SSBS",
                    "type": "codeVoice"
                  }
                ]
              }
            }
          ],
          "type": "termList"
        },
        {
          "inlineContent": [],
          "type": "paragraph"
        }
      ],
      "kind": "content"
    }
  ],
  "references": {
    "doc://com.apple.documentation/documentation/kernel": {
      "identifier": "doc://com.apple.documentation/documentation/kernel",
      "kind": "symbol",
      "role": "collection",
      "title": "Kernel",
      "type": "topic",
      "url": "/documentation/kernel"
    },
    "doc://com.apple.documentation/documentation/kernel/1387446-sysctlbyname": {
      "identifier": "doc://com.apple.documentation/documentation/kernel/1387446-sysctlbyname",
      "kind": "symbol",
      "role": "symbol",
      "title": "sysctlbyname",
      "type": "topic",
      "url": "/documentation/kernel/1387446-sysctlbyname"
    },
    "doc://com.apple.documentation/documentation/kernel/1387446-sysctlbyname/determining_instruction_set_characteristics": {
      "abstract": [
        {
          "text": "Interrogate the system for details about the instruction set.",
          "type": "text"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/kernel/1387446-sysctlbyname/determining_instruction_set_characteristics",
      "kind": "article",
      "role": "article",
      "title": "Determining Instruction Set Characteristics",
      "type": "topic",
      "url": "/documentation/kernel/1387446-sysctlbyname/determining_instruction_set_characteristics"
    },
    "doc://com.apple.documentation/documentation/kernel/1387446-sysctlbyname/determining_system_capabilities": {
      "abstract": [
        {
          "text": "Interrogate the system for processor, cache, and topology information.",
          "type": "text"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/kernel/1387446-sysctlbyname/determining_system_capabilities",
      "kind": "article",
      "role": "article",
      "title": "Determining system capabilities",
      "type": "topic",
      "url": "/documentation/kernel/1387446-sysctlbyname/determining_system_capabilities"
    },
    "doc://com.apple.documentation/documentation/kernel/sys": {
      "identifier": "doc://com.apple.documentation/documentation/kernel/sys",
      "kind": "article",
      "role": "collectionGroup",
      "title": "sys",
      "type": "topic",
      "url": "/documentation/kernel/sys"
    },
    "doc://com.apple.documentation/documentation/technologies": {
      "identifier": "doc://com.apple.documentation/documentation/technologies",
      "kind": "technologies",
      "title": "Technologies",
      "type": "topic",
      "url": "/documentation/technologies"
    },
    "link-3950577": {
      "identifier": "link-3950577",
      "kind": "article",
      "role": "link",
      "title": "Arm Architecture Reference Manual for A-profile architecture",
      "type": "topic",
      "url": "https://developer.arm.com/documentation/ddi0487/latest"
    }
  },
  "schemaVersion": {
    "major": 0,
    "minor": 3,
    "patch": 0
  },
  "sections": [],
  "seeAlsoSections": [
    {
      "generated": true,
      "identifiers": [
        "doc://com.apple.documentation/documentation/kernel/1387446-sysctlbyname/determining_system_capabilities"
      ],
      "title": "Parameters"
    }
  ],
  "variants": [
    {
      "paths": [
        "documentation/kernel/1387446-sysctlbyname/determining_instruction_set_characteristics"
      ],
      "traits": [
        {
          "interfaceLanguage": "occ"
        }
      ]
    }
  ]
}
