================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Mon Jan 06 15:47:23 -03 2025
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         sum_matrix
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  artix7
    * Target device:   xc7a200t-fbg484-3


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              2584
FF:               3827
DSP:              8
BRAM:             3
URAM:             0
SRL:              395


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 4.910       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-----------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                            | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                            | 2584 | 3827 | 8   | 3    |      |     |        |      |         |          |        |
|   (inst)                                                        | 18   | 319  |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                                               | 206  | 235  |     |      |      |     |        |      |         |          |        |
|   gmem0_m_axi_U                                                 | 1351 | 1923 |     | 2    |      |     |        |      |         |          |        |
|   gmem1_m_axi_U                                                 | 574  | 852  |     | 1    |      |     |        |      |         |          |        |
|   grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92     | 388  | 498  | 4   |      |      |     |        |      |         |          |        |
|     (grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92) | 196  | 496  | 2   |      |      |     |        |      |         |          |        |
|     mul_31ns_32ns_62_1_1_U1                                     | 187  |      | 2   |      |      |     |        |      |         |          |        |
|   mul_32ns_32ns_64_1_1_U12                                      | 47   |      | 4   |      |      |     |        |      |         |          |        |
+-----------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 1.92%  | OK     |
| FD                                                        | 50%       | 1.42%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.85%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 1.08%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.41%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.74%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 2524      | 97     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.52   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.425ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.298ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                             | ENDPOINT PIN                                                                                        | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                            |                                                                                                     |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 5.090 | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[12] |           14 |         68 |          4.387 |          2.485 |        1.902 |
| Path2 | 5.132 | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[13] |           14 |         68 |          4.340 |          2.438 |        1.902 |
| Path3 | 5.161 | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[11] |           14 |         68 |          4.317 |          2.415 |        1.902 |
| Path4 | 5.162 | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[10] |           13 |         68 |          4.306 |          2.404 |        1.902 |
| Path5 | 5.179 | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]/C | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product/B[8]  |           13 |         68 |          4.298 |          2.396 |        1.902 |
+-------+-------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                          | Primitive Type       |
    +------------------------------------------------------------------------------------------------------+----------------------+
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]                             | FLOP_LATCH.flop.FDRE |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7              | LUT.others.LUT4      |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry                  | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0               | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1               | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__2               | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5 | LUT.others.LUT2      |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4 | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3 | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2 | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1 | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4    | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3    | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_2    | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_1    | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product        | MULT.dsp.DSP48E1     |
    +------------------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                          | Primitive Type       |
    +------------------------------------------------------------------------------------------------------+----------------------+
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]                             | FLOP_LATCH.flop.FDRE |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7              | LUT.others.LUT4      |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry                  | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0               | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1               | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__2               | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5 | LUT.others.LUT2      |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4 | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3 | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2 | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1 | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4    | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3    | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_2    | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_1    | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product        | MULT.dsp.DSP48E1     |
    +------------------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                          | Primitive Type       |
    +------------------------------------------------------------------------------------------------------+----------------------+
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]                             | FLOP_LATCH.flop.FDRE |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7              | LUT.others.LUT4      |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry                  | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0               | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1               | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__2               | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5 | LUT.others.LUT2      |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4 | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3 | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2 | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1 | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4    | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3    | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_2    | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_1    | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product        | MULT.dsp.DSP48E1     |
    +------------------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                          | Primitive Type       |
    +------------------------------------------------------------------------------------------------------+----------------------+
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]                             | FLOP_LATCH.flop.FDRE |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7              | LUT.others.LUT4      |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry                  | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0               | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1               | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__2               | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5 | LUT.others.LUT2      |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4 | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3 | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2 | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1 | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4    | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3    | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_2    | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product        | MULT.dsp.DSP48E1     |
    +------------------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                          | Primitive Type       |
    +------------------------------------------------------------------------------------------------------+----------------------+
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/j_fu_88_reg[3]                             | FLOP_LATCH.flop.FDRE |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry_i_7              | LUT.others.LUT4      |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry                  | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__0               | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__1               | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/icmp_ln24_fu_246_p2_carry__2               | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_5 | LUT.others.LUT2      |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_4 | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_3 | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_2 | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product__0_i_1 | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_4    | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_3    | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product_i_2    | CARRY.others.CARRY4  |
    | grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_92/mul_31ns_32ns_62_1_1_U1/tmp_product        | MULT.dsp.DSP48E1     |
    +------------------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------+
| Report Type              | Report Location                                               |
+--------------------------+---------------------------------------------------------------+
| design_analysis          | impl/verilog/report/kernel_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/kernel_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/kernel_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/kernel_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/kernel_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/kernel_utilization_hierarchical_synth.rpt |
+--------------------------+---------------------------------------------------------------+


