# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Module_9.srcs/sources_1/new/FullAdder_bitslice.v" \
"../../../../Module_9.srcs/sources_1/new/CLA.v" \
"../../../../../Parts/ssd_dec.v" \
"../../../../Module_9.srcs/sources_1/new/temp_mux_input.v" \
"../../../../../Parts/ssd_mux.v" \
"../../../../Module_9.ip_user_files/bd/CLA_ADDER/ip/CLA_ADDER_CLA_0_0/CLA_ADDER_CLA_0_0_sim_netlist.v" \
"../../../../Module_9.ip_user_files/bd/CLA_ADDER/ip/CLA_ADDER_ssd_dec_0_0/CLA_ADDER_ssd_dec_0_0_sim_netlist.v" \
"../../../../Module_9.ip_user_files/bd/CLA_ADDER/ip/CLA_ADDER_temp_mux_input_0_0/CLA_ADDER_temp_mux_input_0_0_sim_netlist.v" \
"../../../../Module_9.ip_user_files/bd/CLA_ADDER/ip/CLA_ADDER_ssd_mux_0_0/CLA_ADDER_ssd_mux_0_0_sim_netlist.v" \
"../../../../Module_9.ip_user_files/bd/CLA_ADDER/sim/CLA_ADDER.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
