//   Ordt 230719.01 autogenerated file 
//   Input: ./rdl_hier_02/test.rdl
//   Parms: ./rdl_hier_02/test.parms
//   Date: Thu Jul 20 13:46:46 EDT 2023
//

#ifndef __BASE_MAP_REGISTER_MAP__
#define __BASE_MAP_REGISTER_MAP__

#include <bits.h>

/* BASE_MAP_REGISTERS memory map */
enum BASE_MAP_REGS {
  BASE_REGS_CONFIG_REGS_0 = 0x0,
  BASE_REGS_CONFIG_REGS_1 = 0x4,
  BASE_REGS_CONFIG_REGS_2 = 0x8,
  BASE_REGS_CONFIG_REGS_3 = 0xc,
  BASE_REGS_CONFIG_REGS_4 = 0x10,
  BASE_REGS_CONFIG_REGS_5 = 0x14,
  BASE_REGS_CONFIG_REGS_6 = 0x18,
  BASE_REGS_CONFIG_REGS_7 = 0x1c,
  BASE_REGS_STATE_REGS_0 = 0x100,
  BASE_REGS_STATE_REGS_1 = 0x104,
  BASE_REGS_STATE_REGS_2 = 0x108,
  BASE_REGS_STATE_REGS_3 = 0x10c,
  BASE_REGS_STATE_REGS_4 = 0x110,
  BASE_REGS_STATE_REGS_5 = 0x114,
  BASE_REGS_STATE_REGS_6 = 0x118,
  BASE_REGS_STATE_REGS_7 = 0x11c,
  EXT_BASE_REGS_CONFIG_REGS_0 = 0x10000,
  EXT_BASE_REGS_CONFIG_REGS_1 = 0x10004,
  EXT_BASE_REGS_CONFIG_REGS_2 = 0x10008,
  EXT_BASE_REGS_CONFIG_REGS_3 = 0x1000c,
  EXT_BASE_REGS_CONFIG_REGS_4 = 0x10010,
  EXT_BASE_REGS_CONFIG_REGS_5 = 0x10014,
  EXT_BASE_REGS_CONFIG_REGS_6 = 0x10018,
  EXT_BASE_REGS_CONFIG_REGS_7 = 0x1001c,
  EXT_BASE_REGS_STATE_REGS_0 = 0x10100,
  EXT_BASE_REGS_STATE_REGS_1 = 0x10104,
  EXT_BASE_REGS_STATE_REGS_2 = 0x10108,
  EXT_BASE_REGS_STATE_REGS_3 = 0x1010c,
  EXT_BASE_REGS_STATE_REGS_4 = 0x10110,
  EXT_BASE_REGS_STATE_REGS_5 = 0x10114,
  EXT_BASE_REGS_STATE_REGS_6 = 0x10118,
  EXT_BASE_REGS_STATE_REGS_7 = 0x1011c,
  L2_R16_CHILD_BASE_REGS_CONFIG_REGS_0 = 0x20000,
  L2_R16_CHILD_BASE_REGS_CONFIG_REGS_1 = 0x20004,
  L2_R16_CHILD_BASE_REGS_CONFIG_REGS_2 = 0x20008,
  L2_R16_CHILD_BASE_REGS_CONFIG_REGS_3 = 0x2000c,
  L2_R16_CHILD_BASE_REGS_CONFIG_REGS_4 = 0x20010,
  L2_R16_CHILD_BASE_REGS_CONFIG_REGS_5 = 0x20014,
  L2_R16_CHILD_BASE_REGS_CONFIG_REGS_6 = 0x20018,
  L2_R16_CHILD_BASE_REGS_CONFIG_REGS_7 = 0x2001c,
  L2_R16_CHILD_BASE_REGS_STATE_REGS_0 = 0x20100,
  L2_R16_CHILD_BASE_REGS_STATE_REGS_1 = 0x20104,
  L2_R16_CHILD_BASE_REGS_STATE_REGS_2 = 0x20108,
  L2_R16_CHILD_BASE_REGS_STATE_REGS_3 = 0x2010c,
  L2_R16_CHILD_BASE_REGS_STATE_REGS_4 = 0x20110,
  L2_R16_CHILD_BASE_REGS_STATE_REGS_5 = 0x20114,
  L2_R16_CHILD_BASE_REGS_STATE_REGS_6 = 0x20118,
  L2_R16_CHILD_BASE_REGS_STATE_REGS_7 = 0x2011c,
  L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_0 = 0x21000,
  L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_1 = 0x21004,
  L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_2 = 0x21008,
  L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_3 = 0x2100c,
  L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_4 = 0x21010,
  L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_5 = 0x21014,
  L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_6 = 0x21018,
  L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_7 = 0x2101c,
  L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_0 = 0x21100,
  L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_1 = 0x21104,
  L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_2 = 0x21108,
  L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_3 = 0x2110c,
  L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_4 = 0x21110,
  L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_5 = 0x21114,
  L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_6 = 0x21118,
  L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_7 = 0x2111c,
  L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_0 = 0x22000,
  L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_1 = 0x22004,
  L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_2 = 0x22008,
  L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_3 = 0x2200c,
  L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_4 = 0x22010,
  L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_5 = 0x22014,
  L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_6 = 0x22018,
  L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_7 = 0x2201c,
  L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_0 = 0x22100,
  L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_1 = 0x22104,
  L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_2 = 0x22108,
  L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_3 = 0x2210c,
  L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_4 = 0x22110,
  L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_5 = 0x22114,
  L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_6 = 0x22118,
  L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_7 = 0x2211c,
  L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_0 = 0x22800,
  L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_1 = 0x22804,
  L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_2 = 0x22808,
  L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_3 = 0x2280c,
  L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_4 = 0x22810,
  L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_5 = 0x22814,
  L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_6 = 0x22818,
  L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_7 = 0x2281c,
  L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_0 = 0x22900,
  L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_1 = 0x22904,
  L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_2 = 0x22908,
  L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_3 = 0x2290c,
  L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_4 = 0x22910,
  L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_5 = 0x22914,
  L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_6 = 0x22918,
  L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_7 = 0x2291c,
  L2_S8_CHILD_BASE_REGS_CONFIG_REGS_0 = 0x30000,
  L2_S8_CHILD_BASE_REGS_CONFIG_REGS_1 = 0x30004,
  L2_S8_CHILD_BASE_REGS_CONFIG_REGS_2 = 0x30008,
  L2_S8_CHILD_BASE_REGS_CONFIG_REGS_3 = 0x3000c,
  L2_S8_CHILD_BASE_REGS_CONFIG_REGS_4 = 0x30010,
  L2_S8_CHILD_BASE_REGS_CONFIG_REGS_5 = 0x30014,
  L2_S8_CHILD_BASE_REGS_CONFIG_REGS_6 = 0x30018,
  L2_S8_CHILD_BASE_REGS_CONFIG_REGS_7 = 0x3001c,
  L2_S8_CHILD_BASE_REGS_STATE_REGS_0 = 0x30100,
  L2_S8_CHILD_BASE_REGS_STATE_REGS_1 = 0x30104,
  L2_S8_CHILD_BASE_REGS_STATE_REGS_2 = 0x30108,
  L2_S8_CHILD_BASE_REGS_STATE_REGS_3 = 0x3010c,
  L2_S8_CHILD_BASE_REGS_STATE_REGS_4 = 0x30110,
  L2_S8_CHILD_BASE_REGS_STATE_REGS_5 = 0x30114,
  L2_S8_CHILD_BASE_REGS_STATE_REGS_6 = 0x30118,
  L2_S8_CHILD_BASE_REGS_STATE_REGS_7 = 0x3011c,
  L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_0 = 0x31000,
  L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_1 = 0x31004,
  L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_2 = 0x31008,
  L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_3 = 0x3100c,
  L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_4 = 0x31010,
  L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_5 = 0x31014,
  L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_6 = 0x31018,
  L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_7 = 0x3101c,
  L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_0 = 0x31100,
  L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_1 = 0x31104,
  L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_2 = 0x31108,
  L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_3 = 0x3110c,
  L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_4 = 0x31110,
  L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_5 = 0x31114,
  L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_6 = 0x31118,
  L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_7 = 0x3111c,
  L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_0 = 0x32000,
  L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_1 = 0x32004,
  L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_2 = 0x32008,
  L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_3 = 0x3200c,
  L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_4 = 0x32010,
  L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_5 = 0x32014,
  L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_6 = 0x32018,
  L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_7 = 0x3201c,
  L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_0 = 0x32100,
  L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_1 = 0x32104,
  L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_2 = 0x32108,
  L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_3 = 0x3210c,
  L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_4 = 0x32110,
  L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_5 = 0x32114,
  L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_6 = 0x32118,
  L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_7 = 0x3211c,
  L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_0 = 0x32800,
  L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_1 = 0x32804,
  L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_2 = 0x32808,
  L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_3 = 0x3280c,
  L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_4 = 0x32810,
  L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_5 = 0x32814,
  L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_6 = 0x32818,
  L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_7 = 0x3281c,
  L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_0 = 0x32900,
  L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_1 = 0x32904,
  L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_2 = 0x32908,
  L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_3 = 0x3290c,
  L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_4 = 0x32910,
  L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_5 = 0x32914,
  L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_6 = 0x32918,
  L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_7 = 0x3291c,
  L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_0 = 0x40000,
  L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_1 = 0x40004,
  L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_2 = 0x40008,
  L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_3 = 0x4000c,
  L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_4 = 0x40010,
  L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_5 = 0x40014,
  L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_6 = 0x40018,
  L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_7 = 0x4001c,
  L2_DFLT_CHILD_BASE_REGS_STATE_REGS_0 = 0x40100,
  L2_DFLT_CHILD_BASE_REGS_STATE_REGS_1 = 0x40104,
  L2_DFLT_CHILD_BASE_REGS_STATE_REGS_2 = 0x40108,
  L2_DFLT_CHILD_BASE_REGS_STATE_REGS_3 = 0x4010c,
  L2_DFLT_CHILD_BASE_REGS_STATE_REGS_4 = 0x40110,
  L2_DFLT_CHILD_BASE_REGS_STATE_REGS_5 = 0x40114,
  L2_DFLT_CHILD_BASE_REGS_STATE_REGS_6 = 0x40118,
  L2_DFLT_CHILD_BASE_REGS_STATE_REGS_7 = 0x4011c,
  L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_0 = 0x41000,
  L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_1 = 0x41004,
  L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_2 = 0x41008,
  L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_3 = 0x4100c,
  L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_4 = 0x41010,
  L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_5 = 0x41014,
  L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_6 = 0x41018,
  L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_7 = 0x4101c,
  L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_0 = 0x41100,
  L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_1 = 0x41104,
  L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_2 = 0x41108,
  L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_3 = 0x4110c,
  L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_4 = 0x41110,
  L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_5 = 0x41114,
  L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_6 = 0x41118,
  L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_7 = 0x4111c,
  L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_0 = 0x42000,
  L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_1 = 0x42004,
  L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_2 = 0x42008,
  L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_3 = 0x4200c,
  L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_4 = 0x42010,
  L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_5 = 0x42014,
  L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_6 = 0x42018,
  L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_7 = 0x4201c,
  L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_0 = 0x42100,
  L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_1 = 0x42104,
  L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_2 = 0x42108,
  L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_3 = 0x4210c,
  L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_4 = 0x42110,
  L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_5 = 0x42114,
  L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_6 = 0x42118,
  L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_7 = 0x4211c,
  L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_0 = 0x42800,
  L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_1 = 0x42804,
  L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_2 = 0x42808,
  L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_3 = 0x4280c,
  L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_4 = 0x42810,
  L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_5 = 0x42814,
  L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_6 = 0x42818,
  L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_7 = 0x4281c,
  L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_0 = 0x42900,
  L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_1 = 0x42904,
  L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_2 = 0x42908,
  L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_3 = 0x4290c,
  L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_4 = 0x42910,
  L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_5 = 0x42914,
  L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_6 = 0x42918,
  L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_7 = 0x4291c,
  SINGLETON_RF_S8_SING_REG = 0x50000,
  SINGLETON_RF_R16_SING_REG = 0x60000,
  SINGLETON_RF_DFLT_SING_REG = 0x70000,
  RF_LVL2_0_RF_LVL1_0_REG_DFLT = 0x80000,
  RF_LVL2_0_RF_LVL1_0_REG_L1 = 0x80008,
  RF_LVL2_0_RF_LVL1_0_REG_L2 = 0x80010,
  RF_LVL2_0_RF_LVL1_1_REG_DFLT = 0x80080,
  RF_LVL2_0_RF_LVL1_1_REG_L1 = 0x80088,
  RF_LVL2_0_RF_LVL1_1_REG_L2 = 0x80090,
  RF_LVL2_0_RF_LVL1_2_REG_DFLT = 0x80100,
  RF_LVL2_0_RF_LVL1_2_REG_L1 = 0x80108,
  RF_LVL2_0_RF_LVL1_2_REG_L2 = 0x80110,
  RF_LVL2_0_RF_LVL1_3_REG_DFLT = 0x80180,
  RF_LVL2_0_RF_LVL1_3_REG_L1 = 0x80188,
  RF_LVL2_0_RF_LVL1_3_REG_L2 = 0x80190,
  RF_LVL2_1_RF_LVL1_0_REG_DFLT = 0x81000,
  RF_LVL2_1_RF_LVL1_0_REG_L1 = 0x81008,
  RF_LVL2_1_RF_LVL1_0_REG_L2 = 0x81010,
  RF_LVL2_1_RF_LVL1_1_REG_DFLT = 0x81080,
  RF_LVL2_1_RF_LVL1_1_REG_L1 = 0x81088,
  RF_LVL2_1_RF_LVL1_1_REG_L2 = 0x81090,
  RF_LVL2_1_RF_LVL1_2_REG_DFLT = 0x81100,
  RF_LVL2_1_RF_LVL1_2_REG_L1 = 0x81108,
  RF_LVL2_1_RF_LVL1_2_REG_L2 = 0x81110,
  RF_LVL2_1_RF_LVL1_3_REG_DFLT = 0x81180,
  RF_LVL2_1_RF_LVL1_3_REG_L1 = 0x81188,
  RF_LVL2_1_RF_LVL1_3_REG_L2 = 0x81190
};

/* BASE_REGS_CONFIG_REGS_0 (Config reg set  config_regs_0) register fields */
#define BASE_REGS_CONFIG_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define BASE_REGS_CONFIG_REGS_0_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* BASE_REGS_CONFIG_REGS_1 (Config reg set  config_regs_1) register fields */
#define BASE_REGS_CONFIG_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define BASE_REGS_CONFIG_REGS_1_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* BASE_REGS_CONFIG_REGS_2 (Config reg set  config_regs_2) register fields */
#define BASE_REGS_CONFIG_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define BASE_REGS_CONFIG_REGS_2_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* BASE_REGS_CONFIG_REGS_3 (Config reg set  config_regs_3) register fields */
#define BASE_REGS_CONFIG_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define BASE_REGS_CONFIG_REGS_3_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* BASE_REGS_CONFIG_REGS_4 (Config reg set  config_regs_4) register fields */
#define BASE_REGS_CONFIG_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define BASE_REGS_CONFIG_REGS_4_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* BASE_REGS_CONFIG_REGS_5 (Config reg set  config_regs_5) register fields */
#define BASE_REGS_CONFIG_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define BASE_REGS_CONFIG_REGS_5_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* BASE_REGS_CONFIG_REGS_6 (Config reg set  config_regs_6) register fields */
#define BASE_REGS_CONFIG_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define BASE_REGS_CONFIG_REGS_6_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* BASE_REGS_CONFIG_REGS_7 (Config reg set  config_regs_7) register fields */
#define BASE_REGS_CONFIG_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define BASE_REGS_CONFIG_REGS_7_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* BASE_REGS_STATE_REGS_0 (State reg) register fields */
#define BASE_REGS_STATE_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* BASE_REGS_STATE_REGS_1 (State reg) register fields */
#define BASE_REGS_STATE_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* BASE_REGS_STATE_REGS_2 (State reg) register fields */
#define BASE_REGS_STATE_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* BASE_REGS_STATE_REGS_3 (State reg) register fields */
#define BASE_REGS_STATE_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* BASE_REGS_STATE_REGS_4 (State reg) register fields */
#define BASE_REGS_STATE_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* BASE_REGS_STATE_REGS_5 (State reg) register fields */
#define BASE_REGS_STATE_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* BASE_REGS_STATE_REGS_6 (State reg) register fields */
#define BASE_REGS_STATE_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* BASE_REGS_STATE_REGS_7 (State reg) register fields */
#define BASE_REGS_STATE_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* EXT_BASE_REGS_CONFIG_REGS_0 (Config reg set  config_regs_0) register fields */
#define EXT_BASE_REGS_CONFIG_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define EXT_BASE_REGS_CONFIG_REGS_0_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* EXT_BASE_REGS_CONFIG_REGS_1 (Config reg set  config_regs_1) register fields */
#define EXT_BASE_REGS_CONFIG_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define EXT_BASE_REGS_CONFIG_REGS_1_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* EXT_BASE_REGS_CONFIG_REGS_2 (Config reg set  config_regs_2) register fields */
#define EXT_BASE_REGS_CONFIG_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define EXT_BASE_REGS_CONFIG_REGS_2_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* EXT_BASE_REGS_CONFIG_REGS_3 (Config reg set  config_regs_3) register fields */
#define EXT_BASE_REGS_CONFIG_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define EXT_BASE_REGS_CONFIG_REGS_3_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* EXT_BASE_REGS_CONFIG_REGS_4 (Config reg set  config_regs_4) register fields */
#define EXT_BASE_REGS_CONFIG_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define EXT_BASE_REGS_CONFIG_REGS_4_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* EXT_BASE_REGS_CONFIG_REGS_5 (Config reg set  config_regs_5) register fields */
#define EXT_BASE_REGS_CONFIG_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define EXT_BASE_REGS_CONFIG_REGS_5_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* EXT_BASE_REGS_CONFIG_REGS_6 (Config reg set  config_regs_6) register fields */
#define EXT_BASE_REGS_CONFIG_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define EXT_BASE_REGS_CONFIG_REGS_6_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* EXT_BASE_REGS_CONFIG_REGS_7 (Config reg set  config_regs_7) register fields */
#define EXT_BASE_REGS_CONFIG_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define EXT_BASE_REGS_CONFIG_REGS_7_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* EXT_BASE_REGS_STATE_REGS_0 (State reg) register fields */
#define EXT_BASE_REGS_STATE_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* EXT_BASE_REGS_STATE_REGS_1 (State reg) register fields */
#define EXT_BASE_REGS_STATE_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* EXT_BASE_REGS_STATE_REGS_2 (State reg) register fields */
#define EXT_BASE_REGS_STATE_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* EXT_BASE_REGS_STATE_REGS_3 (State reg) register fields */
#define EXT_BASE_REGS_STATE_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* EXT_BASE_REGS_STATE_REGS_4 (State reg) register fields */
#define EXT_BASE_REGS_STATE_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* EXT_BASE_REGS_STATE_REGS_5 (State reg) register fields */
#define EXT_BASE_REGS_STATE_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* EXT_BASE_REGS_STATE_REGS_6 (State reg) register fields */
#define EXT_BASE_REGS_STATE_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* EXT_BASE_REGS_STATE_REGS_7 (State reg) register fields */
#define EXT_BASE_REGS_STATE_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_BASE_REGS_CONFIG_REGS_0 (Config reg set  config_regs_0) register fields */
#define L2_R16_CHILD_BASE_REGS_CONFIG_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_BASE_REGS_CONFIG_REGS_0_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_BASE_REGS_CONFIG_REGS_1 (Config reg set  config_regs_1) register fields */
#define L2_R16_CHILD_BASE_REGS_CONFIG_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_BASE_REGS_CONFIG_REGS_1_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_BASE_REGS_CONFIG_REGS_2 (Config reg set  config_regs_2) register fields */
#define L2_R16_CHILD_BASE_REGS_CONFIG_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_BASE_REGS_CONFIG_REGS_2_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_BASE_REGS_CONFIG_REGS_3 (Config reg set  config_regs_3) register fields */
#define L2_R16_CHILD_BASE_REGS_CONFIG_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_BASE_REGS_CONFIG_REGS_3_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_BASE_REGS_CONFIG_REGS_4 (Config reg set  config_regs_4) register fields */
#define L2_R16_CHILD_BASE_REGS_CONFIG_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_BASE_REGS_CONFIG_REGS_4_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_BASE_REGS_CONFIG_REGS_5 (Config reg set  config_regs_5) register fields */
#define L2_R16_CHILD_BASE_REGS_CONFIG_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_BASE_REGS_CONFIG_REGS_5_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_BASE_REGS_CONFIG_REGS_6 (Config reg set  config_regs_6) register fields */
#define L2_R16_CHILD_BASE_REGS_CONFIG_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_BASE_REGS_CONFIG_REGS_6_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_BASE_REGS_CONFIG_REGS_7 (Config reg set  config_regs_7) register fields */
#define L2_R16_CHILD_BASE_REGS_CONFIG_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_BASE_REGS_CONFIG_REGS_7_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_BASE_REGS_STATE_REGS_0 (State reg) register fields */
#define L2_R16_CHILD_BASE_REGS_STATE_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_BASE_REGS_STATE_REGS_1 (State reg) register fields */
#define L2_R16_CHILD_BASE_REGS_STATE_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_BASE_REGS_STATE_REGS_2 (State reg) register fields */
#define L2_R16_CHILD_BASE_REGS_STATE_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_BASE_REGS_STATE_REGS_3 (State reg) register fields */
#define L2_R16_CHILD_BASE_REGS_STATE_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_BASE_REGS_STATE_REGS_4 (State reg) register fields */
#define L2_R16_CHILD_BASE_REGS_STATE_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_BASE_REGS_STATE_REGS_5 (State reg) register fields */
#define L2_R16_CHILD_BASE_REGS_STATE_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_BASE_REGS_STATE_REGS_6 (State reg) register fields */
#define L2_R16_CHILD_BASE_REGS_STATE_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_BASE_REGS_STATE_REGS_7 (State reg) register fields */
#define L2_R16_CHILD_BASE_REGS_STATE_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_0 (Config reg set  config_regs_0) register fields */
#define L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_0_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_1 (Config reg set  config_regs_1) register fields */
#define L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_1_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_2 (Config reg set  config_regs_2) register fields */
#define L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_2_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_3 (Config reg set  config_regs_3) register fields */
#define L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_3_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_4 (Config reg set  config_regs_4) register fields */
#define L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_4_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_5 (Config reg set  config_regs_5) register fields */
#define L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_5_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_6 (Config reg set  config_regs_6) register fields */
#define L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_6_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_7 (Config reg set  config_regs_7) register fields */
#define L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_EXT_BASE_REGS_CONFIG_REGS_7_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_0 (State reg) register fields */
#define L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_1 (State reg) register fields */
#define L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_2 (State reg) register fields */
#define L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_3 (State reg) register fields */
#define L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_4 (State reg) register fields */
#define L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_5 (State reg) register fields */
#define L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_6 (State reg) register fields */
#define L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_7 (State reg) register fields */
#define L2_R16_CHILD_EXT_BASE_REGS_STATE_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_0 (Config reg set  config_regs_0) register fields */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_0_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_1 (Config reg set  config_regs_1) register fields */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_1_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_2 (Config reg set  config_regs_2) register fields */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_2_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_3 (Config reg set  config_regs_3) register fields */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_3_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_4 (Config reg set  config_regs_4) register fields */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_4_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_5 (Config reg set  config_regs_5) register fields */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_5_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_6 (Config reg set  config_regs_6) register fields */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_6_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_7 (Config reg set  config_regs_7) register fields */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_7_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_0 (State reg) register fields */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_1 (State reg) register fields */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_2 (State reg) register fields */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_3 (State reg) register fields */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_4 (State reg) register fields */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_5 (State reg) register fields */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_6 (State reg) register fields */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_7 (State reg) register fields */
#define L2_R16_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_0 (Config reg set  config_regs_0) register fields */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_0_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_1 (Config reg set  config_regs_1) register fields */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_1_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_2 (Config reg set  config_regs_2) register fields */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_2_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_3 (Config reg set  config_regs_3) register fields */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_3_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_4 (Config reg set  config_regs_4) register fields */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_4_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_5 (Config reg set  config_regs_5) register fields */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_5_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_6 (Config reg set  config_regs_6) register fields */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_6_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_7 (Config reg set  config_regs_7) register fields */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_7_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_0 (State reg) register fields */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_1 (State reg) register fields */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_2 (State reg) register fields */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_3 (State reg) register fields */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_4 (State reg) register fields */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_5 (State reg) register fields */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_6 (State reg) register fields */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_7 (State reg) register fields */
#define L2_R16_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_BASE_REGS_CONFIG_REGS_0 (Config reg set  config_regs_0) register fields */
#define L2_S8_CHILD_BASE_REGS_CONFIG_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_BASE_REGS_CONFIG_REGS_0_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_BASE_REGS_CONFIG_REGS_1 (Config reg set  config_regs_1) register fields */
#define L2_S8_CHILD_BASE_REGS_CONFIG_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_BASE_REGS_CONFIG_REGS_1_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_BASE_REGS_CONFIG_REGS_2 (Config reg set  config_regs_2) register fields */
#define L2_S8_CHILD_BASE_REGS_CONFIG_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_BASE_REGS_CONFIG_REGS_2_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_BASE_REGS_CONFIG_REGS_3 (Config reg set  config_regs_3) register fields */
#define L2_S8_CHILD_BASE_REGS_CONFIG_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_BASE_REGS_CONFIG_REGS_3_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_BASE_REGS_CONFIG_REGS_4 (Config reg set  config_regs_4) register fields */
#define L2_S8_CHILD_BASE_REGS_CONFIG_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_BASE_REGS_CONFIG_REGS_4_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_BASE_REGS_CONFIG_REGS_5 (Config reg set  config_regs_5) register fields */
#define L2_S8_CHILD_BASE_REGS_CONFIG_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_BASE_REGS_CONFIG_REGS_5_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_BASE_REGS_CONFIG_REGS_6 (Config reg set  config_regs_6) register fields */
#define L2_S8_CHILD_BASE_REGS_CONFIG_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_BASE_REGS_CONFIG_REGS_6_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_BASE_REGS_CONFIG_REGS_7 (Config reg set  config_regs_7) register fields */
#define L2_S8_CHILD_BASE_REGS_CONFIG_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_BASE_REGS_CONFIG_REGS_7_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_BASE_REGS_STATE_REGS_0 (State reg) register fields */
#define L2_S8_CHILD_BASE_REGS_STATE_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_BASE_REGS_STATE_REGS_1 (State reg) register fields */
#define L2_S8_CHILD_BASE_REGS_STATE_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_BASE_REGS_STATE_REGS_2 (State reg) register fields */
#define L2_S8_CHILD_BASE_REGS_STATE_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_BASE_REGS_STATE_REGS_3 (State reg) register fields */
#define L2_S8_CHILD_BASE_REGS_STATE_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_BASE_REGS_STATE_REGS_4 (State reg) register fields */
#define L2_S8_CHILD_BASE_REGS_STATE_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_BASE_REGS_STATE_REGS_5 (State reg) register fields */
#define L2_S8_CHILD_BASE_REGS_STATE_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_BASE_REGS_STATE_REGS_6 (State reg) register fields */
#define L2_S8_CHILD_BASE_REGS_STATE_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_BASE_REGS_STATE_REGS_7 (State reg) register fields */
#define L2_S8_CHILD_BASE_REGS_STATE_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_0 (Config reg set  config_regs_0) register fields */
#define L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_0_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_1 (Config reg set  config_regs_1) register fields */
#define L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_1_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_2 (Config reg set  config_regs_2) register fields */
#define L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_2_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_3 (Config reg set  config_regs_3) register fields */
#define L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_3_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_4 (Config reg set  config_regs_4) register fields */
#define L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_4_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_5 (Config reg set  config_regs_5) register fields */
#define L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_5_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_6 (Config reg set  config_regs_6) register fields */
#define L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_6_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_7 (Config reg set  config_regs_7) register fields */
#define L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_EXT_BASE_REGS_CONFIG_REGS_7_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_0 (State reg) register fields */
#define L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_1 (State reg) register fields */
#define L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_2 (State reg) register fields */
#define L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_3 (State reg) register fields */
#define L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_4 (State reg) register fields */
#define L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_5 (State reg) register fields */
#define L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_6 (State reg) register fields */
#define L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_7 (State reg) register fields */
#define L2_S8_CHILD_EXT_BASE_REGS_STATE_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_0 (Config reg set  config_regs_0) register fields */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_0_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_1 (Config reg set  config_regs_1) register fields */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_1_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_2 (Config reg set  config_regs_2) register fields */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_2_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_3 (Config reg set  config_regs_3) register fields */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_3_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_4 (Config reg set  config_regs_4) register fields */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_4_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_5 (Config reg set  config_regs_5) register fields */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_5_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_6 (Config reg set  config_regs_6) register fields */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_6_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_7 (Config reg set  config_regs_7) register fields */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_7_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_0 (State reg) register fields */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_1 (State reg) register fields */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_2 (State reg) register fields */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_3 (State reg) register fields */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_4 (State reg) register fields */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_5 (State reg) register fields */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_6 (State reg) register fields */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_7 (State reg) register fields */
#define L2_S8_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_0 (Config reg set  config_regs_0) register fields */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_0_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_1 (Config reg set  config_regs_1) register fields */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_1_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_2 (Config reg set  config_regs_2) register fields */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_2_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_3 (Config reg set  config_regs_3) register fields */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_3_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_4 (Config reg set  config_regs_4) register fields */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_4_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_5 (Config reg set  config_regs_5) register fields */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_5_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_6 (Config reg set  config_regs_6) register fields */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_6_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_7 (Config reg set  config_regs_7) register fields */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_7_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_0 (State reg) register fields */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_1 (State reg) register fields */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_2 (State reg) register fields */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_3 (State reg) register fields */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_4 (State reg) register fields */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_5 (State reg) register fields */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_6 (State reg) register fields */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_7 (State reg) register fields */
#define L2_S8_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_0 (Config reg set  config_regs_0) register fields */
#define L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_0_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_1 (Config reg set  config_regs_1) register fields */
#define L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_1_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_2 (Config reg set  config_regs_2) register fields */
#define L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_2_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_3 (Config reg set  config_regs_3) register fields */
#define L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_3_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_4 (Config reg set  config_regs_4) register fields */
#define L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_4_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_5 (Config reg set  config_regs_5) register fields */
#define L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_5_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_6 (Config reg set  config_regs_6) register fields */
#define L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_6_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_7 (Config reg set  config_regs_7) register fields */
#define L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_BASE_REGS_CONFIG_REGS_7_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_BASE_REGS_STATE_REGS_0 (State reg) register fields */
#define L2_DFLT_CHILD_BASE_REGS_STATE_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_BASE_REGS_STATE_REGS_1 (State reg) register fields */
#define L2_DFLT_CHILD_BASE_REGS_STATE_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_BASE_REGS_STATE_REGS_2 (State reg) register fields */
#define L2_DFLT_CHILD_BASE_REGS_STATE_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_BASE_REGS_STATE_REGS_3 (State reg) register fields */
#define L2_DFLT_CHILD_BASE_REGS_STATE_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_BASE_REGS_STATE_REGS_4 (State reg) register fields */
#define L2_DFLT_CHILD_BASE_REGS_STATE_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_BASE_REGS_STATE_REGS_5 (State reg) register fields */
#define L2_DFLT_CHILD_BASE_REGS_STATE_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_BASE_REGS_STATE_REGS_6 (State reg) register fields */
#define L2_DFLT_CHILD_BASE_REGS_STATE_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_BASE_REGS_STATE_REGS_7 (State reg) register fields */
#define L2_DFLT_CHILD_BASE_REGS_STATE_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_0 (Config reg set  config_regs_0) register fields */
#define L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_0_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_1 (Config reg set  config_regs_1) register fields */
#define L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_1_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_2 (Config reg set  config_regs_2) register fields */
#define L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_2_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_3 (Config reg set  config_regs_3) register fields */
#define L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_3_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_4 (Config reg set  config_regs_4) register fields */
#define L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_4_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_5 (Config reg set  config_regs_5) register fields */
#define L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_5_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_6 (Config reg set  config_regs_6) register fields */
#define L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_6_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_7 (Config reg set  config_regs_7) register fields */
#define L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_EXT_BASE_REGS_CONFIG_REGS_7_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_0 (State reg) register fields */
#define L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_1 (State reg) register fields */
#define L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_2 (State reg) register fields */
#define L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_3 (State reg) register fields */
#define L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_4 (State reg) register fields */
#define L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_5 (State reg) register fields */
#define L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_6 (State reg) register fields */
#define L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_7 (State reg) register fields */
#define L2_DFLT_CHILD_EXT_BASE_REGS_STATE_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_0 (Config reg set  config_regs_0) register fields */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_0_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_1 (Config reg set  config_regs_1) register fields */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_1_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_2 (Config reg set  config_regs_2) register fields */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_2_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_3 (Config reg set  config_regs_3) register fields */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_3_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_4 (Config reg set  config_regs_4) register fields */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_4_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_5 (Config reg set  config_regs_5) register fields */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_5_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_6 (Config reg set  config_regs_6) register fields */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_6_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_7 (Config reg set  config_regs_7) register fields */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_CONFIG_REGS_7_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_0 (State reg) register fields */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_1 (State reg) register fields */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_2 (State reg) register fields */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_3 (State reg) register fields */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_4 (State reg) register fields */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_5 (State reg) register fields */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_6 (State reg) register fields */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_7 (State reg) register fields */
#define L2_DFLT_CHILD_L3_CHILD_BASE_REGS_STATE_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_0 (Config reg set  config_regs_0) register fields */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_0_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_1 (Config reg set  config_regs_1) register fields */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_1_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_2 (Config reg set  config_regs_2) register fields */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_2_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_3 (Config reg set  config_regs_3) register fields */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_3_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_4 (Config reg set  config_regs_4) register fields */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_4_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_5 (Config reg set  config_regs_5) register fields */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_5_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_6 (Config reg set  config_regs_6) register fields */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_6_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_7 (Config reg set  config_regs_7) register fields */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_CONFIG_REGS_7_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_0 (State reg) register fields */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_0_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_1 (State reg) register fields */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_1_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_2 (State reg) register fields */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_2_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_3 (State reg) register fields */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_3_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_4 (State reg) register fields */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_4_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_5 (State reg) register fields */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_5_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_6 (State reg) register fields */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_6_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_7 (State reg) register fields */
#define L2_DFLT_CHILD_L3_CHILD_EXT_BASE_REGS_STATE_REGS_7_LSB_FIELD GENMASK(15, 0)    /* Some state bits */

/* SINGLETON_RF_S8_SING_REG register fields */
#define SINGLETON_RF_S8_SING_REG_LSB_FIELD GENMASK(15, 0)
#define SINGLETON_RF_S8_SING_REG_MSB_FIELD GENMASK(31, 16)

/* SINGLETON_RF_R16_SING_REG register fields */
#define SINGLETON_RF_R16_SING_REG_LSB_FIELD GENMASK(15, 0)
#define SINGLETON_RF_R16_SING_REG_MSB_FIELD GENMASK(31, 16)

/* SINGLETON_RF_DFLT_SING_REG register fields */
#define SINGLETON_RF_DFLT_SING_REG_LSB_FIELD GENMASK(15, 0)
#define SINGLETON_RF_DFLT_SING_REG_MSB_FIELD GENMASK(31, 16)

/* RF_LVL2_0_RF_LVL1_0_REG_DFLT (Config reg set  reg_dflt) register fields */
#define RF_LVL2_0_RF_LVL1_0_REG_DFLT_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_0_RF_LVL1_0_REG_DFLT_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_0_RF_LVL1_0_REG_L1 (Config reg set  reg_l1) register fields */
#define RF_LVL2_0_RF_LVL1_0_REG_L1_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_0_RF_LVL1_0_REG_L1_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_0_RF_LVL1_0_REG_L2 (Config reg set  reg_l2) register fields */
#define RF_LVL2_0_RF_LVL1_0_REG_L2_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_0_RF_LVL1_0_REG_L2_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_0_RF_LVL1_1_REG_DFLT (Config reg set  reg_dflt) register fields */
#define RF_LVL2_0_RF_LVL1_1_REG_DFLT_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_0_RF_LVL1_1_REG_DFLT_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_0_RF_LVL1_1_REG_L1 (Config reg set  reg_l1) register fields */
#define RF_LVL2_0_RF_LVL1_1_REG_L1_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_0_RF_LVL1_1_REG_L1_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_0_RF_LVL1_1_REG_L2 (Config reg set  reg_l2) register fields */
#define RF_LVL2_0_RF_LVL1_1_REG_L2_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_0_RF_LVL1_1_REG_L2_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_0_RF_LVL1_2_REG_DFLT (Config reg set  reg_dflt) register fields */
#define RF_LVL2_0_RF_LVL1_2_REG_DFLT_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_0_RF_LVL1_2_REG_DFLT_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_0_RF_LVL1_2_REG_L1 (Config reg set  reg_l1) register fields */
#define RF_LVL2_0_RF_LVL1_2_REG_L1_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_0_RF_LVL1_2_REG_L1_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_0_RF_LVL1_2_REG_L2 (Config reg set  reg_l2) register fields */
#define RF_LVL2_0_RF_LVL1_2_REG_L2_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_0_RF_LVL1_2_REG_L2_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_0_RF_LVL1_3_REG_DFLT (Config reg set  reg_dflt) register fields */
#define RF_LVL2_0_RF_LVL1_3_REG_DFLT_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_0_RF_LVL1_3_REG_DFLT_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_0_RF_LVL1_3_REG_L1 (Config reg set  reg_l1) register fields */
#define RF_LVL2_0_RF_LVL1_3_REG_L1_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_0_RF_LVL1_3_REG_L1_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_0_RF_LVL1_3_REG_L2 (Config reg set  reg_l2) register fields */
#define RF_LVL2_0_RF_LVL1_3_REG_L2_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_0_RF_LVL1_3_REG_L2_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_1_RF_LVL1_0_REG_DFLT (Config reg set  reg_dflt) register fields */
#define RF_LVL2_1_RF_LVL1_0_REG_DFLT_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_1_RF_LVL1_0_REG_DFLT_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_1_RF_LVL1_0_REG_L1 (Config reg set  reg_l1) register fields */
#define RF_LVL2_1_RF_LVL1_0_REG_L1_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_1_RF_LVL1_0_REG_L1_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_1_RF_LVL1_0_REG_L2 (Config reg set  reg_l2) register fields */
#define RF_LVL2_1_RF_LVL1_0_REG_L2_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_1_RF_LVL1_0_REG_L2_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_1_RF_LVL1_1_REG_DFLT (Config reg set  reg_dflt) register fields */
#define RF_LVL2_1_RF_LVL1_1_REG_DFLT_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_1_RF_LVL1_1_REG_DFLT_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_1_RF_LVL1_1_REG_L1 (Config reg set  reg_l1) register fields */
#define RF_LVL2_1_RF_LVL1_1_REG_L1_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_1_RF_LVL1_1_REG_L1_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_1_RF_LVL1_1_REG_L2 (Config reg set  reg_l2) register fields */
#define RF_LVL2_1_RF_LVL1_1_REG_L2_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_1_RF_LVL1_1_REG_L2_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_1_RF_LVL1_2_REG_DFLT (Config reg set  reg_dflt) register fields */
#define RF_LVL2_1_RF_LVL1_2_REG_DFLT_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_1_RF_LVL1_2_REG_DFLT_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_1_RF_LVL1_2_REG_L1 (Config reg set  reg_l1) register fields */
#define RF_LVL2_1_RF_LVL1_2_REG_L1_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_1_RF_LVL1_2_REG_L1_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_1_RF_LVL1_2_REG_L2 (Config reg set  reg_l2) register fields */
#define RF_LVL2_1_RF_LVL1_2_REG_L2_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_1_RF_LVL1_2_REG_L2_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_1_RF_LVL1_3_REG_DFLT (Config reg set  reg_dflt) register fields */
#define RF_LVL2_1_RF_LVL1_3_REG_DFLT_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_1_RF_LVL1_3_REG_DFLT_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_1_RF_LVL1_3_REG_L1 (Config reg set  reg_l1) register fields */
#define RF_LVL2_1_RF_LVL1_3_REG_L1_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_1_RF_LVL1_3_REG_L1_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

/* RF_LVL2_1_RF_LVL1_3_REG_L2 (Config reg set  reg_l2) register fields */
#define RF_LVL2_1_RF_LVL1_3_REG_L2_LSB_FIELD GENMASK(15, 0)    /* Bunch o lsb bits */
#define RF_LVL2_1_RF_LVL1_3_REG_L2_MSB_FIELD GENMASK(31, 16)    /* Bunch o msb bits */

#endif
