# creating makefile using variables and different rules
CC = gcc
SRC = main.c holberton.c
OBJ = $(SRC:.c=.o)
NAME = holberton
all : $(OBJ)
	$(CC) $(OBJ) -o $(NAME)
