

================================================================
== Vivado HLS Report for 'conv2_1'
================================================================
* Date:           Sat Aug  6 17:20:10 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        my_net
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.205|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  244665|  244665|  244665|  244665|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                      |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row                 |  244664|  244664|      8738|          -|          -|    28|    no    |
        | + Column             |    8736|    8736|       312|          -|          -|    28|    no    |
        |  ++ Kernel_Row       |     310|     310|        62|          -|          -|     5|    no    |
        |   +++ Kernel_Column  |      60|      60|        12|          -|          -|     5|    no    |
        +----------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    269|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      4|     200|    152|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    121|    -|
|Register         |        -|      -|     170|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      4|     370|    542|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |my_net_hadd_16ns_cud_U1  |my_net_hadd_16ns_cud  |        0|      2|  109|  116|    0|
    |my_net_hmul_16ns_dEe_U2  |my_net_hmul_16ns_dEe  |        0|      2|   91|   36|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      4|  200|  152|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv1_weight_U  |conv2_1_conv1_weibkb  |        2|  0|   0|    0|  1200|   16|     1|        19200|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                      |        2|  0|   0|    0|  1200|   16|     1|        19200|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln19_fu_206_p2    |     *    |      0|  0|  51|           9|           5|
    |add_ln19_1_fu_300_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln19_2_fu_330_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln19_3_fu_196_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln19_4_fu_352_p2  |     +    |      0|  0|  13|           5|           5|
    |add_ln19_5_fu_347_p2  |     +    |      0|  0|  13|           5|           5|
    |add_ln19_6_fu_361_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln19_fu_270_p2    |     +    |      0|  0|  13|          11|          11|
    |c_fu_264_p2           |     +    |      0|  0|  15|           5|           1|
    |kc_fu_324_p2          |     +    |      0|  0|  12|           3|           1|
    |kr_fu_294_p2          |     +    |      0|  0|  12|           3|           1|
    |r_fu_218_p2           |     +    |      0|  0|  15|           5|           1|
    |sub_ln19_1_fu_182_p2  |     -    |      0|  0|  15|           8|           8|
    |sub_ln19_fu_248_p2    |     -    |      0|  0|  13|          11|          11|
    |icmp_ln11_fu_258_p2   |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln14_fu_288_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln17_fu_318_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln8_fu_212_p2    |   icmp   |      0|  0|  11|           5|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 269|         112|          94|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  85|         17|    1|         17|
    |c_0_reg_124   |   9|          2|    5|         10|
    |kc_0_reg_147  |   9|          2|    3|          6|
    |kr_0_reg_136  |   9|          2|    3|          6|
    |r_0_reg_112   |   9|          2|    5|         10|
    +--------------+----+-----------+-----+-----------+
    |Total         | 121|         25|   17|         49|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln19_1_reg_420         |   5|   0|    5|          0|
    |ap_CS_fsm                  |  16|   0|   16|          0|
    |c_0_reg_124                |   5|   0|    5|          0|
    |c_reg_397                  |   5|   0|    5|          0|
    |conv1_weight_load_reg_453  |  16|   0|   16|          0|
    |input_load_reg_448         |  16|   0|   16|          0|
    |kc_0_reg_147               |   3|   0|    3|          0|
    |kc_reg_433                 |   3|   0|    3|          0|
    |kr_0_reg_136               |   3|   0|    3|          0|
    |kr_reg_415                 |   3|   0|    3|          0|
    |mul_ln19_reg_376           |  12|   0|   12|          0|
    |output_addr_reg_402        |  10|   0|   10|          0|
    |output_load_reg_463        |  16|   0|   16|          0|
    |r_0_reg_112                |   5|   0|    5|          0|
    |r_reg_384                  |   5|   0|    5|          0|
    |shl_ln_reg_425             |   3|   0|    5|          2|
    |sub_ln19_reg_389           |   9|   0|   11|          2|
    |tmp_reg_458                |  16|   0|   16|          0|
    |tmp_s_reg_468              |  16|   0|   16|          0|
    |zext_ln14_reg_407          |   3|   0|    5|          2|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 170|   0|  176|          6|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv2.1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv2.1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv2.1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv2.1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv2.1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv2.1    | return value |
|input_r_address0   | out |   12|  ap_memory |    input_r    |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r    |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r    |     array    |
|input_offset       |  in |    2|   ap_none  |  input_offset |    scalar    |
|weight_offset      |  in |    5|   ap_none  | weight_offset |    scalar    |
|output_r_address0  | out |   10|  ap_memory |    output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |    output_r   |     array    |
|output_r_q0        |  in |   16|  ap_memory |    output_r   |     array    |
+-------------------+-----+-----+------------+---------------+--------------+

