0.6
2018.2
Jun 14 2018
20:41:02
D:/verilog/hardware_exp/final_practice/Clock_Divider_t.v,1539781485,verilog,,,,Clock_Divider_t,,,,,,,,
D:/verilog/hardware_exp/final_practice/clk_divider.v,1544012042,verilog,,D:/verilog/hardware_exp/final_practice/Clock_Divider_t.v,,Clock_Divider;divn,,,,,,,,
D:/verilog/hardware_exp/final_practice/clk_divider/clk_divider/clk_divider.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
