// Seed: 1315569876
module module_0 #(
    parameter id_3 = 32'd35,
    parameter id_4 = 32'd93,
    parameter id_5 = 32'd55,
    parameter id_7 = 32'd1
) (
    output wor id_0
);
  logic id_2;
  logic _id_3, _id_4;
  wire [id_4  ^  1 'b0 : id_3] _id_5;
  assign id_0 = id_3;
  wire [id_5 : id_3] id_6, _id_7, id_8;
  wire id_9;
  ;
  wire id_10, id_11, id_12[id_4 : id_7];
endmodule
module module_1 (
    input  logic id_0,
    input  tri0  id_1,
    output logic id_2,
    input  wor   id_3,
    output tri1  id_4,
    output tri0  id_5
    , id_7
);
  always begin : LABEL_0
    if (1) id_7 <= id_7;
    else id_2.id_0.id_0 <= 1;
    id_7 = 1;
  end
  module_0 modCall_1 (id_4);
endmodule
