{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1546119109618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546119109634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 29 13:31:49 2018 " "Processing started: Sat Dec 29 13:31:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546119109634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119109634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Max_10_Buffer -c Max_10_Buffer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Max_10_Buffer -c Max_10_Buffer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119109634 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119110558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1546119110721 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_dividers.v(45) " "Verilog HDL information at clock_dividers.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/clock_dividers.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1546119127839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_dividers.v 2 2 " "Found 2 design units, including 2 entities, in source file clock_dividers.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide_2 " "Found entity 1: divide_2" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/clock_dividers.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546119127854 ""} { "Info" "ISGN_ENTITY_NAME" "2 divide_4 " "Found entity 2: divide_4" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/clock_dividers.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546119127854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119127854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsync_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file vsync_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vsync_filter " "Found entity 1: vsync_filter" {  } { { "vsync_filter.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/vsync_filter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546119127854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119127854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_slave-rtl " "Found design unit 1: spi_slave-rtl" {  } { { "spi_slave.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/spi_slave.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546119128472 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/spi_slave.vhd" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546119128472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119128472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "spi_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/spi_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546119128487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119128487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file single_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_mux " "Found entity 1: single_mux" {  } { { "single_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546119128518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119128518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_buffer_top.v 1 1 " "Found 1 design units, including 1 entities, in source file single_buffer_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_buffer_top " "Found entity 1: single_buffer_top" {  } { { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546119128525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119128525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_capture " "Found entity 1: pixel_capture" {  } { { "pixel_capture.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_capture.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546119128541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119128541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file single_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_ctrl " "Found entity 1: single_ctrl" {  } { { "single_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546119128556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119128556 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pixel_writer.v(58) " "Verilog HDL information at pixel_writer.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "pixel_writer.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_writer.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1546119128556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_writer " "Found entity 1: pixel_writer" {  } { { "pixel_writer.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_writer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546119128572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119128572 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram_controller.v(137) " "Verilog HDL warning at sram_controller.v(137): extended using \"x\" or \"z\"" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/sram_controller.v" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1546119128572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_ctrl " "Found entity 1: sram_ctrl" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/sram_controller.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546119128572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119128572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll120_100.v 1 1 " "Found 1 design units, including 1 entities, in source file pll120_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll120_100 " "Found entity 1: pll120_100" {  } { { "pll120_100.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pll120_100.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546119128587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119128587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll120_60.v 1 1 " "Found 1 design units, including 1 entities, in source file pll120_60.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll120_60 " "Found entity 1: pll120_60" {  } { { "pll120_60.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pll120_60.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546119128587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119128587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_and_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_and_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_and_sram " "Found entity 1: mux_and_sram" {  } { { "mux_and_sram.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/mux_and_sram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546119128603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119128603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_input.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_input " "Found entity 1: pixel_input" {  } { { "pixel_input.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_input.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546119128619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119128619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_output.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_output " "Found entity 1: pixel_output" {  } { { "pixel_output.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_output.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546119128625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119128625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll120_30.v 1 1 " "Found 1 design units, including 1 entities, in source file pll120_30.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll120_30 " "Found entity 1: pll120_30" {  } { { "pll120_30.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pll120_30.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546119128641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119128641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_input_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_input_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_input_tb " "Found entity 1: pixel_input_tb" {  } { { "pixel_input_tb.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_input_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546119128641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119128641 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_and_sram_tb.v(35) " "Verilog HDL warning at mux_and_sram_tb.v(35): extended using \"x\" or \"z\"" {  } { { "mux_and_sram_tb.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/mux_and_sram_tb.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1546119128656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_and_sram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_and_sram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_and_sram_tb " "Found entity 1: mux_and_sram_tb" {  } { { "mux_and_sram_tb.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/mux_and_sram_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546119128656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119128656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_output_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_output_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_output_tb " "Found entity 1: pixel_output_tb" {  } { { "pixel_output_tb.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_output_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546119128656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119128656 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_buffer_top " "Elaborating entity \"single_buffer_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1546119128826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync_filter vsync_filter:vf " "Elaborating entity \"vsync_filter\" for hierarchy \"vsync_filter:vf\"" {  } { { "single_buffer_top.v" "vf" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546119128857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_ctrl single_ctrl:s_ctrl " "Elaborating entity \"single_ctrl\" for hierarchy \"single_ctrl:s_ctrl\"" {  } { { "single_buffer_top.v" "s_ctrl" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546119128873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_and_sram mux_and_sram:ms " "Elaborating entity \"mux_and_sram\" for hierarchy \"mux_and_sram:ms\"" {  } { { "single_buffer_top.v" "ms" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546119128873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_ctrl mux_and_sram:ms\|sram_ctrl:sram " "Elaborating entity \"sram_ctrl\" for hierarchy \"mux_and_sram:ms\|sram_ctrl:sram\"" {  } { { "mux_and_sram.v" "sram" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/mux_and_sram.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546119128888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_mux mux_and_sram:ms\|single_mux:mux " "Elaborating entity \"single_mux\" for hierarchy \"mux_and_sram:ms\|single_mux:mux\"" {  } { { "mux_and_sram.v" "mux" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/mux_and_sram.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546119128888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_input pixel_input:pi " "Elaborating entity \"pixel_input\" for hierarchy \"pixel_input:pi\"" {  } { { "single_buffer_top.v" "pi" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546119128888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_capture pixel_input:pi\|pixel_capture:pc " "Elaborating entity \"pixel_capture\" for hierarchy \"pixel_input:pi\|pixel_capture:pc\"" {  } { { "pixel_input.v" "pc" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_input.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546119128888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_writer pixel_input:pi\|pixel_writer:pw " "Elaborating entity \"pixel_writer\" for hierarchy \"pixel_input:pi\|pixel_writer:pw\"" {  } { { "pixel_input.v" "pw" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_input.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546119128904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_output pixel_output:po " "Elaborating entity \"pixel_output\" for hierarchy \"pixel_output:po\"" {  } { { "single_buffer_top.v" "po" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546119128904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_controller pixel_output:po\|spi_controller:spi_ctrl " "Elaborating entity \"spi_controller\" for hierarchy \"pixel_output:po\|spi_controller:spi_ctrl\"" {  } { { "pixel_output.v" "spi_ctrl" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_output.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546119128904 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_controller.v(108) " "Verilog HDL Case Statement information at spi_controller.v(108): all case item expressions in this case statement are onehot" {  } { { "spi_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/spi_controller.v" 108 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1546119128919 "|single_buffer_top|pixel_output:po|spi_controller:spi_ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_controller.v(180) " "Verilog HDL Case Statement information at spi_controller.v(180): all case item expressions in this case statement are onehot" {  } { { "spi_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/spi_controller.v" 180 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1546119128919 "|single_buffer_top|pixel_output:po|spi_controller:spi_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave pixel_output:po\|spi_slave:spi_sl " "Elaborating entity \"spi_slave\" for hierarchy \"pixel_output:po\|spi_slave:spi_sl\"" {  } { { "pixel_output.v" "spi_sl" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_output.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546119128973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_4 divide_4:d4 " "Elaborating entity \"divide_4\" for hierarchy \"divide_4:d4\"" {  } { { "single_buffer_top.v" "d4" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546119128973 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1546119130193 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1546119130319 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/sram_controller.v" 67 -1 0 } } { "spi_slave.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/spi_slave.vhd" 207 -1 0 } } { "pixel_writer.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/pixel_writer.v" 23 -1 0 } } { "spi_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/spi_controller.v" 14 -1 0 } } { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/sram_controller.v" 52 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1546119130319 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1546119130335 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce_a_n GND " "Pin \"sram_ce_a_n\" is stuck at GND" {  } { { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1546119130588 "|single_buffer_top|sram_ce_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub_a_n GND " "Pin \"sram_ub_a_n\" is stuck at GND" {  } { { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1546119130588 "|single_buffer_top|sram_ub_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb_a_n GND " "Pin \"sram_lb_a_n\" is stuck at GND" {  } { { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1546119130588 "|single_buffer_top|sram_lb_a_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1546119130588 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1546119130736 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1546119131644 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119132148 ""}
{ "Info" "ISTA_SDC_FOUND" "timing.sdc " "Reading SDC File: 'timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1546119132630 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1546119132646 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119132677 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1546119132677 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1546119132677 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1546119132677 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.333       clk_in " "   8.333       clk_in" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1546119132677 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000      spi_clk " "  50.000      spi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1546119132677 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119132677 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119132708 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 257 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 257 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1546119132878 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119132893 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1546119132931 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119132931 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/output_files/Max_10_Buffer.map.smsg " "Generated suppressed messages file C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/output_files/Max_10_Buffer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119133047 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1546119133348 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546119133348 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "436 " "Implemented 436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1546119133479 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1546119133479 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1546119133479 ""} { "Info" "ICUT_CUT_TM_LCELLS" "379 " "Implemented 379 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1546119133479 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1546119133479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546119133526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 29 13:32:13 2018 " "Processing ended: Sat Dec 29 13:32:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546119133526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546119133526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546119133526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1546119133526 ""}
