{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1532986812648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532986812648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 30 23:40:12 2018 " "Processing started: Mon Jul 30 23:40:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532986812648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1532986812648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_MAIN_MODULE -c FPGA_MAIN_MODULE " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_MAIN_MODULE -c FPGA_MAIN_MODULE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1532986812648 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1532986813524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/7_uart_tx_machine/source/uart_tx_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/7_uart_tx_machine/source/uart_tx_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_MACHINE-RTL " "Found design unit 1: UART_TX_MACHINE-RTL" {  } { { "../VHDL/7_UART_TX_MACHINE/Source/UART_TX_MACHINE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/7_UART_TX_MACHINE/Source/UART_TX_MACHINE.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814050 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_MACHINE " "Found entity 1: UART_TX_MACHINE" {  } { { "../VHDL/7_UART_TX_MACHINE/Source/UART_TX_MACHINE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/7_UART_TX_MACHINE/Source/UART_TX_MACHINE.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532986814050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/6_uart_rx_machine/source/uart_rx_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/6_uart_rx_machine/source/uart_rx_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX_MACHINE-RTL " "Found design unit 1: UART_RX_MACHINE-RTL" {  } { { "../VHDL/6_UART_RX_MACHINE/Source/UART_RX_MACHINE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/6_UART_RX_MACHINE/Source/UART_RX_MACHINE.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814055 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX_MACHINE " "Found entity 1: UART_RX_MACHINE" {  } { { "../VHDL/6_UART_RX_MACHINE/Source/UART_RX_MACHINE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/6_UART_RX_MACHINE/Source/UART_RX_MACHINE.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532986814055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/5_discrete_comm_arduino/source/discrete_comm_arduino.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/5_discrete_comm_arduino/source/discrete_comm_arduino.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISCRETE_COMM_ARDUINO-RTL " "Found design unit 1: DISCRETE_COMM_ARDUINO-RTL" {  } { { "../VHDL/5_DISCRETE_COMM_ARDUINO/Source/DISCRETE_COMM_ARDUINO.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/5_DISCRETE_COMM_ARDUINO/Source/DISCRETE_COMM_ARDUINO.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814059 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISCRETE_COMM_ARDUINO " "Found entity 1: DISCRETE_COMM_ARDUINO" {  } { { "../VHDL/5_DISCRETE_COMM_ARDUINO/Source/DISCRETE_COMM_ARDUINO.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/5_DISCRETE_COMM_ARDUINO/Source/DISCRETE_COMM_ARDUINO.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532986814059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/4_uart_arduino/source/uart_arduino.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/4_uart_arduino/source/uart_arduino.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_ARDUINO-RTL " "Found design unit 1: UART_ARDUINO-RTL" {  } { { "../VHDL/4_UART_ARDUINO/Source/UART_ARDUINO.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/4_UART_ARDUINO/Source/UART_ARDUINO.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814064 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_ARDUINO " "Found entity 1: UART_ARDUINO" {  } { { "../VHDL/4_UART_ARDUINO/Source/UART_ARDUINO.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/4_UART_ARDUINO/Source/UART_ARDUINO.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532986814064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/3_uart_bluetooth/source/uart_bluetooth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/3_uart_bluetooth/source/uart_bluetooth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_BLUETOOTH-RTL " "Found design unit 1: UART_BLUETOOTH-RTL" {  } { { "../VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814069 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_BLUETOOTH " "Found entity 1: UART_BLUETOOTH" {  } { { "../VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532986814069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/2_main_processor/source/main_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/2_main_processor/source/main_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAIN_PROCESSOR-RTL " "Found design unit 1: MAIN_PROCESSOR-RTL" {  } { { "../VHDL/2_MAIN_PROCESSOR/Source/MAIN_PROCESSOR.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/2_MAIN_PROCESSOR/Source/MAIN_PROCESSOR.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814074 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAIN_PROCESSOR " "Found entity 1: MAIN_PROCESSOR" {  } { { "../VHDL/2_MAIN_PROCESSOR/Source/MAIN_PROCESSOR.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/2_MAIN_PROCESSOR/Source/MAIN_PROCESSOR.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532986814074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/1_fpga_main_module/source/fpga_main_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/1_fpga_main_module/source/fpga_main_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_MAIN_MODULE-TOP " "Found design unit 1: FPGA_MAIN_MODULE-TOP" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 114 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814080 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_MAIN_MODULE " "Found entity 1: FPGA_MAIN_MODULE" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532986814080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/0_packages/rs232_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/0_packages/rs232_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_Package " "Found design unit 1: RS232_Package" {  } { { "../VHDL/0_Packages/RS232_Package.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/0_Packages/RS232_Package.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814085 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 RS232_Package-body " "Found design unit 2: RS232_Package-body" {  } { { "../VHDL/0_Packages/RS232_Package.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/0_Packages/RS232_Package.vhd" 305 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532986814085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/0_packages/fpga_main_module_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/0_packages/fpga_main_module_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_MAIN_MODULE_Package " "Found design unit 1: FPGA_MAIN_MODULE_Package" {  } { { "../VHDL/0_Packages/FPGA_MAIN_MODULE_Package.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/0_Packages/FPGA_MAIN_MODULE_Package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FPGA_MAIN_MODULE_Package-body " "Found design unit 2: FPGA_MAIN_MODULE_Package-body" {  } { { "../VHDL/0_Packages/FPGA_MAIN_MODULE_Package.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/0_Packages/FPGA_MAIN_MODULE_Package.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532986814090 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_MAIN_MODULE " "Elaborating entity \"FPGA_MAIN_MODULE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1532986814143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_PROCESSOR MAIN_PROCESSOR:INST_MAIN_PROCESSOR " "Elaborating entity \"MAIN_PROCESSOR\" for hierarchy \"MAIN_PROCESSOR:INST_MAIN_PROCESSOR\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "INST_MAIN_PROCESSOR" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532986814388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_BLUETOOTH UART_BLUETOOTH:INST_UART_BLUETOOTH " "Elaborating entity \"UART_BLUETOOTH\" for hierarchy \"UART_BLUETOOTH:INST_UART_BLUETOOTH\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "INST_UART_BLUETOOTH" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532986814401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX_MACHINE UART_BLUETOOTH:INST_UART_BLUETOOTH\|UART_RX_MACHINE:INST_UART_RX_MACHINE " "Elaborating entity \"UART_RX_MACHINE\" for hierarchy \"UART_BLUETOOTH:INST_UART_BLUETOOTH\|UART_RX_MACHINE:INST_UART_RX_MACHINE\"" {  } { { "../VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" "INST_UART_RX_MACHINE" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532986814405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX_MACHINE UART_BLUETOOTH:INST_UART_BLUETOOTH\|UART_TX_MACHINE:INST_UART_TX_MACHINE " "Elaborating entity \"UART_TX_MACHINE\" for hierarchy \"UART_BLUETOOTH:INST_UART_BLUETOOTH\|UART_TX_MACHINE:INST_UART_TX_MACHINE\"" {  } { { "../VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" "INST_UART_TX_MACHINE" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532986814409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_ARDUINO UART_ARDUINO:INST_UART_ARDUINO_1 " "Elaborating entity \"UART_ARDUINO\" for hierarchy \"UART_ARDUINO:INST_UART_ARDUINO_1\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "INST_UART_ARDUINO_1" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532986814414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISCRETE_COMM_ARDUINO DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1 " "Elaborating entity \"DISCRETE_COMM_ARDUINO\" for hierarchy \"DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "INST_DISCRETE_COMM_ARDUINO_1" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532986814449 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1532986819182 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819182 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "43 " "Design contains 43 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_8 " "No output dependent on input pin \"USER_IO_8\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_21 " "No output dependent on input pin \"USER_IO_21\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_21"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_22 " "No output dependent on input pin \"USER_IO_22\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_22"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_26 " "No output dependent on input pin \"USER_IO_26\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_26"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_27 " "No output dependent on input pin \"USER_IO_27\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_30 " "No output dependent on input pin \"USER_IO_30\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_30"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_44 " "No output dependent on input pin \"USER_IO_44\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_44"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_47 " "No output dependent on input pin \"USER_IO_47\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_47"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_48 " "No output dependent on input pin \"USER_IO_48\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_48"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_53 " "No output dependent on input pin \"USER_IO_53\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_53"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_55 " "No output dependent on input pin \"USER_IO_55\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_55"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_57 " "No output dependent on input pin \"USER_IO_57\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_57"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_63 " "No output dependent on input pin \"USER_IO_63\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_63"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_64 " "No output dependent on input pin \"USER_IO_64\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_64"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_65 " "No output dependent on input pin \"USER_IO_65\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_65"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_67 " "No output dependent on input pin \"USER_IO_67\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_67"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_69 " "No output dependent on input pin \"USER_IO_69\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_69"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_70 " "No output dependent on input pin \"USER_IO_70\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_70"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_71 " "No output dependent on input pin \"USER_IO_71\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_71"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_72 " "No output dependent on input pin \"USER_IO_72\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_72"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_79 " "No output dependent on input pin \"USER_IO_79\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_79"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_80 " "No output dependent on input pin \"USER_IO_80\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_80"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_81 " "No output dependent on input pin \"USER_IO_81\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_81"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_86 " "No output dependent on input pin \"USER_IO_86\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_86"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_89 " "No output dependent on input pin \"USER_IO_89\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_89"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_90 " "No output dependent on input pin \"USER_IO_90\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_90"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_91 " "No output dependent on input pin \"USER_IO_91\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_91"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_96 " "No output dependent on input pin \"USER_IO_96\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_96"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_97 " "No output dependent on input pin \"USER_IO_97\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_97"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_99 " "No output dependent on input pin \"USER_IO_99\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_99"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_100 " "No output dependent on input pin \"USER_IO_100\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_101 " "No output dependent on input pin \"USER_IO_101\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_101"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_112 " "No output dependent on input pin \"USER_IO_112\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_112"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_118 " "No output dependent on input pin \"USER_IO_118\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_118"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_120 " "No output dependent on input pin \"USER_IO_120\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_120"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_121 " "No output dependent on input pin \"USER_IO_121\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_121"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_126 " "No output dependent on input pin \"USER_IO_126\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_126"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_129 " "No output dependent on input pin \"USER_IO_129\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_129"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_132 " "No output dependent on input pin \"USER_IO_132\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_132"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_136 " "No output dependent on input pin \"USER_IO_136\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_136"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_137 " "No output dependent on input pin \"USER_IO_137\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_137"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_139 " "No output dependent on input pin \"USER_IO_139\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_139"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_141 " "No output dependent on input pin \"USER_IO_141\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_141"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1532986819372 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1062 " "Implemented 1062 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "62 " "Implemented 62 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1532986819375 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1532986819375 ""} { "Info" "ICUT_CUT_TM_LCELLS" "976 " "Implemented 976 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1532986819375 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1532986819375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532986819404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 30 23:40:19 2018 " "Processing ended: Mon Jul 30 23:40:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532986819404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532986819404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532986819404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1532986819404 ""}
