Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar  5 13:28:13 2024
| Host         : LaptopMateo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    75 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             147 |           43 |
| Yes          | No                    | No                     |              17 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------+------------------+------------------+----------------+--------------+
|   Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+---------------+------------------+------------------+----------------+--------------+
|  B10/aux_reg/G0 |               |                  |                1 |              1 |         1.00 |
|  B11/aux_reg/G0 |               |                  |                1 |              1 |         1.00 |
|  B1/CLK         |               |                  |                2 |              2 |         1.00 |
|  CLK_IBUF_BUFG  |               |                  |                2 |              2 |         1.00 |
|  n_0_100_BUFG   |               |                  |                3 |              3 |         1.00 |
|  B3/OclkB       |               | B4/geqOp         |                1 |              4 |         4.00 |
|  B5/OclkC       |               | B6/geqOp         |                1 |              4 |         4.00 |
|  B7/OclkD       |               | B8/geqOp         |                1 |              4 |         4.00 |
|  B12/CLK        | B11/E[0]      |                  |                6 |             17 |         2.83 |
|  CLK_IBUF_BUFG  |               | B1/x1            |                8 |             27 |         3.38 |
|  CLK_IBUF_BUFG  |               | B12/x5           |                8 |             27 |         3.38 |
|  n_0_100_BUFG   |               | B3/x2            |                8 |             27 |         3.38 |
|  n_0_100_BUFG   |               | B5/x3            |                8 |             27 |         3.38 |
|  n_0_100_BUFG   |               | B7/x4            |                8 |             27 |         3.38 |
+-----------------+---------------+------------------+------------------+----------------+--------------+


