INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado/2019.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_mire.cpp
   Compiling (apcc) mire.c_pre.c.tb.c
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'ap576391' on host 'gs21-09' (Windows NT_amd64 version 6.2) on Tue Oct 03 14:15:12 +0200 2023
INFO: [HLS 200-10] In directory 'C:/Users/ap576391/Documents/Brost/mire/mire/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) mire_tb.c_pre.c.tb.c
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'ap576391' on host 'gs21-09' (Windows NT_amd64 version 6.2) on Tue Oct 03 14:15:22 +0200 2023
INFO: [HLS 200-10] In directory 'C:/Users/ap576391/Documents/Brost/mire/mire/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...

C:\Users\ap576391\Documents\Brost\mire\mire\sim\vhdl>set PATH= 

C:\Users\ap576391\Documents\Brost\mire\mire\sim\vhdl>call C:/Xilinx/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_mire_top glbl -prj mire.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s mire  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_mire_top glbl -prj mire.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s mire 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ap576391/Documents/Brost/mire/mire/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ap576391/Documents/Brost/mire/mire/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ap576391/Documents/Brost/mire/mire/sim/vhdl/mire.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_mire_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ap576391/Documents/Brost/mire/mire/sim/vhdl/mire.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mire'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ap576391/Documents/Brost/mire/mire/sim/vhdl/regslice_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regslice_both'
INFO: [VRFC 10-3107] analyzing entity 'regslice_forward'
INFO: [VRFC 10-3107] analyzing entity 'regslice_reverse'
INFO: [VRFC 10-3107] analyzing entity 'regslice_both_w1'
INFO: [VRFC 10-3107] analyzing entity 'regslice_forward_w1'
INFO: [VRFC 10-3107] analyzing entity 'regslice_reverse_w1'
INFO: [VRFC 10-3107] analyzing entity 'ibuf'
INFO: [VRFC 10-3107] analyzing entity 'obuf'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.obuf [\obuf(w=9)\]
Compiling architecture behav of entity xil_defaultlib.regslice_forward [\regslice_forward(datawidth=8)\]
Compiling architecture behav of entity xil_defaultlib.mire [mire_default]
Compiling architecture behav of entity xil_defaultlib.apatb_mire_top
Built simulation snapshot mire

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/ap576391/Documents/Brost/mire/mire/sim/vhdl/xsim.dir/mire/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Oct  3 14:15:42 2023...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/mire/xsim_script.tcl
# xsim {mire} -autoloadwcfg -tclbatch {mire.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source mire.tcl
## run all
Note: simulation done!
Time: 6153795 ns  Iteration: 1  Process: /apatb_mire_top/generate_sim_done_proc  File: C:/Users/ap576391/Documents/Brost/mire/mire/sim/vhdl/mire.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 6153795 ns  Iteration: 1  Process: /apatb_mire_top/generate_sim_done_proc  File: C:/Users/ap576391/Documents/Brost/mire/mire/sim/vhdl/mire.autotb.vhd
$finish called at time : 6153795 ns
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 223.590 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Tue Oct  3 14:16:06 2023...
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
