INFO: [v++ 60-1548] Creating build summary session with primary output C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator\accelerator.hlscompile_summary, at 03/21/25 12:00:15
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator -config C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg -cmdlineconfig C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Mar 21 12:00:17 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'Dawso' on host 'laptop-dp0ojsk0' (Windows NT_amd64 version 10.0) on Fri Mar 21 12:00:18 -0500 2025
INFO: [HLS 200-10] In directory 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component'
INFO: [HLS 200-2005] Using work_dir C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16)
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17)
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_features.csv' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_labels.csv' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.565 seconds; current allocated memory: 230.781 MB.
INFO: [HLS 200-10] Analyzing design file '../utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../error.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../activation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 16.378 seconds; current allocated memory: 234.137 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,246 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,399 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,595 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,511 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,204 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,238 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,191 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,661 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,631 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,649 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,649 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,637 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 347,454 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,525 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,549 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,443 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-210] Disaggregating variable 'weights_l3' (../accelerator.cpp:24:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'weights_l1'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'weights_l0'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'y_true'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'input'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<std::array<double, 8ul>, 8ul>::_S_ref(std::array<double, 8ul> const (&) [8], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:16)
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<std::array<double, 8ul>, 8ul>::_S_ref(std::array<double, 8ul> const (&) [8], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:16)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<std::array<double, 1ul>, 64ul>, 1797ul>::_S_ref(std::array<std::array<double, 1ul>, 64ul> const (&) [1797], unsigned long)' into 'std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 64ul>, 64ul>::_S_ref(std::array<double, 64ul> const (&) [64], unsigned long)' into 'std::array<std::array<double, 64ul>, 64ul>::operator[](unsigned long) const (.268)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 1ul>, 64ul>::_S_ref(std::array<double, 1ul> const (&) [64], unsigned long)' into 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) (.4)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<double, 1ul>::_S_ref(double const (&) [1], unsigned long)' into 'std::array<double, 1ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<double, 64ul>::_S_ref(double const (&) [64], unsigned long)' into 'std::array<double, 64ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 1ul>, 64ul>::_S_ref(std::array<double, 1ul> const (&) [64], unsigned long)' into 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) const (.154)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<double, 1ul>::_S_ref(double const (&) [1], unsigned long)' into 'std::array<double, 1ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 64ul>::operator[](unsigned long) const (.268)' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 64ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) (.4)' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 64ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 64ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 64ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) const (.154)' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 64ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 64ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<double, 64ul>::_S_ref(double const (&) [64], unsigned long)' into 'std::array<double, 64ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) (.4)' into 'std::array<std::array<double, 1ul>, 64> relu<64>(std::array<std::array<double, 1ul>, 64>&)' (../activation.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 64> relu<64>(std::array<std::array<double, 1ul>, 64>&)' (../activation.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) (.4)' into 'std::array<std::array<double, 1ul>, 64> forwardPropagation<64, 64>(std::array<std::array<double, 1ul>, 64>&, std::array<std::array<double, 64>, 64>&, std::array<double, 64>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 64> forwardPropagation<64, 64>(std::array<std::array<double, 1ul>, 64>&, std::array<std::array<double, 64>, 64>&, std::array<double, 64>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 64> forwardPropagation<64, 64>(std::array<std::array<double, 1ul>, 64>&, std::array<std::array<double, 64>, 64>&, std::array<double, 64>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 64ul>, 8ul>::_S_ref(std::array<double, 64ul> const (&) [8], unsigned long)' into 'std::array<std::array<double, 64ul>, 8ul>::operator[](unsigned long) const (.248)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 1ul>, 8ul>::_S_ref(std::array<double, 1ul> const (&) [8], unsigned long)' into 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) (.14)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 8ul>::operator[](unsigned long) const (.248)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 8ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) (.14)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 8ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 8ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 8ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) const (.154)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 8ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 8ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<double, 8ul>::_S_ref(double const (&) [8], unsigned long)' into 'std::array<double, 8ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) (.14)' into 'std::array<std::array<double, 1ul>, 8> relu<8>(std::array<std::array<double, 1ul>, 8>&)' (../activation.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8> relu<8>(std::array<std::array<double, 1ul>, 8>&)' (../activation.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 8ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' into 'std::array<std::array<double, 1ul>, 8> forwardPropagation<64, 8>(std::array<std::array<double, 1ul>, 64>&, std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) (.14)' into 'std::array<std::array<double, 1ul>, 8> forwardPropagation<64, 8>(std::array<std::array<double, 1ul>, 64>&, std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8> forwardPropagation<64, 8>(std::array<std::array<double, 1ul>, 64>&, std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8> forwardPropagation<64, 8>(std::array<std::array<double, 1ul>, 64>&, std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8> relu<8>(std::array<std::array<double, 1ul>, 8>&)' into 'std::array<std::array<double, 1ul>, 8> forwardPropagation<64, 8>(std::array<std::array<double, 1ul>, 64>&, std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 8ul>, 8ul>::_S_ref(std::array<double, 8ul> const (&) [8], unsigned long) (.294)' into 'std::array<std::array<double, 8ul>, 8ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<double, 8ul>::_S_ref(double const (&) [8], unsigned long)' into 'std::array<double, 8ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 1ul>, 8ul>::_S_ref(std::array<double, 1ul> const (&) [8], unsigned long)' into 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) const (.161)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&) (.25)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) (.14)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&) (.25)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&) (.25)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&) (.25)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) const (.161)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&) (.25)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&) (.25)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&) (.25)' into 'std::array<std::array<double, 1ul>, 8> forwardPropagation<8, 8>(std::array<std::array<double, 1ul>, 8>&, std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) (.14)' into 'std::array<std::array<double, 1ul>, 8> forwardPropagation<8, 8>(std::array<std::array<double, 1ul>, 8>&, std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8> forwardPropagation<8, 8>(std::array<std::array<double, 1ul>, 8>&, std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8> forwardPropagation<8, 8>(std::array<std::array<double, 1ul>, 8>&, std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8> relu<8>(std::array<std::array<double, 1ul>, 8>&)' into 'std::array<std::array<double, 1ul>, 8> forwardPropagation<8, 8>(std::array<std::array<double, 1ul>, 8>&, std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 8ul>, 10ul>::_S_ref(std::array<double, 8ul> const (&) [10], unsigned long)' into 'std::array<std::array<double, 8ul>, 10ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 1ul>, 10ul>::_S_ref(std::array<double, 1ul> const (&) [10], unsigned long)' into 'std::array<std::array<double, 1ul>, 10ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 10ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 10ul> matmul<10ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 10ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 10ul> matmul<10ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 10ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 10ul> matmul<10ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 10ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 10ul> matmul<10ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 10ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) const (.161)' into 'std::array<std::array<double, 1ul>, 10ul> matmul<10ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 10ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 10ul> matmul<10ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 10ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<double, 10ul>::_S_ref(double const (&) [10], unsigned long)' into 'std::array<double, 10ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 10ul>, 1ul>::_S_ref(std::array<double, 10ul> const (&) [1], unsigned long)' into 'std::array<std::array<double, 10ul>, 1ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 1ul>, 10ul>::_S_ref(std::array<double, 1ul> const (&) [10], unsigned long)' into 'std::array<std::array<double, 1ul>, 10ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 10ul>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 10ul>, 1ul> transpose<10ul, 1ul>(std::array<std::array<double, 1ul>, 10ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 10ul>, 1ul> transpose<10ul, 1ul>(std::array<std::array<double, 1ul>, 10ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 10ul>, 1ul> transpose<10ul, 1ul>(std::array<std::array<double, 1ul>, 10ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 10ul>::operator[](unsigned long)' into 'std::array<std::array<double, 10ul>, 1ul> transpose<10ul, 1ul>(std::array<std::array<double, 1ul>, 10ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 1ul>, 10ul>::_S_ptr(std::array<double, 1ul> const (&) [10])' into 'std::array<std::array<double, 1ul>, 10ul>::data() (.72)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:235:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::data() (.72)' into 'std::array<std::array<double, 1ul>, 10ul>::begin()' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:127:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::data() (.72)' into 'std::array<std::array<double, 1ul>, 10ul>::end()' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:135:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&)::operator()(std::array<double, 1ul> const&, std::array<double, 1ul> const&) const' (../activation.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&)::operator()(std::array<double, 1ul> const&, std::array<double, 1ul> const&) const' into 'bool __gnu_cxx::__ops::_Iter_comp_iter<std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&)>::operator()<std::array<double, 1ul>*, std::array<double, 1ul>*>(std::array<double, 1ul>*, std::array<double, 1ul>*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_comp_iter<std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&)>::operator()<std::array<double, 1ul>*, std::array<double, 1ul>*>(std::array<double, 1ul>*, std::array<double, 1ul>*)' into 'std::array<double, 1ul>* std::__max_element<std::array<double, 1ul>*, __gnu_cxx::__ops::_Iter_comp_iter<std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&)> >(std::array<double, 1ul>*, std::array<double, 1ul>*, __gnu_cxx::__ops::_Iter_comp_iter<std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&)>)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5655:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>* std::__max_element<std::array<double, 1ul>*, __gnu_cxx::__ops::_Iter_comp_iter<std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&)> >(std::array<double, 1ul>*, std::array<double, 1ul>*, __gnu_cxx::__ops::_Iter_comp_iter<std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&)>)' into 'std::array<double, 1ul>* std::max_element<std::array<double, 1ul>*, std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&)>(std::array<double, 1ul>*, std::array<double, 1ul>*, std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&))' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5701:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::isinf(double)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:593:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::begin()' into 'std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)' (../activation.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::end()' into 'std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)' (../activation.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>* std::max_element<std::array<double, 1ul>*, std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&)>(std::array<double, 1ul>*, std::array<double, 1ul>*, std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&))' into 'std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)' (../activation.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)' (../activation.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)' (../activation.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::isinf(double)' into 'std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)' (../activation.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(double)' into 'std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)' (../activation.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul> matmul<10ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 10ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' into 'std::array<std::array<double, 1ul>, 10> forwardPropagation<8, 10>(std::array<std::array<double, 1ul>, 8>&, std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 10> forwardPropagation<8, 10>(std::array<std::array<double, 1ul>, 8>&, std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 10ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 10> forwardPropagation<8, 10>(std::array<std::array<double, 1ul>, 8>&, std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 10> forwardPropagation<8, 10>(std::array<std::array<double, 1ul>, 8>&, std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 10ul>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 10> forwardPropagation<8, 10>(std::array<std::array<double, 1ul>, 8>&, std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 10ul>, 1ul> transpose<10ul, 1ul>(std::array<std::array<double, 1ul>, 10ul> const&)' into 'std::array<std::array<double, 1ul>, 10> forwardPropagation<8, 10>(std::array<std::array<double, 1ul>, 8>&, std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0::operator()(std::array<double, 1ul> const&, std::array<double, 1ul> const&) const' (../accelerator.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0::operator()(std::array<double, 1ul> const&, std::array<double, 1ul> const&) const' into 'bool __gnu_cxx::__ops::_Iter_comp_iter<accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0>::operator()<std::array<double, 1ul>*, std::array<double, 1ul>*>(std::array<double, 1ul>*, std::array<double, 1ul>*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_comp_iter<accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0>::operator()<std::array<double, 1ul>*, std::array<double, 1ul>*>(std::array<double, 1ul>*, std::array<double, 1ul>*)' into 'std::array<double, 1ul>* std::__max_element<std::array<double, 1ul>*, __gnu_cxx::__ops::_Iter_comp_iter<accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0> >(std::array<double, 1ul>*, std::array<double, 1ul>*, __gnu_cxx::__ops::_Iter_comp_iter<accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0>)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5655:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>* std::__max_element<std::array<double, 1ul>*, __gnu_cxx::__ops::_Iter_comp_iter<accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0> >(std::array<double, 1ul>*, std::array<double, 1ul>*, __gnu_cxx::__ops::_Iter_comp_iter<accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0>)' into 'std::array<double, 1ul>* std::max_element<std::array<double, 1ul>*, accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0>(std::array<double, 1ul>*, std::array<double, 1ul>*, accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5701:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<std::array<double, 1ul>*>::difference_type std::__distance<std::array<double, 1ul>*>(std::array<double, 1ul>*, std::array<double, 1ul>*, std::random_access_iterator_tag)' into 'std::iterator_traits<std::array<double, 1ul>*>::difference_type std::distance<std::array<double, 1ul>*>(std::array<double, 1ul>*, std::array<double, 1ul>*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_iterator_base_funcs.h:139:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 10ul>, 1797ul>::_S_ref(std::array<double, 10ul> const (&) [1797], unsigned long)' into 'std::array<std::array<double, 10ul>, 1797ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<double, 10ul>::_S_ptr(double const (&) [10])' into 'std::array<double, 10ul>::data() const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:239:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 10ul>::data() const' into 'std::array<double, 10ul>::begin() const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:131:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 10ul>::data() const' into 'std::array<double, 10ul>::end() const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_less_iter::operator()<double const*, double const*>(double const*, double const*) const' into 'double const* std::__max_element<double const*, __gnu_cxx::__ops::_Iter_less_iter>(double const*, double const*, __gnu_cxx::__ops::_Iter_less_iter)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5655:0)
INFO: [HLS 214-178] Inlining function 'double const* std::__max_element<double const*, __gnu_cxx::__ops::_Iter_less_iter>(double const*, double const*, __gnu_cxx::__ops::_Iter_less_iter)' into 'double const* std::max_element<double const*>(double const*, double const*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5675:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<double const*>::difference_type std::__distance<double const*>(double const*, double const*, std::random_access_iterator_tag)' into 'std::iterator_traits<double const*>::difference_type std::distance<double const*>(double const*, double const*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_iterator_base_funcs.h:139:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<double, 10ul>::_S_ref(double const (&) [10], unsigned long)' into 'std::array<double, 10ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 10ul>, 8ul>::_S_ref(std::array<double, 10ul> const (&) [8], unsigned long)' into 'std::array<std::array<double, 10ul>, 8ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 10ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 10ul>, 8ul> transpose<10ul, 8ul>(std::array<std::array<double, 8ul>, 10ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 10ul>, 8ul> transpose<10ul, 8ul>(std::array<std::array<double, 8ul>, 10ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 10ul>, 8ul>::operator[](unsigned long)' into 'std::array<std::array<double, 10ul>, 8ul> transpose<10ul, 8ul>(std::array<std::array<double, 8ul>, 10ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 10ul>::operator[](unsigned long)' into 'std::array<std::array<double, 10ul>, 8ul> transpose<10ul, 8ul>(std::array<std::array<double, 8ul>, 10ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 10ul>, 8ul>::_S_ref(std::array<double, 10ul> const (&) [8], unsigned long)' into 'std::array<std::array<double, 10ul>, 8ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 10ul>, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 10ul, 1ul>(std::array<std::array<double, 10ul>, 8ul> const&, std::array<std::array<double, 1ul>, 10ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) (.14)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 10ul, 1ul>(std::array<std::array<double, 10ul>, 8ul> const&, std::array<std::array<double, 1ul>, 10ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 10ul, 1ul>(std::array<std::array<double, 10ul>, 8ul> const&, std::array<std::array<double, 1ul>, 10ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 10ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 10ul, 1ul>(std::array<std::array<double, 10ul>, 8ul> const&, std::array<std::array<double, 1ul>, 10ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 10ul, 1ul>(std::array<std::array<double, 10ul>, 8ul> const&, std::array<std::array<double, 1ul>, 10ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 10ul, 1ul>(std::array<std::array<double, 10ul>, 8ul> const&, std::array<std::array<double, 1ul>, 10ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) (.14)' into 'std::array<std::array<double, 1ul>, 8> derivative_relu<8>(std::array<std::array<double, 1ul>, 8>&)' (../activation.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8> derivative_relu<8>(std::array<std::array<double, 1ul>, 8>&)' (../activation.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 10ul>, 8ul> transpose<10ul, 8ul>(std::array<std::array<double, 8ul>, 10ul> const&)' into 'std::array<std::array<double, 1ul>, 8> backProp<8, 8, 10>(std::array<std::array<double, 8>, 10> const&, std::array<std::array<double, 1ul>, 10> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 8>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 10ul, 1ul>(std::array<std::array<double, 10ul>, 8ul> const&, std::array<std::array<double, 1ul>, 10ul> const&)' into 'std::array<std::array<double, 1ul>, 8> backProp<8, 8, 10>(std::array<std::array<double, 8>, 10> const&, std::array<std::array<double, 1ul>, 10> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 8>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&) (.25)' into 'std::array<std::array<double, 1ul>, 8> backProp<8, 8, 10>(std::array<std::array<double, 8>, 10> const&, std::array<std::array<double, 1ul>, 10> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 8>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) (.14)' into 'std::array<std::array<double, 1ul>, 8> backProp<8, 8, 10>(std::array<std::array<double, 8>, 10> const&, std::array<std::array<double, 1ul>, 10> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 8>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8> backProp<8, 8, 10>(std::array<std::array<double, 8>, 10> const&, std::array<std::array<double, 1ul>, 10> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 8>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8> backProp<8, 8, 10>(std::array<std::array<double, 8>, 10> const&, std::array<std::array<double, 1ul>, 10> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 8>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8> derivative_relu<8>(std::array<std::array<double, 1ul>, 8>&)' into 'std::array<std::array<double, 1ul>, 8> backProp<8, 8, 10>(std::array<std::array<double, 8>, 10> const&, std::array<std::array<double, 1ul>, 10> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 8>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 8ul>, 8ul>::_S_ref(std::array<double, 8ul> const (&) [8], unsigned long)' into 'std::array<std::array<double, 8ul>, 8ul>::operator[](unsigned long) (.103)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 8ul>, 8ul> transpose<8ul, 8ul>(std::array<std::array<double, 8ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 8ul>, 8ul> transpose<8ul, 8ul>(std::array<std::array<double, 8ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 8ul>::operator[](unsigned long) (.103)' into 'std::array<std::array<double, 8ul>, 8ul> transpose<8ul, 8ul>(std::array<std::array<double, 8ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long)' into 'std::array<std::array<double, 8ul>, 8ul> transpose<8ul, 8ul>(std::array<std::array<double, 8ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 8ul>, 8ul>::_S_ref(std::array<double, 8ul> const (&) [8], unsigned long)' into 'std::array<std::array<double, 8ul>, 8ul>::operator[](unsigned long) const (.99)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 8ul>::operator[](unsigned long) const (.99)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) (.14)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) const (.161)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 8ul> transpose<8ul, 8ul>(std::array<std::array<double, 8ul>, 8ul> const&)' into 'std::array<std::array<double, 1ul>, 8> backProp<64, 8, 8>(std::array<std::array<double, 8>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' into 'std::array<std::array<double, 1ul>, 8> backProp<64, 8, 8>(std::array<std::array<double, 8>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 8ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' into 'std::array<std::array<double, 1ul>, 8> backProp<64, 8, 8>(std::array<std::array<double, 8>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) (.14)' into 'std::array<std::array<double, 1ul>, 8> backProp<64, 8, 8>(std::array<std::array<double, 8>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8> backProp<64, 8, 8>(std::array<std::array<double, 8>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8> backProp<64, 8, 8>(std::array<std::array<double, 8>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8> derivative_relu<8>(std::array<std::array<double, 1ul>, 8>&)' into 'std::array<std::array<double, 1ul>, 8> backProp<64, 8, 8>(std::array<std::array<double, 8>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 8ul>, 64ul>::_S_ref(std::array<double, 8ul> const (&) [64], unsigned long)' into 'std::array<std::array<double, 8ul>, 64ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 8ul>::operator[](unsigned long) const (.248)' into 'std::array<std::array<double, 8ul>, 64ul> transpose<8ul, 64ul>(std::array<std::array<double, 64ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 8ul>, 64ul> transpose<8ul, 64ul>(std::array<std::array<double, 64ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 64ul>::operator[](unsigned long)' into 'std::array<std::array<double, 8ul>, 64ul> transpose<8ul, 64ul>(std::array<std::array<double, 64ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long)' into 'std::array<std::array<double, 8ul>, 64ul> transpose<8ul, 64ul>(std::array<std::array<double, 64ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 8ul>, 64ul>::_S_ref(std::array<double, 8ul> const (&) [64], unsigned long)' into 'std::array<std::array<double, 8ul>, 64ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 64ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 64ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) (.4)' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 64ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 64ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 64ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) const (.161)' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 64ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 64ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) (.4)' into 'std::array<std::array<double, 1ul>, 64> derivative_relu<64>(std::array<std::array<double, 1ul>, 64>&)' (../activation.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 64> derivative_relu<64>(std::array<std::array<double, 1ul>, 64>&)' (../activation.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 64ul> transpose<8ul, 64ul>(std::array<std::array<double, 64ul>, 8ul> const&)' into 'std::array<std::array<double, 1ul>, 64> backProp<64, 64, 8>(std::array<std::array<double, 64>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 64> const&, std::array<double, 64> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) (.4)' into 'std::array<std::array<double, 1ul>, 64> backProp<64, 64, 8>(std::array<std::array<double, 64>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 64> const&, std::array<double, 64> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 64> backProp<64, 64, 8>(std::array<std::array<double, 64>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 64> const&, std::array<double, 64> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 64> backProp<64, 64, 8>(std::array<std::array<double, 64>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 64> const&, std::array<double, 64> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64> derivative_relu<64>(std::array<std::array<double, 1ul>, 64>&)' into 'std::array<std::array<double, 1ul>, 64> backProp<64, 64, 8>(std::array<std::array<double, 64>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 64> const&, std::array<double, 64> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 8ul>, 1ul>::_S_ref(std::array<double, 8ul> const (&) [1], unsigned long)' into 'std::array<std::array<double, 8ul>, 1ul>::operator[](unsigned long) (.124)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 1ul>::operator[](unsigned long) (.124)' into 'std::array<std::array<double, 8ul>, 1ul> transpose<8ul, 1ul>(std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) const (.161)' into 'std::array<std::array<double, 8ul>, 1ul> transpose<8ul, 1ul>(std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 8ul>, 1ul> transpose<8ul, 1ul>(std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long)' into 'std::array<std::array<double, 8ul>, 1ul> transpose<8ul, 1ul>(std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 8ul>, 1ul>::_S_ref(std::array<double, 8ul> const (&) [1], unsigned long)' into 'std::array<std::array<double, 8ul>, 1ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 8ul>, 10ul>::_S_ref(std::array<double, 8ul> const (&) [10], unsigned long)' into 'std::array<std::array<double, 8ul>, 10ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 8ul>, 10ul> matmul<10ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 10ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 8ul>, 10ul> matmul<10ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 10ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 10ul>::operator[](unsigned long)' into 'std::array<std::array<double, 8ul>, 10ul> matmul<10ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 10ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 8ul>, 10ul> matmul<10ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 10ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long)' into 'std::array<std::array<double, 8ul>, 10ul> matmul<10ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 10ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 8ul>, 10ul> matmul<10ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 10ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 1ul> transpose<8ul, 1ul>(std::array<std::array<double, 1ul>, 8ul> const&)' into 'void updateWeightBias<8, 10>(std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 10> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 10ul>::operator[](unsigned long)' into 'void updateWeightBias<8, 10>(std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 10> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long)' into 'void updateWeightBias<8, 10>(std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 10> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 10ul>::operator[](unsigned long)' into 'void updateWeightBias<8, 10>(std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 10> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::operator[](unsigned long) const' into 'void updateWeightBias<8, 10>(std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 10> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'void updateWeightBias<8, 10>(std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 10> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 8ul>, 8ul> matmul<8ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) const (.161)' into 'std::array<std::array<double, 8ul>, 8ul> matmul<8ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 8ul>::operator[](unsigned long) (.103)' into 'std::array<std::array<double, 8ul>, 8ul> matmul<8ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 8ul>, 8ul> matmul<8ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long)' into 'std::array<std::array<double, 8ul>, 8ul> matmul<8ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 8ul>, 8ul> matmul<8ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 8ul>, 8ul>::_S_ref(std::array<double, 8ul> const (&) [8], unsigned long) (.294)' into 'std::array<std::array<double, 8ul>, 8ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 1ul> transpose<8ul, 1ul>(std::array<std::array<double, 1ul>, 8ul> const&)' into 'void updateWeightBias<8, 8>(std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 8ul>::operator[](unsigned long)' into 'void updateWeightBias<8, 8>(std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 8ul>::operator[](unsigned long) (.103)' into 'void updateWeightBias<8, 8>(std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long)' into 'void updateWeightBias<8, 8>(std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) const (.161)' into 'void updateWeightBias<8, 8>(std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'void updateWeightBias<8, 8>(std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 64ul>, 1ul>::_S_ref(std::array<double, 64ul> const (&) [1], unsigned long)' into 'std::array<std::array<double, 64ul>, 1ul>::operator[](unsigned long) (.142)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 1ul>::operator[](unsigned long) (.142)' into 'std::array<std::array<double, 64ul>, 1ul> transpose<64ul, 1ul>(std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) const (.154)' into 'std::array<std::array<double, 64ul>, 1ul> transpose<64ul, 1ul>(std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 64ul>, 1ul> transpose<64ul, 1ul>(std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long)' into 'std::array<std::array<double, 64ul>, 1ul> transpose<64ul, 1ul>(std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 64ul>, 1ul>::_S_ref(std::array<double, 64ul> const (&) [1], unsigned long)' into 'std::array<std::array<double, 64ul>, 1ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 64ul>, 8ul>::_S_ref(std::array<double, 64ul> const (&) [8], unsigned long)' into 'std::array<std::array<double, 64ul>, 8ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) const (.161)' into 'std::array<std::array<double, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 8ul>::operator[](unsigned long)' into 'std::array<std::array<double, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long)' into 'std::array<std::array<double, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 1ul> transpose<64ul, 1ul>(std::array<std::array<double, 1ul>, 64ul> const&)' into 'void updateWeightBias<64, 8>(std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 8ul>::operator[](unsigned long)' into 'void updateWeightBias<64, 8>(std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long)' into 'void updateWeightBias<64, 8>(std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long)' into 'void updateWeightBias<64, 8>(std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) const (.161)' into 'void updateWeightBias<64, 8>(std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'void updateWeightBias<64, 8>(std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 64ul>, 64ul>::_S_ref(std::array<double, 64ul> const (&) [64], unsigned long)' into 'std::array<std::array<double, 64ul>, 64ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 64ul>, 64ul> matmul<64ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 64ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) const (.154)' into 'std::array<std::array<double, 64ul>, 64ul> matmul<64ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 64ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 64ul>::operator[](unsigned long)' into 'std::array<std::array<double, 64ul>, 64ul> matmul<64ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 64ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 64ul>, 64ul> matmul<64ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 64ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long)' into 'std::array<std::array<double, 64ul>, 64ul> matmul<64ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 64ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 64ul>, 64ul> matmul<64ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 64ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 1ul> transpose<64ul, 1ul>(std::array<std::array<double, 1ul>, 64ul> const&)' into 'void updateWeightBias<64, 64>(std::array<std::array<double, 64>, 64>&, std::array<double, 64>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 64> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 64ul>::operator[](unsigned long)' into 'void updateWeightBias<64, 64>(std::array<std::array<double, 64>, 64>&, std::array<double, 64>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 64> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long)' into 'void updateWeightBias<64, 64>(std::array<std::array<double, 64>, 64>&, std::array<double, 64>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 64> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) const (.154)' into 'void updateWeightBias<64, 64>(std::array<std::array<double, 64>, 64>&, std::array<double, 64>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 64> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'void updateWeightBias<64, 64>(std::array<std::array<double, 64>, 64>&, std::array<double, 64>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 64> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul>::operator[](unsigned long) const' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::begin()' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::end()' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>* std::max_element<std::array<double, 1ul>*, accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0>(std::array<double, 1ul>*, std::array<double, 1ul>*, accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0)' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<std::array<double, 1ul>*>::difference_type std::distance<std::array<double, 1ul>*>(std::array<double, 1ul>*, std::array<double, 1ul>*)' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 10ul>, 1797ul>::operator[](unsigned long) const' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 10ul>::begin() const' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 10ul>::end() const' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'double const* std::max_element<double const*>(double const*, double const*)' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<double const*>::difference_type std::distance<double const*>(double const*, double const*)' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::operator[](unsigned long)' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 10ul>::operator[](unsigned long) const' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'void updateWeightBias<8, 10>(std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 10> const&, double)' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'void updateWeightBias<8, 8>(std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, double)' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'void updateWeightBias<64, 8>(std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 8> const&, double)' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'void updateWeightBias<64, 64>(std::array<std::array<double, 64>, 64>&, std::array<double, 64>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 64> const&, double)' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'int const& std::min<int>(int const&, int const&)' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'y_true' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43:25)
INFO: [HLS 214-241] Aggregating scalar variable 'biases_l3' with compact=bit mode in 640-bits (../accelerator.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'biases_l2' with compact=bit mode in 512-bits (../accelerator.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'biases_l1' with compact=bit mode in 512-bits (../accelerator.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'biases_l0' with compact=bit mode in 4096-bits (../accelerator.cpp:24:0)
INFO: [HLS 214-241] Aggregating bram variable 'weights_l3' with compact=bit mode in 512-bits (../accelerator.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'weights_l2' with compact=bit mode in 4096-bits (../accelerator.cpp:24:0)
INFO: [HLS 214-241] Aggregating bram variable 'weights_l1' with compact=bit mode in 4096-bits
INFO: [HLS 214-241] Aggregating bram variable 'weights_l0' with compact=bit mode in 4096-bits
INFO: [HLS 214-241] Aggregating bram variable 'y_true' with compact=bit mode in 640-bits
INFO: [HLS 214-241] Aggregating bram variable 'input' with compact=bit mode in 4096-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_82_2> at ../layer.h:82:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_81_1> at ../layer.h:81:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_40_1> at ../layer.h:40:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_266_1> at ../layer.h:266:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_22_1> at ../activation.cpp:22:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_284_3> at ../layer.h:284:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_41_2> at ../layer.h:41:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_161_1> at ../layer.h:161:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_180_4> at ../layer.h:180:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_114_3> at ../activation.cpp:114:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_89_1> at ../activation.cpp:89:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658:7 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_13_1> at ../activation.cpp:13:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_323_1> at ../layer.h:323:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_324_2> at ../layer.h:324:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_67_3> at ../accelerator.cpp:67:30 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_324_2' is marked as complete unroll implied by the pipeline pragma (../layer.h:324:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_41_2' is marked as complete unroll implied by the pipeline pragma (../layer.h:41:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_83_3' is marked as complete unroll implied by the pipeline pragma (../layer.h:83:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_1' is marked as complete unroll implied by the pipeline pragma (../layer.h:40:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_324_2' (../layer.h:324:27) in function 'accelerator' completely with a factor of 8 (../accelerator.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_324_2' (../layer.h:324:27) in function 'accelerator' completely with a factor of 64 (../accelerator.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_2' (../layer.h:41:26) in function 'backProp<64, 64, 8>' completely with a factor of 64 (../layer.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_3' (../layer.h:83:30) in function 'matmul<64ul, 8ul, 1ul>' completely with a factor of 8 (../layer.h:58:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_3' (../layer.h:83:30) in function 'backProp<64, 8, 8>' completely with a factor of 64 (../layer.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_3' (../layer.h:83:30) in function 'backProp<64, 8, 8>' completely with a factor of 8 (../layer.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_3' (../layer.h:83:30) in function 'backProp<8, 8, 10>' completely with a factor of 8 (../layer.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_3' (../layer.h:83:30) in function 'backProp<8, 8, 10>' completely with a factor of 10 (../layer.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_2' (../layer.h:41:26) in function 'backProp<8, 8, 10>' completely with a factor of 8 (../layer.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_1' (../layer.h:40:22) in function 'forwardPropagation<8, 10>' completely with a factor of 10 (../layer.h:153:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_3' (../layer.h:83:30) in function 'forwardPropagation<8, 10>' completely with a factor of 8 (../layer.h:153:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_3' (../layer.h:83:30) in function 'forwardPropagation<8, 8>' completely with a factor of 8 (../layer.h:153:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_3' (../layer.h:83:30) in function 'forwardPropagation<64, 8>' completely with a factor of 64 (../layer.h:153:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_3' (../layer.h:83:30) in function 'matmul<64ul, 64ul, 1ul>' completely with a factor of 64 (../layer.h:58:0)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_177_3'. (../layer.h:177:27)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_ref' due to pipeline pragma (../accelerator.cpp:41:18)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'result_l0' due to pipeline pragma (../accelerator.cpp:42:18)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'result_l1' due to pipeline pragma (../accelerator.cpp:44:18)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'result_l2' due to pipeline pragma (../accelerator.cpp:46:18)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'final_error' due to pipeline pragma (../accelerator.cpp:66:51)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd_l2' due to pipeline pragma (../accelerator.cpp:79:18)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd_l1' due to pipeline pragma (../accelerator.cpp:81:18)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'w_l_plus1_T' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'w_l_plus1_T' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'update_temp_mat.i' due to pipeline pragma (../layer.h:315:55)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'update_temp_mat.i62' due to pipeline pragma (../layer.h:315:55)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'update_temp_mat.i98' due to pipeline pragma (../layer.h:315:55)
INFO: [HLS 214-248] Applying array_partition to 'w_l_plus1_T': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'w_l_plus1_T': Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'update_temp_mat.i98': Complete partitioning on dimension 2. (../layer.h:315:55)
INFO: [HLS 214-248] Applying array_partition to 'update_temp_mat.i62': Complete partitioning on dimension 2. (../layer.h:315:55)
INFO: [HLS 214-248] Applying array_partition to 'update_temp_mat.i': Complete partitioning on dimension 2. (../layer.h:315:55)
INFO: [HLS 214-248] Applying array_partition to 'input_ref': Complete partitioning on dimension 1. (../accelerator.cpp:41:18)
INFO: [HLS 214-248] Applying array_partition to 'result_l0': Complete partitioning on dimension 1. (../accelerator.cpp:42:18)
INFO: [HLS 214-248] Applying array_partition to 'result_l1': Complete partitioning on dimension 1. (../accelerator.cpp:44:18)
INFO: [HLS 214-248] Applying array_partition to 'result_l2': Complete partitioning on dimension 1. (../accelerator.cpp:46:18)
INFO: [HLS 214-248] Applying array_partition to 'final_error': Complete partitioning on dimension 1. (../accelerator.cpp:66:51)
INFO: [HLS 214-248] Applying array_partition to 'd_l2': Complete partitioning on dimension 1. (../accelerator.cpp:79:18)
INFO: [HLS 214-248] Applying array_partition to 'd_l1': Complete partitioning on dimension 1. (../accelerator.cpp:81:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 115.98 seconds; current allocated memory: 244.320 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 244.465 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.556 seconds; current allocated memory: 267.168 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.775 seconds; current allocated memory: 295.250 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'VITIS_LOOP_114_3' (../activation.cpp:114:35) in function 'softmax<10>'.
INFO: [XFORM 203-102] Partitioning array 'mid' (../layer.h:157) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'net' (../layer.h:159) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mid' (../layer.h:157) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'net' (../layer.h:159) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output' (../activation.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mid' (../layer.h:157) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'net' (../layer.h:159) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output' (../activation.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mid' (../layer.h:157) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'net' (../layer.h:159) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp' (../layer.h:175) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed' (../layer.h:37) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'softmax_result' (../layer.h:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mid' (../layer.h:264) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'net' (../layer.h:265) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output' (../activation.cpp:21) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mid' (../layer.h:264) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'net' (../layer.h:265) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output' (../activation.cpp:21) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mid' (../layer.h:264) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'net' (../layer.h:265) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output' (../activation.cpp:21) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed' (../layer.h:37) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.6158' (../layer.h:37) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.6159' (../layer.h:37) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.6160' (../layer.h:37) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.64' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.65' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.66' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.67' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.68' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.69' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.70' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.71' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.72' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.73' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.74' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.75' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.76' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.77' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.78' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.79' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.80' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.81' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.82' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.83' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.84' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.85' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.86' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.87' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.88' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.89' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.90' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.91' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.92' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.93' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.94' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.95' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.96' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.97' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.98' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.99' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.100' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.101' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.102' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.103' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.104' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.105' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.106' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.107' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.108' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.109' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.110' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.111' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.112' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.113' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.114' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.115' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.116' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.117' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.118' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.119' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.120' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.121' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.122' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.123' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.124' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.125' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.126' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.64' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.65' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.66' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.67' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.68' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.69' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.70' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.71' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.72' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.73' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.74' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.75' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.76' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.77' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.78' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.79' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.80' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.81' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.82' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.83' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.84' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.85' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.86' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.87' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.88' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.89' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.90' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.91' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.92' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.93' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.94' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.95' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.96' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.97' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.98' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.99' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.100' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.101' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.102' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.103' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.104' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.105' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.106' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.107' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.108' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.109' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.110' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.111' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.112' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.113' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.114' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.115' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.116' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.117' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.118' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.119' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.120' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.121' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.122' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.123' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.124' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.125' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.126' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l1' (../accelerator.cpp:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l1.8' (../accelerator.cpp:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l1.9' (../accelerator.cpp:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l1.10' (../accelerator.cpp:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l1.11' (../accelerator.cpp:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l1.12' (../accelerator.cpp:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l1.13' (../accelerator.cpp:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l1.14' (../accelerator.cpp:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l2' (../accelerator.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l2.8' (../accelerator.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l2.9' (../accelerator.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l2.10' (../accelerator.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l2.11' (../accelerator.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l2.12' (../accelerator.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l2.13' (../accelerator.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l2.14' (../accelerator.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l3' (../accelerator.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'final_error' (../accelerator.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'final_error.10' (../accelerator.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'final_error.11' (../accelerator.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'final_error.12' (../accelerator.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'final_error.13' (../accelerator.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'final_error.14' (../accelerator.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'final_error.15' (../accelerator.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'final_error.16' (../accelerator.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'final_error.17' (../accelerator.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'final_error.18' (../accelerator.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l2' (../accelerator.cpp:79) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l2.8' (../accelerator.cpp:79) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l2.9' (../accelerator.cpp:79) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l2.10' (../accelerator.cpp:79) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l2.11' (../accelerator.cpp:79) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l2.12' (../accelerator.cpp:79) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l2.13' (../accelerator.cpp:79) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l2.14' (../accelerator.cpp:79) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l1' (../accelerator.cpp:81) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l1.8' (../accelerator.cpp:81) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l1.9' (../accelerator.cpp:81) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l1.10' (../accelerator.cpp:81) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l1.11' (../accelerator.cpp:81) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l1.12' (../accelerator.cpp:81) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l1.13' (../accelerator.cpp:81) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l1.14' (../accelerator.cpp:81) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l0' (../accelerator.cpp:83) in dimension 2 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 17.444 seconds; current allocated memory: 349.078 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_81_1'(../layer.h:81:22) and 'VITIS_LOOP_82_2'(../layer.h:82:26) in function 'matmul<8ul, 1ul, 8ul>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_81_1'(../layer.h:81:22) and 'VITIS_LOOP_82_2'(../layer.h:82:26) in function 'matmul<8ul, 1ul, 64ul>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_81_1'(../layer.h:81:22) and 'VITIS_LOOP_82_2'(../layer.h:82:26) in function 'matmul<64ul, 1ul, 64ul>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_81_1'(../layer.h:81:22) and 'VITIS_LOOP_82_2'(../layer.h:82:26) in function 'matmul<10ul, 1ul, 8ul>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_40_1'(../layer.h:40:22) and 'VITIS_LOOP_41_2'(../layer.h:41:26) in function 'backProp<64, 8, 8>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_323_1'(../layer.h:323:23) and 'VITIS_LOOP_324_2'(../layer.h:324:27) in function 'accelerator' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_1' (../layer.h:81:22) in function 'matmul<8ul, 1ul, 8ul>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_1' (../layer.h:81:22) in function 'matmul<8ul, 1ul, 64ul>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_1' (../layer.h:81:22) in function 'matmul<64ul, 1ul, 64ul>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_1' (../layer.h:81:22) in function 'matmul<10ul, 1ul, 8ul>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (../layer.h:40:22) in function 'backProp<64, 8, 8>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_323_1' (../layer.h:323:23) in function 'accelerator'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.461 seconds; current allocated memory: 951.195 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
WARNING: [SYN 201-103] Legalizing function name 'matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1' to 'matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<64ul, 64ul, 1ul>' to 'matmul_64ul_64ul_1ul_s'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1' to 'forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1'.
WARNING: [SYN 201-103] Legalizing function name 'relu<64>_Pipeline_VITIS_LOOP_13_1' to 'relu_64_Pipeline_VITIS_LOOP_13_1'.
WARNING: [SYN 201-103] Legalizing function name 'relu<64>' to 'relu_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<64, 64>' to 'forwardPropagation_64_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1' to 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1' to 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1' to 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<64, 8>' to 'forwardPropagation_64_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1' to 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1' to 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1' to 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 8>' to 'forwardPropagation_8_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1' to 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1' to 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4' to 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10>_Pipeline_1' to 'softmax_10_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10>_Pipeline_VITIS_LOOP_89_1' to 'softmax_10_Pipeline_VITIS_LOOP_89_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10>_Pipeline_VITIS_LOOP_114_3' to 'softmax_10_Pipeline_VITIS_LOOP_114_3'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10>' to 'softmax_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 10>' to 'forwardPropagation_8_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1' to 'backProp_8_8_10_Pipeline_VITIS_LOOP_40_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1' to 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12' to 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_12'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1' to 'backProp_8_8_10_Pipeline_VITIS_LOOP_266_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1' to 'backProp_8_8_10_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3' to 'backProp_8_8_10_Pipeline_VITIS_LOOP_284_3'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 8, 10>' to 'backProp_8_8_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' to 'backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1' to 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13' to 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_13'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1' to 'backProp_64_8_8_Pipeline_VITIS_LOOP_266_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1' to 'backProp_64_8_8_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3' to 'backProp_64_8_8_Pipeline_VITIS_LOOP_284_3'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 8>' to 'backProp_64_8_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1' to 'backProp_64_64_8_Pipeline_VITIS_LOOP_40_1'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1' to 'matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<64ul, 8ul, 1ul>' to 'matmul_64ul_8ul_1ul_s'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1' to 'backProp_64_64_8_Pipeline_VITIS_LOOP_266_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1' to 'backProp_64_64_8_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3' to 'backProp_64_64_8_Pipeline_VITIS_LOOP_284_3'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 64, 8>' to 'backProp_64_64_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' to 'matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<10ul, 1ul, 8ul>' to 'matmul_10ul_1ul_8ul_s'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' to 'matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<8ul, 1ul, 8ul>' to 'matmul_8ul_1ul_8ul_s'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' to 'matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<8ul, 1ul, 64ul>' to 'matmul_8ul_1ul_64ul_s'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' to 'matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<64ul, 1ul, 64ul>' to 'matmul_64ul_1ul_64ul_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 328, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 13.614 seconds; current allocated memory: 966.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 969.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_64ul_64ul_1ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 970.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 971.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_161_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 972.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 972.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_64_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 972.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 972.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 972.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 972.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_64_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 974.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 976.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 327, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 978.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 981.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_161_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 982.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 982.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 982.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 982.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_64_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 983.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 983.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 984.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 984.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_161_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 985.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 985.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 985.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 985.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 985.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 985.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 986.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 986.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_161_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 987.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 987.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_4'.
WARNING: [HLS 200-885] The II Violation in module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4' (loop 'VITIS_LOOP_180_4'): Unable to schedule 'store' operation 0 bit ('transposed_0_addr_2_write_ln42', ../layer.h:42->../layer.h:181) of variable 'net_0_load_1_read' on array 'transposed_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'transposed_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4' (loop 'VITIS_LOOP_180_4'): Unable to schedule 'store' operation 0 bit ('transposed_0_addr_4_write_ln42', ../layer.h:42->../layer.h:181) of variable 'net_0_load_3_read' on array 'transposed_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'transposed_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4' (loop 'VITIS_LOOP_180_4'): Unable to schedule 'store' operation 0 bit ('transposed_0_addr_6_write_ln42', ../layer.h:42->../layer.h:181) of variable 'net_0_load_5_read' on array 'transposed_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'transposed_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4' (loop 'VITIS_LOOP_180_4'): Unable to schedule 'store' operation 0 bit ('transposed_0_addr_8_write_ln42', ../layer.h:42->../layer.h:181) of variable 'net_0_load_7_read' on array 'transposed_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'transposed_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4' (loop 'VITIS_LOOP_180_4'): Unable to schedule 'store' operation 0 bit ('transposed_0_addr_6_write_ln42', ../layer.h:42->../layer.h:181) of variable 'net_0_load_5_read' on array 'transposed_0' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'transposed_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'VITIS_LOOP_180_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.408 seconds; current allocated memory: 987.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 987.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-880] The II Violation in module 'softmax_10_Pipeline_1' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('p_it1_write_ln142', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:142->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83) of variable '__result', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83 on local variable '__it1', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:142->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83 and 'load' operation 64 bit ('__t', ../activation.cpp:83) on local variable '__it1', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:142->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 988.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.503 seconds; current allocated memory: 988.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10_Pipeline_VITIS_LOOP_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
WARNING: [HLS 200-880] The II Violation in module 'softmax_10_Pipeline_VITIS_LOOP_89_1' (loop 'VITIS_LOOP_89_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln87', ../activation.cpp:87) of variable 'dc', ../activation.cpp:99 on local variable 'sum', ../activation.cpp:87 and 'load' operation 64 bit ('sum_load', ../activation.cpp:99) on local variable 'sum', ../activation.cpp:87.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'softmax_10_Pipeline_VITIS_LOOP_89_1' (loop 'VITIS_LOOP_89_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln87', ../activation.cpp:87) of variable 'dc', ../activation.cpp:99 on local variable 'sum', ../activation.cpp:87 and 'load' operation 64 bit ('sum_load', ../activation.cpp:99) on local variable 'sum', ../activation.cpp:87.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'softmax_10_Pipeline_VITIS_LOOP_89_1' (loop 'VITIS_LOOP_89_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln87', ../activation.cpp:87) of variable 'dc', ../activation.cpp:99 on local variable 'sum', ../activation.cpp:87 and 'load' operation 64 bit ('sum_load', ../activation.cpp:99) on local variable 'sum', ../activation.cpp:87.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 27, loop 'VITIS_LOOP_89_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 989.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 989.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10_Pipeline_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 25, loop 'VITIS_LOOP_114_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 989.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.231 seconds; current allocated memory: 989.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 989.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 989.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 990.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 990.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_67_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_67_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 990.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 991.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_8_10_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 993.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 993.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_9', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_9', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_9', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_9', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_9', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_9', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_9', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_9', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 50, Depth = 56, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.068 seconds; current allocated memory: 995.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 996.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 997.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 997.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_8_10_Pipeline_VITIS_LOOP_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_266_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_266_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 998.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 998.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_8_10_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 998.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 998.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_8_10_Pipeline_VITIS_LOOP_284_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_284_3'.
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_284_3' (loop 'VITIS_LOOP_284_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_09_write_ln286', ../layer.h:286) of variable 'mul', ../layer.h:286 on local variable 'mux_case_09' and 'load' operation 64 bit ('mux_case_09_load', ../layer.h:286) on local variable 'mux_case_09'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_284_3' (loop 'VITIS_LOOP_284_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_09_write_ln286', ../layer.h:286) of variable 'mul', ../layer.h:286 on local variable 'mux_case_09' and 'load' operation 64 bit ('mux_case_09_load', ../layer.h:286) on local variable 'mux_case_09'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_284_3' (loop 'VITIS_LOOP_284_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_09_write_ln286', ../layer.h:286) of variable 'mul', ../layer.h:286 on local variable 'mux_case_09' and 'load' operation 64 bit ('mux_case_09_load', ../layer.h:286) on local variable 'mux_case_09'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_284_3' (loop 'VITIS_LOOP_284_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_09_write_ln286', ../layer.h:286) of variable 'mul', ../layer.h:286 on local variable 'mux_case_09' and 'load' operation 64 bit ('mux_case_09_load', ../layer.h:286) on local variable 'mux_case_09'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 7, loop 'VITIS_LOOP_284_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 999.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 999.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_8_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 999.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1001.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1002.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1002.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
WARNING: [HLS 200-880] The II Violation in module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 40, Depth = 47, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.608 seconds; current allocated memory: 1004.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1004.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 327, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1007.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1009.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_8_Pipeline_VITIS_LOOP_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_266_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_266_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1010.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1010.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_8_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1011.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1011.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_8_Pipeline_VITIS_LOOP_284_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_284_3'.
WARNING: [HLS 200-880] The II Violation in module 'backProp_64_8_8_Pipeline_VITIS_LOOP_284_3' (loop 'VITIS_LOOP_284_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_01_write_ln286', ../layer.h:286) of variable 'mul', ../layer.h:286 on local variable 'mux_case_01' and 'load' operation 64 bit ('mux_case_01_load', ../layer.h:286) on local variable 'mux_case_01'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'backProp_64_8_8_Pipeline_VITIS_LOOP_284_3' (loop 'VITIS_LOOP_284_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_01_write_ln286', ../layer.h:286) of variable 'mul', ../layer.h:286 on local variable 'mux_case_01' and 'load' operation 64 bit ('mux_case_01_load', ../layer.h:286) on local variable 'mux_case_01'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'backProp_64_8_8_Pipeline_VITIS_LOOP_284_3' (loop 'VITIS_LOOP_284_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_01_write_ln286', ../layer.h:286) of variable 'mul', ../layer.h:286 on local variable 'mux_case_01' and 'load' operation 64 bit ('mux_case_01_load', ../layer.h:286) on local variable 'mux_case_01'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'backProp_64_8_8_Pipeline_VITIS_LOOP_284_3' (loop 'VITIS_LOOP_284_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_01_write_ln286', ../layer.h:286) of variable 'mul', ../layer.h:286 on local variable 'mux_case_01' and 'load' operation 64 bit ('mux_case_01_load', ../layer.h:286) on local variable 'mux_case_01'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 7, loop 'VITIS_LOOP_284_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1011.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1011.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1011.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.249 seconds; current allocated memory: 1012.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_64_8_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.006 seconds; current allocated memory: 1.000 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 48, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.939 seconds; current allocated memory: 1.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_64ul_8ul_1ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_64_8_Pipeline_VITIS_LOOP_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_266_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_266_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_64_8_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_64_8_Pipeline_VITIS_LOOP_284_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_284_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_284_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_64_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.735 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_81_1_VITIS_LOOP_82_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.024 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_10ul_1ul_8ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.024 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_323_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_323_1'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_1' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:98) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:98 on local variable 'empty' and 'load' operation 640 bit ('p_load', ../layer.h:327->../accelerator.cpp:98) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_1' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:98) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:98 on local variable 'empty' and 'load' operation 640 bit ('p_load', ../layer.h:327->../accelerator.cpp:98) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_1' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:98) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:98 on local variable 'empty' and 'load' operation 640 bit ('p_load', ../layer.h:327->../accelerator.cpp:98) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_1' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:98) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:98 on local variable 'empty' and 'load' operation 640 bit ('p_load', ../layer.h:327->../accelerator.cpp:98) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_1' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:98) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:98 on local variable 'empty' and 'load' operation 640 bit ('p_load', ../layer.h:327->../accelerator.cpp:98) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 16, loop 'VITIS_LOOP_323_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.66 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_40_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_81_1_VITIS_LOOP_82_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_8ul_1ul_8ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.027 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_323_1_VITIS_LOOP_324_2'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2' (loop 'VITIS_LOOP_323_1_VITIS_LOOP_324_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln325', ../layer.h:325->../accelerator.cpp:99) of variable 'or_ln325', ../layer.h:325->../accelerator.cpp:99 on local variable 'empty' and 'load' operation 4096 bit ('p_load21', ../layer.h:325->../accelerator.cpp:99) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2' (loop 'VITIS_LOOP_323_1_VITIS_LOOP_324_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln325', ../layer.h:325->../accelerator.cpp:99) of variable 'or_ln325', ../layer.h:325->../accelerator.cpp:99 on local variable 'empty' and 'load' operation 4096 bit ('p_load21', ../layer.h:325->../accelerator.cpp:99) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2' (loop 'VITIS_LOOP_323_1_VITIS_LOOP_324_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln325', ../layer.h:325->../accelerator.cpp:99) of variable 'or_ln325', ../layer.h:325->../accelerator.cpp:99 on local variable 'empty' and 'load' operation 4096 bit ('p_load21', ../layer.h:325->../accelerator.cpp:99) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2' (loop 'VITIS_LOOP_323_1_VITIS_LOOP_324_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln325', ../layer.h:325->../accelerator.cpp:99) of variable 'or_ln325', ../layer.h:325->../accelerator.cpp:99 on local variable 'empty' and 'load' operation 4096 bit ('p_load21', ../layer.h:325->../accelerator.cpp:99) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2' (loop 'VITIS_LOOP_323_1_VITIS_LOOP_324_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln325', ../layer.h:325->../accelerator.cpp:99) of variable 'or_ln325', ../layer.h:325->../accelerator.cpp:99 on local variable 'empty' and 'load' operation 4096 bit ('p_load21', ../layer.h:325->../accelerator.cpp:99) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 14, loop 'VITIS_LOOP_323_1_VITIS_LOOP_324_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 1.029 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.681 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_40_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.029 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_81_1_VITIS_LOOP_82_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 1.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_8ul_1ul_64ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_323_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_323_1'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_16' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:100) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:100 on local variable 'empty' and 'load' operation 512 bit ('p_load', ../layer.h:327->../accelerator.cpp:100) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_16' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:100) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:100 on local variable 'empty' and 'load' operation 512 bit ('p_load', ../layer.h:327->../accelerator.cpp:100) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_16' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:100) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:100 on local variable 'empty' and 'load' operation 512 bit ('p_load', ../layer.h:327->../accelerator.cpp:100) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_16' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:100) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:100 on local variable 'empty' and 'load' operation 512 bit ('p_load', ../layer.h:327->../accelerator.cpp:100) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_16' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:100) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:100 on local variable 'empty' and 'load' operation 512 bit ('p_load', ../layer.h:327->../accelerator.cpp:100) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 18, loop 'VITIS_LOOP_323_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.916 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_40_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_81_1_VITIS_LOOP_82_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_64ul_1ul_64ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.358 seconds; current allocated memory: 1.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.69 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_323_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_323_1'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_18' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:101) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:101 on local variable 'empty' and 'load' operation 4096 bit ('p_load', ../layer.h:327->../accelerator.cpp:101) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_18' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:101) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:101 on local variable 'empty' and 'load' operation 4096 bit ('p_load', ../layer.h:327->../accelerator.cpp:101) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_18' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:101) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:101 on local variable 'empty' and 'load' operation 4096 bit ('p_load', ../layer.h:327->../accelerator.cpp:101) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_18' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:101) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:101 on local variable 'empty' and 'load' operation 4096 bit ('p_load', ../layer.h:327->../accelerator.cpp:101) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_18' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:101) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:101 on local variable 'empty' and 'load' operation 4096 bit ('p_load', ../layer.h:327->../accelerator.cpp:101) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 18, loop 'VITIS_LOOP_323_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.869 seconds; current allocated memory: 1.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 1.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1' is 655586 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.859 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_64ul_64ul_1ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_64ul_64ul_1ul_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.262 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1' pipeline 'VITIS_LOOP_161_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_64_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_64_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_64_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_64_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'forwardPropagation_64_64_s' is 8193 from HDL expression: (1'b1 == ap_CS_fsm_state69)
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_64_64_s'.
INFO: [RTMG 210-278] Implementing memory 'accelerator_forwardPropagation_64_64_s_mid_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_forwardPropagation_64_64_s_net_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.756 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1' is 654543 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 53 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.952 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1' pipeline 'VITIS_LOOP_161_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.312 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_64_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8533_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8537_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8541_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8545_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8549_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8553_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8557_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8561_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8565_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8569_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8573_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8577_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8837_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8841_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8845_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8849_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8853_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8857_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8861_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8865_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8869_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8873_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8877_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8881_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8885_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8889_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8893_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8897_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8901_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8905_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8909_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8913_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8917_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8921_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8925_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8929_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8933_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8937_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8941_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8945_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8949_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8953_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8957_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8961_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8965_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8969_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8973_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8977_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8981_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8985_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8989_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8993_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8997_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 53 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_64_8_s'.
INFO: [RTMG 210-278] Implementing memory 'accelerator_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_forwardPropagation_64_8_s_net_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.014 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.669 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1' pipeline 'VITIS_LOOP_161_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1' is 10139 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1' pipeline 'VITIS_LOOP_161_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4' pipeline 'VITIS_LOOP_180_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10_Pipeline_VITIS_LOOP_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10_Pipeline_VITIS_LOOP_89_1' pipeline 'VITIS_LOOP_89_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_15_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10_Pipeline_VITIS_LOOP_89_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10_Pipeline_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10_Pipeline_VITIS_LOOP_114_3' pipeline 'VITIS_LOOP_114_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10_Pipeline_VITIS_LOOP_114_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_10_s'.
INFO: [RTMG 210-278] Implementing memory 'accelerator_forwardPropagation_8_10_s_softmax_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_forwardPropagation_8_10_s_transposed_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_67_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_67_3' pipeline 'VITIS_LOOP_67_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_67_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_8_10_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_8_8_10_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'backProp_8_8_10_Pipeline_VITIS_LOOP_40_1' is 5120 from HDL expression: ((ap_loop_exit_ready == 1'b1) & (icmp_ln40_fu_1143_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_8_10_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_12' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.706 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_8_10_Pipeline_VITIS_LOOP_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_8_8_10_Pipeline_VITIS_LOOP_266_1' pipeline 'VITIS_LOOP_266_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_8_10_Pipeline_VITIS_LOOP_266_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_8_10_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_8_8_10_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_8_10_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_8_10_Pipeline_VITIS_LOOP_284_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_8_8_10_Pipeline_VITIS_LOOP_284_3' pipeline 'VITIS_LOOP_284_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_8_10_Pipeline_VITIS_LOOP_284_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_8_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_8_10_s'.
INFO: [RTMG 210-278] Implementing memory 'accelerator_backProp_8_8_10_s_d_activation_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.552 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_13' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_13' is 654543 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 55 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.749 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_8_Pipeline_VITIS_LOOP_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_8_8_Pipeline_VITIS_LOOP_266_1' pipeline 'VITIS_LOOP_266_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_8_Pipeline_VITIS_LOOP_266_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.335 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_8_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_8_8_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_8_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_8_Pipeline_VITIS_LOOP_284_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_8_8_Pipeline_VITIS_LOOP_284_3' pipeline 'VITIS_LOOP_284_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_8_Pipeline_VITIS_LOOP_284_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8533_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8537_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8541_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8545_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8549_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8553_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8557_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8561_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8565_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8569_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8573_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8577_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8837_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8841_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8845_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8849_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8853_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8857_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8861_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8865_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8869_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8873_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8877_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8881_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8885_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8889_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8893_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8897_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8901_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8905_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8909_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8913_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8917_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8921_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8925_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8929_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8933_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8937_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8941_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8945_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8949_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8953_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8957_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8961_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8965_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8969_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8973_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8977_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8981_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8985_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8989_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8993_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8997_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 53 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_8_s'.
INFO: [RTMG 210-278] Implementing memory 'accelerator_backProp_64_8_8_s_w_l_plus1_T_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.703 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_64_8_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_64_8_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'backProp_64_64_8_Pipeline_VITIS_LOOP_40_1' is 32768 from HDL expression: ((ap_loop_exit_ready == 1'b1) & (icmp_ln40_fu_6983_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_64_8_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.858 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1' is 10298 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_64_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.752 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_64ul_8ul_1ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_64ul_8ul_1ul_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.814 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_64_8_Pipeline_VITIS_LOOP_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_64_8_Pipeline_VITIS_LOOP_266_1' pipeline 'VITIS_LOOP_266_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_64_8_Pipeline_VITIS_LOOP_266_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.312 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_64_8_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_64_8_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_64_8_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_64_8_Pipeline_VITIS_LOOP_284_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_64_8_Pipeline_VITIS_LOOP_284_3' pipeline 'VITIS_LOOP_284_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_64_8_Pipeline_VITIS_LOOP_284_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_64_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_64_8_s'.
INFO: [RTMG 210-278] Implementing memory 'accelerator_backProp_64_64_8_s_mid_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_backProp_64_64_8_s_d_activation_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.762 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' pipeline 'VITIS_LOOP_81_1_VITIS_LOOP_82_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_10ul_1ul_8ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_10ul_1ul_8ul_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_323_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_323_1' pipeline 'VITIS_LOOP_323_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_323_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_40_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_40_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' pipeline 'VITIS_LOOP_81_1_VITIS_LOOP_82_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_8ul_1ul_8ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_8ul_1ul_8ul_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2' pipeline 'VITIS_LOOP_323_1_VITIS_LOOP_324_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2' is 12956 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_40_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_40_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' pipeline 'VITIS_LOOP_81_1_VITIS_LOOP_82_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_8ul_1ul_64ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_8ul_1ul_64ul_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.138 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_323_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_323_16' pipeline 'VITIS_LOOP_323_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'accelerator_Pipeline_VITIS_LOOP_323_16' is 10880 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_323_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_40_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_40_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.264 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' pipeline 'VITIS_LOOP_81_1_VITIS_LOOP_82_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_64ul_1ul_64ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_64ul_1ul_64ul_s/grp_fu_8533_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul_64ul_1ul_64ul_s' is 5072 from HDL expression: (1'b1 == ap_CS_fsm_state34)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_64ul_1ul_64ul_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.396 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_323_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_323_18' pipeline 'VITIS_LOOP_323_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'accelerator_Pipeline_VITIS_LOOP_323_18' is 10944 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_323_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.425 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/y_true' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/weights_l0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/weights_l1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/weights_l2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/weights_l3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/biases_l0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/biases_l1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/biases_l2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/biases_l3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'accelerator' is 18216 from HDL expression: (1'b1 == ap_CS_fsm_state6)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 53 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_T_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_update_temp_mat_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_T_0_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_result_l3_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.751 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 4.855 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 8.472 seconds; current allocated memory: 1.238 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.24 MHz
INFO: [HLS 200-112] Total CPU user time: 132 seconds. Total CPU system time: 18 seconds. Total elapsed time: 318.843 seconds; peak allocated memory: 1.242 GB.
INFO: [v++ 60-791] Total elapsed time: 0h 5m 23s
