// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (C) 2012 John Crispin <blogic@openwrt.org>
 *
 * Ported from the AVM FRITZ!Box 7560 GPL release (Linux 4.9.198),
 * drivers/net/ethernet/lantiq/xrx500_phy_fw.c.
 *
 * GPHY firmware loader: stages the firmware blob into memory the GPHY cores
 * can reach, points their base-address registers at it and releases them from
 * reset.
 */

#include <crypto/sha2.h>
#include <linux/array_size.h>
#include <linux/delay.h>
#include <linux/dma-mapping.h>
#include <linux/err.h>
#include <linux/firmware.h>
#include <linux/gfp.h>
#include <linux/io.h>
#include <linux/mm.h>
#include <linux/kernel.h>
#include <linux/mod_devicetable.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_platform.h>
#include <linux/platform_device.h>
#include <linux/printk.h>
#include <linux/reset.h>
#include <linux/types.h>

#include "include/xrx500_phy_fw.h"

/*
 * GPHY firmware code requires a 16 KiB-aligned contiguous backing
 * buffer (AVM 4.9 xrx500_phy_fw.c:18). The dma_alloc_coherent caller
 * over-allocates by XRX200_GPHY_FW_ALIGN and then PTR_ALIGN()s the
 * returned virtual+physical addresses to the alignment boundary.
 */
#define XRX200_GPHY_FW_ALIGN (16 * 1024)

/*
 * Per-GPHY base-address register offsets (AVM 4.9 xrx500_phy_fw.c:23-32).
 *
 * These offsets are relative to the GSW-L "top" register window which
 * starts at physical 0x1C003C00 (gswl_base + GSW30_TOP_OFFSET, where
 * GSW30_TOP_OFFSET = 0xF00 DWORDs = 0x3C00 bytes per gsw30_reg_top.h).
 *
 * Note that the GSW-L gswip@1c000000 node retains its <0x1c000000 0x4000> reg
 * claim at SoC scope (xrx500.dtsi); this sub-aperture lives inside that
 * range. The overlap is by design - dtc tolerates sibling-node reg overlaps
 * at root scope; the kernel's resource subsystem honours per-node ioremap
 * regardless. Only the actual register WRITES target this sub-aperture.
 */
#define GPHY2_LBADR_XRX500 0x0228
#define GPHY2_MBADR_XRX500 0x022C
#define GPHY3_LBADR_XRX500 0x0238
#define GPHY3_MBADR_XRX500 0x023C
#define GPHY4_LBADR_XRX500 0x0248
#define GPHY4_MBADR_XRX500 0x024C
#define GPHY5_LBADR_XRX500 0x0258
#define GPHY5_MBADR_XRX500 0x025C
#define GPHYF_LBADR_XRX500 0x0268
#define GPHYF_MBADR_XRX500 0x026C

/*
 * These are the values the AVM grx_common.dtsi phy_id property contains; in
 * the 4.9 source they were re-interpreted at the C side as packed [0..4]
 * indices into the (then contiguous) xrx500_gphy[] table - here the DT stays
 * as silicon ids and the C code does an explicit sparse mapping.
 */
#define XRX500_GPHY_SILICON_ID_2 0x02
#define XRX500_GPHY_SILICON_ID_3 0x03
#define XRX500_GPHY_SILICON_ID_4 0x04
#define XRX500_GPHY_SILICON_ID_5 0x05
#define XRX500_GPHY_SILICON_ID_F 0x0F

/*
 * Per-GPHY base-address-register pair. AVM 4.9 xrx500_phy_fw.c:35-44.
 *
 * The .rd field (RCU mask bit) is preserved verbatim from the AVM
 * source for documentation/auditing purposes; it is not consumed by
 * the v6.18 port because reset_control_assert/deassert now drive the
 * reset-controller framework rather than a direct RCU register write.
 */
struct ltq_xrx500_gphy_reset {
	u32 rd;		/* RCU mask bit (documentary, unused on v6.18) */
	u32 addr;	/* LBADR byte offset within the GSW-L sub-aperture */
};

#define RCU_RD_GPHY2_XRX500 BIT(29)
#define RCU_RD_GPHY3_XRX500 BIT(28)
#define RCU_RD_GPHY4_XRX500 BIT(26)
#define RCU_RD_GPHY5_XRX500 BIT(25)
#define RCU_RD_GPHYF_XRX500 BIT(31)

static const struct ltq_xrx500_gphy_reset xrx500_gphy[] = {
	{ RCU_RD_GPHY2_XRX500, GPHY2_LBADR_XRX500 }, /* idx 0 - silicon id 0x02 */
	{ RCU_RD_GPHY3_XRX500, GPHY3_LBADR_XRX500 }, /* idx 1 - silicon id 0x03 */
	{ RCU_RD_GPHY4_XRX500, GPHY4_LBADR_XRX500 }, /* idx 2 - silicon id 0x04 */
	{ RCU_RD_GPHY5_XRX500, GPHY5_LBADR_XRX500 }, /* idx 3 - silicon id 0x05 */
	{ RCU_RD_GPHYF_XRX500, GPHYF_LBADR_XRX500 }, /* idx 4 - silicon id 0x0F */
};

/*
 * File-scope load flag - mirrors AVM 4.9's g_xway_gphy_fw_loaded. Set
 * to true after a successful probe completion; queried via the
 * intra-module accessor xrx500_gphy_fw_is_loaded().
 */
static bool g_xrx500_gphy_fw_loaded;

/*
 * Per the platform_driver contract there is exactly one phy-xrx500 instance
 * per board, so a file-scope pointer is sufficient; no per-device struct is
 * required.
 */
static void __iomem *gsw_l_phy_base;

#define XRX500_RCU_BASE_PHYS 0x16000000u
#define XRX500_RCU_RST_REQ   0x10u
static void __iomem *rcu_rst_base;

/**
 * xrx500_gphy_idx_for_silicon_id() - map a DT silicon id to xrx500_gphy[]
 * idx.
 *
 * @id: silicon id read from the DT phy_id u32 array.
 *
 * Return: 0..4 on a valid silicon id, -EINVAL otherwise.
 */
static int xrx500_gphy_idx_for_silicon_id(u32 id)
{
	switch (id) {
	case XRX500_GPHY_SILICON_ID_2:
		return 0;
	case XRX500_GPHY_SILICON_ID_3:
		return 1;
	case XRX500_GPHY_SILICON_ID_4:
		return 2;
	case XRX500_GPHY_SILICON_ID_5:
		return 3;
	case XRX500_GPHY_SILICON_ID_F:
		return 4;
	default:
		return -EINVAL;
	}
}

static void gsw_reg_w32(u32 val, u32 reg_off)
{
	/*
	 * Cast from the byte offset within the ioremap'd sub-aperture; the
	 * AVM-style offsets (GPHY*_LBADR/MBADR = 0x228..0x26C) are passed
	 * straight through. This is the v6.18 writel() replacement for the
	 * AVM ltq_w32() KSEG1 cast - see header comment.
	 */
	writel(val, (u8 __iomem *)gsw_l_phy_base + reg_off);
}

static u32 gsw_reg_r32(u32 reg_off)
{
	return readl((u8 __iomem *)gsw_l_phy_base + reg_off);
}

/**
 * xrx500_gphy_boot() - program a GPHY's firmware base-address registers.
 *
 * @dev:      probing device (for dev_info / dev_err).
 *
 * @phy_rst:  per-PHY reset_control handle (already devm_-acquired).
 *
 * @silicon_id: silicon id (0x02, 0x03, 0x04, 0x05, or 0x0F).
 *
 * @dev_addr: 16 KiB-aligned bus address of the firmware buffer.
 *
 * Return: 0 on success, -EINVAL for an unknown silicon id, or a
 * negative errno relayed from the reset-control framework when an
 * assert/deassert fails on a hardware level the loader cannot recover.
 * (Logging-only failures of the assert/deassert calls do NOT propagate.)
 */
static int xrx500_gphy_boot(struct device *dev, struct reset_control *phy_rst,
			    u32 silicon_id, dma_addr_t dev_addr)
{
	int idx;
	int ret;

	if (!of_machine_is_compatible("intel,xrx500"))
		return 0;

	idx = xrx500_gphy_idx_for_silicon_id(silicon_id);
	if (idx < 0) {
		dev_err(dev, "xrx500-phy-fw: invalid silicon id 0x%X\n",
			silicon_id);
		return -EINVAL;
	}

	(void)phy_rst; /* reset now via direct RCU MMIO, not framework */

	/*
	 * The boot loader may have loaded and started the GPHY firmware
	 * already; the v5.10 reference driver reuses a preset firmware base
	 * rather than loading its own. Read the base first: a non-zero
	 * LBADR/MBADR means the cores are running, and asserting the reset
	 * would stop them.
	 *
	 * That is not enough to leave them alone, though. Both firmware
	 * variants are PHY11G and answer with the same PHY ID, so the ID does
	 * not identify which one is loaded, and the LAN ports need the LAN
	 * blob. The vendor loads it explicitly, so this driver always
	 * reset-cycles and re-points the base at its own copy.
	 */

	/* Fall-through: EVA did NOT preload this GPHY. */
	if (rcu_rst_base) {
		u32 rd = xrx500_gphy[idx].rd;

		/* assert reset: RCU_RST_REQ |= rd */
		writel(readl(rcu_rst_base) | rd, rcu_rst_base);
		/* hold reset briefly so the GPHY core sees it (AVM uses udelay) */
		udelay(50);
	} else {
		dev_warn(dev,
			 "xrx500-phy-fw: rcu_rst_base NULL; cannot assert GPHY reset (phy%X)\n",
			 silicon_id);
	}

	/*
	 * 16 KiB-aligned firmware base address split across the LBADR
	 * (bits 15..0) and MBADR (bits 31..16) sibling registers. The
	 * AVM source writes LBADR at addr+0 and MBADR at addr+4 - the
	 * sibling register pairs are spaced 4 bytes apart per
	 * gsw30_reg_top.h GPHYx_LBADR/MBADR DWORD layout. Programmed while
	 * the GPHY is held in reset so it boots from this base on deassert.
	 */
	gsw_reg_w32((u32)dev_addr & 0xFFFF, xrx500_gphy[idx].addr);
	gsw_reg_w32(((u32)dev_addr >> 16) & 0xFFFF,
		    xrx500_gphy[idx].addr + 4);

	if (rcu_rst_base) {
		u32 rd = xrx500_gphy[idx].rd;

		/* deassert reset: RCU_RST_REQ &= ~rd -> GPHY boots from MBADR */
		writel(readl(rcu_rst_base) & ~rd, rcu_rst_base);
		udelay(100);
	}
	ret = 0;

	return 0;
}

/**
 * xway_gphy_load() - request the firmware blob and stage it into DMA memory.
 *
 * @pdev:    probing platform_device.
 *
 * @dev_out: out-parameter receiving the 16 KiB-aligned bus address.
 *
 * @fw_size_out: out-parameter receiving the firmware blob size (bytes).
 *
 * @sha_out: out-parameter receiving the SHA-256 digest of the blob.
 *
 * Return: 0 on success, a negative errno on failure.
 */
static int xway_gphy_load(struct platform_device *pdev,
			  dma_addr_t *dev_out, const char **fw_name_out,
			  size_t *fw_size_out,
			  u8 sha_out[SHA256_DIGEST_SIZE])
{
	const struct firmware *fw;
	dma_addr_t dev_addr = 0;
	const char *fw_name;
	void *fw_addr;
	size_t size;
	int err;

	err = of_property_read_string(pdev->dev.of_node, "firmware-name",
				      &fw_name);
	if (err) {
		dev_err(&pdev->dev,
			"xrx500-phy-fw: failed to read DT 'firmware-name' property: %d\n",
			err);
		return err;
	}

	dev_info(&pdev->dev, "xrx500-phy-fw: requesting %s\n", fw_name);
	err = request_firmware(&fw, fw_name, &pdev->dev);
	if (err) {
		dev_err(&pdev->dev,
			"xrx500-phy-fw: request_firmware(%s) failed: %d\n",
			fw_name, err);
		return err;
	}

	sha256(fw->data, fw->size, sha_out);

	/*
	 * GPHY cores need the firmware code in a persistent and contiguous
	 * memory area with a 16 KiB-aligned start address (AVM 4.9
	 * comment). Over-allocate by XRX200_GPHY_FW_ALIGN, then PTR_ALIGN()
	 * the returned virtual+physical addresses to land on the boundary.
	 */
	size = fw->size + XRX200_GPHY_FW_ALIGN;
	/*
	 * The GPHY core is a bus master: the firmware must be staged at an
	 * address it can reach, and the base-address registers take that
	 * address in two halves.
	 */
	{
		unsigned long pg;
		phys_addr_t phys;

		pg = __get_free_pages(GFP_KERNEL, get_order(size));
		if (!pg) {
			dev_err(&pdev->dev,
				"xrx500-phy-fw: __get_free_pages(%zu) failed\n",
				size);
			release_firmware(fw);
			return -ENOMEM;
		}
		fw_addr = PTR_ALIGN((void *)pg, XRX200_GPHY_FW_ALIGN);
		memcpy(fw_addr, fw->data, fw->size);

		phys = virt_to_phys(fw_addr);
		dma_sync_single_for_device(&pdev->dev, (dma_addr_t)phys,
					   fw->size, DMA_TO_DEVICE);
		dev_addr = (dma_addr_t)phys;
		dev_info(&pdev->dev,
			 "xrx500-phy-fw: staged blob at virt=%p phys=0x%08x (was using dma_alloc dev_addr; now virt_to_phys)\n",
			 fw_addr, (u32)dev_addr);
	}

	*dev_out = dev_addr;
	*fw_name_out = fw_name;
	*fw_size_out = fw->size;

	release_firmware(fw);
	return 0;
}

/**
 * xway_phy_fw_probe() - platform_driver probe for "lantiq,phy-xrx500".
 */
static int xway_phy_fw_probe(struct platform_device *pdev)
{
	dma_addr_t fw_addr;
	const char *fw_name = NULL;
	size_t fw_size = 0;
	u8 sha[SHA256_DIGEST_SIZE];
	bool eva_preset;
	int phy_count;
	int i;
	int ret;

	/*
	 * Force THIS device non-coherent. The platform enables IOCU hardware
	 * DMA coherency globally (arch/mips/intel-mips/prom.c) so the datapath
	 * descriptor rings get cached, snooped coherent memory. But the GPHY
	 * firmware-fetch master is NOT in the IOCU coherence domain: it reads
	 * the firmware blob from DRAM directly. With the device coherent, our
	 * dma_sync_single_for_device(DMA_TO_DEVICE) in xway_gphy_load would be
	 * a no-op and the GPHY would fetch stale (cached-but-not-written-back)
	 * bytes -> firmware never boots, MDIO reads 0x0 (observed regression).
	 * Marking this one device non-coherent makes that sync perform a real
	 * cache writeback so the GPHY sees the firmware. Datapath devices are
	 * unaffected (they stay coherent via dma_default_coherent).
	 */
	pdev->dev.dma_coherent = false;

	/*
	 * ioremap the GSW-L GPHY sub-aperture (reg = <0x1c003c00 0x280> in
	 * seale_avm_fritz7560.dtsi). The 0x40000 GSW-L window at 0x1c000000
	 * is exclusively reserved by the intel-xrx500-gswip platform_driver,
	 * so devm_platform_ioremap_resource() returns -EBUSY here. Use
	 * devm_ioremap() (no request_mem_region) since GSW-L doesn't touch
	 * the GPHY*_LBADR/MBADR sub-aperture (0x228..0x26C) — this is the
	 * standard kernel pattern for sharing a sub-region of another
	 * driver's exclusive window. devm-owned so the mapping is released on
	 * probe failure or unbind.
	 */
	{
		struct resource *res;

		res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
		if (!res) {
			dev_err(&pdev->dev,
				"xrx500-phy-fw: missing reg resource\n");
			return -ENODEV;
		}
		gsw_l_phy_base = devm_ioremap(&pdev->dev, res->start,
					      resource_size(res));
		if (!gsw_l_phy_base) {
			dev_err(&pdev->dev,
				"xrx500-phy-fw: devm_ioremap failed at 0x%llx size 0x%llx\n",
				(unsigned long long)res->start,
				(unsigned long long)resource_size(res));
			return -ENOMEM;
		}
	}

	/*
	 * Detect firmware that is already running: when it is, do not touch
	 * the block clock or the group reset — either stops the cores.
	 */
	{
		u32 lb0 = gsw_reg_r32(GPHY2_LBADR_XRX500) & 0xFFFF;
		u32 mb0 = gsw_reg_r32(GPHY2_MBADR_XRX500) & 0xFFFF;

		eva_preset = (lb0 != 0 || mb0 != 0);
	}

	if (!eva_preset) {
		void __iomem *cgu_gsr1_en = ioremap(0x16200124u, sizeof(u32));

		if (cgu_gsr1_en) {
			writel(BIT(28), cgu_gsr1_en);
			(void)readl(cgu_gsr1_en); /* post-write settle */
			iounmap(cgu_gsr1_en);
			udelay(50);
		} else {
			dev_warn(&pdev->dev,
				 "xrx500-phy-fw: failed to ioremap CGU GSR1 enable @0x16200124\n");
		}
	}

	rcu_rst_base = devm_ioremap(&pdev->dev,
				    XRX500_RCU_BASE_PHYS + XRX500_RCU_RST_REQ,
				    sizeof(u32));
	if (!rcu_rst_base)
		dev_warn(&pdev->dev,
			 "xrx500-phy-fw: failed to ioremap RCU_RST_REQ @0x%x; GPHY reset will be skipped\n",
			 XRX500_RCU_BASE_PHYS + XRX500_RCU_RST_REQ);

	if (!eva_preset && rcu_rst_base) {
		u32 v = readl(rcu_rst_base);

		if (v & BIT(31)) {
			writel(v & ~BIT(31), rcu_rst_base);
			(void)readl(rcu_rst_base); /* post write, settle */
			udelay(50);
		}
	}

	ret = xway_gphy_load(pdev, &fw_addr, &fw_name, &fw_size, sha);
	if (ret)
		return ret;

	/* Read the silicon-id array. */
	phy_count = of_property_count_u32_elems(pdev->dev.of_node, "phy_id");
	if (phy_count <= 0) {
		dev_err(&pdev->dev,
			"xrx500-phy-fw: missing or empty DT 'phy_id' property\n");
		return -ENOENT;
	}

	for (i = 0; i < phy_count; i++) {
		struct reset_control *phy_rst;
		char phy_str[8];
		u32 silicon_id;
		int idx;

		ret = of_property_read_u32_index(pdev->dev.of_node, "phy_id",
						 i, &silicon_id);
		if (ret) {
			dev_err(&pdev->dev,
				"xrx500-phy-fw: phy_id[%d] read failed: %d\n",
				i, ret);
			return ret;
		}

		idx = xrx500_gphy_idx_for_silicon_id(silicon_id);
		if (idx < 0) {
			dev_err(&pdev->dev,
				"xrx500-phy-fw: phy_id[%d]=0x%X is not a recognised xRX500 silicon id\n",
				i, silicon_id);
			return -EINVAL;
		}

		/*
		 * The 5 reset-names entries
		 * {"phy2","phy3","phy4","phy5","phyF"} live in the DT.
		 */
		snprintf(phy_str, sizeof(phy_str), "phy%X", silicon_id);

		phy_rst = devm_reset_control_get(&pdev->dev, phy_str);
		if (IS_ERR(phy_rst)) {
			ret = PTR_ERR(phy_rst);
			pr_err("xrx500-phy-fw: devm_reset_control_get(\"%s\") failed: %d\n",
			       phy_str, ret);
			/*
			 * Surface -ENODEV explicitly when the underlying
			 * reset-controller phandle resolved but the named line
			 * was not registered; relay any other errno verbatim.
			 */
			return ret == -EINVAL ? -ENODEV : ret;
		}

		ret = xrx500_gphy_boot(&pdev->dev, phy_rst, silicon_id,
				       fw_addr);
		if (ret)
			return ret;
	}

	mdelay(100);

	pr_info("xrx500-phy-fw: loaded %s size=%zu sha256-prefix=%02x%02x%02x%02x%02x%02x%02x%02x\n",
		fw_name, fw_size,
		sha[0], sha[1], sha[2], sha[3],
		sha[4], sha[5], sha[6], sha[7]);

	g_xrx500_gphy_fw_loaded = true;
	return 0;
}

bool xrx500_gphy_fw_is_loaded(void)
{
	return g_xrx500_gphy_fw_loaded;
}

static const struct of_device_id xway_phy_match[] = {
	{ .compatible = "lantiq,phy-xrx500" },
	{ }
};
MODULE_DEVICE_TABLE(of, xway_phy_match);

struct platform_driver xway_phy_driver = {
	.probe = xway_phy_fw_probe,
	.driver = {
		.name = "phy-xrx500",
		.of_match_table = xway_phy_match,
	},
};

/*
 * The bus driver must not scan for PHYs that have no firmware yet, so the
 * loader registers first.
 */
static struct platform_driver * const xrx500_mdio_drivers[] = {
	&xway_phy_driver,
	&ltq_gswip_mdio_driver,
};

static int __init xrx500_mdio_init(void)
{
	return platform_register_drivers(xrx500_mdio_drivers,
					 ARRAY_SIZE(xrx500_mdio_drivers));
}
module_init(xrx500_mdio_init);

static void __exit xrx500_mdio_exit(void)
{
	platform_unregister_drivers(xrx500_mdio_drivers,
				    ARRAY_SIZE(xrx500_mdio_drivers));
}
module_exit(xrx500_mdio_exit);

MODULE_LICENSE("GPL");
MODULE_AUTHOR("Grische <github@grische.xyz>");
MODULE_DESCRIPTION("Intel xRX500 (GRX350) GPHY firmware loader and MDIO bus");
/* The loader takes the name from DT; this is what the board files set. */
MODULE_FIRMWARE("lantiq/xrx500-phy-fw.bin");
