/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [11:0] _06_;
  wire [11:0] _07_;
  wire [5:0] _08_;
  wire [3:0] _09_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [11:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [9:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_40z;
  wire [26:0] celloutsig_0_42z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [15:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(celloutsig_0_2z & celloutsig_0_35z);
  assign celloutsig_0_4z = ~(_00_ & celloutsig_0_0z);
  assign celloutsig_1_2z = ~(in_data[150] & in_data[122]);
  assign celloutsig_1_8z = ~(in_data[147] & celloutsig_1_0z);
  assign celloutsig_0_25z = ~(_01_ & celloutsig_0_8z);
  assign celloutsig_0_35z = !(celloutsig_0_19z ? celloutsig_0_29z : celloutsig_0_25z);
  assign celloutsig_1_5z = !(celloutsig_1_3z ? celloutsig_1_1z : in_data[188]);
  assign celloutsig_1_7z = !(in_data[189] ? in_data[148] : celloutsig_1_4z);
  assign celloutsig_1_15z = !(celloutsig_1_5z ? celloutsig_1_7z : celloutsig_1_6z);
  assign celloutsig_0_24z = !(celloutsig_0_23z[1] ? celloutsig_0_4z : celloutsig_0_8z);
  assign celloutsig_0_8z = ~(celloutsig_0_4z | celloutsig_0_2z);
  assign celloutsig_0_17z = ~(celloutsig_0_1z[1] | _02_);
  assign celloutsig_0_26z = ~(celloutsig_0_21z | celloutsig_0_12z);
  assign celloutsig_1_1z = ~((in_data[156] | in_data[158]) & (in_data[180] | in_data[187]));
  assign celloutsig_1_10z = ~((celloutsig_1_7z | celloutsig_1_8z) & (in_data[104] | celloutsig_1_4z));
  assign celloutsig_0_19z = ~((celloutsig_0_17z | celloutsig_0_12z) & (celloutsig_0_2z | celloutsig_0_0z));
  assign celloutsig_0_27z = ~((celloutsig_0_26z | celloutsig_0_18z) & (celloutsig_0_23z[8] | _03_));
  assign celloutsig_0_13z = celloutsig_0_0z | ~(celloutsig_0_5z[0]);
  assign celloutsig_0_29z = ~(_04_ ^ celloutsig_0_22z);
  assign celloutsig_0_11z = ~(celloutsig_0_9z ^ _05_);
  reg [11:0] _30_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _30_ <= 12'h000;
    else _30_ <= { in_data[85:81], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign { _06_[11:10], _05_, _06_[8], _00_, _06_[6:0] } = _30_;
  reg [11:0] _31_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _31_ <= 12'h000;
    else _31_ <= { in_data[27:19], celloutsig_0_1z };
  assign { _07_[11:8], _03_, _07_[6:1], _04_ } = _31_;
  reg [5:0] _32_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _32_ <= 6'h00;
    else _32_ <= { _06_[0], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_5z };
  assign { _08_[5:3], _02_, _08_[1:0] } = _32_;
  reg [3:0] _33_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _33_ <= 4'h0;
    else _33_ <= { _05_, _06_[8], _00_, celloutsig_0_4z };
  assign { _01_, _09_[2:0] } = _33_;
  assign celloutsig_1_11z = { in_data[117], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z } / { 1'h1, in_data[130], celloutsig_1_5z, celloutsig_1_3z, in_data[96] };
  assign celloutsig_0_23z = { _06_[3:1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_8z } / { 1'h1, _06_[8], _00_, _06_[6:0], celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_40z = { in_data[75:72], celloutsig_0_2z, celloutsig_0_36z, celloutsig_0_19z, celloutsig_0_29z, celloutsig_0_37z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_8z } === { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_37z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_32z, celloutsig_0_2z };
  assign celloutsig_0_7z = { in_data[55:48], celloutsig_0_1z } === { _07_[10:8], _03_, _07_[6:4], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_5z[2], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z } > { _06_[8], _00_, _06_[6:4] };
  assign celloutsig_0_22z = { _07_[10], celloutsig_0_20z, celloutsig_0_17z } > { celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_34z = { in_data[49:46], celloutsig_0_26z } && { in_data[13:10], celloutsig_0_27z };
  assign celloutsig_1_6z = { in_data[110:108], celloutsig_1_4z } && { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_12z = { celloutsig_0_10z, celloutsig_0_9z } && { _06_[6:4], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[22:18] < in_data[55:51];
  assign celloutsig_1_19z = { celloutsig_1_9z[1], celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z } < celloutsig_1_17z[15:1];
  assign celloutsig_0_5z = { in_data[38:37], celloutsig_0_4z } % { 1'h1, _06_[5:4] };
  assign celloutsig_1_9z = - { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_17z = - { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_14z };
  assign celloutsig_1_18z = celloutsig_1_13z[2:0] | { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_14z };
  assign celloutsig_0_1z = in_data[30:28] | in_data[6:4];
  assign celloutsig_1_4z = | { in_data[105], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_14z = | { celloutsig_1_9z[1], celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_38z = celloutsig_0_33z & celloutsig_0_32z[2];
  assign celloutsig_0_45z = celloutsig_0_23z[4] & celloutsig_0_23z[5];
  assign celloutsig_1_3z = celloutsig_1_2z & celloutsig_1_0z;
  assign celloutsig_0_2z = celloutsig_0_1z[2] & celloutsig_0_0z;
  assign celloutsig_0_21z = celloutsig_0_17z & celloutsig_0_18z;
  assign celloutsig_0_30z = | celloutsig_0_5z;
  assign celloutsig_1_0z = | in_data[173:171];
  assign celloutsig_0_33z = ~^ celloutsig_0_28z[8:6];
  assign celloutsig_1_12z = ^ { celloutsig_1_11z[3:0], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_32z = { celloutsig_0_10z[4:3], celloutsig_0_17z } <<< { celloutsig_0_23z[0], celloutsig_0_22z, celloutsig_0_25z };
  assign celloutsig_0_42z = { _07_[10:8], _03_, _07_[6:1], celloutsig_0_22z, celloutsig_0_40z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_37z, celloutsig_0_37z, celloutsig_0_11z, celloutsig_0_28z } <<< { in_data[60:52], celloutsig_0_24z, celloutsig_0_34z, celloutsig_0_38z, celloutsig_0_36z, celloutsig_0_35z, _08_[5:3], _02_, _08_[1:0], _01_, _09_[2:0], celloutsig_0_21z, celloutsig_0_40z, celloutsig_0_8z };
  assign celloutsig_1_13z = { celloutsig_1_9z[3:1], celloutsig_1_3z } <<< celloutsig_1_9z;
  assign celloutsig_0_28z = { celloutsig_0_10z[3:2], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_20z } >>> { celloutsig_0_23z[9:6], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_25z };
  assign celloutsig_0_10z = { _07_[10:8], celloutsig_0_1z } >>> in_data[11:6];
  assign celloutsig_0_44z = { celloutsig_0_42z[1], celloutsig_0_13z, celloutsig_0_8z } - { celloutsig_0_1z[0], celloutsig_0_30z, celloutsig_0_37z };
  assign celloutsig_0_37z = ~((celloutsig_0_23z[6] & celloutsig_0_9z) | _08_[5]);
  assign celloutsig_1_16z = ~((celloutsig_1_15z & celloutsig_1_1z) | celloutsig_1_13z[3]);
  assign celloutsig_0_18z = ~((celloutsig_0_1z[0] & celloutsig_0_9z) | celloutsig_0_8z);
  assign celloutsig_0_20z = ~((celloutsig_0_11z & in_data[43]) | celloutsig_0_2z);
  assign { _06_[9], _06_[7] } = { _05_, _00_ };
  assign { _07_[7], _07_[0] } = { _03_, _04_ };
  assign _08_[2] = _02_;
  assign _09_[3] = _01_;
  assign { out_data[130:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
