Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Nov 23 08:37:15 2019
| Host         : DESKTOP-U1OB0E7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_Single_Cycle_SoC_timing_summary_routed.rpt -pb fpga_Single_Cycle_SoC_timing_summary_routed.pb -rpx fpga_Single_Cycle_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_Single_Cycle_SoC
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2715 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6797 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.883        0.000                      0                   33        0.259        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.883        0.000                      0                   33        0.259        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 2.051ns (49.868%)  route 2.062ns (50.132%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 14.248 - 10.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.359     4.518    clk_gen/CLK
    SLICE_X9Y51          FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.379     4.897 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.789     5.687    clk_gen/count2[5]
    SLICE_X8Y52          LUT4 (Prop_lut4_I3_O)        0.118     5.805 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.250     6.055    clk_gen/count20_carry_i_8_n_0
    SLICE_X8Y54          LUT5 (Prop_lut5_I4_O)        0.264     6.319 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.023     7.341    clk_gen/count20_carry_i_4_n_0
    SLICE_X9Y50          LUT5 (Prop_lut5_I2_O)        0.105     7.446 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.446    clk_gen/count2_0[4]
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.778 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.778    clk_gen/count20_carry_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.876 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.876    clk_gen/count20_carry__0_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.974 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.974    clk_gen/count20_carry__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.072 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.072    clk_gen/count20_carry__2_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.170 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.170    clk_gen/count20_carry__3_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.268 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.268    clk_gen/count20_carry__4_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.366 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.366    clk_gen/count20_carry__5_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.631 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     8.631    clk_gen/p_0_in[30]
    SLICE_X9Y57          FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.248    14.248    clk_gen/CLK
    SLICE_X9Y57          FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.243    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)        0.059    14.514    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 1.986ns (49.063%)  route 2.062ns (50.937%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 14.248 - 10.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.359     4.518    clk_gen/CLK
    SLICE_X9Y51          FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.379     4.897 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.789     5.687    clk_gen/count2[5]
    SLICE_X8Y52          LUT4 (Prop_lut4_I3_O)        0.118     5.805 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.250     6.055    clk_gen/count20_carry_i_8_n_0
    SLICE_X8Y54          LUT5 (Prop_lut5_I4_O)        0.264     6.319 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.023     7.341    clk_gen/count20_carry_i_4_n_0
    SLICE_X9Y50          LUT5 (Prop_lut5_I2_O)        0.105     7.446 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.446    clk_gen/count2_0[4]
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.778 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.778    clk_gen/count20_carry_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.876 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.876    clk_gen/count20_carry__0_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.974 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.974    clk_gen/count20_carry__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.072 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.072    clk_gen/count20_carry__2_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.170 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.170    clk_gen/count20_carry__3_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.268 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.268    clk_gen/count20_carry__4_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.366 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.366    clk_gen/count20_carry__5_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.566 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     8.566    clk_gen/p_0_in[31]
    SLICE_X9Y57          FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.248    14.248    clk_gen/CLK
    SLICE_X9Y57          FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.243    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)        0.059    14.514    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.967ns (48.823%)  route 2.062ns (51.177%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 14.248 - 10.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.359     4.518    clk_gen/CLK
    SLICE_X9Y51          FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.379     4.897 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.789     5.687    clk_gen/count2[5]
    SLICE_X8Y52          LUT4 (Prop_lut4_I3_O)        0.118     5.805 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.250     6.055    clk_gen/count20_carry_i_8_n_0
    SLICE_X8Y54          LUT5 (Prop_lut5_I4_O)        0.264     6.319 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.023     7.341    clk_gen/count20_carry_i_4_n_0
    SLICE_X9Y50          LUT5 (Prop_lut5_I2_O)        0.105     7.446 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.446    clk_gen/count2_0[4]
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.778 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.778    clk_gen/count20_carry_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.876 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.876    clk_gen/count20_carry__0_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.974 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.974    clk_gen/count20_carry__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.072 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.072    clk_gen/count20_carry__2_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.170 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.170    clk_gen/count20_carry__3_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.268 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.268    clk_gen/count20_carry__4_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.366 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.366    clk_gen/count20_carry__5_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.547 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     8.547    clk_gen/p_0_in[29]
    SLICE_X9Y57          FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.248    14.248    clk_gen/CLK
    SLICE_X9Y57          FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.243    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)        0.059    14.514    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.953ns (48.645%)  route 2.062ns (51.355%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 14.248 - 10.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.359     4.518    clk_gen/CLK
    SLICE_X9Y51          FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.379     4.897 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.789     5.687    clk_gen/count2[5]
    SLICE_X8Y52          LUT4 (Prop_lut4_I3_O)        0.118     5.805 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.250     6.055    clk_gen/count20_carry_i_8_n_0
    SLICE_X8Y54          LUT5 (Prop_lut5_I4_O)        0.264     6.319 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.023     7.341    clk_gen/count20_carry_i_4_n_0
    SLICE_X9Y50          LUT5 (Prop_lut5_I2_O)        0.105     7.446 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.446    clk_gen/count2_0[4]
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.778 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.778    clk_gen/count20_carry_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.876 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.876    clk_gen/count20_carry__0_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.974 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.974    clk_gen/count20_carry__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.072 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.072    clk_gen/count20_carry__2_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.170 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.170    clk_gen/count20_carry__3_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.268 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.268    clk_gen/count20_carry__4_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.533 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     8.533    clk_gen/p_0_in[26]
    SLICE_X9Y56          FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.248    14.248    clk_gen/CLK
    SLICE_X9Y56          FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.243    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X9Y56          FDRE (Setup_fdre_C_D)        0.059    14.514    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.948ns (48.581%)  route 2.062ns (51.419%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 14.248 - 10.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.359     4.518    clk_gen/CLK
    SLICE_X9Y51          FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.379     4.897 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.789     5.687    clk_gen/count2[5]
    SLICE_X8Y52          LUT4 (Prop_lut4_I3_O)        0.118     5.805 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.250     6.055    clk_gen/count20_carry_i_8_n_0
    SLICE_X8Y54          LUT5 (Prop_lut5_I4_O)        0.264     6.319 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.023     7.341    clk_gen/count20_carry_i_4_n_0
    SLICE_X9Y50          LUT5 (Prop_lut5_I2_O)        0.105     7.446 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.446    clk_gen/count2_0[4]
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.778 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.778    clk_gen/count20_carry_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.876 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.876    clk_gen/count20_carry__0_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.974 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.974    clk_gen/count20_carry__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.072 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.072    clk_gen/count20_carry__2_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.170 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.170    clk_gen/count20_carry__3_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.268 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.268    clk_gen/count20_carry__4_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.528 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     8.528    clk_gen/p_0_in[28]
    SLICE_X9Y56          FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.248    14.248    clk_gen/CLK
    SLICE_X9Y56          FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.243    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X9Y56          FDRE (Setup_fdre_C_D)        0.059    14.514    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 1.888ns (47.799%)  route 2.062ns (52.201%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 14.248 - 10.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.359     4.518    clk_gen/CLK
    SLICE_X9Y51          FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.379     4.897 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.789     5.687    clk_gen/count2[5]
    SLICE_X8Y52          LUT4 (Prop_lut4_I3_O)        0.118     5.805 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.250     6.055    clk_gen/count20_carry_i_8_n_0
    SLICE_X8Y54          LUT5 (Prop_lut5_I4_O)        0.264     6.319 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.023     7.341    clk_gen/count20_carry_i_4_n_0
    SLICE_X9Y50          LUT5 (Prop_lut5_I2_O)        0.105     7.446 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.446    clk_gen/count2_0[4]
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.778 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.778    clk_gen/count20_carry_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.876 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.876    clk_gen/count20_carry__0_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.974 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.974    clk_gen/count20_carry__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.072 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.072    clk_gen/count20_carry__2_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.170 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.170    clk_gen/count20_carry__3_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.268 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.268    clk_gen/count20_carry__4_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.468 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     8.468    clk_gen/p_0_in[27]
    SLICE_X9Y56          FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.248    14.248    clk_gen/CLK
    SLICE_X9Y56          FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.243    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X9Y56          FDRE (Setup_fdre_C_D)        0.059    14.514    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 1.869ns (47.547%)  route 2.062ns (52.453%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 14.248 - 10.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.359     4.518    clk_gen/CLK
    SLICE_X9Y51          FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.379     4.897 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.789     5.687    clk_gen/count2[5]
    SLICE_X8Y52          LUT4 (Prop_lut4_I3_O)        0.118     5.805 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.250     6.055    clk_gen/count20_carry_i_8_n_0
    SLICE_X8Y54          LUT5 (Prop_lut5_I4_O)        0.264     6.319 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.023     7.341    clk_gen/count20_carry_i_4_n_0
    SLICE_X9Y50          LUT5 (Prop_lut5_I2_O)        0.105     7.446 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.446    clk_gen/count2_0[4]
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.778 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.778    clk_gen/count20_carry_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.876 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.876    clk_gen/count20_carry__0_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.974 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.974    clk_gen/count20_carry__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.072 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.072    clk_gen/count20_carry__2_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.170 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.170    clk_gen/count20_carry__3_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.268 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.268    clk_gen/count20_carry__4_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.449 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     8.449    clk_gen/p_0_in[25]
    SLICE_X9Y56          FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.248    14.248    clk_gen/CLK
    SLICE_X9Y56          FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.243    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X9Y56          FDRE (Setup_fdre_C_D)        0.059    14.514    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 1.855ns (47.360%)  route 2.062ns (52.640%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 14.248 - 10.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.359     4.518    clk_gen/CLK
    SLICE_X9Y51          FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.379     4.897 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.789     5.687    clk_gen/count2[5]
    SLICE_X8Y52          LUT4 (Prop_lut4_I3_O)        0.118     5.805 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.250     6.055    clk_gen/count20_carry_i_8_n_0
    SLICE_X8Y54          LUT5 (Prop_lut5_I4_O)        0.264     6.319 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.023     7.341    clk_gen/count20_carry_i_4_n_0
    SLICE_X9Y50          LUT5 (Prop_lut5_I2_O)        0.105     7.446 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.446    clk_gen/count2_0[4]
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.778 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.778    clk_gen/count20_carry_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.876 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.876    clk_gen/count20_carry__0_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.974 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.974    clk_gen/count20_carry__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.072 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.072    clk_gen/count20_carry__2_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.170 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.170    clk_gen/count20_carry__3_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.435 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     8.435    clk_gen/p_0_in[22]
    SLICE_X9Y55          FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.248    14.248    clk_gen/CLK
    SLICE_X9Y55          FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.243    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)        0.059    14.514    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 1.850ns (47.292%)  route 2.062ns (52.708%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 14.248 - 10.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.359     4.518    clk_gen/CLK
    SLICE_X9Y51          FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.379     4.897 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.789     5.687    clk_gen/count2[5]
    SLICE_X8Y52          LUT4 (Prop_lut4_I3_O)        0.118     5.805 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.250     6.055    clk_gen/count20_carry_i_8_n_0
    SLICE_X8Y54          LUT5 (Prop_lut5_I4_O)        0.264     6.319 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.023     7.341    clk_gen/count20_carry_i_4_n_0
    SLICE_X9Y50          LUT5 (Prop_lut5_I2_O)        0.105     7.446 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.446    clk_gen/count2_0[4]
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.778 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.778    clk_gen/count20_carry_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.876 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.876    clk_gen/count20_carry__0_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.974 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.974    clk_gen/count20_carry__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.072 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.072    clk_gen/count20_carry__2_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.170 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.170    clk_gen/count20_carry__3_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.430 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     8.430    clk_gen/p_0_in[24]
    SLICE_X9Y55          FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.248    14.248    clk_gen/CLK
    SLICE_X9Y55          FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.243    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)        0.059    14.514    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.144ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 1.790ns (46.471%)  route 2.062ns (53.529%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 14.248 - 10.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.359     4.518    clk_gen/CLK
    SLICE_X9Y51          FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.379     4.897 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.789     5.687    clk_gen/count2[5]
    SLICE_X8Y52          LUT4 (Prop_lut4_I3_O)        0.118     5.805 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.250     6.055    clk_gen/count20_carry_i_8_n_0
    SLICE_X8Y54          LUT5 (Prop_lut5_I4_O)        0.264     6.319 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.023     7.341    clk_gen/count20_carry_i_4_n_0
    SLICE_X9Y50          LUT5 (Prop_lut5_I2_O)        0.105     7.446 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.446    clk_gen/count2_0[4]
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.778 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.778    clk_gen/count20_carry_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.876 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.876    clk_gen/count20_carry__0_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.974 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.974    clk_gen/count20_carry__1_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.072 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.072    clk_gen/count20_carry__2_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.170 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.170    clk_gen/count20_carry__3_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.370 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     8.370    clk_gen/p_0_in[23]
    SLICE_X9Y55          FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.248    14.248    clk_gen/CLK
    SLICE_X9Y55          FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.243    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)        0.059    14.514    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  6.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X9Y54          FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.115     1.703    clk_gen/count2[20]
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.811    clk_gen/p_0_in[20]
    SLICE_X9Y54          FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.961    clk_gen/CLK
    SLICE_X9Y54          FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X9Y54          FDRE (Hold_fdre_C_D)         0.105     1.552    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.316%)  route 0.115ns (31.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X9Y55          FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.115     1.704    clk_gen/count2[24]
    SLICE_X9Y55          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.812    clk_gen/p_0_in[24]
    SLICE_X9Y55          FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.961    clk_gen/CLK
    SLICE_X9Y55          FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X9Y55          FDRE (Hold_fdre_C_D)         0.105     1.552    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk_gen/CLK
    SLICE_X9Y52          FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.118     1.707    clk_gen/count2[12]
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk_gen/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.815    clk_gen/p_0_in[12]
    SLICE_X9Y52          FDRE                                         r  clk_gen/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.962    clk_gen/CLK
    SLICE_X9Y52          FDRE                                         r  clk_gen/count2_reg[12]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y52          FDRE (Hold_fdre_C_D)         0.105     1.553    clk_gen/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X9Y53          FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.118     1.706    clk_gen/count2[16]
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk_gen/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.814    clk_gen/p_0_in[16]
    SLICE_X9Y53          FDRE                                         r  clk_gen/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.961    clk_gen/CLK
    SLICE_X9Y53          FDRE                                         r  clk_gen/count2_reg[16]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X9Y53          FDRE (Hold_fdre_C_D)         0.105     1.552    clk_gen/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X9Y56          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           0.118     1.706    clk_gen/count2[28]
    SLICE_X9Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.814    clk_gen/p_0_in[28]
    SLICE_X9Y56          FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.961    clk_gen/CLK
    SLICE_X9Y56          FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X9Y56          FDRE (Hold_fdre_C_D)         0.105     1.552    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.553%)  route 0.174ns (45.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk_gen/CLK
    SLICE_X8Y52          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.612 f  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.174     1.786    clk_gen/count2[0]
    SLICE_X8Y52          LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  clk_gen/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    clk_gen/p_0_in[0]
    SLICE_X8Y52          FDRE                                         r  clk_gen/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.962    clk_gen/CLK
    SLICE_X8Y52          FDRE                                         r  clk_gen/count2_reg[0]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X8Y52          FDRE (Hold_fdre_C_D)         0.120     1.568    clk_gen/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.256ns (69.486%)  route 0.112ns (30.514%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk_gen/CLK
    SLICE_X9Y51          FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.112     1.702    clk_gen/count2[5]
    SLICE_X9Y51          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.817 r  clk_gen/count20_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.817    clk_gen/p_0_in[5]
    SLICE_X9Y51          FDRE                                         r  clk_gen/count2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.962    clk_gen/CLK
    SLICE_X9Y51          FDRE                                         r  clk_gen/count2_reg[5]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.105     1.553    clk_gen/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk_gen/CLK
    SLICE_X9Y52          FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.117     1.706    clk_gen/count2[11]
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.817 r  clk_gen/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.817    clk_gen/p_0_in[11]
    SLICE_X9Y52          FDRE                                         r  clk_gen/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.962    clk_gen/CLK
    SLICE_X9Y52          FDRE                                         r  clk_gen/count2_reg[11]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y52          FDRE (Hold_fdre_C_D)         0.105     1.553    clk_gen/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk_gen/CLK
    SLICE_X9Y51          FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.117     1.706    clk_gen/count2[7]
    SLICE_X9Y51          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.817 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.817    clk_gen/p_0_in[7]
    SLICE_X9Y51          FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.962    clk_gen/CLK
    SLICE_X9Y51          FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.105     1.553    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X9Y53          FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.117     1.705    clk_gen/count2[15]
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.816 r  clk_gen/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.816    clk_gen/p_0_in[15]
    SLICE_X9Y53          FDRE                                         r  clk_gen/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.961    clk_gen/CLK
    SLICE_X9Y53          FDRE                                         r  clk_gen/count2_reg[15]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X9Y53          FDRE (Hold_fdre_C_D)         0.105     1.552    clk_gen/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y50    clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y52    clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y52    clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y52    clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y52    clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y53    clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y53    clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y53    clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y53    clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y50    clk_gen/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y52    clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y52    clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y52    clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y52    clk_gen/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y53    clk_gen/count2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y53    clk_gen/count2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y53    clk_gen/count2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y53    clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y54    clk_gen/count2_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y50    clk_gen/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y52    clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y52    clk_gen/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y52    clk_gen/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y52    clk_gen/count2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y53    clk_gen/count2_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y53    clk_gen/count2_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y53    clk_gen/count2_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y53    clk_gen/count2_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y54    clk_gen/count2_reg[17]/C



