// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
// Date        : Sun May  6 00:25:37 2018
// Host        : DESKTOP-0TVA1SK running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top design_1_image_filter_1_0 -prefix
//               design_1_image_filter_1_0_ design_1_image_filter_0_0_sim_netlist.v
// Design      : design_1_image_filter_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module design_1_image_filter_1_0_AXIvideo2Mat
   (ap_rst,
    video_in_TREADY,
    start_once_reg,
    Q,
    ap_ready,
    \ap_CS_fsm_reg[1]_0 ,
    \SRL_SIG_reg[1][0] ,
    img_data_stream_0_V_din,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg,
    internal_full_n_reg,
    input_img_rows_V_c_empty_n,
    input_img_rows_V_c18_full_n,
    input_img_cols_V_c19_full_n,
    input_img_cols_V_c_empty_n,
    video_in_TVALID,
    input_img_data_strea_full_n,
    input_img_data_strea_1_full_n,
    input_img_data_strea_2_full_n,
    start_for_CvtColor_U0_full_n,
    ap_start,
    video_in_TLAST,
    video_in_TUSER,
    video_in_TDATA);
  output ap_rst;
  output video_in_TREADY;
  output start_once_reg;
  output [0:0]Q;
  output ap_ready;
  output \ap_CS_fsm_reg[1]_0 ;
  output \SRL_SIG_reg[1][0] ;
  output [23:0]img_data_stream_0_V_din;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg;
  input internal_full_n_reg;
  input input_img_rows_V_c_empty_n;
  input input_img_rows_V_c18_full_n;
  input input_img_cols_V_c19_full_n;
  input input_img_cols_V_c_empty_n;
  input video_in_TVALID;
  input input_img_data_strea_full_n;
  input input_img_data_strea_1_full_n;
  input input_img_data_strea_2_full_n;
  input start_for_CvtColor_U0_full_n;
  input ap_start;
  input [0:0]video_in_TLAST;
  input [0:0]video_in_TUSER;
  input [23:0]video_in_TDATA;

  wire AXI_video_strm_V_data_V_0_ack_in;
  wire [23:0]AXI_video_strm_V_data_V_0_data_out;
  wire AXI_video_strm_V_data_V_0_load_A;
  wire AXI_video_strm_V_data_V_0_load_B;
  wire [23:0]AXI_video_strm_V_data_V_0_payload_A;
  wire [23:0]AXI_video_strm_V_data_V_0_payload_B;
  wire AXI_video_strm_V_data_V_0_sel;
  wire AXI_video_strm_V_data_V_0_sel2;
  wire AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_0_sel_wr;
  wire AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_data_V_0_state;
  wire \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_dest_V_0_state;
  wire \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_last_V_0_ack_in;
  wire AXI_video_strm_V_last_V_0_data_out;
  wire AXI_video_strm_V_last_V_0_payload_A;
  wire \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_payload_B;
  wire \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_sel;
  wire AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_0_sel_wr;
  wire AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_last_V_0_state;
  wire \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_user_V_0_ack_in;
  wire AXI_video_strm_V_user_V_0_payload_A;
  wire \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_payload_B;
  wire \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_sel;
  wire AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_0_sel_wr;
  wire AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_user_V_0_state;
  wire \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ;
  wire [0:0]Q;
  wire \SRL_SIG_reg[1][0] ;
  wire \ap_CS_fsm[5]_i_2_n_0 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire [7:0]ap_NS_fsm;
  wire ap_NS_fsm2_carry__0_i_1_n_0;
  wire ap_NS_fsm2_carry__0_i_2_n_0;
  wire ap_NS_fsm2_carry__0_i_3_n_0;
  wire ap_NS_fsm2_carry__0_i_4_n_0;
  wire ap_NS_fsm2_carry__0_n_0;
  wire ap_NS_fsm2_carry__0_n_1;
  wire ap_NS_fsm2_carry__0_n_2;
  wire ap_NS_fsm2_carry__0_n_3;
  wire ap_NS_fsm2_carry__1_i_1_n_0;
  wire ap_NS_fsm2_carry__1_i_2_n_0;
  wire ap_NS_fsm2_carry__1_i_3_n_0;
  wire ap_NS_fsm2_carry__1_n_2;
  wire ap_NS_fsm2_carry__1_n_3;
  wire ap_NS_fsm2_carry_i_1_n_0;
  wire ap_NS_fsm2_carry_i_2_n_0;
  wire ap_NS_fsm2_carry_i_3_n_0;
  wire ap_NS_fsm2_carry_i_4_n_0;
  wire ap_NS_fsm2_carry_n_0;
  wire ap_NS_fsm2_carry_n_1;
  wire ap_NS_fsm2_carry_n_2;
  wire ap_NS_fsm2_carry_n_3;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter02_carry__0_i_1_n_0;
  wire ap_enable_reg_pp1_iter02_carry__0_i_2_n_0;
  wire ap_enable_reg_pp1_iter02_carry__0_i_3_n_0;
  wire ap_enable_reg_pp1_iter02_carry__0_i_4_n_0;
  wire ap_enable_reg_pp1_iter02_carry__0_n_0;
  wire ap_enable_reg_pp1_iter02_carry__0_n_1;
  wire ap_enable_reg_pp1_iter02_carry__0_n_2;
  wire ap_enable_reg_pp1_iter02_carry__0_n_3;
  wire ap_enable_reg_pp1_iter02_carry__1_i_1_n_0;
  wire ap_enable_reg_pp1_iter02_carry__1_i_2_n_0;
  wire ap_enable_reg_pp1_iter02_carry__1_i_3_n_0;
  wire ap_enable_reg_pp1_iter02_carry__1_n_2;
  wire ap_enable_reg_pp1_iter02_carry__1_n_3;
  wire ap_enable_reg_pp1_iter02_carry_i_1_n_0;
  wire ap_enable_reg_pp1_iter02_carry_i_2_n_0;
  wire ap_enable_reg_pp1_iter02_carry_i_3_n_0;
  wire ap_enable_reg_pp1_iter02_carry_i_4_n_0;
  wire ap_enable_reg_pp1_iter02_carry_n_0;
  wire ap_enable_reg_pp1_iter02_carry_n_1;
  wire ap_enable_reg_pp1_iter02_carry_n_2;
  wire ap_enable_reg_pp1_iter02_carry_n_3;
  wire ap_enable_reg_pp1_iter0_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_i_2_n_0;
  wire ap_enable_reg_pp1_iter1_reg_n_0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_0;
  wire ap_enable_reg_pp2_iter0_i_2_n_0;
  wire ap_enable_reg_pp2_iter1_i_1_n_0;
  wire ap_enable_reg_pp2_iter1_reg_n_0;
  wire ap_ready;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_start;
  wire [23:0]axi_data_V1_i_reg_181;
  wire \axi_data_V1_i_reg_181[0]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[10]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[11]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[12]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[13]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[14]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[15]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[16]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[17]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[18]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[19]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[1]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[20]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[21]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[22]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[23]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[2]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[3]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[4]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[5]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[6]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[7]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[8]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_181[9]_i_1_n_0 ;
  wire [23:0]axi_data_V_1_i_reg_236;
  wire \axi_data_V_1_i_reg_236[0]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[10]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[11]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[12]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[13]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[14]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[15]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[16]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[17]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[18]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[19]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[1]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[20]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[21]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[22]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[23]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[2]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[3]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[4]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[5]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[6]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[7]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[8]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_236[9]_i_1_n_0 ;
  wire [23:0]axi_data_V_3_i_reg_295;
  wire \axi_data_V_3_i_reg_295[0]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[10]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[11]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[12]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[13]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[14]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[15]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[16]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[17]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[18]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[19]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[1]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[20]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[21]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[22]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[23]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[2]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[3]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[4]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[5]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[6]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[7]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[8]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_295[9]_i_1_n_0 ;
  wire axi_last_V1_i_reg_171;
  wire \axi_last_V1_i_reg_171[0]_i_1_n_0 ;
  wire axi_last_V_3_i_reg_283;
  wire \axi_last_V_3_i_reg_283[0]_i_1_n_0 ;
  wire brmerge_i_reg_445;
  wire brmerge_i_reg_4450;
  wire \brmerge_i_reg_445[0]_i_1_n_0 ;
  wire \brmerge_i_reg_445[0]_i_2_n_0 ;
  wire \brmerge_i_reg_445[0]_i_3_n_0 ;
  wire \eol_2_i_reg_272[0]_i_1_n_0 ;
  wire \eol_2_i_reg_272[0]_i_2_n_0 ;
  wire \eol_2_i_reg_272_reg_n_0_[0] ;
  wire eol_i_reg_213;
  wire \eol_i_reg_213[0]_i_2_n_0 ;
  wire \eol_i_reg_213_reg_n_0_[0] ;
  wire eol_reg_225;
  wire \eol_reg_225[0]_i_2_n_0 ;
  wire \eol_reg_225_reg_n_0_[0] ;
  wire exitcond2_i_fu_334_p2;
  wire exitcond_i_fu_345_p2;
  wire exitcond_i_reg_4360;
  wire \exitcond_i_reg_436[0]_i_1_n_0 ;
  wire \exitcond_i_reg_436_reg_n_0_[0] ;
  wire [31:0]i_V_fu_339_p2;
  wire [31:0]i_V_reg_431;
  wire \i_V_reg_431_reg[12]_i_1_n_0 ;
  wire \i_V_reg_431_reg[12]_i_1_n_1 ;
  wire \i_V_reg_431_reg[12]_i_1_n_2 ;
  wire \i_V_reg_431_reg[12]_i_1_n_3 ;
  wire \i_V_reg_431_reg[16]_i_1_n_0 ;
  wire \i_V_reg_431_reg[16]_i_1_n_1 ;
  wire \i_V_reg_431_reg[16]_i_1_n_2 ;
  wire \i_V_reg_431_reg[16]_i_1_n_3 ;
  wire \i_V_reg_431_reg[20]_i_1_n_0 ;
  wire \i_V_reg_431_reg[20]_i_1_n_1 ;
  wire \i_V_reg_431_reg[20]_i_1_n_2 ;
  wire \i_V_reg_431_reg[20]_i_1_n_3 ;
  wire \i_V_reg_431_reg[24]_i_1_n_0 ;
  wire \i_V_reg_431_reg[24]_i_1_n_1 ;
  wire \i_V_reg_431_reg[24]_i_1_n_2 ;
  wire \i_V_reg_431_reg[24]_i_1_n_3 ;
  wire \i_V_reg_431_reg[28]_i_1_n_0 ;
  wire \i_V_reg_431_reg[28]_i_1_n_1 ;
  wire \i_V_reg_431_reg[28]_i_1_n_2 ;
  wire \i_V_reg_431_reg[28]_i_1_n_3 ;
  wire \i_V_reg_431_reg[31]_i_1_n_2 ;
  wire \i_V_reg_431_reg[31]_i_1_n_3 ;
  wire \i_V_reg_431_reg[4]_i_1_n_0 ;
  wire \i_V_reg_431_reg[4]_i_1_n_1 ;
  wire \i_V_reg_431_reg[4]_i_1_n_2 ;
  wire \i_V_reg_431_reg[4]_i_1_n_3 ;
  wire \i_V_reg_431_reg[8]_i_1_n_0 ;
  wire \i_V_reg_431_reg[8]_i_1_n_1 ;
  wire \i_V_reg_431_reg[8]_i_1_n_2 ;
  wire \i_V_reg_431_reg[8]_i_1_n_3 ;
  wire [23:0]img_data_stream_0_V_din;
  wire input_img_cols_V_c19_full_n;
  wire input_img_cols_V_c_empty_n;
  wire input_img_data_strea_1_full_n;
  wire input_img_data_strea_2_full_n;
  wire input_img_data_strea_full_n;
  wire input_img_rows_V_c18_full_n;
  wire input_img_rows_V_c_empty_n;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire sof_1_i_fu_100;
  wire sof_1_i_fu_1000;
  wire \sof_1_i_fu_100[0]_i_1_n_0 ;
  wire start_for_CvtColor_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_0;
  wire t_V_6_reg_202;
  wire \t_V_6_reg_202[0]_i_4_n_0 ;
  wire [31:0]t_V_6_reg_202_reg;
  wire \t_V_6_reg_202_reg[0]_i_3_n_0 ;
  wire \t_V_6_reg_202_reg[0]_i_3_n_1 ;
  wire \t_V_6_reg_202_reg[0]_i_3_n_2 ;
  wire \t_V_6_reg_202_reg[0]_i_3_n_3 ;
  wire \t_V_6_reg_202_reg[0]_i_3_n_4 ;
  wire \t_V_6_reg_202_reg[0]_i_3_n_5 ;
  wire \t_V_6_reg_202_reg[0]_i_3_n_6 ;
  wire \t_V_6_reg_202_reg[0]_i_3_n_7 ;
  wire \t_V_6_reg_202_reg[12]_i_1_n_0 ;
  wire \t_V_6_reg_202_reg[12]_i_1_n_1 ;
  wire \t_V_6_reg_202_reg[12]_i_1_n_2 ;
  wire \t_V_6_reg_202_reg[12]_i_1_n_3 ;
  wire \t_V_6_reg_202_reg[12]_i_1_n_4 ;
  wire \t_V_6_reg_202_reg[12]_i_1_n_5 ;
  wire \t_V_6_reg_202_reg[12]_i_1_n_6 ;
  wire \t_V_6_reg_202_reg[12]_i_1_n_7 ;
  wire \t_V_6_reg_202_reg[16]_i_1_n_0 ;
  wire \t_V_6_reg_202_reg[16]_i_1_n_1 ;
  wire \t_V_6_reg_202_reg[16]_i_1_n_2 ;
  wire \t_V_6_reg_202_reg[16]_i_1_n_3 ;
  wire \t_V_6_reg_202_reg[16]_i_1_n_4 ;
  wire \t_V_6_reg_202_reg[16]_i_1_n_5 ;
  wire \t_V_6_reg_202_reg[16]_i_1_n_6 ;
  wire \t_V_6_reg_202_reg[16]_i_1_n_7 ;
  wire \t_V_6_reg_202_reg[20]_i_1_n_0 ;
  wire \t_V_6_reg_202_reg[20]_i_1_n_1 ;
  wire \t_V_6_reg_202_reg[20]_i_1_n_2 ;
  wire \t_V_6_reg_202_reg[20]_i_1_n_3 ;
  wire \t_V_6_reg_202_reg[20]_i_1_n_4 ;
  wire \t_V_6_reg_202_reg[20]_i_1_n_5 ;
  wire \t_V_6_reg_202_reg[20]_i_1_n_6 ;
  wire \t_V_6_reg_202_reg[20]_i_1_n_7 ;
  wire \t_V_6_reg_202_reg[24]_i_1_n_0 ;
  wire \t_V_6_reg_202_reg[24]_i_1_n_1 ;
  wire \t_V_6_reg_202_reg[24]_i_1_n_2 ;
  wire \t_V_6_reg_202_reg[24]_i_1_n_3 ;
  wire \t_V_6_reg_202_reg[24]_i_1_n_4 ;
  wire \t_V_6_reg_202_reg[24]_i_1_n_5 ;
  wire \t_V_6_reg_202_reg[24]_i_1_n_6 ;
  wire \t_V_6_reg_202_reg[24]_i_1_n_7 ;
  wire \t_V_6_reg_202_reg[28]_i_1_n_1 ;
  wire \t_V_6_reg_202_reg[28]_i_1_n_2 ;
  wire \t_V_6_reg_202_reg[28]_i_1_n_3 ;
  wire \t_V_6_reg_202_reg[28]_i_1_n_4 ;
  wire \t_V_6_reg_202_reg[28]_i_1_n_5 ;
  wire \t_V_6_reg_202_reg[28]_i_1_n_6 ;
  wire \t_V_6_reg_202_reg[28]_i_1_n_7 ;
  wire \t_V_6_reg_202_reg[4]_i_1_n_0 ;
  wire \t_V_6_reg_202_reg[4]_i_1_n_1 ;
  wire \t_V_6_reg_202_reg[4]_i_1_n_2 ;
  wire \t_V_6_reg_202_reg[4]_i_1_n_3 ;
  wire \t_V_6_reg_202_reg[4]_i_1_n_4 ;
  wire \t_V_6_reg_202_reg[4]_i_1_n_5 ;
  wire \t_V_6_reg_202_reg[4]_i_1_n_6 ;
  wire \t_V_6_reg_202_reg[4]_i_1_n_7 ;
  wire \t_V_6_reg_202_reg[8]_i_1_n_0 ;
  wire \t_V_6_reg_202_reg[8]_i_1_n_1 ;
  wire \t_V_6_reg_202_reg[8]_i_1_n_2 ;
  wire \t_V_6_reg_202_reg[8]_i_1_n_3 ;
  wire \t_V_6_reg_202_reg[8]_i_1_n_4 ;
  wire \t_V_6_reg_202_reg[8]_i_1_n_5 ;
  wire \t_V_6_reg_202_reg[8]_i_1_n_6 ;
  wire \t_V_6_reg_202_reg[8]_i_1_n_7 ;
  wire [31:0]t_V_reg_191;
  wire [23:0]tmp_data_V_reg_407;
  wire tmp_last_V_reg_415;
  wire [23:0]video_in_TDATA;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [3:0]NLW_ap_NS_fsm2_carry_O_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_ap_NS_fsm2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_ap_enable_reg_pp1_iter02_carry_O_UNCONNECTED;
  wire [3:0]NLW_ap_enable_reg_pp1_iter02_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_ap_enable_reg_pp1_iter02_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_ap_enable_reg_pp1_iter02_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_i_V_reg_431_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_431_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_6_reg_202_reg[28]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h45)) 
    \AXI_video_strm_V_data_V_0_payload_A[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_sel_wr),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_load_A));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[10]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[11]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[12]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[13]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[14]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[15]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[16]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[17]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[18]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[19]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[20]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[21]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[22]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[23]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[8]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[9]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \AXI_video_strm_V_data_V_0_payload_B[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_sel_wr),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_load_B));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[10]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[11]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[12]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[13]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[14]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[15]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[16]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[17]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[18]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[19]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[20]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[21]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[22]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[23]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[8]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[9]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h9)) 
    AXI_video_strm_V_data_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_0_ack_in),
        .I1(video_in_TVALID),
        .I2(AXI_video_strm_V_data_V_0_sel_wr),
        .O(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel_wr),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \AXI_video_strm_V_data_V_0_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_ack_in),
        .I1(video_in_TVALID),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \AXI_video_strm_V_data_V_0_state[1]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(video_in_TVALID),
        .I3(AXI_video_strm_V_data_V_0_ack_in),
        .O(AXI_video_strm_V_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_state),
        .Q(AXI_video_strm_V_data_V_0_ack_in),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \AXI_video_strm_V_dest_V_0_state[0]_i_1 
       (.I0(video_in_TREADY),
        .I1(video_in_TVALID),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I3(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_2 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .I2(video_in_TVALID),
        .I3(video_in_TREADY),
        .O(AXI_video_strm_V_dest_V_0_state));
  LUT5 #(
    .INIT(32'h00000BBB)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_3 
       (.I0(brmerge_i_reg_445),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state2),
        .I4(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_4 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(\eol_2_i_reg_272_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp2_iter1_reg_n_0),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_0_state),
        .Q(video_in_TREADY),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_last_V_0_payload_A[0]_i_1 
       (.I0(video_in_TLAST),
        .I1(AXI_video_strm_V_last_V_0_sel_wr),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_last_V_0_payload_B[0]_i_1 
       (.I0(video_in_TLAST),
        .I1(AXI_video_strm_V_last_V_0_sel_wr),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_0_payload_B),
        .O(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    AXI_video_strm_V_last_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_0_sel),
        .O(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_last_V_0_ack_in),
        .I1(video_in_TVALID),
        .I2(AXI_video_strm_V_last_V_0_sel_wr),
        .O(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel_wr),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \AXI_video_strm_V_last_V_0_state[0]_i_1 
       (.I0(AXI_video_strm_V_last_V_0_ack_in),
        .I1(video_in_TVALID),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \AXI_video_strm_V_last_V_0_state[1]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(video_in_TVALID),
        .I3(AXI_video_strm_V_last_V_0_ack_in),
        .O(AXI_video_strm_V_last_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_state),
        .Q(AXI_video_strm_V_last_V_0_ack_in),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_user_V_0_payload_A[0]_i_1 
       (.I0(video_in_TUSER),
        .I1(AXI_video_strm_V_user_V_0_sel_wr),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_user_V_0_payload_A),
        .O(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_user_V_0_payload_B[0]_i_1 
       (.I0(video_in_TUSER),
        .I1(AXI_video_strm_V_user_V_0_sel_wr),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .O(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_B),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB4)) 
    AXI_video_strm_V_user_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_sel),
        .O(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_user_V_0_ack_in),
        .I1(video_in_TVALID),
        .I2(AXI_video_strm_V_user_V_0_sel_wr),
        .O(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel_wr),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \AXI_video_strm_V_user_V_0_state[0]_i_1 
       (.I0(AXI_video_strm_V_user_V_0_ack_in),
        .I1(video_in_TVALID),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \AXI_video_strm_V_user_V_0_state[1]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(video_in_TVALID),
        .I3(AXI_video_strm_V_user_V_0_ack_in),
        .O(AXI_video_strm_V_user_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_state),
        .Q(AXI_video_strm_V_user_V_0_ack_in),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(axi_data_V_1_i_reg_236[16]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[16]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[16]),
        .O(img_data_stream_0_V_din[16]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(axi_data_V_1_i_reg_236[8]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[8]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[8]),
        .O(img_data_stream_0_V_din[8]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(axi_data_V_1_i_reg_236[0]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(img_data_stream_0_V_din[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(axi_data_V_1_i_reg_236[17]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[17]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[17]),
        .O(img_data_stream_0_V_din[17]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(axi_data_V_1_i_reg_236[9]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[9]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[9]),
        .O(img_data_stream_0_V_din[9]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(axi_data_V_1_i_reg_236[1]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(img_data_stream_0_V_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(axi_data_V_1_i_reg_236[18]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[18]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[18]),
        .O(img_data_stream_0_V_din[18]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(axi_data_V_1_i_reg_236[10]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[10]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[10]),
        .O(img_data_stream_0_V_din[10]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(axi_data_V_1_i_reg_236[2]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(img_data_stream_0_V_din[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(axi_data_V_1_i_reg_236[19]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[19]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[19]),
        .O(img_data_stream_0_V_din[19]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(axi_data_V_1_i_reg_236[11]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[11]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[11]),
        .O(img_data_stream_0_V_din[11]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(axi_data_V_1_i_reg_236[3]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(img_data_stream_0_V_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(axi_data_V_1_i_reg_236[20]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[20]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[20]),
        .O(img_data_stream_0_V_din[20]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(axi_data_V_1_i_reg_236[12]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[12]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[12]),
        .O(img_data_stream_0_V_din[12]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(axi_data_V_1_i_reg_236[4]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(img_data_stream_0_V_din[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(axi_data_V_1_i_reg_236[21]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[21]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[21]),
        .O(img_data_stream_0_V_din[21]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(axi_data_V_1_i_reg_236[13]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[13]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[13]),
        .O(img_data_stream_0_V_din[13]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(axi_data_V_1_i_reg_236[5]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(img_data_stream_0_V_din[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(axi_data_V_1_i_reg_236[22]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[22]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[22]),
        .O(img_data_stream_0_V_din[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(axi_data_V_1_i_reg_236[14]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[14]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[14]),
        .O(img_data_stream_0_V_din[14]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(axi_data_V_1_i_reg_236[6]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(img_data_stream_0_V_din[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(axi_data_V_1_i_reg_236[15]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[15]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[15]),
        .O(img_data_stream_0_V_din[15]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(axi_data_V_1_i_reg_236[7]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(img_data_stream_0_V_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \SRL_SIG[0][7]_i_1__6 
       (.I0(\ap_CS_fsm[5]_i_2_n_0 ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(\exitcond_i_reg_436_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(\SRL_SIG_reg[1][0] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(axi_data_V_1_i_reg_236[23]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_payload_B[23]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[23]),
        .O(img_data_stream_0_V_din[23]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond2_i_fu_334_p2),
        .I2(internal_empty_n_reg),
        .I3(Q),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAEAEAEEEEEEEAEEE)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_user_V_0_payload_A),
        .I4(AXI_video_strm_V_user_V_0_sel),
        .I5(AXI_video_strm_V_user_V_0_payload_B),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h88800080)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_payload_A),
        .I3(AXI_video_strm_V_user_V_0_sel),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFF4FFF44444444)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(exitcond2_i_fu_334_p2),
        .I1(ap_CS_fsm_state4),
        .I2(exitcond_i_reg_4360),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(\exitcond_i_reg_436_reg_n_0_[0] ),
        .O(exitcond_i_reg_4360));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h0000E000)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\exitcond_i_reg_436_reg_n_0_[0] ),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .I4(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(brmerge_i_reg_445),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(input_img_data_strea_2_full_n),
        .I3(input_img_data_strea_1_full_n),
        .I4(input_img_data_strea_full_n),
        .O(\ap_CS_fsm[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAAABAAFFAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(\eol_2_i_reg_272_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(ap_enable_reg_pp2_iter1_reg_n_0),
        .I5(ap_enable_reg_pp2_iter0),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h0000E000)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(\eol_2_i_reg_272_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1_reg_n_0),
        .I4(ap_enable_reg_pp2_iter0),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  CARRY4 ap_NS_fsm2_carry
       (.CI(1'b0),
        .CO({ap_NS_fsm2_carry_n_0,ap_NS_fsm2_carry_n_1,ap_NS_fsm2_carry_n_2,ap_NS_fsm2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm2_carry_O_UNCONNECTED[3:0]),
        .S({ap_NS_fsm2_carry_i_1_n_0,ap_NS_fsm2_carry_i_2_n_0,ap_NS_fsm2_carry_i_3_n_0,ap_NS_fsm2_carry_i_4_n_0}));
  CARRY4 ap_NS_fsm2_carry__0
       (.CI(ap_NS_fsm2_carry_n_0),
        .CO({ap_NS_fsm2_carry__0_n_0,ap_NS_fsm2_carry__0_n_1,ap_NS_fsm2_carry__0_n_2,ap_NS_fsm2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm2_carry__0_O_UNCONNECTED[3:0]),
        .S({ap_NS_fsm2_carry__0_i_1_n_0,ap_NS_fsm2_carry__0_i_2_n_0,ap_NS_fsm2_carry__0_i_3_n_0,ap_NS_fsm2_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__0_i_1
       (.I0(t_V_reg_191[22]),
        .I1(t_V_reg_191[23]),
        .I2(t_V_reg_191[21]),
        .O(ap_NS_fsm2_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__0_i_2
       (.I0(t_V_reg_191[19]),
        .I1(t_V_reg_191[20]),
        .I2(t_V_reg_191[18]),
        .O(ap_NS_fsm2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__0_i_3
       (.I0(t_V_reg_191[16]),
        .I1(t_V_reg_191[17]),
        .I2(t_V_reg_191[15]),
        .O(ap_NS_fsm2_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__0_i_4
       (.I0(t_V_reg_191[13]),
        .I1(t_V_reg_191[14]),
        .I2(t_V_reg_191[12]),
        .O(ap_NS_fsm2_carry__0_i_4_n_0));
  CARRY4 ap_NS_fsm2_carry__1
       (.CI(ap_NS_fsm2_carry__0_n_0),
        .CO({NLW_ap_NS_fsm2_carry__1_CO_UNCONNECTED[3],exitcond2_i_fu_334_p2,ap_NS_fsm2_carry__1_n_2,ap_NS_fsm2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,ap_NS_fsm2_carry__1_i_1_n_0,ap_NS_fsm2_carry__1_i_2_n_0,ap_NS_fsm2_carry__1_i_3_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    ap_NS_fsm2_carry__1_i_1
       (.I0(t_V_reg_191[31]),
        .I1(t_V_reg_191[30]),
        .O(ap_NS_fsm2_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__1_i_2
       (.I0(t_V_reg_191[28]),
        .I1(t_V_reg_191[29]),
        .I2(t_V_reg_191[27]),
        .O(ap_NS_fsm2_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry__1_i_3
       (.I0(t_V_reg_191[25]),
        .I1(t_V_reg_191[26]),
        .I2(t_V_reg_191[24]),
        .O(ap_NS_fsm2_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry_i_1
       (.I0(t_V_reg_191[10]),
        .I1(t_V_reg_191[11]),
        .I2(t_V_reg_191[9]),
        .O(ap_NS_fsm2_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    ap_NS_fsm2_carry_i_2
       (.I0(t_V_reg_191[6]),
        .I1(t_V_reg_191[7]),
        .I2(t_V_reg_191[8]),
        .O(ap_NS_fsm2_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    ap_NS_fsm2_carry_i_3
       (.I0(t_V_reg_191[4]),
        .I1(t_V_reg_191[5]),
        .I2(t_V_reg_191[3]),
        .O(ap_NS_fsm2_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry_i_4
       (.I0(t_V_reg_191[0]),
        .I1(t_V_reg_191[1]),
        .I2(t_V_reg_191[2]),
        .O(ap_NS_fsm2_carry_i_4_n_0));
  CARRY4 ap_enable_reg_pp1_iter02_carry
       (.CI(1'b0),
        .CO({ap_enable_reg_pp1_iter02_carry_n_0,ap_enable_reg_pp1_iter02_carry_n_1,ap_enable_reg_pp1_iter02_carry_n_2,ap_enable_reg_pp1_iter02_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_enable_reg_pp1_iter02_carry_O_UNCONNECTED[3:0]),
        .S({ap_enable_reg_pp1_iter02_carry_i_1_n_0,ap_enable_reg_pp1_iter02_carry_i_2_n_0,ap_enable_reg_pp1_iter02_carry_i_3_n_0,ap_enable_reg_pp1_iter02_carry_i_4_n_0}));
  CARRY4 ap_enable_reg_pp1_iter02_carry__0
       (.CI(ap_enable_reg_pp1_iter02_carry_n_0),
        .CO({ap_enable_reg_pp1_iter02_carry__0_n_0,ap_enable_reg_pp1_iter02_carry__0_n_1,ap_enable_reg_pp1_iter02_carry__0_n_2,ap_enable_reg_pp1_iter02_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_enable_reg_pp1_iter02_carry__0_O_UNCONNECTED[3:0]),
        .S({ap_enable_reg_pp1_iter02_carry__0_i_1_n_0,ap_enable_reg_pp1_iter02_carry__0_i_2_n_0,ap_enable_reg_pp1_iter02_carry__0_i_3_n_0,ap_enable_reg_pp1_iter02_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    ap_enable_reg_pp1_iter02_carry__0_i_1
       (.I0(t_V_6_reg_202_reg[22]),
        .I1(t_V_6_reg_202_reg[23]),
        .I2(t_V_6_reg_202_reg[21]),
        .O(ap_enable_reg_pp1_iter02_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_enable_reg_pp1_iter02_carry__0_i_2
       (.I0(t_V_6_reg_202_reg[19]),
        .I1(t_V_6_reg_202_reg[20]),
        .I2(t_V_6_reg_202_reg[18]),
        .O(ap_enable_reg_pp1_iter02_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_enable_reg_pp1_iter02_carry__0_i_3
       (.I0(t_V_6_reg_202_reg[16]),
        .I1(t_V_6_reg_202_reg[17]),
        .I2(t_V_6_reg_202_reg[15]),
        .O(ap_enable_reg_pp1_iter02_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_enable_reg_pp1_iter02_carry__0_i_4
       (.I0(t_V_6_reg_202_reg[13]),
        .I1(t_V_6_reg_202_reg[14]),
        .I2(t_V_6_reg_202_reg[12]),
        .O(ap_enable_reg_pp1_iter02_carry__0_i_4_n_0));
  CARRY4 ap_enable_reg_pp1_iter02_carry__1
       (.CI(ap_enable_reg_pp1_iter02_carry__0_n_0),
        .CO({NLW_ap_enable_reg_pp1_iter02_carry__1_CO_UNCONNECTED[3],exitcond_i_fu_345_p2,ap_enable_reg_pp1_iter02_carry__1_n_2,ap_enable_reg_pp1_iter02_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_enable_reg_pp1_iter02_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,ap_enable_reg_pp1_iter02_carry__1_i_1_n_0,ap_enable_reg_pp1_iter02_carry__1_i_2_n_0,ap_enable_reg_pp1_iter02_carry__1_i_3_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp1_iter02_carry__1_i_1
       (.I0(t_V_6_reg_202_reg[31]),
        .I1(t_V_6_reg_202_reg[30]),
        .O(ap_enable_reg_pp1_iter02_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_enable_reg_pp1_iter02_carry__1_i_2
       (.I0(t_V_6_reg_202_reg[28]),
        .I1(t_V_6_reg_202_reg[29]),
        .I2(t_V_6_reg_202_reg[27]),
        .O(ap_enable_reg_pp1_iter02_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_enable_reg_pp1_iter02_carry__1_i_3
       (.I0(t_V_6_reg_202_reg[25]),
        .I1(t_V_6_reg_202_reg[26]),
        .I2(t_V_6_reg_202_reg[24]),
        .O(ap_enable_reg_pp1_iter02_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp1_iter02_carry_i_1
       (.I0(t_V_6_reg_202_reg[11]),
        .I1(t_V_6_reg_202_reg[9]),
        .I2(t_V_6_reg_202_reg[10]),
        .O(ap_enable_reg_pp1_iter02_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp1_iter02_carry_i_2
       (.I0(t_V_6_reg_202_reg[8]),
        .I1(t_V_6_reg_202_reg[7]),
        .I2(t_V_6_reg_202_reg[6]),
        .O(ap_enable_reg_pp1_iter02_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_enable_reg_pp1_iter02_carry_i_3
       (.I0(t_V_6_reg_202_reg[4]),
        .I1(t_V_6_reg_202_reg[5]),
        .I2(t_V_6_reg_202_reg[3]),
        .O(ap_enable_reg_pp1_iter02_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_enable_reg_pp1_iter02_carry_i_4
       (.I0(t_V_6_reg_202_reg[0]),
        .I1(t_V_6_reg_202_reg[1]),
        .I2(t_V_6_reg_202_reg[2]),
        .O(ap_enable_reg_pp1_iter02_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h7777070000000000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(exitcond_i_reg_4360),
        .I1(exitcond_i_fu_345_p2),
        .I2(exitcond2_i_fu_334_p2),
        .I3(ap_CS_fsm_state4),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0FFD00000000000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond2_i_fu_334_p2),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_enable_reg_pp1_iter1_i_2_n_0),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp1_iter1_i_2
       (.I0(\exitcond_i_reg_436_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(\ap_CS_fsm[5]_i_2_n_0 ),
        .O(ap_enable_reg_pp1_iter1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000057777777)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(\eol_2_i_reg_272_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_0_data_out),
        .I5(ap_enable_reg_pp2_iter0_i_2_n_0),
        .O(ap_enable_reg_pp2_iter0_i_1_n_0));
  LUT3 #(
    .INIT(8'h57)) 
    ap_enable_reg_pp2_iter0_i_2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ap_CS_fsm_state7),
        .O(ap_enable_reg_pp2_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFDF001000000000)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_CS_fsm_state7),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(\eol_2_i_reg_272_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp2_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_ready_INST_0
       (.I0(exitcond2_i_fu_334_p2),
        .I1(ap_CS_fsm_state4),
        .O(ap_ready));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[0]_i_1 
       (.I0(tmp_data_V_reg_407[0]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[0]),
        .O(\axi_data_V1_i_reg_181[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[10]_i_1 
       (.I0(tmp_data_V_reg_407[10]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[10]),
        .O(\axi_data_V1_i_reg_181[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[11]_i_1 
       (.I0(tmp_data_V_reg_407[11]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[11]),
        .O(\axi_data_V1_i_reg_181[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[12]_i_1 
       (.I0(tmp_data_V_reg_407[12]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[12]),
        .O(\axi_data_V1_i_reg_181[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[13]_i_1 
       (.I0(tmp_data_V_reg_407[13]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[13]),
        .O(\axi_data_V1_i_reg_181[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[14]_i_1 
       (.I0(tmp_data_V_reg_407[14]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[14]),
        .O(\axi_data_V1_i_reg_181[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[15]_i_1 
       (.I0(tmp_data_V_reg_407[15]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[15]),
        .O(\axi_data_V1_i_reg_181[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[16]_i_1 
       (.I0(tmp_data_V_reg_407[16]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[16]),
        .O(\axi_data_V1_i_reg_181[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[17]_i_1 
       (.I0(tmp_data_V_reg_407[17]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[17]),
        .O(\axi_data_V1_i_reg_181[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[18]_i_1 
       (.I0(tmp_data_V_reg_407[18]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[18]),
        .O(\axi_data_V1_i_reg_181[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[19]_i_1 
       (.I0(tmp_data_V_reg_407[19]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[19]),
        .O(\axi_data_V1_i_reg_181[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[1]_i_1 
       (.I0(tmp_data_V_reg_407[1]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[1]),
        .O(\axi_data_V1_i_reg_181[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[20]_i_1 
       (.I0(tmp_data_V_reg_407[20]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[20]),
        .O(\axi_data_V1_i_reg_181[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[21]_i_1 
       (.I0(tmp_data_V_reg_407[21]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[21]),
        .O(\axi_data_V1_i_reg_181[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[22]_i_1 
       (.I0(tmp_data_V_reg_407[22]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[22]),
        .O(\axi_data_V1_i_reg_181[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[23]_i_1 
       (.I0(tmp_data_V_reg_407[23]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[23]),
        .O(\axi_data_V1_i_reg_181[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[2]_i_1 
       (.I0(tmp_data_V_reg_407[2]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[2]),
        .O(\axi_data_V1_i_reg_181[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[3]_i_1 
       (.I0(tmp_data_V_reg_407[3]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[3]),
        .O(\axi_data_V1_i_reg_181[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[4]_i_1 
       (.I0(tmp_data_V_reg_407[4]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[4]),
        .O(\axi_data_V1_i_reg_181[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[5]_i_1 
       (.I0(tmp_data_V_reg_407[5]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[5]),
        .O(\axi_data_V1_i_reg_181[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[6]_i_1 
       (.I0(tmp_data_V_reg_407[6]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[6]),
        .O(\axi_data_V1_i_reg_181[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[7]_i_1 
       (.I0(tmp_data_V_reg_407[7]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[7]),
        .O(\axi_data_V1_i_reg_181[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[8]_i_1 
       (.I0(tmp_data_V_reg_407[8]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[8]),
        .O(\axi_data_V1_i_reg_181[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_181[9]_i_1 
       (.I0(tmp_data_V_reg_407[9]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_295[9]),
        .O(\axi_data_V1_i_reg_181[9]_i_1_n_0 ));
  FDRE \axi_data_V1_i_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[0]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[0]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[10]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[10]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[11]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[11]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[12]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[12]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[13]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[13]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[14]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[14]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[15]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[15]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[16]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[16]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[17]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[17]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[18]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[18]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[19]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[19]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[1]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[1]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[20]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[20]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[21]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[21]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[22]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[22]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[23]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[23]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[2]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[2]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[3]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[3]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[4]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[4]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[5]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[5]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[6]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[6]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[7]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[7]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[8]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[8]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_181_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_181[9]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_181[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[0]_i_1 
       (.I0(axi_data_V_1_i_reg_236[0]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[0]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[0]),
        .O(\axi_data_V_1_i_reg_236[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[10]_i_1 
       (.I0(axi_data_V_1_i_reg_236[10]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[10]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[10]),
        .O(\axi_data_V_1_i_reg_236[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[11]_i_1 
       (.I0(axi_data_V_1_i_reg_236[11]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[11]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[11]),
        .O(\axi_data_V_1_i_reg_236[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[12]_i_1 
       (.I0(axi_data_V_1_i_reg_236[12]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[12]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[12]),
        .O(\axi_data_V_1_i_reg_236[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[13]_i_1 
       (.I0(axi_data_V_1_i_reg_236[13]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[13]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[13]),
        .O(\axi_data_V_1_i_reg_236[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[14]_i_1 
       (.I0(axi_data_V_1_i_reg_236[14]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[14]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[14]),
        .O(\axi_data_V_1_i_reg_236[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[15]_i_1 
       (.I0(axi_data_V_1_i_reg_236[15]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[15]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[15]),
        .O(\axi_data_V_1_i_reg_236[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[16]_i_1 
       (.I0(axi_data_V_1_i_reg_236[16]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[16]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[16]),
        .O(\axi_data_V_1_i_reg_236[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[17]_i_1 
       (.I0(axi_data_V_1_i_reg_236[17]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[17]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[17]),
        .O(\axi_data_V_1_i_reg_236[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[18]_i_1 
       (.I0(axi_data_V_1_i_reg_236[18]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[18]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[18]),
        .O(\axi_data_V_1_i_reg_236[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[19]_i_1 
       (.I0(axi_data_V_1_i_reg_236[19]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[19]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[19]),
        .O(\axi_data_V_1_i_reg_236[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[1]_i_1 
       (.I0(axi_data_V_1_i_reg_236[1]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[1]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[1]),
        .O(\axi_data_V_1_i_reg_236[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[20]_i_1 
       (.I0(axi_data_V_1_i_reg_236[20]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[20]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[20]),
        .O(\axi_data_V_1_i_reg_236[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[21]_i_1 
       (.I0(axi_data_V_1_i_reg_236[21]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[21]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[21]),
        .O(\axi_data_V_1_i_reg_236[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[22]_i_1 
       (.I0(axi_data_V_1_i_reg_236[22]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[22]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[22]),
        .O(\axi_data_V_1_i_reg_236[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[23]_i_1 
       (.I0(axi_data_V_1_i_reg_236[23]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[23]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[23]),
        .O(\axi_data_V_1_i_reg_236[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[2]_i_1 
       (.I0(axi_data_V_1_i_reg_236[2]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[2]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[2]),
        .O(\axi_data_V_1_i_reg_236[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[3]_i_1 
       (.I0(axi_data_V_1_i_reg_236[3]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[3]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[3]),
        .O(\axi_data_V_1_i_reg_236[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[4]_i_1 
       (.I0(axi_data_V_1_i_reg_236[4]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[4]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[4]),
        .O(\axi_data_V_1_i_reg_236[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[5]_i_1 
       (.I0(axi_data_V_1_i_reg_236[5]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[5]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[5]),
        .O(\axi_data_V_1_i_reg_236[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[6]_i_1 
       (.I0(axi_data_V_1_i_reg_236[6]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[6]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[6]),
        .O(\axi_data_V_1_i_reg_236[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[7]_i_1 
       (.I0(axi_data_V_1_i_reg_236[7]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[7]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[7]),
        .O(\axi_data_V_1_i_reg_236[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[8]_i_1 
       (.I0(axi_data_V_1_i_reg_236[8]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[8]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[8]),
        .O(\axi_data_V_1_i_reg_236[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_reg_236[9]_i_1 
       (.I0(axi_data_V_1_i_reg_236[9]),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_data_V_0_data_out[9]),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_data_V1_i_reg_181[9]),
        .O(\axi_data_V_1_i_reg_236[9]_i_1_n_0 ));
  FDRE \axi_data_V_1_i_reg_236_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[0]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[0]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[10] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[10]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[10]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[11] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[11]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[11]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[12] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[12]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[12]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[13] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[13]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[13]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[14] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[14]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[14]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[15] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[15]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[15]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[16] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[16]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[16]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[17] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[17]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[17]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[18] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[18]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[18]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[19] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[19]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[19]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[1] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[1]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[1]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[20] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[20]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[20]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[21] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[21]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[21]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[22] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[22]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[22]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[23] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[23]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[23]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[2] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[2]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[2]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[3] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[3]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[3]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[4] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[4]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[4]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[5] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[5]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[5]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[6] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[6]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[6]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[7] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[7]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[7]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[8] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[8]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[8]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_236_reg[9] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\axi_data_V_1_i_reg_236[9]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_236[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[0]_i_1 
       (.I0(axi_data_V_1_i_reg_236[0]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(\axi_data_V_3_i_reg_295[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[10]_i_1 
       (.I0(axi_data_V_1_i_reg_236[10]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[10]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[10]),
        .O(\axi_data_V_3_i_reg_295[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[11]_i_1 
       (.I0(axi_data_V_1_i_reg_236[11]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[11]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[11]),
        .O(\axi_data_V_3_i_reg_295[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[12]_i_1 
       (.I0(axi_data_V_1_i_reg_236[12]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[12]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[12]),
        .O(\axi_data_V_3_i_reg_295[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[13]_i_1 
       (.I0(axi_data_V_1_i_reg_236[13]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[13]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[13]),
        .O(\axi_data_V_3_i_reg_295[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[14]_i_1 
       (.I0(axi_data_V_1_i_reg_236[14]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[14]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[14]),
        .O(\axi_data_V_3_i_reg_295[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[15]_i_1 
       (.I0(axi_data_V_1_i_reg_236[15]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[15]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[15]),
        .O(\axi_data_V_3_i_reg_295[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[16]_i_1 
       (.I0(axi_data_V_1_i_reg_236[16]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[16]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[16]),
        .O(\axi_data_V_3_i_reg_295[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[17]_i_1 
       (.I0(axi_data_V_1_i_reg_236[17]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[17]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[17]),
        .O(\axi_data_V_3_i_reg_295[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[18]_i_1 
       (.I0(axi_data_V_1_i_reg_236[18]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[18]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[18]),
        .O(\axi_data_V_3_i_reg_295[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[19]_i_1 
       (.I0(axi_data_V_1_i_reg_236[19]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[19]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[19]),
        .O(\axi_data_V_3_i_reg_295[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[1]_i_1 
       (.I0(axi_data_V_1_i_reg_236[1]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(\axi_data_V_3_i_reg_295[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[20]_i_1 
       (.I0(axi_data_V_1_i_reg_236[20]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[20]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[20]),
        .O(\axi_data_V_3_i_reg_295[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[21]_i_1 
       (.I0(axi_data_V_1_i_reg_236[21]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[21]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[21]),
        .O(\axi_data_V_3_i_reg_295[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[22]_i_1 
       (.I0(axi_data_V_1_i_reg_236[22]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[22]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[22]),
        .O(\axi_data_V_3_i_reg_295[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[23]_i_1 
       (.I0(axi_data_V_1_i_reg_236[23]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[23]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[23]),
        .O(\axi_data_V_3_i_reg_295[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[2]_i_1 
       (.I0(axi_data_V_1_i_reg_236[2]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(\axi_data_V_3_i_reg_295[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[3]_i_1 
       (.I0(axi_data_V_1_i_reg_236[3]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(\axi_data_V_3_i_reg_295[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[4]_i_1 
       (.I0(axi_data_V_1_i_reg_236[4]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(\axi_data_V_3_i_reg_295[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[5]_i_1 
       (.I0(axi_data_V_1_i_reg_236[5]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(\axi_data_V_3_i_reg_295[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[6]_i_1 
       (.I0(axi_data_V_1_i_reg_236[6]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(\axi_data_V_3_i_reg_295[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[7]_i_1 
       (.I0(axi_data_V_1_i_reg_236[7]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(\axi_data_V_3_i_reg_295[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[8]_i_1 
       (.I0(axi_data_V_1_i_reg_236[8]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[8]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[8]),
        .O(\axi_data_V_3_i_reg_295[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_295[9]_i_1 
       (.I0(axi_data_V_1_i_reg_236[9]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[9]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[9]),
        .O(\axi_data_V_3_i_reg_295[9]_i_1_n_0 ));
  FDRE \axi_data_V_3_i_reg_295_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[0]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[10] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[10]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[10]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[11] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[11]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[11]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[12] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[12]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[12]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[13] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[13]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[13]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[14] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[14]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[14]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[15] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[15]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[15]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[16] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[16]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[16]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[17] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[17]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[17]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[18] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[18]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[18]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[19] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[19]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[19]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[1] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[1]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[20] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[20]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[20]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[21] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[21]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[21]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[22] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[22]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[22]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[23] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[23]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[23]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[2] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[2]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[3] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[3]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[4] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[4]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[5] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[5]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[6] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[6]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[7] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[7]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[7]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[8] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[8]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[8]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_295_reg[9] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_295[9]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_295[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V1_i_reg_171[0]_i_1 
       (.I0(tmp_last_V_reg_415),
        .I1(ap_CS_fsm_state3),
        .I2(axi_last_V_3_i_reg_283),
        .O(\axi_last_V1_i_reg_171[0]_i_1_n_0 ));
  FDRE \axi_last_V1_i_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_last_V1_i_reg_171[0]_i_1_n_0 ),
        .Q(axi_last_V1_i_reg_171),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_3_i_reg_283[0]_i_1 
       (.I0(\eol_reg_225_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\axi_last_V_3_i_reg_283[0]_i_1_n_0 ));
  FDRE \axi_last_V_3_i_reg_283_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\axi_last_V_3_i_reg_283[0]_i_1_n_0 ),
        .Q(axi_last_V_3_i_reg_283),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFACFFFFFFAC0000)) 
    \brmerge_i_reg_445[0]_i_1 
       (.I0(\brmerge_i_reg_445[0]_i_2_n_0 ),
        .I1(\eol_i_reg_213_reg_n_0_[0] ),
        .I2(\brmerge_i_reg_445[0]_i_3_n_0 ),
        .I3(sof_1_i_fu_100),
        .I4(brmerge_i_reg_4450),
        .I5(brmerge_i_reg_445),
        .O(\brmerge_i_reg_445[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \brmerge_i_reg_445[0]_i_2 
       (.I0(\eol_reg_225_reg_n_0_[0] ),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\brmerge_i_reg_445[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \brmerge_i_reg_445[0]_i_3 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(\exitcond_i_reg_436_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .O(\brmerge_i_reg_445[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \brmerge_i_reg_445[0]_i_4 
       (.I0(exitcond_i_reg_4360),
        .I1(exitcond_i_fu_345_p2),
        .O(brmerge_i_reg_4450));
  FDRE \brmerge_i_reg_445_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\brmerge_i_reg_445[0]_i_1_n_0 ),
        .Q(brmerge_i_reg_445),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \eol_2_i_reg_272[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_enable_reg_pp2_iter1_reg_n_0),
        .I2(\eol_2_i_reg_272_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(\eol_2_i_reg_272[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eol_2_i_reg_272[0]_i_2 
       (.I0(\eol_i_reg_213_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\eol_2_i_reg_272[0]_i_2_n_0 ));
  FDRE \eol_2_i_reg_272_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_272[0]_i_1_n_0 ),
        .D(\eol_2_i_reg_272[0]_i_2_n_0 ),
        .Q(\eol_2_i_reg_272_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080800000000000)) 
    \eol_i_reg_213[0]_i_1 
       (.I0(input_img_data_strea_full_n),
        .I1(input_img_data_strea_1_full_n),
        .I2(input_img_data_strea_2_full_n),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(brmerge_i_reg_445),
        .I5(\eol_i_reg_213[0]_i_2_n_0 ),
        .O(eol_i_reg_213));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    \eol_i_reg_213[0]_i_2 
       (.I0(AXI_video_strm_V_last_V_0_data_out),
        .I1(brmerge_i_reg_445),
        .I2(\eol_reg_225_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .I4(\exitcond_i_reg_436_reg_n_0_[0] ),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(\eol_i_reg_213[0]_i_2_n_0 ));
  FDRE \eol_i_reg_213_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(eol_i_reg_213),
        .Q(\eol_i_reg_213_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \eol_reg_225[0]_i_1 
       (.I0(exitcond2_i_fu_334_p2),
        .I1(ap_CS_fsm_state4),
        .I2(\SRL_SIG_reg[1][0] ),
        .O(eol_reg_225));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \eol_reg_225[0]_i_2 
       (.I0(\eol_reg_225_reg_n_0_[0] ),
        .I1(brmerge_i_reg_445),
        .I2(AXI_video_strm_V_last_V_0_data_out),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(axi_last_V1_i_reg_171),
        .O(\eol_reg_225[0]_i_2_n_0 ));
  FDRE \eol_reg_225_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_225),
        .D(\eol_reg_225[0]_i_2_n_0 ),
        .Q(\eol_reg_225_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_i_reg_436[0]_i_1 
       (.I0(exitcond_i_fu_345_p2),
        .I1(exitcond_i_reg_4360),
        .I2(\exitcond_i_reg_436_reg_n_0_[0] ),
        .O(\exitcond_i_reg_436[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_436_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_436[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_436_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_431[0]_i_1 
       (.I0(t_V_reg_191[0]),
        .O(i_V_fu_339_p2[0]));
  FDRE \i_V_reg_431_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[0]),
        .Q(i_V_reg_431[0]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[10]),
        .Q(i_V_reg_431[10]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[11]),
        .Q(i_V_reg_431[11]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[12]),
        .Q(i_V_reg_431[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_431_reg[12]_i_1 
       (.CI(\i_V_reg_431_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_431_reg[12]_i_1_n_0 ,\i_V_reg_431_reg[12]_i_1_n_1 ,\i_V_reg_431_reg[12]_i_1_n_2 ,\i_V_reg_431_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_339_p2[12:9]),
        .S(t_V_reg_191[12:9]));
  FDRE \i_V_reg_431_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[13]),
        .Q(i_V_reg_431[13]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[14]),
        .Q(i_V_reg_431[14]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[15]),
        .Q(i_V_reg_431[15]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[16]),
        .Q(i_V_reg_431[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_431_reg[16]_i_1 
       (.CI(\i_V_reg_431_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_431_reg[16]_i_1_n_0 ,\i_V_reg_431_reg[16]_i_1_n_1 ,\i_V_reg_431_reg[16]_i_1_n_2 ,\i_V_reg_431_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_339_p2[16:13]),
        .S(t_V_reg_191[16:13]));
  FDRE \i_V_reg_431_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[17]),
        .Q(i_V_reg_431[17]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[18]),
        .Q(i_V_reg_431[18]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[19]),
        .Q(i_V_reg_431[19]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[1]),
        .Q(i_V_reg_431[1]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[20]),
        .Q(i_V_reg_431[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_431_reg[20]_i_1 
       (.CI(\i_V_reg_431_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_431_reg[20]_i_1_n_0 ,\i_V_reg_431_reg[20]_i_1_n_1 ,\i_V_reg_431_reg[20]_i_1_n_2 ,\i_V_reg_431_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_339_p2[20:17]),
        .S(t_V_reg_191[20:17]));
  FDRE \i_V_reg_431_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[21]),
        .Q(i_V_reg_431[21]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[22]),
        .Q(i_V_reg_431[22]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[23]),
        .Q(i_V_reg_431[23]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[24]),
        .Q(i_V_reg_431[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_431_reg[24]_i_1 
       (.CI(\i_V_reg_431_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_431_reg[24]_i_1_n_0 ,\i_V_reg_431_reg[24]_i_1_n_1 ,\i_V_reg_431_reg[24]_i_1_n_2 ,\i_V_reg_431_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_339_p2[24:21]),
        .S(t_V_reg_191[24:21]));
  FDRE \i_V_reg_431_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[25]),
        .Q(i_V_reg_431[25]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[26]),
        .Q(i_V_reg_431[26]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[27]),
        .Q(i_V_reg_431[27]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[28]),
        .Q(i_V_reg_431[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_431_reg[28]_i_1 
       (.CI(\i_V_reg_431_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_431_reg[28]_i_1_n_0 ,\i_V_reg_431_reg[28]_i_1_n_1 ,\i_V_reg_431_reg[28]_i_1_n_2 ,\i_V_reg_431_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_339_p2[28:25]),
        .S(t_V_reg_191[28:25]));
  FDRE \i_V_reg_431_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[29]),
        .Q(i_V_reg_431[29]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[2]),
        .Q(i_V_reg_431[2]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[30]),
        .Q(i_V_reg_431[30]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[31]),
        .Q(i_V_reg_431[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_431_reg[31]_i_1 
       (.CI(\i_V_reg_431_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_431_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_431_reg[31]_i_1_n_2 ,\i_V_reg_431_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_431_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_339_p2[31:29]}),
        .S({1'b0,t_V_reg_191[31:29]}));
  FDRE \i_V_reg_431_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[3]),
        .Q(i_V_reg_431[3]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[4]),
        .Q(i_V_reg_431[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_431_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_431_reg[4]_i_1_n_0 ,\i_V_reg_431_reg[4]_i_1_n_1 ,\i_V_reg_431_reg[4]_i_1_n_2 ,\i_V_reg_431_reg[4]_i_1_n_3 }),
        .CYINIT(t_V_reg_191[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_339_p2[4:1]),
        .S(t_V_reg_191[4:1]));
  FDRE \i_V_reg_431_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[5]),
        .Q(i_V_reg_431[5]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[6]),
        .Q(i_V_reg_431[6]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[7]),
        .Q(i_V_reg_431[7]),
        .R(1'b0));
  FDRE \i_V_reg_431_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[8]),
        .Q(i_V_reg_431[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_431_reg[8]_i_1 
       (.CI(\i_V_reg_431_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_431_reg[8]_i_1_n_0 ,\i_V_reg_431_reg[8]_i_1_n_1 ,\i_V_reg_431_reg[8]_i_1_n_2 ,\i_V_reg_431_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_339_p2[8:5]),
        .S(t_V_reg_191[8:5]));
  FDRE \i_V_reg_431_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_339_p2[9]),
        .Q(i_V_reg_431[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[1]_i_3 
       (.I0(Q),
        .I1(internal_full_n_reg),
        .I2(input_img_rows_V_c_empty_n),
        .I3(input_img_rows_V_c18_full_n),
        .I4(input_img_cols_V_c19_full_n),
        .I5(input_img_cols_V_c_empty_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hDFDFDF00)) 
    \sof_1_i_fu_100[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(exitcond_i_fu_345_p2),
        .I2(exitcond_i_reg_4360),
        .I3(sof_1_i_fu_100),
        .I4(ap_CS_fsm_state3),
        .O(\sof_1_i_fu_100[0]_i_1_n_0 ));
  FDRE \sof_1_i_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_1_i_fu_100[0]_i_1_n_0 ),
        .Q(sof_1_i_fu_100),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h77707070)) 
    start_once_reg_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond2_i_fu_334_p2),
        .I2(start_once_reg),
        .I3(start_for_CvtColor_U0_full_n),
        .I4(ap_start),
        .O(start_once_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_0),
        .Q(start_once_reg),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h00DF0000)) 
    \t_V_6_reg_202[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(exitcond_i_fu_345_p2),
        .I2(exitcond_i_reg_4360),
        .I3(exitcond2_i_fu_334_p2),
        .I4(ap_CS_fsm_state4),
        .O(t_V_6_reg_202));
  LUT3 #(
    .INIT(8'h20)) 
    \t_V_6_reg_202[0]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(exitcond_i_fu_345_p2),
        .I2(exitcond_i_reg_4360),
        .O(sof_1_i_fu_1000));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_6_reg_202[0]_i_4 
       (.I0(t_V_6_reg_202_reg[0]),
        .O(\t_V_6_reg_202[0]_i_4_n_0 ));
  FDRE \t_V_6_reg_202_reg[0] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[0]_i_3_n_7 ),
        .Q(t_V_6_reg_202_reg[0]),
        .R(t_V_6_reg_202));
  CARRY4 \t_V_6_reg_202_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_6_reg_202_reg[0]_i_3_n_0 ,\t_V_6_reg_202_reg[0]_i_3_n_1 ,\t_V_6_reg_202_reg[0]_i_3_n_2 ,\t_V_6_reg_202_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_6_reg_202_reg[0]_i_3_n_4 ,\t_V_6_reg_202_reg[0]_i_3_n_5 ,\t_V_6_reg_202_reg[0]_i_3_n_6 ,\t_V_6_reg_202_reg[0]_i_3_n_7 }),
        .S({t_V_6_reg_202_reg[3:1],\t_V_6_reg_202[0]_i_4_n_0 }));
  FDRE \t_V_6_reg_202_reg[10] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[8]_i_1_n_5 ),
        .Q(t_V_6_reg_202_reg[10]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[11] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[8]_i_1_n_4 ),
        .Q(t_V_6_reg_202_reg[11]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[12] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[12]_i_1_n_7 ),
        .Q(t_V_6_reg_202_reg[12]),
        .R(t_V_6_reg_202));
  CARRY4 \t_V_6_reg_202_reg[12]_i_1 
       (.CI(\t_V_6_reg_202_reg[8]_i_1_n_0 ),
        .CO({\t_V_6_reg_202_reg[12]_i_1_n_0 ,\t_V_6_reg_202_reg[12]_i_1_n_1 ,\t_V_6_reg_202_reg[12]_i_1_n_2 ,\t_V_6_reg_202_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_202_reg[12]_i_1_n_4 ,\t_V_6_reg_202_reg[12]_i_1_n_5 ,\t_V_6_reg_202_reg[12]_i_1_n_6 ,\t_V_6_reg_202_reg[12]_i_1_n_7 }),
        .S(t_V_6_reg_202_reg[15:12]));
  FDRE \t_V_6_reg_202_reg[13] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[12]_i_1_n_6 ),
        .Q(t_V_6_reg_202_reg[13]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[14] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[12]_i_1_n_5 ),
        .Q(t_V_6_reg_202_reg[14]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[15] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[12]_i_1_n_4 ),
        .Q(t_V_6_reg_202_reg[15]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[16] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[16]_i_1_n_7 ),
        .Q(t_V_6_reg_202_reg[16]),
        .R(t_V_6_reg_202));
  CARRY4 \t_V_6_reg_202_reg[16]_i_1 
       (.CI(\t_V_6_reg_202_reg[12]_i_1_n_0 ),
        .CO({\t_V_6_reg_202_reg[16]_i_1_n_0 ,\t_V_6_reg_202_reg[16]_i_1_n_1 ,\t_V_6_reg_202_reg[16]_i_1_n_2 ,\t_V_6_reg_202_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_202_reg[16]_i_1_n_4 ,\t_V_6_reg_202_reg[16]_i_1_n_5 ,\t_V_6_reg_202_reg[16]_i_1_n_6 ,\t_V_6_reg_202_reg[16]_i_1_n_7 }),
        .S(t_V_6_reg_202_reg[19:16]));
  FDRE \t_V_6_reg_202_reg[17] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[16]_i_1_n_6 ),
        .Q(t_V_6_reg_202_reg[17]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[18] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[16]_i_1_n_5 ),
        .Q(t_V_6_reg_202_reg[18]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[19] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[16]_i_1_n_4 ),
        .Q(t_V_6_reg_202_reg[19]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[1] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[0]_i_3_n_6 ),
        .Q(t_V_6_reg_202_reg[1]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[20] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[20]_i_1_n_7 ),
        .Q(t_V_6_reg_202_reg[20]),
        .R(t_V_6_reg_202));
  CARRY4 \t_V_6_reg_202_reg[20]_i_1 
       (.CI(\t_V_6_reg_202_reg[16]_i_1_n_0 ),
        .CO({\t_V_6_reg_202_reg[20]_i_1_n_0 ,\t_V_6_reg_202_reg[20]_i_1_n_1 ,\t_V_6_reg_202_reg[20]_i_1_n_2 ,\t_V_6_reg_202_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_202_reg[20]_i_1_n_4 ,\t_V_6_reg_202_reg[20]_i_1_n_5 ,\t_V_6_reg_202_reg[20]_i_1_n_6 ,\t_V_6_reg_202_reg[20]_i_1_n_7 }),
        .S(t_V_6_reg_202_reg[23:20]));
  FDRE \t_V_6_reg_202_reg[21] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[20]_i_1_n_6 ),
        .Q(t_V_6_reg_202_reg[21]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[22] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[20]_i_1_n_5 ),
        .Q(t_V_6_reg_202_reg[22]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[23] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[20]_i_1_n_4 ),
        .Q(t_V_6_reg_202_reg[23]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[24] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[24]_i_1_n_7 ),
        .Q(t_V_6_reg_202_reg[24]),
        .R(t_V_6_reg_202));
  CARRY4 \t_V_6_reg_202_reg[24]_i_1 
       (.CI(\t_V_6_reg_202_reg[20]_i_1_n_0 ),
        .CO({\t_V_6_reg_202_reg[24]_i_1_n_0 ,\t_V_6_reg_202_reg[24]_i_1_n_1 ,\t_V_6_reg_202_reg[24]_i_1_n_2 ,\t_V_6_reg_202_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_202_reg[24]_i_1_n_4 ,\t_V_6_reg_202_reg[24]_i_1_n_5 ,\t_V_6_reg_202_reg[24]_i_1_n_6 ,\t_V_6_reg_202_reg[24]_i_1_n_7 }),
        .S(t_V_6_reg_202_reg[27:24]));
  FDRE \t_V_6_reg_202_reg[25] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[24]_i_1_n_6 ),
        .Q(t_V_6_reg_202_reg[25]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[26] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[24]_i_1_n_5 ),
        .Q(t_V_6_reg_202_reg[26]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[27] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[24]_i_1_n_4 ),
        .Q(t_V_6_reg_202_reg[27]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[28] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[28]_i_1_n_7 ),
        .Q(t_V_6_reg_202_reg[28]),
        .R(t_V_6_reg_202));
  CARRY4 \t_V_6_reg_202_reg[28]_i_1 
       (.CI(\t_V_6_reg_202_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_6_reg_202_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_6_reg_202_reg[28]_i_1_n_1 ,\t_V_6_reg_202_reg[28]_i_1_n_2 ,\t_V_6_reg_202_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_202_reg[28]_i_1_n_4 ,\t_V_6_reg_202_reg[28]_i_1_n_5 ,\t_V_6_reg_202_reg[28]_i_1_n_6 ,\t_V_6_reg_202_reg[28]_i_1_n_7 }),
        .S(t_V_6_reg_202_reg[31:28]));
  FDRE \t_V_6_reg_202_reg[29] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[28]_i_1_n_6 ),
        .Q(t_V_6_reg_202_reg[29]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[2] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[0]_i_3_n_5 ),
        .Q(t_V_6_reg_202_reg[2]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[30] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[28]_i_1_n_5 ),
        .Q(t_V_6_reg_202_reg[30]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[31] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[28]_i_1_n_4 ),
        .Q(t_V_6_reg_202_reg[31]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[3] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[0]_i_3_n_4 ),
        .Q(t_V_6_reg_202_reg[3]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[4] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[4]_i_1_n_7 ),
        .Q(t_V_6_reg_202_reg[4]),
        .R(t_V_6_reg_202));
  CARRY4 \t_V_6_reg_202_reg[4]_i_1 
       (.CI(\t_V_6_reg_202_reg[0]_i_3_n_0 ),
        .CO({\t_V_6_reg_202_reg[4]_i_1_n_0 ,\t_V_6_reg_202_reg[4]_i_1_n_1 ,\t_V_6_reg_202_reg[4]_i_1_n_2 ,\t_V_6_reg_202_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_202_reg[4]_i_1_n_4 ,\t_V_6_reg_202_reg[4]_i_1_n_5 ,\t_V_6_reg_202_reg[4]_i_1_n_6 ,\t_V_6_reg_202_reg[4]_i_1_n_7 }),
        .S(t_V_6_reg_202_reg[7:4]));
  FDRE \t_V_6_reg_202_reg[5] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[4]_i_1_n_6 ),
        .Q(t_V_6_reg_202_reg[5]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[6] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[4]_i_1_n_5 ),
        .Q(t_V_6_reg_202_reg[6]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[7] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[4]_i_1_n_4 ),
        .Q(t_V_6_reg_202_reg[7]),
        .R(t_V_6_reg_202));
  FDRE \t_V_6_reg_202_reg[8] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[8]_i_1_n_7 ),
        .Q(t_V_6_reg_202_reg[8]),
        .R(t_V_6_reg_202));
  CARRY4 \t_V_6_reg_202_reg[8]_i_1 
       (.CI(\t_V_6_reg_202_reg[4]_i_1_n_0 ),
        .CO({\t_V_6_reg_202_reg[8]_i_1_n_0 ,\t_V_6_reg_202_reg[8]_i_1_n_1 ,\t_V_6_reg_202_reg[8]_i_1_n_2 ,\t_V_6_reg_202_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_202_reg[8]_i_1_n_4 ,\t_V_6_reg_202_reg[8]_i_1_n_5 ,\t_V_6_reg_202_reg[8]_i_1_n_6 ,\t_V_6_reg_202_reg[8]_i_1_n_7 }),
        .S(t_V_6_reg_202_reg[11:8]));
  FDRE \t_V_6_reg_202_reg[9] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1000),
        .D(\t_V_6_reg_202_reg[8]_i_1_n_6 ),
        .Q(t_V_6_reg_202_reg[9]),
        .R(t_V_6_reg_202));
  FDRE \t_V_reg_191_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[0]),
        .Q(t_V_reg_191[0]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[10]),
        .Q(t_V_reg_191[10]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[11]),
        .Q(t_V_reg_191[11]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[12]),
        .Q(t_V_reg_191[12]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[13]),
        .Q(t_V_reg_191[13]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[14]),
        .Q(t_V_reg_191[14]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[15]),
        .Q(t_V_reg_191[15]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[16]),
        .Q(t_V_reg_191[16]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[17]),
        .Q(t_V_reg_191[17]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[18]),
        .Q(t_V_reg_191[18]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[19]),
        .Q(t_V_reg_191[19]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[1]),
        .Q(t_V_reg_191[1]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[20]),
        .Q(t_V_reg_191[20]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[21]),
        .Q(t_V_reg_191[21]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[22]),
        .Q(t_V_reg_191[22]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[23]),
        .Q(t_V_reg_191[23]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[24]),
        .Q(t_V_reg_191[24]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[25]),
        .Q(t_V_reg_191[25]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[26]),
        .Q(t_V_reg_191[26]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[27]),
        .Q(t_V_reg_191[27]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[28]),
        .Q(t_V_reg_191[28]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[29]),
        .Q(t_V_reg_191[29]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[2]),
        .Q(t_V_reg_191[2]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[30]),
        .Q(t_V_reg_191[30]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[31]),
        .Q(t_V_reg_191[31]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[3]),
        .Q(t_V_reg_191[3]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[4]),
        .Q(t_V_reg_191[4]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[5]),
        .Q(t_V_reg_191[5]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[6]),
        .Q(t_V_reg_191[6]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[7]),
        .Q(t_V_reg_191[7]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[8]),
        .Q(t_V_reg_191[8]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_191_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_431[9]),
        .Q(t_V_reg_191[9]),
        .R(ap_CS_fsm_state3));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(AXI_video_strm_V_data_V_0_data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[10]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[10]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[10]),
        .O(AXI_video_strm_V_data_V_0_data_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[11]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[11]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[11]),
        .O(AXI_video_strm_V_data_V_0_data_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[12]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[12]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[12]),
        .O(AXI_video_strm_V_data_V_0_data_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[13]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[13]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[13]),
        .O(AXI_video_strm_V_data_V_0_data_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[14]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[14]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[14]),
        .O(AXI_video_strm_V_data_V_0_data_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[15]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[15]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[15]),
        .O(AXI_video_strm_V_data_V_0_data_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[16]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[16]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[16]),
        .O(AXI_video_strm_V_data_V_0_data_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[17]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[17]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[17]),
        .O(AXI_video_strm_V_data_V_0_data_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[18]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[18]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[18]),
        .O(AXI_video_strm_V_data_V_0_data_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[19]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[19]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[19]),
        .O(AXI_video_strm_V_data_V_0_data_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(AXI_video_strm_V_data_V_0_data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[20]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[20]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[20]),
        .O(AXI_video_strm_V_data_V_0_data_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[21]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[21]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[21]),
        .O(AXI_video_strm_V_data_V_0_data_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[22]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[22]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[22]),
        .O(AXI_video_strm_V_data_V_0_data_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[23]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[23]),
        .O(AXI_video_strm_V_data_V_0_data_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[2]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(AXI_video_strm_V_data_V_0_data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[3]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(AXI_video_strm_V_data_V_0_data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[4]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(AXI_video_strm_V_data_V_0_data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[5]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(AXI_video_strm_V_data_V_0_data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[6]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(AXI_video_strm_V_data_V_0_data_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(AXI_video_strm_V_data_V_0_data_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[8]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[8]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[8]),
        .O(AXI_video_strm_V_data_V_0_data_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_407[9]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[9]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[9]),
        .O(AXI_video_strm_V_data_V_0_data_out[9]));
  FDRE \tmp_data_V_reg_407_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[0]),
        .Q(tmp_data_V_reg_407[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[10]),
        .Q(tmp_data_V_reg_407[10]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[11]),
        .Q(tmp_data_V_reg_407[11]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[12]),
        .Q(tmp_data_V_reg_407[12]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[13]),
        .Q(tmp_data_V_reg_407[13]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[14]),
        .Q(tmp_data_V_reg_407[14]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[15]),
        .Q(tmp_data_V_reg_407[15]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[16]),
        .Q(tmp_data_V_reg_407[16]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[17]),
        .Q(tmp_data_V_reg_407[17]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[18]),
        .Q(tmp_data_V_reg_407[18]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[19]),
        .Q(tmp_data_V_reg_407[19]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[1]),
        .Q(tmp_data_V_reg_407[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[20]),
        .Q(tmp_data_V_reg_407[20]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[21]),
        .Q(tmp_data_V_reg_407[21]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[22]),
        .Q(tmp_data_V_reg_407[22]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[23]),
        .Q(tmp_data_V_reg_407[23]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[2]),
        .Q(tmp_data_V_reg_407[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[3]),
        .Q(tmp_data_V_reg_407[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[4]),
        .Q(tmp_data_V_reg_407[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[5]),
        .Q(tmp_data_V_reg_407[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[6]),
        .Q(tmp_data_V_reg_407[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[7]),
        .Q(tmp_data_V_reg_407[7]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[8]),
        .Q(tmp_data_V_reg_407[8]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_407_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[9]),
        .Q(tmp_data_V_reg_407[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_reg_415[0]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state2),
        .O(AXI_video_strm_V_data_V_0_sel2));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_415[0]_i_2 
       (.I0(AXI_video_strm_V_last_V_0_payload_B),
        .I1(AXI_video_strm_V_last_V_0_sel),
        .I2(AXI_video_strm_V_last_V_0_payload_A),
        .O(AXI_video_strm_V_last_V_0_data_out));
  FDRE \tmp_last_V_reg_415_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_last_V_0_data_out),
        .Q(tmp_last_V_reg_415),
        .R(1'b0));
endmodule

module design_1_image_filter_1_0_CvtColor
   (CO,
    start_once_reg_reg_0,
    Q,
    E,
    \mOutPtr_reg[0] ,
    internal_full_n_reg,
    \mOutPtr_reg[0]_0 ,
    internal_empty_n4_out,
    internal_full_n_reg_0,
    internal_empty_n_reg,
    ce,
    \SRL_SIG_reg[0][7] ,
    ap_clk,
    B,
    \SRL_SIG_reg[0][7]_0 ,
    ap_rst,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_0 ,
    ap_enable_reg_pp1_iter1_reg,
    input_img_cols_V_c19_empty_n,
    input_img_rows_V_c18_empty_n,
    internal_empty_n_reg_0,
    start_for_CvtColor_U0_empty_n,
    start_for_Sobel_U0_full_n,
    mid_img_data_stream_s_full_n,
    input_img_data_strea_empty_n,
    input_img_data_strea_2_empty_n,
    input_img_data_strea_1_empty_n,
    D);
  output [0:0]CO;
  output start_once_reg_reg_0;
  output [1:0]Q;
  output [0:0]E;
  output \mOutPtr_reg[0] ;
  output internal_full_n_reg;
  output [0:0]\mOutPtr_reg[0]_0 ;
  output internal_empty_n4_out;
  output internal_full_n_reg_0;
  output internal_empty_n_reg;
  output ce;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_clk;
  input [7:0]B;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_rst;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input ap_enable_reg_pp1_iter1_reg;
  input input_img_cols_V_c19_empty_n;
  input input_img_rows_V_c18_empty_n;
  input internal_empty_n_reg_0;
  input start_for_CvtColor_U0_empty_n;
  input start_for_Sobel_U0_full_n;
  input mid_img_data_stream_s_full_n;
  input input_img_data_strea_empty_n;
  input input_img_data_strea_2_empty_n;
  input input_img_data_strea_1_empty_n;
  input [7:0]D;

  wire [7:0]B;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG[0][1]_i_2_n_0 ;
  wire \SRL_SIG[0][3]_i_2_n_0 ;
  wire \SRL_SIG[0][3]_i_3_n_0 ;
  wire \SRL_SIG[0][7]_i_4_n_0 ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state8;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm5_carry_i_1_n_0;
  wire ap_NS_fsm5_carry_i_2_n_0;
  wire ap_NS_fsm5_carry_i_3_n_0;
  wire ap_NS_fsm5_carry_i_4_n_0;
  wire ap_NS_fsm5_carry_n_3;
  wire ap_block_pp0_stage0_subdone3_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_enable_reg_pp0_iter4_reg_n_0;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_rst;
  wire ap_rst_n;
  wire ce;
  wire [8:0]i_fu_162_p2;
  wire i_i_reg_131;
  wire \i_i_reg_131_reg_n_0_[0] ;
  wire \i_i_reg_131_reg_n_0_[1] ;
  wire \i_i_reg_131_reg_n_0_[2] ;
  wire \i_i_reg_131_reg_n_0_[3] ;
  wire \i_i_reg_131_reg_n_0_[4] ;
  wire \i_i_reg_131_reg_n_0_[5] ;
  wire \i_i_reg_131_reg_n_0_[6] ;
  wire \i_i_reg_131_reg_n_0_[7] ;
  wire \i_i_reg_131_reg_n_0_[8] ;
  wire [8:0]i_reg_293;
  wire \i_reg_293[8]_i_2_n_0 ;
  wire image_filter_mac_cud_U18_n_0;
  wire image_filter_mac_cud_U18_n_1;
  wire image_filter_mac_cud_U18_n_11;
  wire image_filter_mac_cud_U18_n_12;
  wire image_filter_mac_cud_U18_n_13;
  wire image_filter_mac_cud_U18_n_2;
  wire image_filter_mac_cud_U18_n_3;
  wire image_filter_mac_cud_U18_n_4;
  wire image_filter_mac_cud_U18_n_5;
  wire image_filter_mac_cud_U18_n_6;
  wire image_filter_mac_cud_U18_n_7;
  wire image_filter_mac_cud_U18_n_8;
  wire image_filter_mac_dEe_U19_n_0;
  wire image_filter_mac_dEe_U19_n_1;
  wire image_filter_mac_dEe_U19_n_10;
  wire image_filter_mac_dEe_U19_n_11;
  wire image_filter_mac_dEe_U19_n_12;
  wire image_filter_mac_dEe_U19_n_13;
  wire image_filter_mac_dEe_U19_n_14;
  wire image_filter_mac_dEe_U19_n_15;
  wire image_filter_mac_dEe_U19_n_16;
  wire image_filter_mac_dEe_U19_n_17;
  wire image_filter_mac_dEe_U19_n_18;
  wire image_filter_mac_dEe_U19_n_19;
  wire image_filter_mac_dEe_U19_n_2;
  wire image_filter_mac_dEe_U19_n_20;
  wire image_filter_mac_dEe_U19_n_21;
  wire image_filter_mac_dEe_U19_n_22;
  wire image_filter_mac_dEe_U19_n_23;
  wire image_filter_mac_dEe_U19_n_24;
  wire image_filter_mac_dEe_U19_n_25;
  wire image_filter_mac_dEe_U19_n_26;
  wire image_filter_mac_dEe_U19_n_27;
  wire image_filter_mac_dEe_U19_n_28;
  wire image_filter_mac_dEe_U19_n_3;
  wire image_filter_mac_dEe_U19_n_4;
  wire image_filter_mac_dEe_U19_n_5;
  wire image_filter_mac_dEe_U19_n_6;
  wire image_filter_mac_dEe_U19_n_7;
  wire image_filter_mac_dEe_U19_n_8;
  wire image_filter_mac_dEe_U19_n_9;
  wire input_img_cols_V_c19_empty_n;
  wire input_img_data_strea_1_empty_n;
  wire input_img_data_strea_2_empty_n;
  wire input_img_data_strea_empty_n;
  wire input_img_rows_V_c18_empty_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [9:0]j_fu_177_p2;
  wire j_i_reg_142;
  wire j_i_reg_1420;
  wire \j_i_reg_142[9]_i_4_n_0 ;
  wire [9:6]j_i_reg_142_reg__0;
  wire \j_i_reg_142_reg_n_0_[0] ;
  wire \j_i_reg_142_reg_n_0_[1] ;
  wire \j_i_reg_142_reg_n_0_[2] ;
  wire \j_i_reg_142_reg_n_0_[3] ;
  wire \j_i_reg_142_reg_n_0_[4] ;
  wire \j_i_reg_142_reg_n_0_[5] ;
  wire \mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire mid_img_data_stream_s_full_n;
  wire [7:0]p_Val2_5_reg_332;
  wire p_Val2_5_reg_3320;
  wire [28:0]r_V_i_i_fu_255_p2;
  wire start_for_CvtColor_U0_empty_n;
  wire start_for_Sobel_U0_full_n;
  wire start_once_reg_i_1__0_n_0;
  wire start_once_reg_reg_0;
  wire tmp_28_i_fu_172_p2;
  wire tmp_28_i_reg_298;
  wire tmp_28_i_reg_2980;
  wire \tmp_28_i_reg_298[0]_i_1_n_0 ;
  wire tmp_28_i_reg_298_pp0_iter1_reg;
  wire \tmp_28_i_reg_298_pp0_iter1_reg[0]_i_1_n_0 ;
  wire tmp_28_i_reg_298_pp0_iter2_reg;
  wire \tmp_28_i_reg_298_pp0_iter2_reg[0]_i_1_n_0 ;
  wire tmp_28_i_reg_298_pp0_iter3_reg;
  wire \tmp_28_i_reg_298_pp0_iter3_reg[0]_i_1_n_0 ;
  wire tmp_75_fu_214_p3;
  wire tmp_78_reg_3070;
  wire \tmp_78_reg_307_reg_n_0_[0] ;
  wire \tmp_78_reg_307_reg_n_0_[1] ;
  wire \tmp_78_reg_307_reg_n_0_[2] ;
  wire \tmp_78_reg_307_reg_n_0_[3] ;
  wire \tmp_78_reg_307_reg_n_0_[4] ;
  wire \tmp_78_reg_307_reg_n_0_[5] ;
  wire \tmp_78_reg_307_reg_n_0_[6] ;
  wire \tmp_78_reg_307_reg_n_0_[7] ;
  wire tmp_i_fu_157_p20_carry_i_1_n_0;
  wire tmp_i_fu_157_p20_carry_i_2_n_0;
  wire tmp_i_fu_157_p20_carry_i_3_n_0;
  wire tmp_i_fu_157_p20_carry_i_4_n_0;
  wire tmp_i_fu_157_p20_carry_i_5_n_0;
  wire tmp_i_fu_157_p20_carry_n_2;
  wire tmp_i_fu_157_p20_carry_n_3;
  wire tmp_reg_337;
  wire [3:2]NLW_ap_NS_fsm5_carry_CO_UNCONNECTED;
  wire [3:0]NLW_ap_NS_fsm5_carry_O_UNCONNECTED;
  wire [3:3]NLW_tmp_i_fu_157_p20_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_i_fu_157_p20_carry_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2822FFFFFFFF2222)) 
    \SRL_SIG[0][0]_i_1__7 
       (.I0(tmp_75_fu_214_p3),
        .I1(p_Val2_5_reg_332[7]),
        .I2(\SRL_SIG[0][1]_i_2_n_0 ),
        .I3(p_Val2_5_reg_332[1]),
        .I4(tmp_reg_337),
        .I5(p_Val2_5_reg_332[0]),
        .O(\SRL_SIG_reg[0][7] [0]));
  LUT6 #(
    .INIT(64'h28FFFF22FF22FF22)) 
    \SRL_SIG[0][1]_i_1__7 
       (.I0(tmp_75_fu_214_p3),
        .I1(p_Val2_5_reg_332[7]),
        .I2(\SRL_SIG[0][1]_i_2_n_0 ),
        .I3(p_Val2_5_reg_332[1]),
        .I4(p_Val2_5_reg_332[0]),
        .I5(tmp_reg_337),
        .O(\SRL_SIG_reg[0][7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \SRL_SIG[0][1]_i_2 
       (.I0(p_Val2_5_reg_332[6]),
        .I1(p_Val2_5_reg_332[4]),
        .I2(p_Val2_5_reg_332[5]),
        .I3(p_Val2_5_reg_332[3]),
        .I4(p_Val2_5_reg_332[2]),
        .O(\SRL_SIG[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF22222822FFFF)) 
    \SRL_SIG[0][2]_i_1__7 
       (.I0(tmp_75_fu_214_p3),
        .I1(p_Val2_5_reg_332[7]),
        .I2(\SRL_SIG[0][3]_i_2_n_0 ),
        .I3(p_Val2_5_reg_332[3]),
        .I4(p_Val2_5_reg_332[2]),
        .I5(\SRL_SIG[0][3]_i_3_n_0 ),
        .O(\SRL_SIG_reg[0][7] [2]));
  LUT6 #(
    .INIT(64'hFF2228FFFF22FF22)) 
    \SRL_SIG[0][3]_i_1__7 
       (.I0(tmp_75_fu_214_p3),
        .I1(p_Val2_5_reg_332[7]),
        .I2(\SRL_SIG[0][3]_i_2_n_0 ),
        .I3(p_Val2_5_reg_332[3]),
        .I4(\SRL_SIG[0][3]_i_3_n_0 ),
        .I5(p_Val2_5_reg_332[2]),
        .O(\SRL_SIG_reg[0][7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(p_Val2_5_reg_332[5]),
        .I1(p_Val2_5_reg_332[4]),
        .I2(p_Val2_5_reg_332[6]),
        .O(\SRL_SIG[0][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \SRL_SIG[0][3]_i_3 
       (.I0(tmp_reg_337),
        .I1(p_Val2_5_reg_332[0]),
        .I2(p_Val2_5_reg_332[1]),
        .O(\SRL_SIG[0][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF22228222FFFF)) 
    \SRL_SIG[0][4]_i_1__7 
       (.I0(tmp_75_fu_214_p3),
        .I1(p_Val2_5_reg_332[7]),
        .I2(p_Val2_5_reg_332[5]),
        .I3(p_Val2_5_reg_332[6]),
        .I4(p_Val2_5_reg_332[4]),
        .I5(\SRL_SIG[0][7]_i_4_n_0 ),
        .O(\SRL_SIG_reg[0][7] [4]));
  LUT6 #(
    .INIT(64'hFF2282FFFF22FF22)) 
    \SRL_SIG[0][5]_i_1__7 
       (.I0(tmp_75_fu_214_p3),
        .I1(p_Val2_5_reg_332[7]),
        .I2(p_Val2_5_reg_332[6]),
        .I3(p_Val2_5_reg_332[5]),
        .I4(\SRL_SIG[0][7]_i_4_n_0 ),
        .I5(p_Val2_5_reg_332[4]),
        .O(\SRL_SIG_reg[0][7] [5]));
  LUT6 #(
    .INIT(64'hF28FF2F2F2F2F2F2)) 
    \SRL_SIG[0][6]_i_1__7 
       (.I0(tmp_75_fu_214_p3),
        .I1(p_Val2_5_reg_332[7]),
        .I2(p_Val2_5_reg_332[6]),
        .I3(\SRL_SIG[0][7]_i_4_n_0 ),
        .I4(p_Val2_5_reg_332[5]),
        .I5(p_Val2_5_reg_332[4]),
        .O(\SRL_SIG_reg[0][7] [6]));
  LUT4 #(
    .INIT(16'h4000)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(image_filter_mac_cud_U18_n_12),
        .I1(mid_img_data_stream_s_full_n),
        .I2(tmp_28_i_reg_298_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4_reg_n_0),
        .O(ce));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA6AAA)) 
    \SRL_SIG[0][7]_i_2__2 
       (.I0(p_Val2_5_reg_332[7]),
        .I1(p_Val2_5_reg_332[6]),
        .I2(p_Val2_5_reg_332[4]),
        .I3(p_Val2_5_reg_332[5]),
        .I4(\SRL_SIG[0][7]_i_4_n_0 ),
        .I5(tmp_75_fu_214_p3),
        .O(\SRL_SIG_reg[0][7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \SRL_SIG[0][7]_i_4 
       (.I0(p_Val2_5_reg_332[3]),
        .I1(p_Val2_5_reg_332[2]),
        .I2(p_Val2_5_reg_332[1]),
        .I3(p_Val2_5_reg_332[0]),
        .I4(tmp_reg_337),
        .O(\SRL_SIG[0][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4FFFFFFF44444444)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(CO),
        .I1(Q[1]),
        .I2(input_img_cols_V_c19_empty_n),
        .I3(input_img_rows_V_c18_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(Q[0]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state8),
        .I1(\mOutPtr_reg[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(CO),
        .I1(Q[1]),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFEFAAAAFFEFFFEF)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(image_filter_mac_cud_U18_n_11),
        .I1(tmp_28_i_fu_172_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_enable_reg_pp0_iter4_reg_n_0),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  CARRY4 ap_NS_fsm5_carry
       (.CI(1'b0),
        .CO({NLW_ap_NS_fsm5_carry_CO_UNCONNECTED[3:2],tmp_28_i_fu_172_p2,ap_NS_fsm5_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ap_NS_fsm5_carry_i_1_n_0,ap_NS_fsm5_carry_i_2_n_0}),
        .O(NLW_ap_NS_fsm5_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ap_NS_fsm5_carry_i_3_n_0,ap_NS_fsm5_carry_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ap_NS_fsm5_carry_i_1
       (.I0(j_i_reg_142_reg__0[9]),
        .O(ap_NS_fsm5_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_NS_fsm5_carry_i_2
       (.I0(j_i_reg_142_reg__0[7]),
        .O(ap_NS_fsm5_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_NS_fsm5_carry_i_3
       (.I0(j_i_reg_142_reg__0[9]),
        .I1(j_i_reg_142_reg__0[8]),
        .O(ap_NS_fsm5_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_NS_fsm5_carry_i_4
       (.I0(j_i_reg_142_reg__0[7]),
        .I1(j_i_reg_142_reg__0[6]),
        .O(ap_NS_fsm5_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hDDDDD00000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(tmp_28_i_reg_2980),
        .I1(tmp_28_i_fu_172_p2),
        .I2(CO),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(image_filter_mac_cud_U18_n_11),
        .O(tmp_28_i_reg_2980));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCAC00000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(tmp_28_i_fu_172_p2),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(image_filter_mac_cud_U18_n_11),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(image_filter_mac_cud_U18_n_11),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(image_filter_mac_cud_U18_n_11),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h70FF700000000000)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(Q[1]),
        .I1(CO),
        .I2(ap_enable_reg_pp0_iter4_reg_n_0),
        .I3(image_filter_mac_cud_U18_n_11),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_i_reg_131[8]_i_1 
       (.I0(\mOutPtr_reg[0] ),
        .I1(ap_CS_fsm_state8),
        .O(i_i_reg_131));
  FDRE \i_i_reg_131_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_293[0]),
        .Q(\i_i_reg_131_reg_n_0_[0] ),
        .R(i_i_reg_131));
  FDRE \i_i_reg_131_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_293[1]),
        .Q(\i_i_reg_131_reg_n_0_[1] ),
        .R(i_i_reg_131));
  FDRE \i_i_reg_131_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_293[2]),
        .Q(\i_i_reg_131_reg_n_0_[2] ),
        .R(i_i_reg_131));
  FDRE \i_i_reg_131_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_293[3]),
        .Q(\i_i_reg_131_reg_n_0_[3] ),
        .R(i_i_reg_131));
  FDRE \i_i_reg_131_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_293[4]),
        .Q(\i_i_reg_131_reg_n_0_[4] ),
        .R(i_i_reg_131));
  FDRE \i_i_reg_131_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_293[5]),
        .Q(\i_i_reg_131_reg_n_0_[5] ),
        .R(i_i_reg_131));
  FDRE \i_i_reg_131_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_293[6]),
        .Q(\i_i_reg_131_reg_n_0_[6] ),
        .R(i_i_reg_131));
  FDRE \i_i_reg_131_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_293[7]),
        .Q(\i_i_reg_131_reg_n_0_[7] ),
        .R(i_i_reg_131));
  FDRE \i_i_reg_131_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_293[8]),
        .Q(\i_i_reg_131_reg_n_0_[8] ),
        .R(i_i_reg_131));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_293[0]_i_1 
       (.I0(\i_i_reg_131_reg_n_0_[0] ),
        .O(i_fu_162_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_293[1]_i_1 
       (.I0(\i_i_reg_131_reg_n_0_[0] ),
        .I1(\i_i_reg_131_reg_n_0_[1] ),
        .O(i_fu_162_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_293[2]_i_1 
       (.I0(\i_i_reg_131_reg_n_0_[2] ),
        .I1(\i_i_reg_131_reg_n_0_[1] ),
        .I2(\i_i_reg_131_reg_n_0_[0] ),
        .O(i_fu_162_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_293[3]_i_1 
       (.I0(\i_i_reg_131_reg_n_0_[3] ),
        .I1(\i_i_reg_131_reg_n_0_[0] ),
        .I2(\i_i_reg_131_reg_n_0_[1] ),
        .I3(\i_i_reg_131_reg_n_0_[2] ),
        .O(i_fu_162_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_reg_293[4]_i_1 
       (.I0(\i_i_reg_131_reg_n_0_[4] ),
        .I1(\i_i_reg_131_reg_n_0_[2] ),
        .I2(\i_i_reg_131_reg_n_0_[1] ),
        .I3(\i_i_reg_131_reg_n_0_[0] ),
        .I4(\i_i_reg_131_reg_n_0_[3] ),
        .O(i_fu_162_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_reg_293[5]_i_1 
       (.I0(\i_i_reg_131_reg_n_0_[5] ),
        .I1(\i_i_reg_131_reg_n_0_[3] ),
        .I2(\i_i_reg_131_reg_n_0_[0] ),
        .I3(\i_i_reg_131_reg_n_0_[1] ),
        .I4(\i_i_reg_131_reg_n_0_[2] ),
        .I5(\i_i_reg_131_reg_n_0_[4] ),
        .O(i_fu_162_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_293[6]_i_1 
       (.I0(\i_i_reg_131_reg_n_0_[6] ),
        .I1(\i_reg_293[8]_i_2_n_0 ),
        .O(i_fu_162_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_293[7]_i_1 
       (.I0(\i_i_reg_131_reg_n_0_[7] ),
        .I1(\i_reg_293[8]_i_2_n_0 ),
        .I2(\i_i_reg_131_reg_n_0_[6] ),
        .O(i_fu_162_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_293[8]_i_1 
       (.I0(\i_i_reg_131_reg_n_0_[8] ),
        .I1(\i_i_reg_131_reg_n_0_[6] ),
        .I2(\i_i_reg_131_reg_n_0_[7] ),
        .I3(\i_reg_293[8]_i_2_n_0 ),
        .O(i_fu_162_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_reg_293[8]_i_2 
       (.I0(\i_i_reg_131_reg_n_0_[3] ),
        .I1(\i_i_reg_131_reg_n_0_[0] ),
        .I2(\i_i_reg_131_reg_n_0_[1] ),
        .I3(\i_i_reg_131_reg_n_0_[2] ),
        .I4(\i_i_reg_131_reg_n_0_[4] ),
        .I5(\i_i_reg_131_reg_n_0_[5] ),
        .O(\i_reg_293[8]_i_2_n_0 ));
  FDRE \i_reg_293_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_162_p2[0]),
        .Q(i_reg_293[0]),
        .R(1'b0));
  FDRE \i_reg_293_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_162_p2[1]),
        .Q(i_reg_293[1]),
        .R(1'b0));
  FDRE \i_reg_293_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_162_p2[2]),
        .Q(i_reg_293[2]),
        .R(1'b0));
  FDRE \i_reg_293_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_162_p2[3]),
        .Q(i_reg_293[3]),
        .R(1'b0));
  FDRE \i_reg_293_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_162_p2[4]),
        .Q(i_reg_293[4]),
        .R(1'b0));
  FDRE \i_reg_293_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_162_p2[5]),
        .Q(i_reg_293[5]),
        .R(1'b0));
  FDRE \i_reg_293_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_162_p2[6]),
        .Q(i_reg_293[6]),
        .R(1'b0));
  FDRE \i_reg_293_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_162_p2[7]),
        .Q(i_reg_293[7]),
        .R(1'b0));
  FDRE \i_reg_293_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_162_p2[8]),
        .Q(i_reg_293[8]),
        .R(1'b0));
  design_1_image_filter_1_0_image_filter_mac_cud image_filter_mac_cud_U18
       (.E(tmp_78_reg_3070),
        .P({image_filter_mac_cud_U18_n_0,image_filter_mac_cud_U18_n_1,image_filter_mac_cud_U18_n_2,image_filter_mac_cud_U18_n_3,image_filter_mac_cud_U18_n_4,image_filter_mac_cud_U18_n_5,image_filter_mac_cud_U18_n_6,image_filter_mac_cud_U18_n_7,image_filter_mac_cud_U18_n_8}),
        .Q(ap_CS_fsm_pp0_stage0),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7]_0 ),
        .\SRL_SIG_reg[1][0] (image_filter_mac_cud_U18_n_12),
        .ap_block_pp0_stage0_subdone3_in(ap_block_pp0_stage0_subdone3_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_0),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4_reg_n_0),
        .input_img_data_strea_1_empty_n(input_img_data_strea_1_empty_n),
        .input_img_data_strea_2_empty_n(input_img_data_strea_2_empty_n),
        .input_img_data_strea_empty_n(input_img_data_strea_empty_n),
        .mid_img_data_stream_s_full_n(mid_img_data_stream_s_full_n),
        .p({image_filter_mac_dEe_U19_n_0,image_filter_mac_dEe_U19_n_1,image_filter_mac_dEe_U19_n_2,image_filter_mac_dEe_U19_n_3,image_filter_mac_dEe_U19_n_4,image_filter_mac_dEe_U19_n_5,image_filter_mac_dEe_U19_n_6,image_filter_mac_dEe_U19_n_7,image_filter_mac_dEe_U19_n_8,image_filter_mac_dEe_U19_n_9,image_filter_mac_dEe_U19_n_10,image_filter_mac_dEe_U19_n_11,image_filter_mac_dEe_U19_n_12,image_filter_mac_dEe_U19_n_13,image_filter_mac_dEe_U19_n_14,image_filter_mac_dEe_U19_n_15,image_filter_mac_dEe_U19_n_16,image_filter_mac_dEe_U19_n_17,image_filter_mac_dEe_U19_n_18,image_filter_mac_dEe_U19_n_19,image_filter_mac_dEe_U19_n_20,image_filter_mac_dEe_U19_n_21,image_filter_mac_dEe_U19_n_22,image_filter_mac_dEe_U19_n_23,image_filter_mac_dEe_U19_n_24,image_filter_mac_dEe_U19_n_25,image_filter_mac_dEe_U19_n_26,image_filter_mac_dEe_U19_n_27,image_filter_mac_dEe_U19_n_28}),
        .\r_V_1_reg_327_reg[29] (image_filter_mac_cud_U18_n_11),
        .\r_V_1_reg_327_reg[29]_0 (image_filter_mac_cud_U18_n_13),
        .tmp_28_i_reg_298(tmp_28_i_reg_298),
        .tmp_28_i_reg_298_pp0_iter2_reg(tmp_28_i_reg_298_pp0_iter2_reg),
        .tmp_28_i_reg_298_pp0_iter3_reg(tmp_28_i_reg_298_pp0_iter3_reg),
        .tmp_75_fu_214_p3(tmp_75_fu_214_p3));
  design_1_image_filter_1_0_image_filter_mac_dEe image_filter_mac_dEe_U19
       (.B(B),
        .E(tmp_78_reg_3070),
        .ap_block_pp0_stage0_subdone3_in(ap_block_pp0_stage0_subdone3_in),
        .ap_clk(ap_clk),
        .internal_full_n_reg(image_filter_mac_cud_U18_n_11),
        .out(r_V_i_i_fu_255_p2),
        .p({image_filter_mac_dEe_U19_n_0,image_filter_mac_dEe_U19_n_1,image_filter_mac_dEe_U19_n_2,image_filter_mac_dEe_U19_n_3,image_filter_mac_dEe_U19_n_4,image_filter_mac_dEe_U19_n_5,image_filter_mac_dEe_U19_n_6,image_filter_mac_dEe_U19_n_7,image_filter_mac_dEe_U19_n_8,image_filter_mac_dEe_U19_n_9,image_filter_mac_dEe_U19_n_10,image_filter_mac_dEe_U19_n_11,image_filter_mac_dEe_U19_n_12,image_filter_mac_dEe_U19_n_13,image_filter_mac_dEe_U19_n_14,image_filter_mac_dEe_U19_n_15,image_filter_mac_dEe_U19_n_16,image_filter_mac_dEe_U19_n_17,image_filter_mac_dEe_U19_n_18,image_filter_mac_dEe_U19_n_19,image_filter_mac_dEe_U19_n_20,image_filter_mac_dEe_U19_n_21,image_filter_mac_dEe_U19_n_22,image_filter_mac_dEe_U19_n_23,image_filter_mac_dEe_U19_n_24,image_filter_mac_dEe_U19_n_25,image_filter_mac_dEe_U19_n_26,image_filter_mac_dEe_U19_n_27,image_filter_mac_dEe_U19_n_28}),
        .tmp_28_i_reg_298_pp0_iter1_reg(tmp_28_i_reg_298_pp0_iter1_reg));
  design_1_image_filter_1_0_image_filter_mul_bkb image_filter_mul_bkb_U17
       (.Q({\tmp_78_reg_307_reg_n_0_[7] ,\tmp_78_reg_307_reg_n_0_[6] ,\tmp_78_reg_307_reg_n_0_[5] ,\tmp_78_reg_307_reg_n_0_[4] ,\tmp_78_reg_307_reg_n_0_[3] ,\tmp_78_reg_307_reg_n_0_[2] ,\tmp_78_reg_307_reg_n_0_[1] ,\tmp_78_reg_307_reg_n_0_[0] }),
        .out(r_V_i_i_fu_255_p2));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_empty_n_i_2
       (.I0(Q[1]),
        .I1(CO),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    internal_full_n_i_2
       (.I0(ap_enable_reg_pp1_iter1_reg),
        .I1(tmp_28_i_reg_298),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(image_filter_mac_cud_U18_n_11),
        .O(internal_empty_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h20)) 
    internal_full_n_i_2__0
       (.I0(start_for_CvtColor_U0_empty_n),
        .I1(CO),
        .I2(Q[1]),
        .O(internal_full_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_reg_142[0]_i_1 
       (.I0(\j_i_reg_142_reg_n_0_[0] ),
        .O(j_fu_177_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_i_reg_142[1]_i_1 
       (.I0(\j_i_reg_142_reg_n_0_[0] ),
        .I1(\j_i_reg_142_reg_n_0_[1] ),
        .O(j_fu_177_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_i_reg_142[2]_i_1 
       (.I0(\j_i_reg_142_reg_n_0_[2] ),
        .I1(\j_i_reg_142_reg_n_0_[1] ),
        .I2(\j_i_reg_142_reg_n_0_[0] ),
        .O(j_fu_177_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_i_reg_142[3]_i_1 
       (.I0(\j_i_reg_142_reg_n_0_[3] ),
        .I1(\j_i_reg_142_reg_n_0_[0] ),
        .I2(\j_i_reg_142_reg_n_0_[1] ),
        .I3(\j_i_reg_142_reg_n_0_[2] ),
        .O(j_fu_177_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_i_reg_142[4]_i_1 
       (.I0(\j_i_reg_142_reg_n_0_[4] ),
        .I1(\j_i_reg_142_reg_n_0_[2] ),
        .I2(\j_i_reg_142_reg_n_0_[1] ),
        .I3(\j_i_reg_142_reg_n_0_[0] ),
        .I4(\j_i_reg_142_reg_n_0_[3] ),
        .O(j_fu_177_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_i_reg_142[5]_i_1 
       (.I0(\j_i_reg_142_reg_n_0_[5] ),
        .I1(\j_i_reg_142_reg_n_0_[3] ),
        .I2(\j_i_reg_142_reg_n_0_[0] ),
        .I3(\j_i_reg_142_reg_n_0_[1] ),
        .I4(\j_i_reg_142_reg_n_0_[2] ),
        .I5(\j_i_reg_142_reg_n_0_[4] ),
        .O(j_fu_177_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_i_reg_142[6]_i_1 
       (.I0(j_i_reg_142_reg__0[6]),
        .I1(\j_i_reg_142[9]_i_4_n_0 ),
        .O(j_fu_177_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_i_reg_142[7]_i_1 
       (.I0(j_i_reg_142_reg__0[7]),
        .I1(\j_i_reg_142[9]_i_4_n_0 ),
        .I2(j_i_reg_142_reg__0[6]),
        .O(j_fu_177_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_i_reg_142[8]_i_1 
       (.I0(j_i_reg_142_reg__0[8]),
        .I1(j_i_reg_142_reg__0[7]),
        .I2(j_i_reg_142_reg__0[6]),
        .I3(\j_i_reg_142[9]_i_4_n_0 ),
        .O(j_fu_177_p2[8]));
  LUT6 #(
    .INIT(64'hBFFF000000000000)) 
    \j_i_reg_142[9]_i_1 
       (.I0(image_filter_mac_cud_U18_n_11),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_28_i_fu_172_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(CO),
        .I5(Q[1]),
        .O(j_i_reg_142));
  LUT4 #(
    .INIT(16'h4000)) 
    \j_i_reg_142[9]_i_2 
       (.I0(image_filter_mac_cud_U18_n_11),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_28_i_fu_172_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(j_i_reg_1420));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_i_reg_142[9]_i_3 
       (.I0(j_i_reg_142_reg__0[9]),
        .I1(\j_i_reg_142[9]_i_4_n_0 ),
        .I2(j_i_reg_142_reg__0[6]),
        .I3(j_i_reg_142_reg__0[7]),
        .I4(j_i_reg_142_reg__0[8]),
        .O(j_fu_177_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_i_reg_142[9]_i_4 
       (.I0(\j_i_reg_142_reg_n_0_[5] ),
        .I1(\j_i_reg_142_reg_n_0_[3] ),
        .I2(\j_i_reg_142_reg_n_0_[0] ),
        .I3(\j_i_reg_142_reg_n_0_[1] ),
        .I4(\j_i_reg_142_reg_n_0_[2] ),
        .I5(\j_i_reg_142_reg_n_0_[4] ),
        .O(\j_i_reg_142[9]_i_4_n_0 ));
  FDRE \j_i_reg_142_reg[0] 
       (.C(ap_clk),
        .CE(j_i_reg_1420),
        .D(j_fu_177_p2[0]),
        .Q(\j_i_reg_142_reg_n_0_[0] ),
        .R(j_i_reg_142));
  FDRE \j_i_reg_142_reg[1] 
       (.C(ap_clk),
        .CE(j_i_reg_1420),
        .D(j_fu_177_p2[1]),
        .Q(\j_i_reg_142_reg_n_0_[1] ),
        .R(j_i_reg_142));
  FDRE \j_i_reg_142_reg[2] 
       (.C(ap_clk),
        .CE(j_i_reg_1420),
        .D(j_fu_177_p2[2]),
        .Q(\j_i_reg_142_reg_n_0_[2] ),
        .R(j_i_reg_142));
  FDRE \j_i_reg_142_reg[3] 
       (.C(ap_clk),
        .CE(j_i_reg_1420),
        .D(j_fu_177_p2[3]),
        .Q(\j_i_reg_142_reg_n_0_[3] ),
        .R(j_i_reg_142));
  FDRE \j_i_reg_142_reg[4] 
       (.C(ap_clk),
        .CE(j_i_reg_1420),
        .D(j_fu_177_p2[4]),
        .Q(\j_i_reg_142_reg_n_0_[4] ),
        .R(j_i_reg_142));
  FDRE \j_i_reg_142_reg[5] 
       (.C(ap_clk),
        .CE(j_i_reg_1420),
        .D(j_fu_177_p2[5]),
        .Q(\j_i_reg_142_reg_n_0_[5] ),
        .R(j_i_reg_142));
  FDRE \j_i_reg_142_reg[6] 
       (.C(ap_clk),
        .CE(j_i_reg_1420),
        .D(j_fu_177_p2[6]),
        .Q(j_i_reg_142_reg__0[6]),
        .R(j_i_reg_142));
  FDRE \j_i_reg_142_reg[7] 
       (.C(ap_clk),
        .CE(j_i_reg_1420),
        .D(j_fu_177_p2[7]),
        .Q(j_i_reg_142_reg__0[7]),
        .R(j_i_reg_142));
  FDRE \j_i_reg_142_reg[8] 
       (.C(ap_clk),
        .CE(j_i_reg_1420),
        .D(j_fu_177_p2[8]),
        .Q(j_i_reg_142_reg__0[8]),
        .R(j_i_reg_142));
  FDRE \j_i_reg_142_reg[9] 
       (.C(ap_clk),
        .CE(j_i_reg_1420),
        .D(j_fu_177_p2[9]),
        .Q(j_i_reg_142_reg__0[9]),
        .R(j_i_reg_142));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg[0] ),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \mOutPtr[1]_i_1__4 
       (.I0(ap_enable_reg_pp1_iter1_reg),
        .I1(tmp_28_i_reg_298),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(image_filter_mac_cud_U18_n_11),
        .O(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    \mOutPtr[1]_i_3__0 
       (.I0(Q[0]),
        .I1(start_for_CvtColor_U0_empty_n),
        .I2(start_for_Sobel_U0_full_n),
        .I3(start_once_reg_reg_0),
        .I4(input_img_rows_V_c18_empty_n),
        .I5(input_img_cols_V_c19_empty_n),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \mOutPtr[1]_i_4 
       (.I0(tmp_28_i_reg_298),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(image_filter_mac_cud_U18_n_11),
        .I4(ap_enable_reg_pp1_iter1_reg),
        .O(internal_full_n_reg));
  FDRE \p_Val2_5_reg_332_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_3320),
        .D(image_filter_mac_cud_U18_n_7),
        .Q(p_Val2_5_reg_332[0]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_332_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_3320),
        .D(image_filter_mac_cud_U18_n_6),
        .Q(p_Val2_5_reg_332[1]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_332_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_3320),
        .D(image_filter_mac_cud_U18_n_5),
        .Q(p_Val2_5_reg_332[2]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_332_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_3320),
        .D(image_filter_mac_cud_U18_n_4),
        .Q(p_Val2_5_reg_332[3]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_332_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_3320),
        .D(image_filter_mac_cud_U18_n_3),
        .Q(p_Val2_5_reg_332[4]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_332_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_3320),
        .D(image_filter_mac_cud_U18_n_2),
        .Q(p_Val2_5_reg_332[5]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_332_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_3320),
        .D(image_filter_mac_cud_U18_n_1),
        .Q(p_Val2_5_reg_332[6]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_332_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_3320),
        .D(image_filter_mac_cud_U18_n_0),
        .Q(p_Val2_5_reg_332[7]),
        .R(1'b0));
  FDRE \r_V_1_reg_327_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(image_filter_mac_cud_U18_n_13),
        .Q(tmp_75_fu_214_p3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hBBB0B0B0)) 
    start_once_reg_i_1__0
       (.I0(CO),
        .I1(Q[1]),
        .I2(start_once_reg_reg_0),
        .I3(start_for_Sobel_U0_full_n),
        .I4(start_for_CvtColor_U0_empty_n),
        .O(start_once_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_0),
        .Q(start_once_reg_reg_0),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_28_i_reg_298[0]_i_1 
       (.I0(tmp_28_i_fu_172_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(image_filter_mac_cud_U18_n_11),
        .I3(tmp_28_i_reg_298),
        .O(\tmp_28_i_reg_298[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_28_i_reg_298_pp0_iter1_reg[0]_i_1 
       (.I0(tmp_28_i_reg_298),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(image_filter_mac_cud_U18_n_11),
        .I3(tmp_28_i_reg_298_pp0_iter1_reg),
        .O(\tmp_28_i_reg_298_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \tmp_28_i_reg_298_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_28_i_reg_298_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(tmp_28_i_reg_298_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \tmp_28_i_reg_298_pp0_iter2_reg[0]_i_1 
       (.I0(tmp_28_i_reg_298_pp0_iter1_reg),
        .I1(image_filter_mac_cud_U18_n_11),
        .I2(tmp_28_i_reg_298_pp0_iter2_reg),
        .O(\tmp_28_i_reg_298_pp0_iter2_reg[0]_i_1_n_0 ));
  FDRE \tmp_28_i_reg_298_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_28_i_reg_298_pp0_iter2_reg[0]_i_1_n_0 ),
        .Q(tmp_28_i_reg_298_pp0_iter2_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \tmp_28_i_reg_298_pp0_iter3_reg[0]_i_1 
       (.I0(tmp_28_i_reg_298_pp0_iter2_reg),
        .I1(image_filter_mac_cud_U18_n_11),
        .I2(tmp_28_i_reg_298_pp0_iter3_reg),
        .O(\tmp_28_i_reg_298_pp0_iter3_reg[0]_i_1_n_0 ));
  FDRE \tmp_28_i_reg_298_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_28_i_reg_298_pp0_iter3_reg[0]_i_1_n_0 ),
        .Q(tmp_28_i_reg_298_pp0_iter3_reg),
        .R(1'b0));
  FDRE \tmp_28_i_reg_298_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_28_i_reg_298[0]_i_1_n_0 ),
        .Q(tmp_28_i_reg_298),
        .R(1'b0));
  FDRE \tmp_78_reg_307_reg[0] 
       (.C(ap_clk),
        .CE(tmp_78_reg_3070),
        .D(D[0]),
        .Q(\tmp_78_reg_307_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tmp_78_reg_307_reg[1] 
       (.C(ap_clk),
        .CE(tmp_78_reg_3070),
        .D(D[1]),
        .Q(\tmp_78_reg_307_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \tmp_78_reg_307_reg[2] 
       (.C(ap_clk),
        .CE(tmp_78_reg_3070),
        .D(D[2]),
        .Q(\tmp_78_reg_307_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \tmp_78_reg_307_reg[3] 
       (.C(ap_clk),
        .CE(tmp_78_reg_3070),
        .D(D[3]),
        .Q(\tmp_78_reg_307_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \tmp_78_reg_307_reg[4] 
       (.C(ap_clk),
        .CE(tmp_78_reg_3070),
        .D(D[4]),
        .Q(\tmp_78_reg_307_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \tmp_78_reg_307_reg[5] 
       (.C(ap_clk),
        .CE(tmp_78_reg_3070),
        .D(D[5]),
        .Q(\tmp_78_reg_307_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \tmp_78_reg_307_reg[6] 
       (.C(ap_clk),
        .CE(tmp_78_reg_3070),
        .D(D[6]),
        .Q(\tmp_78_reg_307_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \tmp_78_reg_307_reg[7] 
       (.C(ap_clk),
        .CE(tmp_78_reg_3070),
        .D(D[7]),
        .Q(\tmp_78_reg_307_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 tmp_i_fu_157_p20_carry
       (.CI(1'b0),
        .CO({NLW_tmp_i_fu_157_p20_carry_CO_UNCONNECTED[3],CO,tmp_i_fu_157_p20_carry_n_2,tmp_i_fu_157_p20_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_i_fu_157_p20_carry_i_1_n_0,tmp_i_fu_157_p20_carry_i_2_n_0,tmp_i_fu_157_p20_carry_i_3_n_0}),
        .O(NLW_tmp_i_fu_157_p20_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,\i_i_reg_131_reg_n_0_[8] ,tmp_i_fu_157_p20_carry_i_4_n_0,tmp_i_fu_157_p20_carry_i_5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_i_fu_157_p20_carry_i_1
       (.I0(\i_i_reg_131_reg_n_0_[8] ),
        .O(tmp_i_fu_157_p20_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    tmp_i_fu_157_p20_carry_i_2
       (.I0(\i_i_reg_131_reg_n_0_[7] ),
        .I1(\i_i_reg_131_reg_n_0_[6] ),
        .O(tmp_i_fu_157_p20_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_i_fu_157_p20_carry_i_3
       (.I0(\i_i_reg_131_reg_n_0_[5] ),
        .O(tmp_i_fu_157_p20_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_i_fu_157_p20_carry_i_4
       (.I0(\i_i_reg_131_reg_n_0_[6] ),
        .I1(\i_i_reg_131_reg_n_0_[7] ),
        .O(tmp_i_fu_157_p20_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_i_fu_157_p20_carry_i_5
       (.I0(\i_i_reg_131_reg_n_0_[5] ),
        .I1(\i_i_reg_131_reg_n_0_[4] ),
        .O(tmp_i_fu_157_p20_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_reg_337[0]_i_1 
       (.I0(tmp_28_i_reg_298_pp0_iter2_reg),
        .I1(image_filter_mac_cud_U18_n_11),
        .O(p_Val2_5_reg_3320));
  FDRE \tmp_reg_337_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_3320),
        .D(image_filter_mac_cud_U18_n_8),
        .Q(tmp_reg_337),
        .R(1'b0));
endmodule

module design_1_image_filter_1_0_Duplicate
   (E,
    ce,
    Q,
    \mOutPtr_reg[1] ,
    ap_clk,
    ap_rst_n,
    dup1_data_stream_0_s_full_n,
    dup3_data_stream_0_s_full_n,
    temp_data_stream_0_s_empty_n,
    ce_0,
    start_for_Duplicate_U0_empty_n,
    ap_rst);
  output [0:0]E;
  output ce;
  output [0:0]Q;
  output \mOutPtr_reg[1] ;
  input ap_clk;
  input ap_rst_n;
  input dup1_data_stream_0_s_full_n;
  input dup3_data_stream_0_s_full_n;
  input temp_data_stream_0_s_empty_n;
  input ce_0;
  input start_for_Duplicate_U0_empty_n;
  input ap_rst;

  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm[0]_i_2__2_n_0 ;
  wire \ap_CS_fsm[2]_i_3__0_n_0 ;
  wire \ap_CS_fsm[3]_i_2__2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst;
  wire ap_rst_n;
  wire ce;
  wire ce_0;
  wire dup1_data_stream_0_s_full_n;
  wire dup3_data_stream_0_s_full_n;
  wire exitcond_fu_116_p2;
  wire \exitcond_reg_137[0]_i_1__0_n_0 ;
  wire \exitcond_reg_137_reg_n_0_[0] ;
  wire \i_V_reg_132[0]_i_1__0_n_0 ;
  wire \i_V_reg_132[1]_i_1__0_n_0 ;
  wire \i_V_reg_132[2]_i_1__0_n_0 ;
  wire \i_V_reg_132[3]_i_1__0_n_0 ;
  wire \i_V_reg_132[4]_i_1__0_n_0 ;
  wire \i_V_reg_132[5]_i_1__0_n_0 ;
  wire \i_V_reg_132[6]_i_1__0_n_0 ;
  wire \i_V_reg_132[7]_i_1__0_n_0 ;
  wire \i_V_reg_132[8]_i_1__0_n_0 ;
  wire \i_V_reg_132[8]_i_2__0_n_0 ;
  wire \i_V_reg_132_reg_n_0_[0] ;
  wire \i_V_reg_132_reg_n_0_[1] ;
  wire \i_V_reg_132_reg_n_0_[2] ;
  wire \i_V_reg_132_reg_n_0_[3] ;
  wire \i_V_reg_132_reg_n_0_[4] ;
  wire \i_V_reg_132_reg_n_0_[5] ;
  wire \i_V_reg_132_reg_n_0_[6] ;
  wire \i_V_reg_132_reg_n_0_[7] ;
  wire \i_V_reg_132_reg_n_0_[8] ;
  wire [9:0]j_V_fu_122_p2;
  wire \mOutPtr_reg[1] ;
  wire start_for_Duplicate_U0_empty_n;
  wire t_V_5_reg_93;
  wire t_V_5_reg_930;
  wire \t_V_5_reg_93[9]_i_4_n_0 ;
  wire \t_V_5_reg_93[9]_i_6_n_0 ;
  wire \t_V_5_reg_93[9]_i_7_n_0 ;
  wire [9:0]t_V_5_reg_93_reg__0;
  wire t_V_reg_82;
  wire \t_V_reg_82_reg_n_0_[0] ;
  wire \t_V_reg_82_reg_n_0_[1] ;
  wire \t_V_reg_82_reg_n_0_[2] ;
  wire \t_V_reg_82_reg_n_0_[3] ;
  wire \t_V_reg_82_reg_n_0_[4] ;
  wire \t_V_reg_82_reg_n_0_[5] ;
  wire \t_V_reg_82_reg_n_0_[6] ;
  wire \t_V_reg_82_reg_n_0_[7] ;
  wire \t_V_reg_82_reg_n_0_[8] ;
  wire temp_data_stream_0_s_empty_n;

  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\exitcond_reg_137_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(temp_data_stream_0_s_empty_n),
        .I3(dup3_data_stream_0_s_full_n),
        .I4(dup1_data_stream_0_s_full_n),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ce));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(\ap_CS_fsm[0]_i_2__2_n_0 ),
        .I1(start_for_Duplicate_U0_empty_n),
        .I2(Q),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[0]_i_2__2 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_3__0_n_0 ),
        .I2(\t_V_reg_82_reg_n_0_[2] ),
        .I3(\t_V_reg_82_reg_n_0_[4] ),
        .I4(\t_V_reg_82_reg_n_0_[3] ),
        .O(\ap_CS_fsm[0]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(ap_CS_fsm_state5),
        .I1(start_for_Duplicate_U0_empty_n),
        .I2(Q),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[3]_i_2__2_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_3__0_n_0 ),
        .I2(\t_V_reg_82_reg_n_0_[2] ),
        .I3(\t_V_reg_82_reg_n_0_[4] ),
        .I4(\t_V_reg_82_reg_n_0_[3] ),
        .O(ap_enable_reg_pp0_iter00));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(\t_V_reg_82_reg_n_0_[1] ),
        .I1(\t_V_reg_82_reg_n_0_[0] ),
        .I2(\t_V_reg_82_reg_n_0_[6] ),
        .I3(\t_V_reg_82_reg_n_0_[7] ),
        .I4(\t_V_reg_82_reg_n_0_[5] ),
        .I5(\t_V_reg_82_reg_n_0_[8] ),
        .O(\ap_CS_fsm[2]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[3]_i_2__2_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAA8000AAAA)) 
    \ap_CS_fsm[3]_i_2__2 
       (.I0(exitcond_fu_116_p2),
        .I1(dup1_data_stream_0_s_full_n),
        .I2(dup3_data_stream_0_s_full_n),
        .I3(temp_data_stream_0_s_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(\exitcond_reg_137_reg_n_0_[0] ),
        .O(\ap_CS_fsm[3]_i_2__2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(\ap_CS_fsm[3]_i_2__2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter00),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000044C000C0)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\t_V_5_reg_93[9]_i_4_n_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(\ap_CS_fsm[3]_i_2__2_n_0 ),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_reg_137[0]_i_1__0 
       (.I0(exitcond_fu_116_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\t_V_5_reg_93[9]_i_4_n_0 ),
        .I3(\exitcond_reg_137_reg_n_0_[0] ),
        .O(\exitcond_reg_137[0]_i_1__0_n_0 ));
  FDRE \exitcond_reg_137_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_137[0]_i_1__0_n_0 ),
        .Q(\exitcond_reg_137_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_132[0]_i_1__0 
       (.I0(\t_V_reg_82_reg_n_0_[0] ),
        .O(\i_V_reg_132[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_132[1]_i_1__0 
       (.I0(\t_V_reg_82_reg_n_0_[0] ),
        .I1(\t_V_reg_82_reg_n_0_[1] ),
        .O(\i_V_reg_132[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_132[2]_i_1__0 
       (.I0(\t_V_reg_82_reg_n_0_[2] ),
        .I1(\t_V_reg_82_reg_n_0_[1] ),
        .I2(\t_V_reg_82_reg_n_0_[0] ),
        .O(\i_V_reg_132[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_132[3]_i_1__0 
       (.I0(\t_V_reg_82_reg_n_0_[3] ),
        .I1(\t_V_reg_82_reg_n_0_[0] ),
        .I2(\t_V_reg_82_reg_n_0_[1] ),
        .I3(\t_V_reg_82_reg_n_0_[2] ),
        .O(\i_V_reg_132[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_132[4]_i_1__0 
       (.I0(\t_V_reg_82_reg_n_0_[4] ),
        .I1(\t_V_reg_82_reg_n_0_[2] ),
        .I2(\t_V_reg_82_reg_n_0_[1] ),
        .I3(\t_V_reg_82_reg_n_0_[0] ),
        .I4(\t_V_reg_82_reg_n_0_[3] ),
        .O(\i_V_reg_132[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_132[5]_i_1__0 
       (.I0(\t_V_reg_82_reg_n_0_[5] ),
        .I1(\t_V_reg_82_reg_n_0_[3] ),
        .I2(\t_V_reg_82_reg_n_0_[0] ),
        .I3(\t_V_reg_82_reg_n_0_[1] ),
        .I4(\t_V_reg_82_reg_n_0_[2] ),
        .I5(\t_V_reg_82_reg_n_0_[4] ),
        .O(\i_V_reg_132[5]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_132[6]_i_1__0 
       (.I0(\t_V_reg_82_reg_n_0_[6] ),
        .I1(\i_V_reg_132[8]_i_2__0_n_0 ),
        .O(\i_V_reg_132[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_132[7]_i_1__0 
       (.I0(\t_V_reg_82_reg_n_0_[7] ),
        .I1(\i_V_reg_132[8]_i_2__0_n_0 ),
        .I2(\t_V_reg_82_reg_n_0_[6] ),
        .O(\i_V_reg_132[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_132[8]_i_1__0 
       (.I0(\t_V_reg_82_reg_n_0_[8] ),
        .I1(\t_V_reg_82_reg_n_0_[6] ),
        .I2(\i_V_reg_132[8]_i_2__0_n_0 ),
        .I3(\t_V_reg_82_reg_n_0_[7] ),
        .O(\i_V_reg_132[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_V_reg_132[8]_i_2__0 
       (.I0(\t_V_reg_82_reg_n_0_[5] ),
        .I1(\t_V_reg_82_reg_n_0_[3] ),
        .I2(\t_V_reg_82_reg_n_0_[0] ),
        .I3(\t_V_reg_82_reg_n_0_[1] ),
        .I4(\t_V_reg_82_reg_n_0_[2] ),
        .I5(\t_V_reg_82_reg_n_0_[4] ),
        .O(\i_V_reg_132[8]_i_2__0_n_0 ));
  FDRE \i_V_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_132[0]_i_1__0_n_0 ),
        .Q(\i_V_reg_132_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \i_V_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_132[1]_i_1__0_n_0 ),
        .Q(\i_V_reg_132_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \i_V_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_132[2]_i_1__0_n_0 ),
        .Q(\i_V_reg_132_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \i_V_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_132[3]_i_1__0_n_0 ),
        .Q(\i_V_reg_132_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \i_V_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_132[4]_i_1__0_n_0 ),
        .Q(\i_V_reg_132_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \i_V_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_132[5]_i_1__0_n_0 ),
        .Q(\i_V_reg_132_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \i_V_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_132[6]_i_1__0_n_0 ),
        .Q(\i_V_reg_132_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \i_V_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_132[7]_i_1__0_n_0 ),
        .Q(\i_V_reg_132_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \i_V_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_132[8]_i_1__0_n_0 ),
        .Q(\i_V_reg_132_reg_n_0_[8] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__5 
       (.I0(ce),
        .I1(ce_0),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \mOutPtr[1]_i_3__3 
       (.I0(start_for_Duplicate_U0_empty_n),
        .I1(\t_V_reg_82_reg_n_0_[3] ),
        .I2(\t_V_reg_82_reg_n_0_[4] ),
        .I3(\t_V_reg_82_reg_n_0_[2] ),
        .I4(\ap_CS_fsm[2]_i_3__0_n_0 ),
        .I5(ap_CS_fsm_state2),
        .O(\mOutPtr_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_5_reg_93[0]_i_1 
       (.I0(t_V_5_reg_93_reg__0[0]),
        .O(j_V_fu_122_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_5_reg_93[1]_i_1 
       (.I0(t_V_5_reg_93_reg__0[0]),
        .I1(t_V_5_reg_93_reg__0[1]),
        .O(j_V_fu_122_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_5_reg_93[2]_i_1 
       (.I0(t_V_5_reg_93_reg__0[2]),
        .I1(t_V_5_reg_93_reg__0[1]),
        .I2(t_V_5_reg_93_reg__0[0]),
        .O(j_V_fu_122_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_5_reg_93[3]_i_1 
       (.I0(t_V_5_reg_93_reg__0[3]),
        .I1(t_V_5_reg_93_reg__0[0]),
        .I2(t_V_5_reg_93_reg__0[1]),
        .I3(t_V_5_reg_93_reg__0[2]),
        .O(j_V_fu_122_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_5_reg_93[4]_i_1 
       (.I0(t_V_5_reg_93_reg__0[4]),
        .I1(t_V_5_reg_93_reg__0[2]),
        .I2(t_V_5_reg_93_reg__0[1]),
        .I3(t_V_5_reg_93_reg__0[0]),
        .I4(t_V_5_reg_93_reg__0[3]),
        .O(j_V_fu_122_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_5_reg_93[5]_i_1 
       (.I0(t_V_5_reg_93_reg__0[5]),
        .I1(t_V_5_reg_93_reg__0[3]),
        .I2(t_V_5_reg_93_reg__0[0]),
        .I3(t_V_5_reg_93_reg__0[1]),
        .I4(t_V_5_reg_93_reg__0[2]),
        .I5(t_V_5_reg_93_reg__0[4]),
        .O(j_V_fu_122_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_5_reg_93[6]_i_1 
       (.I0(t_V_5_reg_93_reg__0[6]),
        .I1(\t_V_5_reg_93[9]_i_6_n_0 ),
        .O(j_V_fu_122_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_5_reg_93[7]_i_1 
       (.I0(t_V_5_reg_93_reg__0[7]),
        .I1(\t_V_5_reg_93[9]_i_6_n_0 ),
        .I2(t_V_5_reg_93_reg__0[6]),
        .O(j_V_fu_122_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_5_reg_93[8]_i_1 
       (.I0(t_V_5_reg_93_reg__0[8]),
        .I1(t_V_5_reg_93_reg__0[6]),
        .I2(\t_V_5_reg_93[9]_i_6_n_0 ),
        .I3(t_V_5_reg_93_reg__0[7]),
        .O(j_V_fu_122_p2[8]));
  LUT5 #(
    .INIT(32'hFFBF0000)) 
    \t_V_5_reg_93[9]_i_1 
       (.I0(\t_V_5_reg_93[9]_i_4_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond_fu_116_p2),
        .I4(ap_enable_reg_pp0_iter00),
        .O(t_V_5_reg_93));
  LUT4 #(
    .INIT(16'h0040)) 
    \t_V_5_reg_93[9]_i_2 
       (.I0(\t_V_5_reg_93[9]_i_4_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond_fu_116_p2),
        .O(t_V_5_reg_930));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_5_reg_93[9]_i_3 
       (.I0(t_V_5_reg_93_reg__0[9]),
        .I1(t_V_5_reg_93_reg__0[7]),
        .I2(\t_V_5_reg_93[9]_i_6_n_0 ),
        .I3(t_V_5_reg_93_reg__0[6]),
        .I4(t_V_5_reg_93_reg__0[8]),
        .O(j_V_fu_122_p2[9]));
  LUT5 #(
    .INIT(32'h04444444)) 
    \t_V_5_reg_93[9]_i_4 
       (.I0(\exitcond_reg_137_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(temp_data_stream_0_s_empty_n),
        .I3(dup3_data_stream_0_s_full_n),
        .I4(dup1_data_stream_0_s_full_n),
        .O(\t_V_5_reg_93[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \t_V_5_reg_93[9]_i_5 
       (.I0(t_V_5_reg_93_reg__0[6]),
        .I1(t_V_5_reg_93_reg__0[8]),
        .I2(t_V_5_reg_93_reg__0[9]),
        .I3(t_V_5_reg_93_reg__0[4]),
        .I4(\t_V_5_reg_93[9]_i_7_n_0 ),
        .O(exitcond_fu_116_p2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_5_reg_93[9]_i_6 
       (.I0(t_V_5_reg_93_reg__0[5]),
        .I1(t_V_5_reg_93_reg__0[3]),
        .I2(t_V_5_reg_93_reg__0[0]),
        .I3(t_V_5_reg_93_reg__0[1]),
        .I4(t_V_5_reg_93_reg__0[2]),
        .I5(t_V_5_reg_93_reg__0[4]),
        .O(\t_V_5_reg_93[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \t_V_5_reg_93[9]_i_7 
       (.I0(t_V_5_reg_93_reg__0[1]),
        .I1(t_V_5_reg_93_reg__0[0]),
        .I2(t_V_5_reg_93_reg__0[5]),
        .I3(t_V_5_reg_93_reg__0[7]),
        .I4(t_V_5_reg_93_reg__0[2]),
        .I5(t_V_5_reg_93_reg__0[3]),
        .O(\t_V_5_reg_93[9]_i_7_n_0 ));
  FDRE \t_V_5_reg_93_reg[0] 
       (.C(ap_clk),
        .CE(t_V_5_reg_930),
        .D(j_V_fu_122_p2[0]),
        .Q(t_V_5_reg_93_reg__0[0]),
        .R(t_V_5_reg_93));
  FDRE \t_V_5_reg_93_reg[1] 
       (.C(ap_clk),
        .CE(t_V_5_reg_930),
        .D(j_V_fu_122_p2[1]),
        .Q(t_V_5_reg_93_reg__0[1]),
        .R(t_V_5_reg_93));
  FDRE \t_V_5_reg_93_reg[2] 
       (.C(ap_clk),
        .CE(t_V_5_reg_930),
        .D(j_V_fu_122_p2[2]),
        .Q(t_V_5_reg_93_reg__0[2]),
        .R(t_V_5_reg_93));
  FDRE \t_V_5_reg_93_reg[3] 
       (.C(ap_clk),
        .CE(t_V_5_reg_930),
        .D(j_V_fu_122_p2[3]),
        .Q(t_V_5_reg_93_reg__0[3]),
        .R(t_V_5_reg_93));
  FDRE \t_V_5_reg_93_reg[4] 
       (.C(ap_clk),
        .CE(t_V_5_reg_930),
        .D(j_V_fu_122_p2[4]),
        .Q(t_V_5_reg_93_reg__0[4]),
        .R(t_V_5_reg_93));
  FDRE \t_V_5_reg_93_reg[5] 
       (.C(ap_clk),
        .CE(t_V_5_reg_930),
        .D(j_V_fu_122_p2[5]),
        .Q(t_V_5_reg_93_reg__0[5]),
        .R(t_V_5_reg_93));
  FDRE \t_V_5_reg_93_reg[6] 
       (.C(ap_clk),
        .CE(t_V_5_reg_930),
        .D(j_V_fu_122_p2[6]),
        .Q(t_V_5_reg_93_reg__0[6]),
        .R(t_V_5_reg_93));
  FDRE \t_V_5_reg_93_reg[7] 
       (.C(ap_clk),
        .CE(t_V_5_reg_930),
        .D(j_V_fu_122_p2[7]),
        .Q(t_V_5_reg_93_reg__0[7]),
        .R(t_V_5_reg_93));
  FDRE \t_V_5_reg_93_reg[8] 
       (.C(ap_clk),
        .CE(t_V_5_reg_930),
        .D(j_V_fu_122_p2[8]),
        .Q(t_V_5_reg_93_reg__0[8]),
        .R(t_V_5_reg_93));
  FDRE \t_V_5_reg_93_reg[9] 
       (.C(ap_clk),
        .CE(t_V_5_reg_930),
        .D(j_V_fu_122_p2[9]),
        .Q(t_V_5_reg_93_reg__0[9]),
        .R(t_V_5_reg_93));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_82[8]_i_1__0 
       (.I0(start_for_Duplicate_U0_empty_n),
        .I1(Q),
        .I2(ap_CS_fsm_state5),
        .O(t_V_reg_82));
  FDRE \t_V_reg_82_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\i_V_reg_132_reg_n_0_[0] ),
        .Q(\t_V_reg_82_reg_n_0_[0] ),
        .R(t_V_reg_82));
  FDRE \t_V_reg_82_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\i_V_reg_132_reg_n_0_[1] ),
        .Q(\t_V_reg_82_reg_n_0_[1] ),
        .R(t_V_reg_82));
  FDRE \t_V_reg_82_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\i_V_reg_132_reg_n_0_[2] ),
        .Q(\t_V_reg_82_reg_n_0_[2] ),
        .R(t_V_reg_82));
  FDRE \t_V_reg_82_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\i_V_reg_132_reg_n_0_[3] ),
        .Q(\t_V_reg_82_reg_n_0_[3] ),
        .R(t_V_reg_82));
  FDRE \t_V_reg_82_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\i_V_reg_132_reg_n_0_[4] ),
        .Q(\t_V_reg_82_reg_n_0_[4] ),
        .R(t_V_reg_82));
  FDRE \t_V_reg_82_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\i_V_reg_132_reg_n_0_[5] ),
        .Q(\t_V_reg_82_reg_n_0_[5] ),
        .R(t_V_reg_82));
  FDRE \t_V_reg_82_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\i_V_reg_132_reg_n_0_[6] ),
        .Q(\t_V_reg_82_reg_n_0_[6] ),
        .R(t_V_reg_82));
  FDRE \t_V_reg_82_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\i_V_reg_132_reg_n_0_[7] ),
        .Q(\t_V_reg_82_reg_n_0_[7] ),
        .R(t_V_reg_82));
  FDRE \t_V_reg_82_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\i_V_reg_132_reg_n_0_[8] ),
        .Q(\t_V_reg_82_reg_n_0_[8] ),
        .R(t_V_reg_82));
endmodule

module design_1_image_filter_1_0_Duplicate77
   (start_once_reg_reg_0,
    start_once_reg_reg_1,
    Q,
    ce,
    \mOutPtr_reg[1] ,
    ap_rst,
    ap_clk,
    ap_rst_n,
    start_for_Duplicate_U0_full_n,
    start_for_Merge_U0_full_n,
    start_for_Duplicate77_U0_empty_n,
    temp_data_stream_0_s_full_n,
    dup2_data_stream_0_s_full_n,
    img0_data_stream_0_s_empty_n);
  output start_once_reg_reg_0;
  output start_once_reg_reg_1;
  output [0:0]Q;
  output ce;
  output \mOutPtr_reg[1] ;
  input ap_rst;
  input ap_clk;
  input ap_rst_n;
  input start_for_Duplicate_U0_full_n;
  input start_for_Merge_U0_full_n;
  input start_for_Duplicate77_U0_empty_n;
  input temp_data_stream_0_s_full_n;
  input dup2_data_stream_0_s_full_n;
  input img0_data_stream_0_s_empty_n;

  wire [0:0]Q;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm[3]_i_2__1_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst;
  wire ap_rst_n;
  wire ce;
  wire dup2_data_stream_0_s_full_n;
  wire exitcond_fu_116_p2;
  wire \exitcond_reg_137[0]_i_1_n_0 ;
  wire \exitcond_reg_137_reg_n_0_[0] ;
  wire [8:0]i_V_fu_110_p2;
  wire [8:0]i_V_reg_132;
  wire \i_V_reg_132[8]_i_2_n_0 ;
  wire img0_data_stream_0_s_empty_n;
  wire [9:0]j_V_fu_122_p2;
  wire \mOutPtr_reg[1] ;
  wire start_for_Duplicate77_U0_empty_n;
  wire start_for_Duplicate_U0_full_n;
  wire start_for_Merge_U0_full_n;
  wire start_once_reg_i_1__2_n_0;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire t_V_4_reg_93;
  wire t_V_4_reg_930;
  wire \t_V_4_reg_93[9]_i_4_n_0 ;
  wire \t_V_4_reg_93[9]_i_6_n_0 ;
  wire \t_V_4_reg_93[9]_i_7_n_0 ;
  wire [9:0]t_V_4_reg_93_reg__0;
  wire [8:0]t_V_reg_82;
  wire t_V_reg_82_0;
  wire temp_data_stream_0_s_full_n;

  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\exitcond_reg_137_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(img0_data_stream_0_s_empty_n),
        .I3(dup2_data_stream_0_s_full_n),
        .I4(temp_data_stream_0_s_full_n),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ce));
  LUT6 #(
    .INIT(64'hAABFFFFFAAAAAAAA)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(start_once_reg_reg_1),
        .I1(start_for_Duplicate_U0_full_n),
        .I2(start_for_Merge_U0_full_n),
        .I3(start_once_reg_reg_0),
        .I4(start_for_Duplicate77_U0_empty_n),
        .I5(Q),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_3_n_0 ),
        .I2(t_V_reg_82[2]),
        .I3(t_V_reg_82[4]),
        .I4(t_V_reg_82[3]),
        .O(start_once_reg_reg_1));
  LUT6 #(
    .INIT(64'hFFEAAAAAAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_CS_fsm_state5),
        .I1(start_for_Duplicate_U0_full_n),
        .I2(start_for_Merge_U0_full_n),
        .I3(start_once_reg_reg_0),
        .I4(start_for_Duplicate77_U0_empty_n),
        .I5(Q),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_3_n_0 ),
        .I2(t_V_reg_82[2]),
        .I3(t_V_reg_82[4]),
        .I4(t_V_reg_82[3]),
        .O(ap_enable_reg_pp0_iter00));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(t_V_reg_82[1]),
        .I1(t_V_reg_82[0]),
        .I2(t_V_reg_82[6]),
        .I3(t_V_reg_82[7]),
        .I4(t_V_reg_82[5]),
        .I5(t_V_reg_82[8]),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAA8000AAAA)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(exitcond_fu_116_p2),
        .I1(temp_data_stream_0_s_full_n),
        .I2(dup2_data_stream_0_s_full_n),
        .I3(img0_data_stream_0_s_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(\exitcond_reg_137_reg_n_0_[0] ),
        .O(\ap_CS_fsm[3]_i_2__1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter00),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000044C000C0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\t_V_4_reg_93[9]_i_4_n_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_reg_137[0]_i_1 
       (.I0(exitcond_fu_116_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\t_V_4_reg_93[9]_i_4_n_0 ),
        .I3(\exitcond_reg_137_reg_n_0_[0] ),
        .O(\exitcond_reg_137[0]_i_1_n_0 ));
  FDRE \exitcond_reg_137_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_137[0]_i_1_n_0 ),
        .Q(\exitcond_reg_137_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_132[0]_i_1 
       (.I0(t_V_reg_82[0]),
        .O(i_V_fu_110_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_132[1]_i_1 
       (.I0(t_V_reg_82[0]),
        .I1(t_V_reg_82[1]),
        .O(i_V_fu_110_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_132[2]_i_1 
       (.I0(t_V_reg_82[2]),
        .I1(t_V_reg_82[1]),
        .I2(t_V_reg_82[0]),
        .O(i_V_fu_110_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_132[3]_i_1 
       (.I0(t_V_reg_82[3]),
        .I1(t_V_reg_82[0]),
        .I2(t_V_reg_82[1]),
        .I3(t_V_reg_82[2]),
        .O(i_V_fu_110_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_132[4]_i_1 
       (.I0(t_V_reg_82[4]),
        .I1(t_V_reg_82[2]),
        .I2(t_V_reg_82[1]),
        .I3(t_V_reg_82[0]),
        .I4(t_V_reg_82[3]),
        .O(i_V_fu_110_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_132[5]_i_1 
       (.I0(t_V_reg_82[5]),
        .I1(t_V_reg_82[3]),
        .I2(t_V_reg_82[0]),
        .I3(t_V_reg_82[1]),
        .I4(t_V_reg_82[2]),
        .I5(t_V_reg_82[4]),
        .O(i_V_fu_110_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_132[6]_i_1 
       (.I0(t_V_reg_82[6]),
        .I1(\i_V_reg_132[8]_i_2_n_0 ),
        .O(i_V_fu_110_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_132[7]_i_1 
       (.I0(t_V_reg_82[7]),
        .I1(\i_V_reg_132[8]_i_2_n_0 ),
        .I2(t_V_reg_82[6]),
        .O(i_V_fu_110_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_132[8]_i_1 
       (.I0(t_V_reg_82[8]),
        .I1(t_V_reg_82[6]),
        .I2(\i_V_reg_132[8]_i_2_n_0 ),
        .I3(t_V_reg_82[7]),
        .O(i_V_fu_110_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_V_reg_132[8]_i_2 
       (.I0(t_V_reg_82[5]),
        .I1(t_V_reg_82[3]),
        .I2(t_V_reg_82[0]),
        .I3(t_V_reg_82[1]),
        .I4(t_V_reg_82[2]),
        .I5(t_V_reg_82[4]),
        .O(\i_V_reg_132[8]_i_2_n_0 ));
  FDRE \i_V_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_110_p2[0]),
        .Q(i_V_reg_132[0]),
        .R(1'b0));
  FDRE \i_V_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_110_p2[1]),
        .Q(i_V_reg_132[1]),
        .R(1'b0));
  FDRE \i_V_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_110_p2[2]),
        .Q(i_V_reg_132[2]),
        .R(1'b0));
  FDRE \i_V_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_110_p2[3]),
        .Q(i_V_reg_132[3]),
        .R(1'b0));
  FDRE \i_V_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_110_p2[4]),
        .Q(i_V_reg_132[4]),
        .R(1'b0));
  FDRE \i_V_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_110_p2[5]),
        .Q(i_V_reg_132[5]),
        .R(1'b0));
  FDRE \i_V_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_110_p2[6]),
        .Q(i_V_reg_132[6]),
        .R(1'b0));
  FDRE \i_V_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_110_p2[7]),
        .Q(i_V_reg_132[7]),
        .R(1'b0));
  FDRE \i_V_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_110_p2[8]),
        .Q(i_V_reg_132[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[1]_i_2__7 
       (.I0(start_once_reg_reg_1),
        .I1(start_for_Duplicate77_U0_empty_n),
        .O(\mOutPtr_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h54505050)) 
    start_once_reg_i_1__2
       (.I0(start_once_reg_reg_1),
        .I1(start_for_Duplicate77_U0_empty_n),
        .I2(start_once_reg_reg_0),
        .I3(start_for_Merge_U0_full_n),
        .I4(start_for_Duplicate_U0_full_n),
        .O(start_once_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__2_n_0),
        .Q(start_once_reg_reg_0),
        .R(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_4_reg_93[0]_i_1 
       (.I0(t_V_4_reg_93_reg__0[0]),
        .O(j_V_fu_122_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_4_reg_93[1]_i_1 
       (.I0(t_V_4_reg_93_reg__0[0]),
        .I1(t_V_4_reg_93_reg__0[1]),
        .O(j_V_fu_122_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_4_reg_93[2]_i_1 
       (.I0(t_V_4_reg_93_reg__0[2]),
        .I1(t_V_4_reg_93_reg__0[1]),
        .I2(t_V_4_reg_93_reg__0[0]),
        .O(j_V_fu_122_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_4_reg_93[3]_i_1 
       (.I0(t_V_4_reg_93_reg__0[3]),
        .I1(t_V_4_reg_93_reg__0[0]),
        .I2(t_V_4_reg_93_reg__0[1]),
        .I3(t_V_4_reg_93_reg__0[2]),
        .O(j_V_fu_122_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_4_reg_93[4]_i_1 
       (.I0(t_V_4_reg_93_reg__0[4]),
        .I1(t_V_4_reg_93_reg__0[2]),
        .I2(t_V_4_reg_93_reg__0[1]),
        .I3(t_V_4_reg_93_reg__0[0]),
        .I4(t_V_4_reg_93_reg__0[3]),
        .O(j_V_fu_122_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_4_reg_93[5]_i_1 
       (.I0(t_V_4_reg_93_reg__0[5]),
        .I1(t_V_4_reg_93_reg__0[3]),
        .I2(t_V_4_reg_93_reg__0[0]),
        .I3(t_V_4_reg_93_reg__0[1]),
        .I4(t_V_4_reg_93_reg__0[2]),
        .I5(t_V_4_reg_93_reg__0[4]),
        .O(j_V_fu_122_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_4_reg_93[6]_i_1 
       (.I0(t_V_4_reg_93_reg__0[6]),
        .I1(\t_V_4_reg_93[9]_i_6_n_0 ),
        .O(j_V_fu_122_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_4_reg_93[7]_i_1 
       (.I0(t_V_4_reg_93_reg__0[7]),
        .I1(\t_V_4_reg_93[9]_i_6_n_0 ),
        .I2(t_V_4_reg_93_reg__0[6]),
        .O(j_V_fu_122_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_4_reg_93[8]_i_1 
       (.I0(t_V_4_reg_93_reg__0[8]),
        .I1(t_V_4_reg_93_reg__0[6]),
        .I2(\t_V_4_reg_93[9]_i_6_n_0 ),
        .I3(t_V_4_reg_93_reg__0[7]),
        .O(j_V_fu_122_p2[8]));
  LUT5 #(
    .INIT(32'hFFBF0000)) 
    \t_V_4_reg_93[9]_i_1 
       (.I0(\t_V_4_reg_93[9]_i_4_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond_fu_116_p2),
        .I4(ap_enable_reg_pp0_iter00),
        .O(t_V_4_reg_93));
  LUT4 #(
    .INIT(16'h0040)) 
    \t_V_4_reg_93[9]_i_2 
       (.I0(\t_V_4_reg_93[9]_i_4_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond_fu_116_p2),
        .O(t_V_4_reg_930));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_4_reg_93[9]_i_3 
       (.I0(t_V_4_reg_93_reg__0[9]),
        .I1(t_V_4_reg_93_reg__0[7]),
        .I2(\t_V_4_reg_93[9]_i_6_n_0 ),
        .I3(t_V_4_reg_93_reg__0[6]),
        .I4(t_V_4_reg_93_reg__0[8]),
        .O(j_V_fu_122_p2[9]));
  LUT5 #(
    .INIT(32'h04444444)) 
    \t_V_4_reg_93[9]_i_4 
       (.I0(\exitcond_reg_137_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(img0_data_stream_0_s_empty_n),
        .I3(dup2_data_stream_0_s_full_n),
        .I4(temp_data_stream_0_s_full_n),
        .O(\t_V_4_reg_93[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \t_V_4_reg_93[9]_i_5 
       (.I0(t_V_4_reg_93_reg__0[3]),
        .I1(t_V_4_reg_93_reg__0[8]),
        .I2(t_V_4_reg_93_reg__0[4]),
        .I3(t_V_4_reg_93_reg__0[6]),
        .I4(\t_V_4_reg_93[9]_i_7_n_0 ),
        .O(exitcond_fu_116_p2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_4_reg_93[9]_i_6 
       (.I0(t_V_4_reg_93_reg__0[5]),
        .I1(t_V_4_reg_93_reg__0[3]),
        .I2(t_V_4_reg_93_reg__0[0]),
        .I3(t_V_4_reg_93_reg__0[1]),
        .I4(t_V_4_reg_93_reg__0[2]),
        .I5(t_V_4_reg_93_reg__0[4]),
        .O(\t_V_4_reg_93[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \t_V_4_reg_93[9]_i_7 
       (.I0(t_V_4_reg_93_reg__0[1]),
        .I1(t_V_4_reg_93_reg__0[0]),
        .I2(t_V_4_reg_93_reg__0[2]),
        .I3(t_V_4_reg_93_reg__0[7]),
        .I4(t_V_4_reg_93_reg__0[5]),
        .I5(t_V_4_reg_93_reg__0[9]),
        .O(\t_V_4_reg_93[9]_i_7_n_0 ));
  FDRE \t_V_4_reg_93_reg[0] 
       (.C(ap_clk),
        .CE(t_V_4_reg_930),
        .D(j_V_fu_122_p2[0]),
        .Q(t_V_4_reg_93_reg__0[0]),
        .R(t_V_4_reg_93));
  FDRE \t_V_4_reg_93_reg[1] 
       (.C(ap_clk),
        .CE(t_V_4_reg_930),
        .D(j_V_fu_122_p2[1]),
        .Q(t_V_4_reg_93_reg__0[1]),
        .R(t_V_4_reg_93));
  FDRE \t_V_4_reg_93_reg[2] 
       (.C(ap_clk),
        .CE(t_V_4_reg_930),
        .D(j_V_fu_122_p2[2]),
        .Q(t_V_4_reg_93_reg__0[2]),
        .R(t_V_4_reg_93));
  FDRE \t_V_4_reg_93_reg[3] 
       (.C(ap_clk),
        .CE(t_V_4_reg_930),
        .D(j_V_fu_122_p2[3]),
        .Q(t_V_4_reg_93_reg__0[3]),
        .R(t_V_4_reg_93));
  FDRE \t_V_4_reg_93_reg[4] 
       (.C(ap_clk),
        .CE(t_V_4_reg_930),
        .D(j_V_fu_122_p2[4]),
        .Q(t_V_4_reg_93_reg__0[4]),
        .R(t_V_4_reg_93));
  FDRE \t_V_4_reg_93_reg[5] 
       (.C(ap_clk),
        .CE(t_V_4_reg_930),
        .D(j_V_fu_122_p2[5]),
        .Q(t_V_4_reg_93_reg__0[5]),
        .R(t_V_4_reg_93));
  FDRE \t_V_4_reg_93_reg[6] 
       (.C(ap_clk),
        .CE(t_V_4_reg_930),
        .D(j_V_fu_122_p2[6]),
        .Q(t_V_4_reg_93_reg__0[6]),
        .R(t_V_4_reg_93));
  FDRE \t_V_4_reg_93_reg[7] 
       (.C(ap_clk),
        .CE(t_V_4_reg_930),
        .D(j_V_fu_122_p2[7]),
        .Q(t_V_4_reg_93_reg__0[7]),
        .R(t_V_4_reg_93));
  FDRE \t_V_4_reg_93_reg[8] 
       (.C(ap_clk),
        .CE(t_V_4_reg_930),
        .D(j_V_fu_122_p2[8]),
        .Q(t_V_4_reg_93_reg__0[8]),
        .R(t_V_4_reg_93));
  FDRE \t_V_4_reg_93_reg[9] 
       (.C(ap_clk),
        .CE(t_V_4_reg_930),
        .D(j_V_fu_122_p2[9]),
        .Q(t_V_4_reg_93_reg__0[9]),
        .R(t_V_4_reg_93));
  LUT6 #(
    .INIT(64'h00000000F8000000)) 
    \t_V_reg_82[8]_i_1 
       (.I0(start_for_Duplicate_U0_full_n),
        .I1(start_for_Merge_U0_full_n),
        .I2(start_once_reg_reg_0),
        .I3(start_for_Duplicate77_U0_empty_n),
        .I4(Q),
        .I5(ap_CS_fsm_state5),
        .O(t_V_reg_82_0));
  FDRE \t_V_reg_82_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_132[0]),
        .Q(t_V_reg_82[0]),
        .R(t_V_reg_82_0));
  FDRE \t_V_reg_82_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_132[1]),
        .Q(t_V_reg_82[1]),
        .R(t_V_reg_82_0));
  FDRE \t_V_reg_82_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_132[2]),
        .Q(t_V_reg_82[2]),
        .R(t_V_reg_82_0));
  FDRE \t_V_reg_82_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_132[3]),
        .Q(t_V_reg_82[3]),
        .R(t_V_reg_82_0));
  FDRE \t_V_reg_82_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_132[4]),
        .Q(t_V_reg_82[4]),
        .R(t_V_reg_82_0));
  FDRE \t_V_reg_82_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_132[5]),
        .Q(t_V_reg_82[5]),
        .R(t_V_reg_82_0));
  FDRE \t_V_reg_82_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_132[6]),
        .Q(t_V_reg_82[6]),
        .R(t_V_reg_82_0));
  FDRE \t_V_reg_82_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_132[7]),
        .Q(t_V_reg_82[7]),
        .R(t_V_reg_82_0));
  FDRE \t_V_reg_82_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_132[8]),
        .Q(t_V_reg_82[8]),
        .R(t_V_reg_82_0));
endmodule

module design_1_image_filter_1_0_Filter2D
   (DOBDO,
    \right_border_buf_0_5_fu_252_reg[7]_0 ,
    \right_border_buf_0_10_fu_272_reg[7]_0 ,
    \right_border_buf_0_14_fu_288_reg[7]_0 ,
    ce,
    ram_reg,
    \mOutPtr_reg[1] ,
    ram_reg_0,
    \mOutPtr_reg[0] ,
    D,
    \ap_CS_fsm_reg[0]_0 ,
    start_once_reg_reg,
    grp_Filter2D_fu_18_ap_start_reg_reg,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ap_rst,
    ap_rst_n,
    grp_Filter2D_fu_18_ap_start_reg_reg_0,
    Q,
    mid_img_data_stream_s_empty_n,
    img0_data_stream_0_s_full_n,
    start_once_reg_reg_0,
    start_for_Duplicate77_U0_full_n,
    start_for_Sobel_U0_empty_n);
  output [7:0]DOBDO;
  output [7:0]\right_border_buf_0_5_fu_252_reg[7]_0 ;
  output [7:0]\right_border_buf_0_10_fu_272_reg[7]_0 ;
  output [7:0]\right_border_buf_0_14_fu_288_reg[7]_0 ;
  output ce;
  output ram_reg;
  output \mOutPtr_reg[1] ;
  output ram_reg_0;
  output \mOutPtr_reg[0] ;
  output [1:0]D;
  output \ap_CS_fsm_reg[0]_0 ;
  output start_once_reg_reg;
  output grp_Filter2D_fu_18_ap_start_reg_reg;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][7]_0 ;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input [7:0]ram_reg_4;
  input ap_rst;
  input ap_rst_n;
  input grp_Filter2D_fu_18_ap_start_reg_reg_0;
  input [1:0]Q;
  input mid_img_data_stream_s_empty_n;
  input img0_data_stream_0_s_full_n;
  input start_once_reg_reg_0;
  input start_for_Duplicate77_U0_full_n;
  input start_for_Sobel_U0_empty_n;

  wire [1:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire \SRL_SIG[0][7]_i_4__0_n_0 ;
  wire \SRL_SIG[0][7]_i_5_n_0 ;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \ap_CS_fsm[0]_i_2__0_n_0 ;
  wire \ap_CS_fsm[3]_i_2__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6_i_1_n_0;
  wire ap_enable_reg_pp0_iter6_reg_n_0;
  wire ap_rst;
  wire ap_rst_n;
  wire brmerge_fu_1020_p2;
  wire brmerge_reg_2585;
  wire brmerge_reg_25850;
  wire \brmerge_reg_2585[0]_i_2_n_0 ;
  wire brmerge_reg_2585_pp0_iter1_reg;
  wire brmerge_reg_2585_pp0_iter1_reg0;
  wire ce;
  wire ce0;
  wire ce1;
  wire ce12_out;
  wire [7:0]din0;
  wire [7:0]din1;
  wire [7:0]din2;
  wire [7:0]din3;
  wire [7:0]din4;
  wire exitcond388_i_fu_880_p2;
  wire exitcond388_i_reg_2562;
  wire \exitcond388_i_reg_2562[0]_i_2_n_0 ;
  wire \exitcond388_i_reg_2562_pp0_iter1_reg_reg_n_0_[0] ;
  wire exitcond388_i_reg_2562_pp0_iter2_reg;
  wire exitcond388_i_reg_2562_pp0_iter3_reg;
  wire grp_Filter2D_fu_18_ap_start_reg_i_2_n_0;
  wire grp_Filter2D_fu_18_ap_start_reg_reg;
  wire grp_Filter2D_fu_18_ap_start_reg_reg_0;
  wire [8:0]i_V_fu_436_p2;
  wire [8:0]i_V_reg_2497;
  wire \i_V_reg_2497[2]_i_1_n_0 ;
  wire \i_V_reg_2497[6]_i_2_n_0 ;
  wire \i_V_reg_2497[8]_i_2_n_0 ;
  wire img0_data_stream_0_s_full_n;
  wire isneg_reg_2736;
  wire isneg_reg_27360;
  wire [9:0]j_V_fu_886_p2;
  wire k_buf_0_val_5_U_n_16;
  wire k_buf_0_val_5_U_n_17;
  wire k_buf_0_val_5_addr_reg_25980;
  wire k_buf_0_val_6_U_n_22;
  wire k_buf_0_val_6_U_n_23;
  wire k_buf_0_val_6_U_n_24;
  wire k_buf_0_val_6_U_n_25;
  wire k_buf_0_val_6_U_n_26;
  wire k_buf_0_val_6_U_n_27;
  wire k_buf_0_val_6_U_n_28;
  wire k_buf_0_val_6_U_n_29;
  wire k_buf_0_val_6_U_n_30;
  wire k_buf_0_val_6_U_n_31;
  wire k_buf_0_val_6_U_n_32;
  wire k_buf_0_val_7_U_n_18;
  wire k_buf_0_val_7_U_n_19;
  wire k_buf_0_val_8_U_n_28;
  wire k_buf_0_val_8_U_n_29;
  wire k_buf_0_val_8_U_n_34;
  wire k_buf_0_val_8_U_n_35;
  wire k_buf_0_val_8_U_n_36;
  wire k_buf_0_val_8_U_n_41;
  wire k_buf_0_val_8_U_n_42;
  wire k_buf_0_val_8_U_n_43;
  wire k_buf_0_val_8_U_n_45;
  wire k_buf_0_val_8_U_n_46;
  wire k_buf_0_val_8_U_n_47;
  wire k_buf_0_val_9_U_n_10;
  wire k_buf_0_val_9_U_n_11;
  wire k_buf_0_val_9_U_n_2;
  wire k_buf_0_val_9_U_n_20;
  wire k_buf_0_val_9_U_n_21;
  wire k_buf_0_val_9_U_n_24;
  wire k_buf_0_val_9_U_n_25;
  wire k_buf_0_val_9_U_n_30;
  wire k_buf_0_val_9_U_n_31;
  wire [9:0]k_buf_0_val_9_addr_reg_2622;
  wire \mOutPtr[1]_i_3__2_n_0 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire mid_img_data_stream_s_empty_n;
  wire or_cond_i_fu_1025_p2;
  wire or_cond_i_i_reg_2571;
  wire \or_cond_i_i_reg_2571[0]_i_3_n_0 ;
  wire \or_cond_i_i_reg_2571[0]_i_4_n_0 ;
  wire or_cond_i_i_reg_2571_pp0_iter1_reg;
  wire or_cond_i_reg_2594;
  wire \or_cond_i_reg_2594[0]_i_2_n_0 ;
  wire or_cond_i_reg_2594_pp0_iter1_reg;
  wire or_cond_i_reg_2594_pp0_iter2_reg;
  wire or_cond_i_reg_2594_pp0_iter3_reg;
  wire or_cond_i_reg_2594_pp0_iter4_reg;
  wire or_cond_i_reg_2594_pp0_iter5_reg;
  wire p_0_in9_out;
  wire [0:0]p_Val2_10_0_4_fu_1475_p2;
  wire [9:1]p_Val2_10_0_4_fu_1475_p2__0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_10_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_11_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_12_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_1_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_2_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_3_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_4_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_5_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_6_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_7_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_8_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_9_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry__0_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry__0_n_1;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry__0_n_2;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry__0_n_3;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_1_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_2_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_3_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_4_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry__1_n_1;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry__1_n_3;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry_i_1_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry_i_2_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry_i_3_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry_i_4_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry_i_5_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry_i_6_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry_i_7_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry_i_8_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry_i_9_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry_n_0;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry_n_1;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry_n_2;
  wire p_Val2_10_0_4_fu_1475_p2__1_carry_n_3;
  wire [12:1]p_Val2_10_1_4_fu_1658_p2;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_1_n_0;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_2_n_0;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_3_n_0;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_4_n_0;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_5_n_0;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_6_n_0;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_7_n_0;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_8_n_0;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry__0_n_0;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry__0_n_1;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry__0_n_2;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry__0_n_3;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_1_n_0;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_2_n_0;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_3_n_0;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_4_n_0;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_5_n_0;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_6_n_0;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_7_n_0;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry__1_n_1;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry__1_n_2;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry__1_n_3;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry_i_1_n_0;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry_i_2_n_0;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry_i_3_n_0;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry_i_4_n_0;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry_n_0;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry_n_1;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry_n_2;
  wire p_Val2_10_1_4_fu_1658_p2__1_carry_n_3;
  wire [11:1]p_Val2_10_1_fu_1507_p2;
  wire p_Val2_10_1_fu_1507_p2_carry__0_i_1_n_0;
  wire p_Val2_10_1_fu_1507_p2_carry__0_i_2_n_0;
  wire p_Val2_10_1_fu_1507_p2_carry__0_i_3_n_0;
  wire p_Val2_10_1_fu_1507_p2_carry__0_i_4_n_0;
  wire p_Val2_10_1_fu_1507_p2_carry__0_i_5_n_0;
  wire p_Val2_10_1_fu_1507_p2_carry__0_i_6_n_0;
  wire p_Val2_10_1_fu_1507_p2_carry__0_n_0;
  wire p_Val2_10_1_fu_1507_p2_carry__0_n_1;
  wire p_Val2_10_1_fu_1507_p2_carry__0_n_2;
  wire p_Val2_10_1_fu_1507_p2_carry__0_n_3;
  wire p_Val2_10_1_fu_1507_p2_carry__1_i_1_n_0;
  wire p_Val2_10_1_fu_1507_p2_carry__1_i_2_n_0;
  wire p_Val2_10_1_fu_1507_p2_carry__1_n_2;
  wire p_Val2_10_1_fu_1507_p2_carry__1_n_3;
  wire p_Val2_10_1_fu_1507_p2_carry_i_1_n_0;
  wire p_Val2_10_1_fu_1507_p2_carry_i_2_n_0;
  wire p_Val2_10_1_fu_1507_p2_carry_i_3_n_0;
  wire p_Val2_10_1_fu_1507_p2_carry_n_0;
  wire p_Val2_10_1_fu_1507_p2_carry_n_1;
  wire p_Val2_10_1_fu_1507_p2_carry_n_2;
  wire p_Val2_10_1_fu_1507_p2_carry_n_3;
  wire [11:0]p_Val2_10_1_reg_2661;
  wire p_Val2_10_1_reg_26610;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_1_n_0;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_2_n_0;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_3_n_0;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_4_n_0;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_0;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_1;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_2;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_3;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_4;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_5;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_6;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_7;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_1_n_3;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_2_n_0;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_3_n_0;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_4_n_0;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_5_n_0;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_6_n_3;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_0;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_1;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_2;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_3;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_4;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_5;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_6;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_7;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry__2_n_7;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry_i_1_n_0;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry_i_2_n_0;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry_i_3_n_0;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry_i_4_n_0;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry_n_0;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry_n_1;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry_n_2;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry_n_3;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry_n_4;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry_n_5;
  wire p_Val2_10_2_2_fu_1746_p2__34_carry_n_6;
  wire p_Val2_10_2_2_fu_1746_p2_carry__0_i_1_n_0;
  wire p_Val2_10_2_2_fu_1746_p2_carry__0_i_2_n_0;
  wire p_Val2_10_2_2_fu_1746_p2_carry__0_i_3_n_0;
  wire p_Val2_10_2_2_fu_1746_p2_carry__0_i_4_n_0;
  wire p_Val2_10_2_2_fu_1746_p2_carry__0_n_0;
  wire p_Val2_10_2_2_fu_1746_p2_carry__0_n_1;
  wire p_Val2_10_2_2_fu_1746_p2_carry__0_n_2;
  wire p_Val2_10_2_2_fu_1746_p2_carry__0_n_3;
  wire p_Val2_10_2_2_fu_1746_p2_carry__1_i_1_n_3;
  wire p_Val2_10_2_2_fu_1746_p2_carry__1_i_2_n_0;
  wire p_Val2_10_2_2_fu_1746_p2_carry__1_i_3_n_0;
  wire p_Val2_10_2_2_fu_1746_p2_carry__1_i_4_n_0;
  wire p_Val2_10_2_2_fu_1746_p2_carry__1_i_5_n_0;
  wire p_Val2_10_2_2_fu_1746_p2_carry__1_n_0;
  wire p_Val2_10_2_2_fu_1746_p2_carry__1_n_1;
  wire p_Val2_10_2_2_fu_1746_p2_carry__1_n_2;
  wire p_Val2_10_2_2_fu_1746_p2_carry__1_n_3;
  wire p_Val2_10_2_2_fu_1746_p2_carry_i_1_n_0;
  wire p_Val2_10_2_2_fu_1746_p2_carry_i_2_n_0;
  wire p_Val2_10_2_2_fu_1746_p2_carry_i_3_n_0;
  wire p_Val2_10_2_2_fu_1746_p2_carry_i_4_n_0;
  wire p_Val2_10_2_2_fu_1746_p2_carry_n_0;
  wire p_Val2_10_2_2_fu_1746_p2_carry_n_1;
  wire p_Val2_10_2_2_fu_1746_p2_carry_n_2;
  wire p_Val2_10_2_2_fu_1746_p2_carry_n_3;
  wire [14:8]p_Val2_10_2_2_reg_2676;
  wire p_Val2_10_2_2_reg_26760;
  wire [16:1]p_Val2_10_2_3_fu_2142_p2;
  wire p_Val2_10_2_3_fu_2142_p2_carry__0_i_1_n_0;
  wire p_Val2_10_2_3_fu_2142_p2_carry__0_i_2_n_0;
  wire p_Val2_10_2_3_fu_2142_p2_carry__0_i_3_n_0;
  wire p_Val2_10_2_3_fu_2142_p2_carry__0_i_4_n_0;
  wire p_Val2_10_2_3_fu_2142_p2_carry__0_n_0;
  wire p_Val2_10_2_3_fu_2142_p2_carry__0_n_1;
  wire p_Val2_10_2_3_fu_2142_p2_carry__0_n_2;
  wire p_Val2_10_2_3_fu_2142_p2_carry__0_n_3;
  wire p_Val2_10_2_3_fu_2142_p2_carry__1_i_1_n_0;
  wire p_Val2_10_2_3_fu_2142_p2_carry__1_i_2_n_0;
  wire p_Val2_10_2_3_fu_2142_p2_carry__1_i_3_n_0;
  wire p_Val2_10_2_3_fu_2142_p2_carry__1_i_4_n_0;
  wire p_Val2_10_2_3_fu_2142_p2_carry__1_n_0;
  wire p_Val2_10_2_3_fu_2142_p2_carry__1_n_1;
  wire p_Val2_10_2_3_fu_2142_p2_carry__1_n_2;
  wire p_Val2_10_2_3_fu_2142_p2_carry__1_n_3;
  wire p_Val2_10_2_3_fu_2142_p2_carry__2_i_1_n_0;
  wire p_Val2_10_2_3_fu_2142_p2_carry__2_i_2_n_0;
  wire p_Val2_10_2_3_fu_2142_p2_carry__2_i_3_n_0;
  wire p_Val2_10_2_3_fu_2142_p2_carry__2_n_1;
  wire p_Val2_10_2_3_fu_2142_p2_carry__2_n_3;
  wire p_Val2_10_2_3_fu_2142_p2_carry_i_1_n_0;
  wire p_Val2_10_2_3_fu_2142_p2_carry_i_2_n_0;
  wire p_Val2_10_2_3_fu_2142_p2_carry_i_3_n_0;
  wire p_Val2_10_2_3_fu_2142_p2_carry_n_0;
  wire p_Val2_10_2_3_fu_2142_p2_carry_n_1;
  wire p_Val2_10_2_3_fu_2142_p2_carry_n_2;
  wire p_Val2_10_2_3_fu_2142_p2_carry_n_3;
  wire [12:2]p_Val2_10_2_fu_1702_p2;
  wire [7:0]p_Val2_1_fu_2224_p2;
  wire p_Val2_1_fu_2224_p2__0_carry__0_i_1_n_0;
  wire p_Val2_1_fu_2224_p2__0_carry__0_i_2_n_0;
  wire p_Val2_1_fu_2224_p2__0_carry__0_i_3_n_0;
  wire p_Val2_1_fu_2224_p2__0_carry__0_i_4_n_0;
  wire p_Val2_1_fu_2224_p2__0_carry__0_i_5_n_0;
  wire p_Val2_1_fu_2224_p2__0_carry__0_i_6_n_0;
  wire p_Val2_1_fu_2224_p2__0_carry__0_i_7_n_0;
  wire p_Val2_1_fu_2224_p2__0_carry__0_n_1;
  wire p_Val2_1_fu_2224_p2__0_carry__0_n_2;
  wire p_Val2_1_fu_2224_p2__0_carry__0_n_3;
  wire p_Val2_1_fu_2224_p2__0_carry_i_1_n_0;
  wire p_Val2_1_fu_2224_p2__0_carry_i_2_n_0;
  wire p_Val2_1_fu_2224_p2__0_carry_i_3_n_0;
  wire p_Val2_1_fu_2224_p2__0_carry_i_4_n_0;
  wire p_Val2_1_fu_2224_p2__0_carry_i_5_n_0;
  wire p_Val2_1_fu_2224_p2__0_carry_i_6_n_0;
  wire p_Val2_1_fu_2224_p2__0_carry_i_7_n_0;
  wire p_Val2_1_fu_2224_p2__0_carry_n_0;
  wire p_Val2_1_fu_2224_p2__0_carry_n_1;
  wire p_Val2_1_fu_2224_p2__0_carry_n_2;
  wire p_Val2_1_fu_2224_p2__0_carry_n_3;
  wire [18:8]p_Val2_2_fu_2181_p2;
  wire p_Val2_2_fu_2181_p2__2_carry__0_i_10_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__0_i_11_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__0_i_12_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__0_i_1_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__0_i_2_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__0_i_3_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__0_i_4_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__0_i_5_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__0_i_6_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__0_i_7_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__0_i_8_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__0_i_9_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__0_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__0_n_1;
  wire p_Val2_2_fu_2181_p2__2_carry__0_n_2;
  wire p_Val2_2_fu_2181_p2__2_carry__0_n_3;
  wire p_Val2_2_fu_2181_p2__2_carry__1_i_10_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__1_i_11_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__1_i_12_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__1_i_1_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__1_i_2_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__1_i_3_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__1_i_4_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__1_i_5_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__1_i_6_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__1_i_7_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__1_i_8_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__1_i_9_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__1_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__1_n_1;
  wire p_Val2_2_fu_2181_p2__2_carry__1_n_2;
  wire p_Val2_2_fu_2181_p2__2_carry__1_n_3;
  wire p_Val2_2_fu_2181_p2__2_carry__2_i_1_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__2_i_2_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__2_i_3_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__2_i_4_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__2_i_5_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__2_i_6_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__2_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__2_n_1;
  wire p_Val2_2_fu_2181_p2__2_carry__2_n_2;
  wire p_Val2_2_fu_2181_p2__2_carry__2_n_3;
  wire p_Val2_2_fu_2181_p2__2_carry__3_i_1_n_1;
  wire p_Val2_2_fu_2181_p2__2_carry__3_i_1_n_3;
  wire p_Val2_2_fu_2181_p2__2_carry__3_i_2_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__3_i_3_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__3_i_4_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__3_i_5_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry__3_n_2;
  wire p_Val2_2_fu_2181_p2__2_carry__3_n_3;
  wire p_Val2_2_fu_2181_p2__2_carry_i_1_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry_i_2_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry_i_3_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry_i_4_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry_i_5_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry_i_6_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry_i_7_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry_i_8_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry_n_0;
  wire p_Val2_2_fu_2181_p2__2_carry_n_1;
  wire p_Val2_2_fu_2181_p2__2_carry_n_2;
  wire p_Val2_2_fu_2181_p2__2_carry_n_3;
  wire [8:1]p_shl_fu_1926_p3;
  wire [11:3]r_V_7_1_1_reg_2666;
  wire \r_V_7_1_1_reg_2666[10]_i_1_n_0 ;
  wire \r_V_7_1_1_reg_2666[11]_i_1_n_0 ;
  wire \r_V_7_1_1_reg_2666[11]_i_2_n_0 ;
  wire \r_V_7_1_1_reg_2666[4]_i_1_n_0 ;
  wire \r_V_7_1_1_reg_2666[5]_i_1_n_0 ;
  wire \r_V_7_1_1_reg_2666[6]_i_1_n_0 ;
  wire \r_V_7_1_1_reg_2666[7]_i_1_n_0 ;
  wire \r_V_7_1_1_reg_2666[8]_i_1_n_0 ;
  wire \r_V_7_1_1_reg_2666[9]_i_1_n_0 ;
  wire [11:4]r_V_7_2_1_fu_1736_p2;
  wire r_V_7_2_1_fu_1736_p2_carry__0_i_1_n_0;
  wire r_V_7_2_1_fu_1736_p2_carry__0_i_2_n_0;
  wire r_V_7_2_1_fu_1736_p2_carry__0_i_3_n_0;
  wire r_V_7_2_1_fu_1736_p2_carry__0_i_4_n_0;
  wire r_V_7_2_1_fu_1736_p2_carry__0_i_5_n_0;
  wire r_V_7_2_1_fu_1736_p2_carry__0_i_6_n_0;
  wire r_V_7_2_1_fu_1736_p2_carry__0_i_7_n_0;
  wire r_V_7_2_1_fu_1736_p2_carry__0_n_0;
  wire r_V_7_2_1_fu_1736_p2_carry__0_n_1;
  wire r_V_7_2_1_fu_1736_p2_carry__0_n_2;
  wire r_V_7_2_1_fu_1736_p2_carry__0_n_3;
  wire r_V_7_2_1_fu_1736_p2_carry_i_1_n_0;
  wire r_V_7_2_1_fu_1736_p2_carry_i_2_n_0;
  wire r_V_7_2_1_fu_1736_p2_carry_i_3_n_0;
  wire r_V_7_2_1_fu_1736_p2_carry_i_4_n_0;
  wire r_V_7_2_1_fu_1736_p2_carry_i_5_n_0;
  wire r_V_7_2_1_fu_1736_p2_carry_i_6_n_0;
  wire r_V_7_2_1_fu_1736_p2_carry_i_7_n_0;
  wire r_V_7_2_1_fu_1736_p2_carry_n_0;
  wire r_V_7_2_1_fu_1736_p2_carry_n_1;
  wire r_V_7_2_1_fu_1736_p2_carry_n_2;
  wire r_V_7_2_1_fu_1736_p2_carry_n_3;
  wire [12:2]r_V_7_2_3_fu_1776_p2;
  wire r_V_7_2_3_fu_1776_p2_carry__0_i_1_n_0;
  wire r_V_7_2_3_fu_1776_p2_carry__0_i_2_n_0;
  wire r_V_7_2_3_fu_1776_p2_carry__0_i_3_n_0;
  wire r_V_7_2_3_fu_1776_p2_carry__0_i_4_n_0;
  wire r_V_7_2_3_fu_1776_p2_carry__0_n_0;
  wire r_V_7_2_3_fu_1776_p2_carry__0_n_1;
  wire r_V_7_2_3_fu_1776_p2_carry__0_n_2;
  wire r_V_7_2_3_fu_1776_p2_carry__0_n_3;
  wire r_V_7_2_3_fu_1776_p2_carry__1_i_1_n_0;
  wire r_V_7_2_3_fu_1776_p2_carry__1_i_2_n_0;
  wire r_V_7_2_3_fu_1776_p2_carry__1_i_3_n_0;
  wire r_V_7_2_3_fu_1776_p2_carry__1_n_1;
  wire r_V_7_2_3_fu_1776_p2_carry__1_n_2;
  wire r_V_7_2_3_fu_1776_p2_carry__1_n_3;
  wire r_V_7_2_3_fu_1776_p2_carry_i_1_n_0;
  wire r_V_7_2_3_fu_1776_p2_carry_i_2_n_0;
  wire r_V_7_2_3_fu_1776_p2_carry_i_3_n_0;
  wire r_V_7_2_3_fu_1776_p2_carry_n_0;
  wire r_V_7_2_3_fu_1776_p2_carry_n_1;
  wire r_V_7_2_3_fu_1776_p2_carry_n_2;
  wire r_V_7_2_3_fu_1776_p2_carry_n_3;
  wire [12:8]r_V_7_2_3_reg_2681;
  wire [11:1]r_V_7_2_4_fu_1812_p2;
  wire r_V_7_2_4_fu_1812_p2_carry__0_i_1_n_0;
  wire r_V_7_2_4_fu_1812_p2_carry__0_i_2_n_0;
  wire r_V_7_2_4_fu_1812_p2_carry__0_i_3_n_0;
  wire r_V_7_2_4_fu_1812_p2_carry__0_i_4_n_0;
  wire r_V_7_2_4_fu_1812_p2_carry__0_n_0;
  wire r_V_7_2_4_fu_1812_p2_carry__0_n_1;
  wire r_V_7_2_4_fu_1812_p2_carry__0_n_2;
  wire r_V_7_2_4_fu_1812_p2_carry__0_n_3;
  wire r_V_7_2_4_fu_1812_p2_carry__1_i_1_n_0;
  wire r_V_7_2_4_fu_1812_p2_carry__1_i_2_n_0;
  wire r_V_7_2_4_fu_1812_p2_carry__1_i_3_n_0;
  wire r_V_7_2_4_fu_1812_p2_carry__1_n_1;
  wire r_V_7_2_4_fu_1812_p2_carry__1_n_2;
  wire r_V_7_2_4_fu_1812_p2_carry__1_n_3;
  wire r_V_7_2_4_fu_1812_p2_carry_i_1_n_0;
  wire r_V_7_2_4_fu_1812_p2_carry_i_2_n_0;
  wire r_V_7_2_4_fu_1812_p2_carry_i_3_n_0;
  wire r_V_7_2_4_fu_1812_p2_carry_n_0;
  wire r_V_7_2_4_fu_1812_p2_carry_n_1;
  wire r_V_7_2_4_fu_1812_p2_carry_n_2;
  wire r_V_7_2_4_fu_1812_p2_carry_n_3;
  wire [11:8]r_V_7_2_4_reg_2696;
  wire [10:3]r_V_7_2_fu_1692_p2;
  wire r_V_7_2_fu_1692_p2_carry__0_i_1_n_0;
  wire r_V_7_2_fu_1692_p2_carry__0_i_2_n_0;
  wire r_V_7_2_fu_1692_p2_carry__0_i_3_n_0;
  wire r_V_7_2_fu_1692_p2_carry__0_i_4_n_0;
  wire r_V_7_2_fu_1692_p2_carry__0_i_5_n_0;
  wire r_V_7_2_fu_1692_p2_carry__0_i_6_n_0;
  wire r_V_7_2_fu_1692_p2_carry__0_i_7_n_0;
  wire r_V_7_2_fu_1692_p2_carry__0_n_0;
  wire r_V_7_2_fu_1692_p2_carry__0_n_1;
  wire r_V_7_2_fu_1692_p2_carry__0_n_2;
  wire r_V_7_2_fu_1692_p2_carry__0_n_3;
  wire r_V_7_2_fu_1692_p2_carry_i_1_n_0;
  wire r_V_7_2_fu_1692_p2_carry_i_2_n_0;
  wire r_V_7_2_fu_1692_p2_carry_i_3_n_0;
  wire r_V_7_2_fu_1692_p2_carry_i_4_n_0;
  wire r_V_7_2_fu_1692_p2_carry_i_5_n_0;
  wire r_V_7_2_fu_1692_p2_carry_i_6_n_0;
  wire r_V_7_2_fu_1692_p2_carry_i_7_n_0;
  wire r_V_7_2_fu_1692_p2_carry_n_0;
  wire r_V_7_2_fu_1692_p2_carry_n_1;
  wire r_V_7_2_fu_1692_p2_carry_n_2;
  wire r_V_7_2_fu_1692_p2_carry_n_3;
  wire [9:9]r_V_7_4_1_fu_1938_p2;
  wire ram_reg;
  wire ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [7:0]right_border_buf_0_10_fu_272;
  wire \right_border_buf_0_10_fu_272[1]_i_2_n_0 ;
  wire \right_border_buf_0_10_fu_272[3]_i_2_n_0 ;
  wire \right_border_buf_0_10_fu_272[4]_i_2_n_0 ;
  wire \right_border_buf_0_10_fu_272[5]_i_2_n_0 ;
  wire \right_border_buf_0_10_fu_272[7]_i_1_n_0 ;
  wire \right_border_buf_0_10_fu_272[7]_i_3_n_0 ;
  wire [7:0]\right_border_buf_0_10_fu_272_reg[7]_0 ;
  wire [7:0]right_border_buf_0_11_fu_276;
  wire [7:0]right_border_buf_0_12_fu_280;
  wire [7:0]right_border_buf_0_13_fu_284;
  wire [7:0]right_border_buf_0_14_fu_288;
  wire \right_border_buf_0_14_fu_288[1]_i_2_n_0 ;
  wire \right_border_buf_0_14_fu_288[3]_i_2_n_0 ;
  wire \right_border_buf_0_14_fu_288[4]_i_2_n_0 ;
  wire \right_border_buf_0_14_fu_288[5]_i_2_n_0 ;
  wire \right_border_buf_0_14_fu_288[7]_i_2_n_0 ;
  wire [7:0]\right_border_buf_0_14_fu_288_reg[7]_0 ;
  wire [7:0]right_border_buf_0_1_fu_236;
  wire [7:0]right_border_buf_0_2_fu_240;
  wire [7:0]right_border_buf_0_3_fu_244;
  wire [7:0]right_border_buf_0_4_fu_248;
  wire [7:0]right_border_buf_0_5_fu_252;
  wire \right_border_buf_0_5_fu_252[1]_i_2_n_0 ;
  wire \right_border_buf_0_5_fu_252[3]_i_2_n_0 ;
  wire \right_border_buf_0_5_fu_252[4]_i_2_n_0 ;
  wire \right_border_buf_0_5_fu_252[5]_i_2_n_0 ;
  wire \right_border_buf_0_5_fu_252[7]_i_2_n_0 ;
  wire [7:0]\right_border_buf_0_5_fu_252_reg[7]_0 ;
  wire [7:0]right_border_buf_0_6_fu_256;
  wire [7:0]right_border_buf_0_7_fu_260;
  wire [7:0]right_border_buf_0_8_fu_264;
  wire \right_border_buf_0_8_fu_264[1]_i_2_n_0 ;
  wire \right_border_buf_0_8_fu_264[3]_i_2_n_0 ;
  wire \right_border_buf_0_8_fu_264[6]_i_2_n_0 ;
  wire [7:0]right_border_buf_0_9_fu_268;
  wire [7:0]right_border_buf_0_s_fu_232;
  wire \right_border_buf_0_s_fu_232[1]_i_2_n_0 ;
  wire \right_border_buf_0_s_fu_232[3]_i_2_n_0 ;
  wire \right_border_buf_0_s_fu_232[4]_i_2_n_0 ;
  wire \right_border_buf_0_s_fu_232[5]_i_2_n_0 ;
  wire \right_border_buf_0_s_fu_232[7]_i_2_n_0 ;
  wire [2:1]row_assign_9_0_t_fu_734_p2;
  wire [2:0]row_assign_9_0_t_reg_2537;
  wire [2:1]row_assign_9_1_t_fu_756_p2;
  wire [2:0]row_assign_9_1_t_reg_2542;
  wire \row_assign_9_1_t_reg_2542[2]_i_2_n_0 ;
  wire [2:2]row_assign_9_2_t_fu_794_p2;
  wire [2:1]row_assign_9_2_t_reg_2547;
  wire \row_assign_9_2_t_reg_2547[1]_i_1_n_0 ;
  wire \row_assign_9_2_t_reg_2547[1]_i_2_n_0 ;
  wire \row_assign_9_2_t_reg_2547[1]_i_3_n_0 ;
  wire [2:1]row_assign_9_3_t_fu_832_p2;
  wire [2:1]row_assign_9_3_t_reg_2552;
  wire [1:1]row_assign_9_4_t_fu_870_p2;
  wire [2:1]row_assign_9_4_t_reg_2557;
  wire \row_assign_9_4_t_reg_2557[2]_i_1_n_0 ;
  wire [7:0]sel0;
  wire [7:0]src_kernel_win_0_va_10_fu_192;
  wire src_kernel_win_0_va_10_fu_1920;
  wire [7:0]src_kernel_win_0_va_11_fu_196;
  wire [7:0]src_kernel_win_0_va_12_fu_200;
  wire src_kernel_win_0_va_12_fu_2000;
  wire [7:0]src_kernel_win_0_va_13_fu_204;
  wire [7:0]src_kernel_win_0_va_14_fu_208;
  wire [7:0]src_kernel_win_0_va_15_fu_212;
  wire [7:0]src_kernel_win_0_va_16_fu_216;
  wire [7:0]src_kernel_win_0_va_17_fu_220;
  wire [7:0]src_kernel_win_0_va_18_fu_224;
  wire [7:0]src_kernel_win_0_va_19_fu_228;
  wire [7:0]src_kernel_win_0_va_1_fu_156;
  wire [7:0]src_kernel_win_0_va_20_fu_1315_p3;
  wire [7:0]src_kernel_win_0_va_20_reg_2628;
  wire src_kernel_win_0_va_20_reg_26280;
  wire \src_kernel_win_0_va_20_reg_2628[6]_i_2_n_0 ;
  wire [7:1]src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg;
  wire [7:0]src_kernel_win_0_va_21_fu_1337_p3;
  wire [7:0]src_kernel_win_0_va_21_reg_2635;
  wire \src_kernel_win_0_va_21_reg_2635[0]_i_4_n_0 ;
  wire \src_kernel_win_0_va_21_reg_2635[2]_i_4_n_0 ;
  wire \src_kernel_win_0_va_21_reg_2635[6]_i_2_n_0 ;
  wire [7:0]src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg;
  wire [7:0]src_kernel_win_0_va_22_fu_1359_p3;
  wire [7:0]src_kernel_win_0_va_22_reg_2642;
  wire \src_kernel_win_0_va_22_reg_2642[0]_i_4_n_0 ;
  wire \src_kernel_win_0_va_22_reg_2642[2]_i_4_n_0 ;
  wire \src_kernel_win_0_va_22_reg_2642[6]_i_2_n_0 ;
  wire [7:0]src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg;
  wire [7:0]src_kernel_win_0_va_23_fu_1381_p3;
  wire [7:0]src_kernel_win_0_va_23_reg_2649;
  wire \src_kernel_win_0_va_23_reg_2649[0]_i_5_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2649[0]_i_6_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2649[2]_i_5_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2649[2]_i_6_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2649[4]_i_4_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2649[5]_i_4_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2649[6]_i_2_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2649[7]_i_4_n_0 ;
  wire [7:0]src_kernel_win_0_va_24_fu_1403_p3;
  wire [7:0]src_kernel_win_0_va_24_reg_2655;
  wire \src_kernel_win_0_va_24_reg_2655[0]_i_4_n_0 ;
  wire \src_kernel_win_0_va_24_reg_2655[2]_i_4_n_0 ;
  wire [7:0]src_kernel_win_0_va_3_fu_164;
  wire [7:0]src_kernel_win_0_va_4_fu_168;
  wire [7:0]src_kernel_win_0_va_5_fu_172;
  wire [7:0]src_kernel_win_0_va_6_fu_176;
  wire [7:0]src_kernel_win_0_va_7_fu_180;
  wire [7:0]src_kernel_win_0_va_8_fu_184;
  wire [7:0]src_kernel_win_0_va_9_fu_188;
  wire [7:0]src_kernel_win_0_va_fu_152;
  wire start_for_Duplicate77_U0_full_n;
  wire start_for_Sobel_U0_empty_n;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;
  wire t_V_3_reg_415;
  wire t_V_3_reg_4150;
  wire \t_V_3_reg_415[9]_i_4_n_0 ;
  wire \t_V_3_reg_415_reg_n_0_[0] ;
  wire \t_V_3_reg_415_reg_n_0_[1] ;
  wire t_V_reg_404;
  wire \t_V_reg_404_reg_n_0_[0] ;
  wire \t_V_reg_404_reg_n_0_[1] ;
  wire \t_V_reg_404_reg_n_0_[2] ;
  wire \t_V_reg_404_reg_n_0_[3] ;
  wire \t_V_reg_404_reg_n_0_[4] ;
  wire \t_V_reg_404_reg_n_0_[5] ;
  wire \t_V_reg_404_reg_n_0_[6] ;
  wire \t_V_reg_404_reg_n_0_[7] ;
  wire \t_V_reg_404_reg_n_0_[8] ;
  wire [12:2]tmp12_fu_1983_p2;
  wire tmp12_fu_1983_p2_carry__0_i_10_n_0;
  wire tmp12_fu_1983_p2_carry__0_i_11_n_0;
  wire tmp12_fu_1983_p2_carry__0_i_12_n_0;
  wire tmp12_fu_1983_p2_carry__0_i_13_n_0;
  wire tmp12_fu_1983_p2_carry__0_i_1_n_0;
  wire tmp12_fu_1983_p2_carry__0_i_1_n_1;
  wire tmp12_fu_1983_p2_carry__0_i_1_n_2;
  wire tmp12_fu_1983_p2_carry__0_i_1_n_3;
  wire tmp12_fu_1983_p2_carry__0_i_2_n_0;
  wire tmp12_fu_1983_p2_carry__0_i_3_n_0;
  wire tmp12_fu_1983_p2_carry__0_i_4_n_0;
  wire tmp12_fu_1983_p2_carry__0_i_5_n_0;
  wire tmp12_fu_1983_p2_carry__0_i_6_n_0;
  wire tmp12_fu_1983_p2_carry__0_i_7_n_0;
  wire tmp12_fu_1983_p2_carry__0_i_8_n_0;
  wire tmp12_fu_1983_p2_carry__0_i_9_n_0;
  wire tmp12_fu_1983_p2_carry__0_n_0;
  wire tmp12_fu_1983_p2_carry__0_n_1;
  wire tmp12_fu_1983_p2_carry__0_n_2;
  wire tmp12_fu_1983_p2_carry__0_n_3;
  wire tmp12_fu_1983_p2_carry__1_i_1_n_0;
  wire tmp12_fu_1983_p2_carry__1_i_2_n_3;
  wire tmp12_fu_1983_p2_carry__1_i_3_n_0;
  wire tmp12_fu_1983_p2_carry__1_i_4_n_0;
  wire tmp12_fu_1983_p2_carry__1_i_5_n_0;
  wire tmp12_fu_1983_p2_carry__1_i_6_n_0;
  wire tmp12_fu_1983_p2_carry__1_n_2;
  wire tmp12_fu_1983_p2_carry__1_n_3;
  wire tmp12_fu_1983_p2_carry_i_1_n_0;
  wire tmp12_fu_1983_p2_carry_i_1_n_1;
  wire tmp12_fu_1983_p2_carry_i_1_n_2;
  wire tmp12_fu_1983_p2_carry_i_1_n_3;
  wire tmp12_fu_1983_p2_carry_i_2_n_0;
  wire tmp12_fu_1983_p2_carry_i_3_n_0;
  wire tmp12_fu_1983_p2_carry_i_4_n_0;
  wire tmp12_fu_1983_p2_carry_i_5_n_0;
  wire tmp12_fu_1983_p2_carry_i_6_n_0;
  wire tmp12_fu_1983_p2_carry_i_7_n_0;
  wire tmp12_fu_1983_p2_carry_n_0;
  wire tmp12_fu_1983_p2_carry_n_1;
  wire tmp12_fu_1983_p2_carry_n_2;
  wire tmp12_fu_1983_p2_carry_n_3;
  wire [12:2]tmp12_reg_2711;
  wire [11:2]tmp13_fu_1973_p2;
  wire [11:1]tmp14_fu_2019_p2;
  wire tmp14_fu_2019_p2_carry__0_i_10_n_0;
  wire tmp14_fu_2019_p2_carry__0_i_11_n_0;
  wire tmp14_fu_2019_p2_carry__0_i_1_n_0;
  wire tmp14_fu_2019_p2_carry__0_i_1_n_1;
  wire tmp14_fu_2019_p2_carry__0_i_1_n_2;
  wire tmp14_fu_2019_p2_carry__0_i_1_n_3;
  wire tmp14_fu_2019_p2_carry__0_i_2_n_0;
  wire tmp14_fu_2019_p2_carry__0_i_3_n_0;
  wire tmp14_fu_2019_p2_carry__0_i_4_n_0;
  wire tmp14_fu_2019_p2_carry__0_i_5_n_0;
  wire tmp14_fu_2019_p2_carry__0_i_6_n_0;
  wire tmp14_fu_2019_p2_carry__0_i_7_n_0;
  wire tmp14_fu_2019_p2_carry__0_i_8_n_0;
  wire tmp14_fu_2019_p2_carry__0_i_9_n_0;
  wire tmp14_fu_2019_p2_carry__0_n_0;
  wire tmp14_fu_2019_p2_carry__0_n_1;
  wire tmp14_fu_2019_p2_carry__0_n_2;
  wire tmp14_fu_2019_p2_carry__0_n_3;
  wire tmp14_fu_2019_p2_carry__1_i_1_n_0;
  wire tmp14_fu_2019_p2_carry__1_i_2_n_3;
  wire tmp14_fu_2019_p2_carry__1_i_3_n_0;
  wire tmp14_fu_2019_p2_carry__1_i_4_n_0;
  wire tmp14_fu_2019_p2_carry__1_i_6_n_0;
  wire tmp14_fu_2019_p2_carry__1_n_2;
  wire tmp14_fu_2019_p2_carry__1_n_3;
  wire tmp14_fu_2019_p2_carry_i_1_n_0;
  wire tmp14_fu_2019_p2_carry_i_1_n_1;
  wire tmp14_fu_2019_p2_carry_i_1_n_2;
  wire tmp14_fu_2019_p2_carry_i_1_n_3;
  wire tmp14_fu_2019_p2_carry_i_2_n_0;
  wire tmp14_fu_2019_p2_carry_i_3_n_0;
  wire tmp14_fu_2019_p2_carry_i_4_n_0;
  wire tmp14_fu_2019_p2_carry_i_5_n_0;
  wire tmp14_fu_2019_p2_carry_i_6_n_0;
  wire tmp14_fu_2019_p2_carry_i_7_n_0;
  wire tmp14_fu_2019_p2_carry_i_8_n_0;
  wire tmp14_fu_2019_p2_carry_n_0;
  wire tmp14_fu_2019_p2_carry_n_1;
  wire tmp14_fu_2019_p2_carry_n_2;
  wire tmp14_fu_2019_p2_carry_n_3;
  wire [11:0]tmp14_reg_2716;
  wire [10:1]tmp15_fu_1989_p2;
  wire [10:1]tmp16_fu_2009_p2;
  wire [0:0]tmp16_fu_2009_p2__0;
  wire tmp16_fu_2009_p2__17_carry__0_i_1_n_0;
  wire tmp16_fu_2009_p2__17_carry__0_i_2_n_0;
  wire tmp16_fu_2009_p2__17_carry__0_i_3_n_0;
  wire tmp16_fu_2009_p2__17_carry__0_i_4_n_0;
  wire tmp16_fu_2009_p2__17_carry__0_i_5_n_0;
  wire tmp16_fu_2009_p2__17_carry__0_i_6_n_0;
  wire tmp16_fu_2009_p2__17_carry__0_n_0;
  wire tmp16_fu_2009_p2__17_carry__0_n_1;
  wire tmp16_fu_2009_p2__17_carry__0_n_2;
  wire tmp16_fu_2009_p2__17_carry__0_n_3;
  wire tmp16_fu_2009_p2__17_carry__1_i_1_n_0;
  wire tmp16_fu_2009_p2__17_carry__1_i_2_n_0;
  wire tmp16_fu_2009_p2__17_carry__1_i_3_n_0;
  wire tmp16_fu_2009_p2__17_carry__1_n_2;
  wire tmp16_fu_2009_p2__17_carry__1_n_3;
  wire tmp16_fu_2009_p2__17_carry_i_1_n_0;
  wire tmp16_fu_2009_p2__17_carry_i_2_n_0;
  wire tmp16_fu_2009_p2__17_carry_i_3_n_0;
  wire tmp16_fu_2009_p2__17_carry_i_4_n_0;
  wire tmp16_fu_2009_p2__17_carry_n_0;
  wire tmp16_fu_2009_p2__17_carry_n_1;
  wire tmp16_fu_2009_p2__17_carry_n_2;
  wire tmp16_fu_2009_p2__17_carry_n_3;
  wire tmp16_fu_2009_p2_carry__0_i_1_n_0;
  wire tmp16_fu_2009_p2_carry__0_i_2_n_0;
  wire tmp16_fu_2009_p2_carry__0_i_3_n_0;
  wire tmp16_fu_2009_p2_carry__0_i_4_n_0;
  wire tmp16_fu_2009_p2_carry__0_n_0;
  wire tmp16_fu_2009_p2_carry__0_n_1;
  wire tmp16_fu_2009_p2_carry__0_n_2;
  wire tmp16_fu_2009_p2_carry__0_n_3;
  wire tmp16_fu_2009_p2_carry__1_n_3;
  wire tmp16_fu_2009_p2_carry__1_n_6;
  wire tmp16_fu_2009_p2_carry_i_1_n_0;
  wire tmp16_fu_2009_p2_carry_i_2_n_0;
  wire tmp16_fu_2009_p2_carry_i_3_n_0;
  wire tmp16_fu_2009_p2_carry_n_0;
  wire tmp16_fu_2009_p2_carry_n_1;
  wire tmp16_fu_2009_p2_carry_n_2;
  wire tmp16_fu_2009_p2_carry_n_3;
  wire [8:0]tmp17_cast_fu_2005_p1;
  wire [7:1]tmp18_fu_2204_p2;
  wire tmp18_fu_2204_p2__0_carry__0_i_1_n_0;
  wire tmp18_fu_2204_p2__0_carry__0_i_2_n_0;
  wire tmp18_fu_2204_p2__0_carry__0_i_3_n_0;
  wire tmp18_fu_2204_p2__0_carry__0_n_3;
  wire tmp18_fu_2204_p2__0_carry__0_n_6;
  wire tmp18_fu_2204_p2__0_carry__0_n_7;
  wire tmp18_fu_2204_p2__0_carry_i_1_n_0;
  wire tmp18_fu_2204_p2__0_carry_i_2_n_0;
  wire tmp18_fu_2204_p2__0_carry_i_3_n_0;
  wire tmp18_fu_2204_p2__0_carry_i_4_n_0;
  wire tmp18_fu_2204_p2__0_carry_i_5_n_0;
  wire tmp18_fu_2204_p2__0_carry_i_6_n_0;
  wire tmp18_fu_2204_p2__0_carry_i_7_n_0;
  wire tmp18_fu_2204_p2__0_carry_n_0;
  wire tmp18_fu_2204_p2__0_carry_n_1;
  wire tmp18_fu_2204_p2__0_carry_n_2;
  wire tmp18_fu_2204_p2__0_carry_n_3;
  wire tmp18_fu_2204_p2__0_carry_n_4;
  wire tmp18_fu_2204_p2__0_carry_n_5;
  wire tmp18_fu_2204_p2__0_carry_n_6;
  wire tmp18_fu_2204_p2__0_carry_n_7;
  wire tmp18_fu_2204_p2__17_carry__0_i_1_n_0;
  wire tmp18_fu_2204_p2__17_carry__0_i_2_n_0;
  wire tmp18_fu_2204_p2__17_carry__0_i_3_n_0;
  wire tmp18_fu_2204_p2__17_carry__0_i_4_n_0;
  wire tmp18_fu_2204_p2__17_carry__0_i_5_n_0;
  wire tmp18_fu_2204_p2__17_carry__0_n_2;
  wire tmp18_fu_2204_p2__17_carry__0_n_3;
  wire tmp18_fu_2204_p2__17_carry_i_1_n_0;
  wire tmp18_fu_2204_p2__17_carry_i_2_n_0;
  wire tmp18_fu_2204_p2__17_carry_i_3_n_0;
  wire tmp18_fu_2204_p2__17_carry_i_4_n_0;
  wire tmp18_fu_2204_p2__17_carry_i_5_n_0;
  wire tmp18_fu_2204_p2__17_carry_n_0;
  wire tmp18_fu_2204_p2__17_carry_n_1;
  wire tmp18_fu_2204_p2__17_carry_n_2;
  wire tmp18_fu_2204_p2__17_carry_n_3;
  wire [7:0]tmp18_reg_2742;
  wire [7:4]tmp21_fu_2025_p2;
  wire [7:3]tmp21_reg_2721;
  wire \tmp21_reg_2721[3]_i_1_n_0 ;
  wire \tmp21_reg_2721[7]_i_2_n_0 ;
  wire \tmp21_reg_2721[7]_i_3_n_0 ;
  wire [7:1]tmp23_fu_2031_p2;
  wire tmp23_fu_2031_p2_carry__0_i_1_n_0;
  wire tmp23_fu_2031_p2_carry__0_i_2_n_0;
  wire tmp23_fu_2031_p2_carry__0_i_3_n_0;
  wire tmp23_fu_2031_p2_carry__0_n_2;
  wire tmp23_fu_2031_p2_carry__0_n_3;
  wire tmp23_fu_2031_p2_carry_i_1_n_0;
  wire tmp23_fu_2031_p2_carry_i_2_n_0;
  wire tmp23_fu_2031_p2_carry_i_3_n_0;
  wire tmp23_fu_2031_p2_carry_i_4_n_0;
  wire tmp23_fu_2031_p2_carry_i_5_n_0;
  wire tmp23_fu_2031_p2_carry_n_0;
  wire tmp23_fu_2031_p2_carry_n_1;
  wire tmp23_fu_2031_p2_carry_n_2;
  wire tmp23_fu_2031_p2_carry_n_3;
  wire [7:0]tmp23_reg_2726;
  wire [7:0]tmp23_reg_2726_pp0_iter5_reg;
  wire [7:0]tmp24_fu_2042_p2;
  wire tmp24_fu_2042_p2_carry__0_i_1_n_0;
  wire tmp24_fu_2042_p2_carry__0_i_2_n_0;
  wire tmp24_fu_2042_p2_carry__0_i_3_n_0;
  wire tmp24_fu_2042_p2_carry__0_i_4_n_0;
  wire tmp24_fu_2042_p2_carry__0_i_5_n_0;
  wire tmp24_fu_2042_p2_carry__0_i_6_n_0;
  wire tmp24_fu_2042_p2_carry__0_i_7_n_0;
  wire tmp24_fu_2042_p2_carry__0_n_1;
  wire tmp24_fu_2042_p2_carry__0_n_2;
  wire tmp24_fu_2042_p2_carry__0_n_3;
  wire tmp24_fu_2042_p2_carry_i_1_n_0;
  wire tmp24_fu_2042_p2_carry_i_2_n_0;
  wire tmp24_fu_2042_p2_carry_i_3_n_0;
  wire tmp24_fu_2042_p2_carry_i_4_n_0;
  wire tmp24_fu_2042_p2_carry_i_5_n_0;
  wire tmp24_fu_2042_p2_carry_i_6_n_0;
  wire tmp24_fu_2042_p2_carry_n_0;
  wire tmp24_fu_2042_p2_carry_n_1;
  wire tmp24_fu_2042_p2_carry_n_2;
  wire tmp24_fu_2042_p2_carry_n_3;
  wire [7:0]tmp24_reg_2731;
  wire [7:0]tmp24_reg_2731_pp0_iter5_reg;
  wire [11:2]tmp2_fu_1554_p2;
  wire [11:2]tmp2_reg_2671;
  wire \tmp2_reg_2671[5]_i_2_n_0 ;
  wire \tmp2_reg_2671[5]_i_3_n_0 ;
  wire \tmp2_reg_2671[5]_i_4_n_0 ;
  wire \tmp2_reg_2671[9]_i_2_n_0 ;
  wire \tmp2_reg_2671[9]_i_3_n_0 ;
  wire \tmp2_reg_2671[9]_i_4_n_0 ;
  wire \tmp2_reg_2671[9]_i_5_n_0 ;
  wire \tmp2_reg_2671_reg[5]_i_1_n_0 ;
  wire \tmp2_reg_2671_reg[5]_i_1_n_1 ;
  wire \tmp2_reg_2671_reg[5]_i_1_n_2 ;
  wire \tmp2_reg_2671_reg[5]_i_1_n_3 ;
  wire \tmp2_reg_2671_reg[9]_i_1_n_0 ;
  wire \tmp2_reg_2671_reg[9]_i_1_n_1 ;
  wire \tmp2_reg_2671_reg[9]_i_1_n_2 ;
  wire \tmp2_reg_2671_reg[9]_i_1_n_3 ;
  wire \tmp_133_1_reg_2520[0]_i_1_n_0 ;
  wire \tmp_133_1_reg_2520_reg_n_0_[0] ;
  wire \tmp_133_2_reg_2524[0]_i_1_n_0 ;
  wire \tmp_133_2_reg_2524_reg_n_0_[0] ;
  wire \tmp_1_reg_2516[0]_i_1_n_0 ;
  wire \tmp_1_reg_2516_reg_n_0_[0] ;
  wire tmp_2_fu_442_p2;
  wire tmp_2_reg_2502;
  wire tmp_3_reg_2528;
  wire \tmp_3_reg_2528[0]_i_1_n_0 ;
  wire [9:0]tmp_55_reg_2747;
  wire [9:1]tmp_57_fu_1016_p1;
  wire [2:0]tmp_57_reg_2580;
  wire \tmp_57_reg_2580[2]_i_1_n_0 ;
  wire \tmp_57_reg_2580[2]_i_2_n_0 ;
  wire [2:0]tmp_57_reg_2580_pp0_iter1_reg;
  wire [7:0]tmp_60_reg_2686;
  wire \tmp_60_reg_2686[1]_i_1_n_0 ;
  wire \tmp_60_reg_2686[2]_i_1_n_0 ;
  wire [7:2]tmp_61_reg_2691;
  wire [7:1]tmp_62_reg_2701;
  wire [7:2]tmp_63_reg_2706;
  wire \tmp_63_reg_2706[3]_i_1_n_0 ;
  wire \tmp_63_reg_2706[4]_i_1_n_0 ;
  wire \tmp_63_reg_2706[5]_i_1_n_0 ;
  wire \tmp_63_reg_2706[6]_i_1_n_0 ;
  wire \tmp_63_reg_2706[7]_i_1_n_0 ;
  wire tmp_89_0_not_fu_448_p2;
  wire tmp_89_0_not_reg_2506;
  wire tmp_s_fu_454_p2;
  wire \tmp_s_reg_2511[0]_i_1_n_0 ;
  wire \tmp_s_reg_2511[0]_i_3_n_0 ;
  wire \tmp_s_reg_2511[0]_i_4_n_0 ;
  wire \tmp_s_reg_2511_reg_n_0_[0] ;
  wire [9:3]x_reg_2575;
  wire \x_reg_2575[3]_i_1_n_0 ;
  wire \x_reg_2575[3]_i_2_n_0 ;
  wire \x_reg_2575[4]_i_2_n_0 ;
  wire \x_reg_2575[5]_i_2_n_0 ;
  wire \x_reg_2575[6]_i_1_n_0 ;
  wire \x_reg_2575[6]_i_2_n_0 ;
  wire \x_reg_2575[7]_i_1_n_0 ;
  wire \x_reg_2575[7]_i_2_n_0 ;
  wire \x_reg_2575[7]_i_3_n_0 ;
  wire \x_reg_2575[7]_i_4_n_0 ;
  wire \x_reg_2575[7]_i_5_n_0 ;
  wire \x_reg_2575[8]_i_2_n_0 ;
  wire \x_reg_2575[9]_i_2_n_0 ;
  wire \x_reg_2575[9]_i_3_n_0 ;
  wire [3:1]NLW_p_Val2_10_0_4_fu_1475_p2__1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_p_Val2_10_0_4_fu_1475_p2__1_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_p_Val2_10_1_4_fu_1658_p2__1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_p_Val2_10_1_fu_1507_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_Val2_10_1_fu_1507_p2_carry__1_O_UNCONNECTED;
  wire [0:0]NLW_p_Val2_10_2_2_fu_1746_p2__34_carry_O_UNCONNECTED;
  wire [3:1]NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_1_O_UNCONNECTED;
  wire [3:1]NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_6_CO_UNCONNECTED;
  wire [3:0]NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_6_O_UNCONNECTED;
  wire [3:0]NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__2_O_UNCONNECTED;
  wire [0:0]NLW_p_Val2_10_2_2_fu_1746_p2_carry_O_UNCONNECTED;
  wire [3:1]NLW_p_Val2_10_2_2_fu_1746_p2_carry__1_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_p_Val2_10_2_2_fu_1746_p2_carry__1_i_1_O_UNCONNECTED;
  wire [3:1]NLW_p_Val2_10_2_3_fu_2142_p2_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_p_Val2_10_2_3_fu_2142_p2_carry__2_O_UNCONNECTED;
  wire [3:3]NLW_p_Val2_1_fu_2224_p2__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_p_Val2_2_fu_2181_p2__2_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_Val2_2_fu_2181_p2__2_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_Val2_2_fu_2181_p2__2_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_p_Val2_2_fu_2181_p2__2_carry__3_O_UNCONNECTED;
  wire [3:1]NLW_p_Val2_2_fu_2181_p2__2_carry__3_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_p_Val2_2_fu_2181_p2__2_carry__3_i_1_O_UNCONNECTED;
  wire [0:0]NLW_r_V_7_2_3_fu_1776_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_r_V_7_2_3_fu_1776_p2_carry__1_CO_UNCONNECTED;
  wire [0:0]NLW_r_V_7_2_4_fu_1812_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_r_V_7_2_4_fu_1812_p2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp12_fu_1983_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_tmp12_fu_1983_p2_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_tmp12_fu_1983_p2_carry__1_i_2_CO_UNCONNECTED;
  wire [3:2]NLW_tmp12_fu_1983_p2_carry__1_i_2_O_UNCONNECTED;
  wire [0:0]NLW_tmp14_fu_2019_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp14_fu_2019_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_tmp14_fu_2019_p2_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_tmp14_fu_2019_p2_carry__1_i_2_CO_UNCONNECTED;
  wire [3:2]NLW_tmp14_fu_2019_p2_carry__1_i_2_O_UNCONNECTED;
  wire [3:2]NLW_tmp16_fu_2009_p2__17_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_tmp16_fu_2009_p2__17_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_tmp16_fu_2009_p2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp16_fu_2009_p2_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_tmp18_fu_2204_p2__0_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_tmp18_fu_2204_p2__0_carry__0_O_UNCONNECTED;
  wire [0:0]NLW_tmp18_fu_2204_p2__17_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp18_fu_2204_p2__17_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_tmp18_fu_2204_p2__17_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_tmp23_fu_2031_p2_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_tmp23_fu_2031_p2_carry__0_O_UNCONNECTED;
  wire [0:0]NLW_tmp24_fu_2042_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_tmp24_fu_2042_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]\NLW_tmp2_reg_2671_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp2_reg_2671_reg[11]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \SRL_SIG[0][0]_i_1__8 
       (.I0(tmp_55_reg_2747[8]),
        .I1(tmp_55_reg_2747[9]),
        .I2(\SRL_SIG[0][7]_i_4__0_n_0 ),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(isneg_reg_2736),
        .I5(p_Val2_1_fu_2224_p2[0]),
        .O(\SRL_SIG_reg[0][0] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \SRL_SIG[0][1]_i_1__8 
       (.I0(tmp_55_reg_2747[8]),
        .I1(tmp_55_reg_2747[9]),
        .I2(\SRL_SIG[0][7]_i_4__0_n_0 ),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(isneg_reg_2736),
        .I5(p_Val2_1_fu_2224_p2[1]),
        .O(\SRL_SIG_reg[0][1] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \SRL_SIG[0][2]_i_1__8 
       (.I0(tmp_55_reg_2747[8]),
        .I1(tmp_55_reg_2747[9]),
        .I2(\SRL_SIG[0][7]_i_4__0_n_0 ),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(isneg_reg_2736),
        .I5(p_Val2_1_fu_2224_p2[2]),
        .O(\SRL_SIG_reg[0][2] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \SRL_SIG[0][3]_i_1__8 
       (.I0(tmp_55_reg_2747[8]),
        .I1(tmp_55_reg_2747[9]),
        .I2(\SRL_SIG[0][7]_i_4__0_n_0 ),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(isneg_reg_2736),
        .I5(p_Val2_1_fu_2224_p2[3]),
        .O(\SRL_SIG_reg[0][3] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \SRL_SIG[0][4]_i_1__8 
       (.I0(tmp_55_reg_2747[8]),
        .I1(tmp_55_reg_2747[9]),
        .I2(\SRL_SIG[0][7]_i_4__0_n_0 ),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(isneg_reg_2736),
        .I5(p_Val2_1_fu_2224_p2[4]),
        .O(\SRL_SIG_reg[0][4] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \SRL_SIG[0][5]_i_1__8 
       (.I0(tmp_55_reg_2747[8]),
        .I1(tmp_55_reg_2747[9]),
        .I2(\SRL_SIG[0][7]_i_4__0_n_0 ),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(isneg_reg_2736),
        .I5(p_Val2_1_fu_2224_p2[5]),
        .O(\SRL_SIG_reg[0][5] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \SRL_SIG[0][6]_i_1__8 
       (.I0(tmp_55_reg_2747[8]),
        .I1(tmp_55_reg_2747[9]),
        .I2(\SRL_SIG[0][7]_i_4__0_n_0 ),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(isneg_reg_2736),
        .I5(p_Val2_1_fu_2224_p2[6]),
        .O(\SRL_SIG_reg[0][6] ));
  LUT6 #(
    .INIT(64'h0000FFFE00000000)) 
    \SRL_SIG[0][7]_i_1__8 
       (.I0(tmp_55_reg_2747[8]),
        .I1(tmp_55_reg_2747[9]),
        .I2(\SRL_SIG[0][7]_i_4__0_n_0 ),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(isneg_reg_2736),
        .I5(ce),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(Q[1]),
        .I1(or_cond_i_reg_2594_pp0_iter5_reg),
        .I2(k_buf_0_val_9_U_n_2),
        .I3(ap_enable_reg_pp0_iter6_reg_n_0),
        .O(ce));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \SRL_SIG[0][7]_i_3__0 
       (.I0(tmp_55_reg_2747[8]),
        .I1(tmp_55_reg_2747[9]),
        .I2(\SRL_SIG[0][7]_i_4__0_n_0 ),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(isneg_reg_2736),
        .I5(p_Val2_1_fu_2224_p2[7]),
        .O(\SRL_SIG_reg[0][7] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SRL_SIG[0][7]_i_4__0 
       (.I0(tmp_55_reg_2747[2]),
        .I1(tmp_55_reg_2747[3]),
        .I2(tmp_55_reg_2747[0]),
        .I3(tmp_55_reg_2747[1]),
        .O(\SRL_SIG[0][7]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SRL_SIG[0][7]_i_5 
       (.I0(tmp_55_reg_2747[6]),
        .I1(tmp_55_reg_2747[7]),
        .I2(tmp_55_reg_2747[4]),
        .I3(tmp_55_reg_2747[5]),
        .O(\SRL_SIG[0][7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_Filter2D_fu_18_ap_start_reg_reg_0),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h1D1D1DDD)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(Q[0]),
        .I2(start_for_Sobel_U0_empty_n),
        .I3(start_for_Duplicate77_U0_full_n),
        .I4(start_once_reg_reg_0),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(tmp_89_0_not_fu_448_p2),
        .I1(\t_V_reg_404_reg_n_0_[2] ),
        .I2(\t_V_reg_404_reg_n_0_[4] ),
        .I3(\t_V_reg_404_reg_n_0_[3] ),
        .I4(\t_V_reg_404_reg_n_0_[0] ),
        .I5(\t_V_reg_404_reg_n_0_[1] ),
        .O(\ap_CS_fsm[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state10),
        .I1(grp_Filter2D_fu_18_ap_start_reg_reg_0),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hE0FFE000)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_Duplicate77_U0_full_n),
        .I2(start_for_Sobel_U0_empty_n),
        .I3(Q[0]),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h7707FFFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_Filter2D_fu_18_ap_start_reg_reg_0),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .I1(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h00000000222F2222)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter6_reg_n_0),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(k_buf_0_val_9_U_n_2),
        .O(\ap_CS_fsm[3]_i_2__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hDF00DF00DF000000)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_9_U_n_2),
        .I2(exitcond388_i_fu_880_p2),
        .I3(ap_rst_n),
        .I4(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(k_buf_0_val_9_U_n_2),
        .O(ap_block_pp0_stage0_subdone0_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h40CC4000)) 
    ap_enable_reg_pp0_iter6_i_1
       (.I0(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter6_reg_n_0),
        .I3(k_buf_0_val_9_U_n_2),
        .I4(ap_enable_reg_pp0_iter5),
        .O(ap_enable_reg_pp0_iter6_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter6_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter6_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \brmerge_reg_2585[0]_i_1 
       (.I0(tmp_89_0_not_reg_2506),
        .I1(\brmerge_reg_2585[0]_i_2_n_0 ),
        .O(brmerge_fu_1020_p2));
  LUT6 #(
    .INIT(64'hAAAAAAA888888888)) 
    \brmerge_reg_2585[0]_i_2 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[4]),
        .I3(\or_cond_i_i_reg_2571[0]_i_4_n_0 ),
        .I4(\or_cond_i_i_reg_2571[0]_i_3_n_0 ),
        .I5(sel0[5]),
        .O(\brmerge_reg_2585[0]_i_2_n_0 ));
  FDRE \brmerge_reg_2585_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_2585_pp0_iter1_reg0),
        .D(brmerge_reg_2585),
        .Q(brmerge_reg_2585_pp0_iter1_reg),
        .R(1'b0));
  FDRE \brmerge_reg_2585_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_25850),
        .D(brmerge_fu_1020_p2),
        .Q(brmerge_reg_2585),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \exitcond388_i_reg_2562[0]_i_1 
       (.I0(\t_V_3_reg_415_reg_n_0_[0] ),
        .I1(sel0[1]),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .I4(\exitcond388_i_reg_2562[0]_i_2_n_0 ),
        .O(exitcond388_i_fu_880_p2));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \exitcond388_i_reg_2562[0]_i_2 
       (.I0(sel0[3]),
        .I1(sel0[2]),
        .I2(\t_V_3_reg_415_reg_n_0_[1] ),
        .I3(sel0[0]),
        .I4(sel0[6]),
        .I5(sel0[7]),
        .O(\exitcond388_i_reg_2562[0]_i_2_n_0 ));
  FDRE \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_2585_pp0_iter1_reg0),
        .D(exitcond388_i_reg_2562),
        .Q(\exitcond388_i_reg_2562_pp0_iter1_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \exitcond388_i_reg_2562_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\exitcond388_i_reg_2562_pp0_iter1_reg_reg_n_0_[0] ),
        .Q(exitcond388_i_reg_2562_pp0_iter2_reg),
        .R(1'b0));
  FDRE \exitcond388_i_reg_2562_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(exitcond388_i_reg_2562_pp0_iter2_reg),
        .Q(exitcond388_i_reg_2562_pp0_iter3_reg),
        .R(1'b0));
  FDRE \exitcond388_i_reg_2562_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_2585_pp0_iter1_reg0),
        .D(exitcond388_i_fu_880_p2),
        .Q(exitcond388_i_reg_2562),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5D5D555C0C0C000)) 
    grp_Filter2D_fu_18_ap_start_reg_i_1
       (.I0(grp_Filter2D_fu_18_ap_start_reg_i_2_n_0),
        .I1(Q[0]),
        .I2(start_for_Sobel_U0_empty_n),
        .I3(start_for_Duplicate77_U0_full_n),
        .I4(start_once_reg_reg_0),
        .I5(grp_Filter2D_fu_18_ap_start_reg_reg_0),
        .O(grp_Filter2D_fu_18_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    grp_Filter2D_fu_18_ap_start_reg_i_2
       (.I0(ap_CS_fsm_state2),
        .I1(\t_V_reg_404_reg_n_0_[1] ),
        .I2(\t_V_reg_404_reg_n_0_[0] ),
        .I3(\tmp_s_reg_2511[0]_i_3_n_0 ),
        .I4(\t_V_reg_404_reg_n_0_[2] ),
        .I5(tmp_89_0_not_fu_448_p2),
        .O(grp_Filter2D_fu_18_ap_start_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_2497[0]_i_1 
       (.I0(\t_V_reg_404_reg_n_0_[0] ),
        .O(i_V_fu_436_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_2497[1]_i_1 
       (.I0(\t_V_reg_404_reg_n_0_[1] ),
        .I1(\t_V_reg_404_reg_n_0_[0] ),
        .O(i_V_fu_436_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_2497[2]_i_1 
       (.I0(\t_V_reg_404_reg_n_0_[2] ),
        .I1(\t_V_reg_404_reg_n_0_[1] ),
        .I2(\t_V_reg_404_reg_n_0_[0] ),
        .O(\i_V_reg_2497[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_2497[3]_i_1 
       (.I0(\t_V_reg_404_reg_n_0_[3] ),
        .I1(\t_V_reg_404_reg_n_0_[0] ),
        .I2(\t_V_reg_404_reg_n_0_[1] ),
        .I3(\t_V_reg_404_reg_n_0_[2] ),
        .O(i_V_fu_436_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_2497[4]_i_1 
       (.I0(\t_V_reg_404_reg_n_0_[4] ),
        .I1(\t_V_reg_404_reg_n_0_[2] ),
        .I2(\t_V_reg_404_reg_n_0_[1] ),
        .I3(\t_V_reg_404_reg_n_0_[0] ),
        .I4(\t_V_reg_404_reg_n_0_[3] ),
        .O(i_V_fu_436_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_2497[5]_i_1 
       (.I0(\t_V_reg_404_reg_n_0_[5] ),
        .I1(\t_V_reg_404_reg_n_0_[3] ),
        .I2(\t_V_reg_404_reg_n_0_[0] ),
        .I3(\t_V_reg_404_reg_n_0_[1] ),
        .I4(\t_V_reg_404_reg_n_0_[2] ),
        .I5(\t_V_reg_404_reg_n_0_[4] ),
        .O(i_V_fu_436_p2[5]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \i_V_reg_2497[6]_i_1 
       (.I0(\t_V_reg_404_reg_n_0_[6] ),
        .I1(\t_V_reg_404_reg_n_0_[4] ),
        .I2(\t_V_reg_404_reg_n_0_[2] ),
        .I3(\i_V_reg_2497[6]_i_2_n_0 ),
        .I4(\t_V_reg_404_reg_n_0_[3] ),
        .I5(\t_V_reg_404_reg_n_0_[5] ),
        .O(i_V_fu_436_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_V_reg_2497[6]_i_2 
       (.I0(\t_V_reg_404_reg_n_0_[0] ),
        .I1(\t_V_reg_404_reg_n_0_[1] ),
        .O(\i_V_reg_2497[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_2497[7]_i_1 
       (.I0(\t_V_reg_404_reg_n_0_[7] ),
        .I1(\i_V_reg_2497[8]_i_2_n_0 ),
        .I2(\t_V_reg_404_reg_n_0_[6] ),
        .O(i_V_fu_436_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_2497[8]_i_1 
       (.I0(\t_V_reg_404_reg_n_0_[8] ),
        .I1(\t_V_reg_404_reg_n_0_[6] ),
        .I2(\i_V_reg_2497[8]_i_2_n_0 ),
        .I3(\t_V_reg_404_reg_n_0_[7] ),
        .O(i_V_fu_436_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_V_reg_2497[8]_i_2 
       (.I0(\t_V_reg_404_reg_n_0_[5] ),
        .I1(\t_V_reg_404_reg_n_0_[3] ),
        .I2(\t_V_reg_404_reg_n_0_[0] ),
        .I3(\t_V_reg_404_reg_n_0_[1] ),
        .I4(\t_V_reg_404_reg_n_0_[2] ),
        .I5(\t_V_reg_404_reg_n_0_[4] ),
        .O(\i_V_reg_2497[8]_i_2_n_0 ));
  FDRE \i_V_reg_2497_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_436_p2[0]),
        .Q(i_V_reg_2497[0]),
        .R(1'b0));
  FDRE \i_V_reg_2497_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_436_p2[1]),
        .Q(i_V_reg_2497[1]),
        .R(1'b0));
  FDRE \i_V_reg_2497_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_2497[2]_i_1_n_0 ),
        .Q(i_V_reg_2497[2]),
        .R(1'b0));
  FDRE \i_V_reg_2497_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_436_p2[3]),
        .Q(i_V_reg_2497[3]),
        .R(1'b0));
  FDRE \i_V_reg_2497_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_436_p2[4]),
        .Q(i_V_reg_2497[4]),
        .R(1'b0));
  FDRE \i_V_reg_2497_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_436_p2[5]),
        .Q(i_V_reg_2497[5]),
        .R(1'b0));
  FDRE \i_V_reg_2497_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_436_p2[6]),
        .Q(i_V_reg_2497[6]),
        .R(1'b0));
  FDRE \i_V_reg_2497_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_436_p2[7]),
        .Q(i_V_reg_2497[7]),
        .R(1'b0));
  FDRE \i_V_reg_2497_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_436_p2[8]),
        .Q(i_V_reg_2497[8]),
        .R(1'b0));
  FDRE \isneg_reg_2736_reg[0] 
       (.C(ap_clk),
        .CE(isneg_reg_27360),
        .D(p_Val2_2_fu_2181_p2[18]),
        .Q(isneg_reg_2736),
        .R(1'b0));
  design_1_image_filter_1_0_Filter2D_k_buf_0_eOg k_buf_0_val_5_U
       (.ADDRBWRADDR({x_reg_2575,tmp_57_reg_2580}),
        .D(src_kernel_win_0_va_20_fu_1315_p3[6]),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(k_buf_0_val_9_addr_reg_2622),
        .WEA(ce1),
        .ap_clk(ap_clk),
        .brmerge_reg_2585_pp0_iter1_reg(brmerge_reg_2585_pp0_iter1_reg),
        .ce0(ce0),
        .din0(din0),
        .\right_border_buf_0_s_fu_232_reg[0] (k_buf_0_val_5_U_n_17),
        .\right_border_buf_0_s_fu_232_reg[2] (k_buf_0_val_5_U_n_16),
        .\row_assign_9_0_t_reg_2537_reg[2] (k_buf_0_val_9_U_n_20),
        .tmp_3_reg_2528(tmp_3_reg_2528),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2] (\right_border_buf_0_s_fu_232[7]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 (\src_kernel_win_0_va_20_reg_2628[6]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 (\right_border_buf_0_s_fu_232[5]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 (\right_border_buf_0_s_fu_232[4]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 (\right_border_buf_0_s_fu_232[3]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 (\src_kernel_win_0_va_24_reg_2655[2]_i_4_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 (\right_border_buf_0_s_fu_232[1]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 (\src_kernel_win_0_va_24_reg_2655[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \k_buf_0_val_5_addr_reg_2598[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_9_U_n_2),
        .I2(exitcond388_i_reg_2562),
        .O(k_buf_0_val_5_addr_reg_25980));
  FDRE \k_buf_0_val_5_addr_reg_2598_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_25980),
        .D(tmp_57_reg_2580[0]),
        .Q(k_buf_0_val_9_addr_reg_2622[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_2598_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_25980),
        .D(tmp_57_reg_2580[1]),
        .Q(k_buf_0_val_9_addr_reg_2622[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_2598_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_25980),
        .D(tmp_57_reg_2580[2]),
        .Q(k_buf_0_val_9_addr_reg_2622[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_2598_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_25980),
        .D(x_reg_2575[3]),
        .Q(k_buf_0_val_9_addr_reg_2622[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_2598_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_25980),
        .D(x_reg_2575[4]),
        .Q(k_buf_0_val_9_addr_reg_2622[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_2598_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_25980),
        .D(x_reg_2575[5]),
        .Q(k_buf_0_val_9_addr_reg_2622[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_2598_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_25980),
        .D(x_reg_2575[6]),
        .Q(k_buf_0_val_9_addr_reg_2622[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_2598_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_25980),
        .D(x_reg_2575[7]),
        .Q(k_buf_0_val_9_addr_reg_2622[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_2598_reg[8] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_25980),
        .D(x_reg_2575[8]),
        .Q(k_buf_0_val_9_addr_reg_2622[8]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_2598_reg[9] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_addr_reg_25980),
        .D(x_reg_2575[9]),
        .Q(k_buf_0_val_9_addr_reg_2622[9]),
        .R(1'b0));
  design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_22 k_buf_0_val_6_U
       (.ADDRBWRADDR({x_reg_2575,tmp_57_reg_2580}),
        .D(src_kernel_win_0_va_21_fu_1337_p3[7:6]),
        .DOBDO(DOBDO),
        .Q(k_buf_0_val_9_addr_reg_2622),
        .WEA(ce12_out),
        .ap_clk(ap_clk),
        .brmerge_reg_2585_pp0_iter1_reg(brmerge_reg_2585_pp0_iter1_reg),
        .ce0(ce0),
        .din0(din0[7]),
        .din1(din1),
        .din2(din2[7]),
        .din3(din3[7]),
        .ram_reg(ram_reg_1),
        .ram_reg_0(k_buf_0_val_9_U_n_10),
        .ram_reg_1(k_buf_0_val_8_U_n_28),
        .ram_reg_2(k_buf_0_val_8_U_n_36),
        .ram_reg_3(k_buf_0_val_9_U_n_24),
        .ram_reg_4(k_buf_0_val_8_U_n_41),
        .ram_reg_5(k_buf_0_val_9_U_n_25),
        .ram_reg_6(k_buf_0_val_8_U_n_47),
        .ram_reg_7(k_buf_0_val_9_U_n_31),
        .\right_border_buf_0_5_fu_252_reg[0] (k_buf_0_val_6_U_n_32),
        .\right_border_buf_0_5_fu_252_reg[2] (k_buf_0_val_6_U_n_29),
        .\right_border_buf_0_5_fu_252_reg[7] (\right_border_buf_0_5_fu_252_reg[7]_0 ),
        .row_assign_9_0_t_reg_2537(row_assign_9_0_t_reg_2537[0]),
        .row_assign_9_1_t_reg_2542(row_assign_9_1_t_reg_2542),
        .\row_assign_9_1_t_reg_2542_reg[2] (k_buf_0_val_9_U_n_11),
        .\row_assign_9_4_t_reg_2557_reg[2] (row_assign_9_4_t_reg_2557),
        .\src_kernel_win_0_va_21_reg_2635_reg[6] (k_buf_0_val_6_U_n_23),
        .\src_kernel_win_0_va_24_reg_2655_reg[0] (k_buf_0_val_6_U_n_31),
        .\src_kernel_win_0_va_24_reg_2655_reg[1] (k_buf_0_val_6_U_n_30),
        .\src_kernel_win_0_va_24_reg_2655_reg[2] (k_buf_0_val_6_U_n_28),
        .\src_kernel_win_0_va_24_reg_2655_reg[3] (k_buf_0_val_6_U_n_27),
        .\src_kernel_win_0_va_24_reg_2655_reg[4] (k_buf_0_val_6_U_n_26),
        .\src_kernel_win_0_va_24_reg_2655_reg[5] (k_buf_0_val_6_U_n_25),
        .\src_kernel_win_0_va_24_reg_2655_reg[6] (k_buf_0_val_6_U_n_24),
        .\src_kernel_win_0_va_24_reg_2655_reg[7] ({src_kernel_win_0_va_24_fu_1403_p3[7],src_kernel_win_0_va_24_fu_1403_p3[5:4],src_kernel_win_0_va_24_fu_1403_p3[0]}),
        .\src_kernel_win_0_va_24_reg_2655_reg[7]_0 (k_buf_0_val_6_U_n_22),
        .tmp_3_reg_2528(tmp_3_reg_2528),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2] (\right_border_buf_0_5_fu_252[7]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 (\right_border_buf_0_s_fu_232[7]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 (\src_kernel_win_0_va_21_reg_2635[6]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10 (\src_kernel_win_0_va_24_reg_2655[2]_i_4_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11 (\right_border_buf_0_5_fu_252[1]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12 (\right_border_buf_0_s_fu_232[1]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13 (\src_kernel_win_0_va_21_reg_2635[0]_i_4_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14 (\src_kernel_win_0_va_24_reg_2655[0]_i_4_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 (\src_kernel_win_0_va_20_reg_2628[6]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 (\right_border_buf_0_5_fu_252[5]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 (\right_border_buf_0_s_fu_232[5]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 (\right_border_buf_0_5_fu_252[4]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 (\right_border_buf_0_s_fu_232[4]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7 (\right_border_buf_0_5_fu_252[3]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8 (\right_border_buf_0_s_fu_232[3]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9 (\src_kernel_win_0_va_21_reg_2635[2]_i_4_n_0 ));
  design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_23 k_buf_0_val_7_U
       (.ADDRBWRADDR({x_reg_2575,tmp_57_reg_2580}),
        .D(src_kernel_win_0_va_22_fu_1359_p3[6]),
        .Q(k_buf_0_val_9_addr_reg_2622),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .brmerge_reg_2585_pp0_iter1_reg(brmerge_reg_2585_pp0_iter1_reg),
        .ce0(ce0),
        .din2(din2),
        .\exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] (\exitcond388_i_reg_2562_pp0_iter1_reg_reg_n_0_[0] ),
        .internal_full_n_reg(k_buf_0_val_9_U_n_2),
        .or_cond_i_i_reg_2571_pp0_iter1_reg(or_cond_i_i_reg_2571_pp0_iter1_reg),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_2),
        .\right_border_buf_0_10_fu_272_reg[0] (k_buf_0_val_7_U_n_19),
        .\right_border_buf_0_10_fu_272_reg[2] (k_buf_0_val_7_U_n_18),
        .\right_border_buf_0_10_fu_272_reg[7] (\right_border_buf_0_10_fu_272_reg[7]_0 ),
        .\row_assign_9_2_t_reg_2547_reg[2] (k_buf_0_val_9_U_n_21),
        .\tmp_133_2_reg_2524_reg[0] (\tmp_133_2_reg_2524_reg_n_0_[0] ),
        .tmp_2_reg_2502(tmp_2_reg_2502),
        .tmp_3_reg_2528(tmp_3_reg_2528),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2] (\right_border_buf_0_10_fu_272[7]_i_3_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 (\src_kernel_win_0_va_22_reg_2642[6]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 (\right_border_buf_0_10_fu_272[5]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 (\right_border_buf_0_10_fu_272[4]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 (\right_border_buf_0_10_fu_272[3]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 (\src_kernel_win_0_va_22_reg_2642[2]_i_4_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 (\right_border_buf_0_10_fu_272[1]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 (\src_kernel_win_0_va_22_reg_2642[0]_i_4_n_0 ),
        .\tmp_s_reg_2511_reg[0] (\tmp_s_reg_2511_reg_n_0_[0] ));
  design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_24 k_buf_0_val_8_U
       (.ADDRBWRADDR({x_reg_2575,tmp_57_reg_2580}),
        .D(src_kernel_win_0_va_23_fu_1381_p3),
        .Q(k_buf_0_val_9_addr_reg_2622),
        .WEA(ce12_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(ram_reg),
        .brmerge_reg_2585_pp0_iter1_reg(brmerge_reg_2585_pp0_iter1_reg),
        .ce0(ce0),
        .din0({din0[7],din0[5:3],din0[1]}),
        .din2({din2[7],din2[5:3],din2[1]}),
        .din3(din3),
        .din4({din4[6],din4[3],din4[1]}),
        .\exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] (\exitcond388_i_reg_2562_pp0_iter1_reg_reg_n_0_[0] ),
        .or_cond_i_i_reg_2571_pp0_iter1_reg(or_cond_i_i_reg_2571_pp0_iter1_reg),
        .ram_reg(ram_reg_3),
        .ram_reg_0(k_buf_0_val_9_U_n_10),
        .ram_reg_1({din1[7],din1[5:3],din1[1]}),
        .ram_reg_10(k_buf_0_val_9_U_n_30),
        .ram_reg_11(k_buf_0_val_7_U_n_18),
        .ram_reg_12(k_buf_0_val_6_U_n_29),
        .ram_reg_13(k_buf_0_val_5_U_n_16),
        .ram_reg_14(k_buf_0_val_6_U_n_28),
        .ram_reg_15(k_buf_0_val_6_U_n_30),
        .ram_reg_16(k_buf_0_val_9_U_n_31),
        .ram_reg_17(k_buf_0_val_6_U_n_32),
        .ram_reg_18(k_buf_0_val_7_U_n_19),
        .ram_reg_19(k_buf_0_val_5_U_n_17),
        .ram_reg_2(k_buf_0_val_6_U_n_22),
        .ram_reg_20(k_buf_0_val_6_U_n_31),
        .ram_reg_3(\right_border_buf_0_10_fu_272_reg[7]_0 ),
        .ram_reg_4(k_buf_0_val_6_U_n_23),
        .ram_reg_5(k_buf_0_val_6_U_n_24),
        .ram_reg_6(k_buf_0_val_9_U_n_24),
        .ram_reg_7(k_buf_0_val_6_U_n_25),
        .ram_reg_8(k_buf_0_val_9_U_n_25),
        .ram_reg_9(k_buf_0_val_6_U_n_27),
        .\right_border_buf_0_14_fu_288_reg[7] (\right_border_buf_0_14_fu_288_reg[7]_0 ),
        .row_assign_9_0_t_reg_2537(row_assign_9_0_t_reg_2537),
        .row_assign_9_1_t_reg_2542(row_assign_9_1_t_reg_2542),
        .\row_assign_9_2_t_reg_2547_reg[2] (row_assign_9_2_t_reg_2547),
        .\row_assign_9_3_t_reg_2552_reg[2] (row_assign_9_3_t_reg_2552),
        .\row_assign_9_4_t_reg_2557_reg[2] (row_assign_9_4_t_reg_2557),
        .\src_kernel_win_0_va_20_reg_2628_reg[2] (src_kernel_win_0_va_20_fu_1315_p3[2]),
        .\src_kernel_win_0_va_21_reg_2635_reg[3] (k_buf_0_val_8_U_n_42),
        .\src_kernel_win_0_va_21_reg_2635_reg[4] ({src_kernel_win_0_va_21_fu_1337_p3[4],src_kernel_win_0_va_21_fu_1337_p3[2:0]}),
        .\src_kernel_win_0_va_21_reg_2635_reg[5] (k_buf_0_val_8_U_n_35),
        .\src_kernel_win_0_va_22_reg_2642_reg[7] ({src_kernel_win_0_va_22_fu_1359_p3[7],src_kernel_win_0_va_22_fu_1359_p3[5],src_kernel_win_0_va_22_fu_1359_p3[0]}),
        .\src_kernel_win_0_va_23_reg_2649_reg[6] (k_buf_0_val_8_U_n_29),
        .\src_kernel_win_0_va_24_reg_2655_reg[0] (k_buf_0_val_8_U_n_47),
        .\src_kernel_win_0_va_24_reg_2655_reg[1] (k_buf_0_val_8_U_n_46),
        .\src_kernel_win_0_va_24_reg_2655_reg[2] (k_buf_0_val_8_U_n_45),
        .\src_kernel_win_0_va_24_reg_2655_reg[3] (k_buf_0_val_8_U_n_43),
        .\src_kernel_win_0_va_24_reg_2655_reg[4] (k_buf_0_val_8_U_n_41),
        .\src_kernel_win_0_va_24_reg_2655_reg[5] (k_buf_0_val_8_U_n_36),
        .\src_kernel_win_0_va_24_reg_2655_reg[6] ({src_kernel_win_0_va_24_fu_1403_p3[6],src_kernel_win_0_va_24_fu_1403_p3[3:1]}),
        .\src_kernel_win_0_va_24_reg_2655_reg[6]_0 (k_buf_0_val_8_U_n_34),
        .\src_kernel_win_0_va_24_reg_2655_reg[7] (k_buf_0_val_8_U_n_28),
        .\tmp_133_1_reg_2520_reg[0] (\tmp_133_1_reg_2520_reg_n_0_[0] ),
        .tmp_2_reg_2502(tmp_2_reg_2502),
        .tmp_3_reg_2528(tmp_3_reg_2528),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2] (\right_border_buf_0_14_fu_288[7]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 (\right_border_buf_0_10_fu_272[7]_i_3_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 (\src_kernel_win_0_va_23_reg_2649[6]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10 (\src_kernel_win_0_va_22_reg_2642[2]_i_4_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11 (\right_border_buf_0_14_fu_288[1]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12 (\right_border_buf_0_10_fu_272[1]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13 (\src_kernel_win_0_va_23_reg_2649[0]_i_6_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14 (\src_kernel_win_0_va_22_reg_2642[0]_i_4_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 (\src_kernel_win_0_va_22_reg_2642[6]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 (\right_border_buf_0_14_fu_288[5]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 (\right_border_buf_0_10_fu_272[5]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 (\right_border_buf_0_14_fu_288[4]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 (\right_border_buf_0_10_fu_272[4]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7 (\right_border_buf_0_14_fu_288[3]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8 (\right_border_buf_0_10_fu_272[3]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9 (\src_kernel_win_0_va_23_reg_2649[2]_i_6_n_0 ),
        .\tmp_s_reg_2511_reg[0] (\tmp_s_reg_2511_reg_n_0_[0] ));
  design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_25 k_buf_0_val_9_U
       (.ADDRBWRADDR({x_reg_2575,tmp_57_reg_2580}),
        .D({src_kernel_win_0_va_20_fu_1315_p3[7],src_kernel_win_0_va_20_fu_1315_p3[5:3],src_kernel_win_0_va_20_fu_1315_p3[1:0]}),
        .Q(k_buf_0_val_9_addr_reg_2622),
        .WEA(ce1),
        .\ap_CS_fsm_reg[2] (ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(ram_reg),
        .ap_enable_reg_pp0_iter6_reg(ap_enable_reg_pp0_iter6_reg_n_0),
        .brmerge_reg_2585_pp0_iter1_reg(brmerge_reg_2585_pp0_iter1_reg),
        .ce0(ce0),
        .din0({din0[7],din0[5:3],din0[1]}),
        .din4(din4),
        .\exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] (\exitcond388_i_reg_2562_pp0_iter1_reg_reg_n_0_[0] ),
        .img0_data_stream_0_s_full_n(img0_data_stream_0_s_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .mid_img_data_stream_s_empty_n(mid_img_data_stream_s_empty_n),
        .or_cond_i_i_reg_2571_pp0_iter1_reg(or_cond_i_i_reg_2571_pp0_iter1_reg),
        .or_cond_i_reg_2594_pp0_iter5_reg(or_cond_i_reg_2594_pp0_iter5_reg),
        .ram_reg(k_buf_0_val_9_U_n_2),
        .ram_reg_0(ram_reg_4),
        .ram_reg_1(k_buf_0_val_8_U_n_28),
        .ram_reg_10(k_buf_0_val_8_U_n_41),
        .ram_reg_11(k_buf_0_val_6_U_n_26),
        .ram_reg_12({din2[4:3],din2[1]}),
        .ram_reg_13(k_buf_0_val_8_U_n_43),
        .ram_reg_14(k_buf_0_val_6_U_n_27),
        .ram_reg_15(k_buf_0_val_7_U_n_18),
        .ram_reg_16(k_buf_0_val_8_U_n_45),
        .ram_reg_17(k_buf_0_val_6_U_n_28),
        .ram_reg_18(k_buf_0_val_8_U_n_46),
        .ram_reg_19(k_buf_0_val_6_U_n_30),
        .ram_reg_2(k_buf_0_val_6_U_n_22),
        .ram_reg_20(k_buf_0_val_5_U_n_17),
        .ram_reg_21(k_buf_0_val_8_U_n_47),
        .ram_reg_22(k_buf_0_val_6_U_n_31),
        .ram_reg_3(k_buf_0_val_8_U_n_29),
        .ram_reg_4(k_buf_0_val_6_U_n_23),
        .ram_reg_5(k_buf_0_val_8_U_n_34),
        .ram_reg_6(k_buf_0_val_6_U_n_24),
        .ram_reg_7({din1[5],din1[3]}),
        .ram_reg_8(k_buf_0_val_8_U_n_36),
        .ram_reg_9(k_buf_0_val_6_U_n_25),
        .\right_border_buf_0_8_fu_264_reg[0] (k_buf_0_val_9_U_n_31),
        .\right_border_buf_0_8_fu_264_reg[2] (k_buf_0_val_9_U_n_30),
        .\right_border_buf_0_8_fu_264_reg[4] (k_buf_0_val_9_U_n_25),
        .\right_border_buf_0_8_fu_264_reg[5] (k_buf_0_val_9_U_n_24),
        .\right_border_buf_0_8_fu_264_reg[7] (k_buf_0_val_9_U_n_10),
        .\row_assign_9_0_t_reg_2537_reg[2] (row_assign_9_0_t_reg_2537[2:1]),
        .\row_assign_9_1_t_reg_2542_reg[0] (k_buf_0_val_8_U_n_35),
        .\row_assign_9_1_t_reg_2542_reg[1] (k_buf_0_val_8_U_n_42),
        .\row_assign_9_1_t_reg_2542_reg[2] (row_assign_9_1_t_reg_2542[2:1]),
        .\row_assign_9_2_t_reg_2547_reg[2] (row_assign_9_2_t_reg_2547),
        .\src_kernel_win_0_va_20_reg_2628_reg[6] (k_buf_0_val_9_U_n_20),
        .\src_kernel_win_0_va_21_reg_2635_reg[5] ({src_kernel_win_0_va_21_fu_1337_p3[5],src_kernel_win_0_va_21_fu_1337_p3[3]}),
        .\src_kernel_win_0_va_21_reg_2635_reg[6] (k_buf_0_val_9_U_n_11),
        .\src_kernel_win_0_va_22_reg_2642_reg[4] (src_kernel_win_0_va_22_fu_1359_p3[4:1]),
        .\src_kernel_win_0_va_22_reg_2642_reg[6] (k_buf_0_val_9_U_n_21),
        .\tmp_1_reg_2516_reg[0] (\tmp_1_reg_2516_reg_n_0_[0] ),
        .tmp_2_reg_2502(tmp_2_reg_2502),
        .tmp_3_reg_2528(tmp_3_reg_2528),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2] (\src_kernel_win_0_va_23_reg_2649[0]_i_5_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 (\right_border_buf_0_8_fu_264[1]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 (\src_kernel_win_0_va_23_reg_2649[2]_i_5_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 (\right_border_buf_0_8_fu_264[3]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 (\src_kernel_win_0_va_23_reg_2649[4]_i_4_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 (\src_kernel_win_0_va_23_reg_2649[5]_i_4_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 (\right_border_buf_0_8_fu_264[6]_i_2_n_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 (\src_kernel_win_0_va_23_reg_2649[7]_i_4_n_0 ),
        .\tmp_s_reg_2511_reg[0] (\tmp_s_reg_2511_reg_n_0_[0] ));
  LUT6 #(
    .INIT(64'hFFFF777FFFFFFFFF)) 
    \mOutPtr[1]_i_2__2 
       (.I0(mid_img_data_stream_s_empty_n),
        .I1(Q[1]),
        .I2(\mOutPtr[1]_i_3__2_n_0 ),
        .I3(ram_reg_0),
        .I4(k_buf_0_val_9_U_n_2),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\mOutPtr_reg[1] ));
  LUT3 #(
    .INIT(8'h04)) 
    \mOutPtr[1]_i_3__2 
       (.I0(\tmp_s_reg_2511_reg_n_0_[0] ),
        .I1(or_cond_i_i_reg_2571_pp0_iter1_reg),
        .I2(\exitcond388_i_reg_2562_pp0_iter1_reg_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \or_cond_i_i_reg_2571[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_9_U_n_2),
        .I2(exitcond388_i_fu_880_p2),
        .O(brmerge_reg_25850));
  LUT6 #(
    .INIT(64'h00005557FFFFFFFE)) 
    \or_cond_i_i_reg_2571[0]_i_2 
       (.I0(sel0[5]),
        .I1(\or_cond_i_i_reg_2571[0]_i_3_n_0 ),
        .I2(\or_cond_i_i_reg_2571[0]_i_4_n_0 ),
        .I3(sel0[4]),
        .I4(sel0[6]),
        .I5(sel0[7]),
        .O(p_0_in9_out));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \or_cond_i_i_reg_2571[0]_i_3 
       (.I0(sel0[2]),
        .I1(sel0[3]),
        .O(\or_cond_i_i_reg_2571[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \or_cond_i_i_reg_2571[0]_i_4 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(\t_V_3_reg_415_reg_n_0_[1] ),
        .O(\or_cond_i_i_reg_2571[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_reg_2571_pp0_iter1_reg[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_9_U_n_2),
        .O(brmerge_reg_2585_pp0_iter1_reg0));
  FDRE \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_2585_pp0_iter1_reg0),
        .D(or_cond_i_i_reg_2571),
        .Q(or_cond_i_i_reg_2571_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_cond_i_i_reg_2571_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_25850),
        .D(p_0_in9_out),
        .Q(or_cond_i_i_reg_2571),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \or_cond_i_reg_2594[0]_i_1 
       (.I0(\tmp_s_reg_2511_reg_n_0_[0] ),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\or_cond_i_reg_2594[0]_i_2_n_0 ),
        .O(or_cond_i_fu_1025_p2));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_2594[0]_i_2 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .O(\or_cond_i_reg_2594[0]_i_2_n_0 ));
  FDRE \or_cond_i_reg_2594_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_2585_pp0_iter1_reg0),
        .D(or_cond_i_reg_2594),
        .Q(or_cond_i_reg_2594_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_2594_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(or_cond_i_reg_2594_pp0_iter1_reg),
        .Q(or_cond_i_reg_2594_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_2594_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(or_cond_i_reg_2594_pp0_iter2_reg),
        .Q(or_cond_i_reg_2594_pp0_iter3_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_2594_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(or_cond_i_reg_2594_pp0_iter3_reg),
        .Q(or_cond_i_reg_2594_pp0_iter4_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_2594_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(or_cond_i_reg_2594_pp0_iter4_reg),
        .Q(or_cond_i_reg_2594_pp0_iter5_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_2594_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_25850),
        .D(or_cond_i_fu_1025_p2),
        .Q(or_cond_i_reg_2594),
        .R(1'b0));
  CARRY4 p_Val2_10_0_4_fu_1475_p2__1_carry
       (.CI(1'b0),
        .CO({p_Val2_10_0_4_fu_1475_p2__1_carry_n_0,p_Val2_10_0_4_fu_1475_p2__1_carry_n_1,p_Val2_10_0_4_fu_1475_p2__1_carry_n_2,p_Val2_10_0_4_fu_1475_p2__1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({p_Val2_10_0_4_fu_1475_p2__1_carry_i_1_n_0,p_Val2_10_0_4_fu_1475_p2__1_carry_i_2_n_0,1'b0,p_Val2_10_0_4_fu_1475_p2__1_carry_i_3_n_0}),
        .O({p_Val2_10_0_4_fu_1475_p2__0[3:1],p_Val2_10_0_4_fu_1475_p2}),
        .S({p_Val2_10_0_4_fu_1475_p2__1_carry_i_4_n_0,p_Val2_10_0_4_fu_1475_p2__1_carry_i_5_n_0,p_Val2_10_0_4_fu_1475_p2__1_carry_i_6_n_0,p_Val2_10_0_4_fu_1475_p2__1_carry_i_7_n_0}));
  CARRY4 p_Val2_10_0_4_fu_1475_p2__1_carry__0
       (.CI(p_Val2_10_0_4_fu_1475_p2__1_carry_n_0),
        .CO({p_Val2_10_0_4_fu_1475_p2__1_carry__0_n_0,p_Val2_10_0_4_fu_1475_p2__1_carry__0_n_1,p_Val2_10_0_4_fu_1475_p2__1_carry__0_n_2,p_Val2_10_0_4_fu_1475_p2__1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_1_n_0,p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_2_n_0,p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_3_n_0,p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_4_n_0}),
        .O(p_Val2_10_0_4_fu_1475_p2__0[7:4]),
        .S({p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_5_n_0,p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_6_n_0,p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_7_n_0,p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'h88E8E8EE)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_1
       (.I0(src_kernel_win_0_va_24_reg_2655[6]),
        .I1(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_9_n_0),
        .I2(src_kernel_win_0_va_16_fu_216[4]),
        .I3(src_kernel_win_0_va_19_fu_228[5]),
        .I4(src_kernel_win_0_va_18_fu_224[4]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_10
       (.I0(src_kernel_win_0_va_16_fu_216[4]),
        .I1(src_kernel_win_0_va_18_fu_224[4]),
        .I2(src_kernel_win_0_va_19_fu_228[5]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_10_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_11
       (.I0(src_kernel_win_0_va_16_fu_216[3]),
        .I1(src_kernel_win_0_va_18_fu_224[3]),
        .I2(src_kernel_win_0_va_19_fu_228[4]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_11_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_12
       (.I0(src_kernel_win_0_va_16_fu_216[6]),
        .I1(src_kernel_win_0_va_18_fu_224[6]),
        .I2(src_kernel_win_0_va_19_fu_228[7]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_12_n_0));
  LUT5 #(
    .INIT(32'h88E8E8EE)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_2
       (.I0(src_kernel_win_0_va_24_reg_2655[5]),
        .I1(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_10_n_0),
        .I2(src_kernel_win_0_va_16_fu_216[3]),
        .I3(src_kernel_win_0_va_19_fu_228[4]),
        .I4(src_kernel_win_0_va_18_fu_224[3]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'h88E8E8EE)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_3
       (.I0(src_kernel_win_0_va_24_reg_2655[4]),
        .I1(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_11_n_0),
        .I2(src_kernel_win_0_va_16_fu_216[2]),
        .I3(src_kernel_win_0_va_19_fu_228[3]),
        .I4(src_kernel_win_0_va_18_fu_224[2]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h88E8E8EE)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_4
       (.I0(src_kernel_win_0_va_24_reg_2655[3]),
        .I1(p_Val2_10_0_4_fu_1475_p2__1_carry_i_9_n_0),
        .I2(src_kernel_win_0_va_16_fu_216[1]),
        .I3(src_kernel_win_0_va_19_fu_228[2]),
        .I4(src_kernel_win_0_va_18_fu_224[1]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_5
       (.I0(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_1_n_0),
        .I1(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_12_n_0),
        .I2(src_kernel_win_0_va_24_reg_2655[7]),
        .I3(src_kernel_win_0_va_18_fu_224[5]),
        .I4(src_kernel_win_0_va_19_fu_228[6]),
        .I5(src_kernel_win_0_va_16_fu_216[5]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_6
       (.I0(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_2_n_0),
        .I1(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_9_n_0),
        .I2(src_kernel_win_0_va_24_reg_2655[6]),
        .I3(src_kernel_win_0_va_18_fu_224[4]),
        .I4(src_kernel_win_0_va_19_fu_228[5]),
        .I5(src_kernel_win_0_va_16_fu_216[4]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_7
       (.I0(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_3_n_0),
        .I1(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_10_n_0),
        .I2(src_kernel_win_0_va_24_reg_2655[5]),
        .I3(src_kernel_win_0_va_18_fu_224[3]),
        .I4(src_kernel_win_0_va_19_fu_228[4]),
        .I5(src_kernel_win_0_va_16_fu_216[3]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_8
       (.I0(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_4_n_0),
        .I1(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_11_n_0),
        .I2(src_kernel_win_0_va_24_reg_2655[4]),
        .I3(src_kernel_win_0_va_18_fu_224[2]),
        .I4(src_kernel_win_0_va_19_fu_228[3]),
        .I5(src_kernel_win_0_va_16_fu_216[2]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_8_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_9
       (.I0(src_kernel_win_0_va_16_fu_216[5]),
        .I1(src_kernel_win_0_va_18_fu_224[5]),
        .I2(src_kernel_win_0_va_19_fu_228[6]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_9_n_0));
  CARRY4 p_Val2_10_0_4_fu_1475_p2__1_carry__1
       (.CI(p_Val2_10_0_4_fu_1475_p2__1_carry__0_n_0),
        .CO({NLW_p_Val2_10_0_4_fu_1475_p2__1_carry__1_CO_UNCONNECTED[3],p_Val2_10_0_4_fu_1475_p2__1_carry__1_n_1,NLW_p_Val2_10_0_4_fu_1475_p2__1_carry__1_CO_UNCONNECTED[1],p_Val2_10_0_4_fu_1475_p2__1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_1_n_0,p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_2_n_0}),
        .O({NLW_p_Val2_10_0_4_fu_1475_p2__1_carry__1_O_UNCONNECTED[3:2],p_Val2_10_0_4_fu_1475_p2__0[9:8]}),
        .S({1'b0,1'b1,p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_3_n_0,p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_4_n_0}));
  LUT5 #(
    .INIT(32'h002B2B00)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_1
       (.I0(src_kernel_win_0_va_16_fu_216[6]),
        .I1(src_kernel_win_0_va_19_fu_228[7]),
        .I2(src_kernel_win_0_va_18_fu_224[6]),
        .I3(src_kernel_win_0_va_18_fu_224[7]),
        .I4(src_kernel_win_0_va_16_fu_216[7]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'h88E8E8EE)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_2
       (.I0(src_kernel_win_0_va_24_reg_2655[7]),
        .I1(p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_12_n_0),
        .I2(src_kernel_win_0_va_16_fu_216[5]),
        .I3(src_kernel_win_0_va_19_fu_228[6]),
        .I4(src_kernel_win_0_va_18_fu_224[5]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_2_n_0));
  LUT5 #(
    .INIT(32'hFF8E71FF)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_3
       (.I0(src_kernel_win_0_va_18_fu_224[6]),
        .I1(src_kernel_win_0_va_19_fu_228[7]),
        .I2(src_kernel_win_0_va_16_fu_216[6]),
        .I3(src_kernel_win_0_va_18_fu_224[7]),
        .I4(src_kernel_win_0_va_16_fu_216[7]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_4
       (.I0(p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_2_n_0),
        .I1(src_kernel_win_0_va_16_fu_216[7]),
        .I2(src_kernel_win_0_va_18_fu_224[7]),
        .I3(src_kernel_win_0_va_18_fu_224[6]),
        .I4(src_kernel_win_0_va_19_fu_228[7]),
        .I5(src_kernel_win_0_va_16_fu_216[6]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h88E8E8EE)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry_i_1
       (.I0(src_kernel_win_0_va_24_reg_2655[2]),
        .I1(p_Val2_10_0_4_fu_1475_p2__1_carry_i_8_n_0),
        .I2(src_kernel_win_0_va_16_fu_216[0]),
        .I3(src_kernel_win_0_va_19_fu_228[1]),
        .I4(src_kernel_win_0_va_18_fu_224[0]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'hEBBEEBBE8228EBBE)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry_i_2
       (.I0(src_kernel_win_0_va_24_reg_2655[1]),
        .I1(src_kernel_win_0_va_19_fu_228[1]),
        .I2(src_kernel_win_0_va_18_fu_224[0]),
        .I3(src_kernel_win_0_va_16_fu_216[0]),
        .I4(src_kernel_win_0_va_19_fu_228[0]),
        .I5(src_kernel_win_0_va_24_reg_2655[0]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry_i_3
       (.I0(src_kernel_win_0_va_19_fu_228[0]),
        .I1(src_kernel_win_0_va_24_reg_2655[0]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry_i_4
       (.I0(p_Val2_10_0_4_fu_1475_p2__1_carry_i_1_n_0),
        .I1(p_Val2_10_0_4_fu_1475_p2__1_carry_i_9_n_0),
        .I2(src_kernel_win_0_va_24_reg_2655[3]),
        .I3(src_kernel_win_0_va_18_fu_224[1]),
        .I4(src_kernel_win_0_va_19_fu_228[2]),
        .I5(src_kernel_win_0_va_16_fu_216[1]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry_i_5
       (.I0(p_Val2_10_0_4_fu_1475_p2__1_carry_i_2_n_0),
        .I1(p_Val2_10_0_4_fu_1475_p2__1_carry_i_8_n_0),
        .I2(src_kernel_win_0_va_24_reg_2655[2]),
        .I3(src_kernel_win_0_va_18_fu_224[0]),
        .I4(src_kernel_win_0_va_19_fu_228[1]),
        .I5(src_kernel_win_0_va_16_fu_216[0]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hD22D2DD22DD2D22D)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry_i_6
       (.I0(src_kernel_win_0_va_19_fu_228[0]),
        .I1(src_kernel_win_0_va_24_reg_2655[0]),
        .I2(src_kernel_win_0_va_24_reg_2655[1]),
        .I3(src_kernel_win_0_va_16_fu_216[0]),
        .I4(src_kernel_win_0_va_18_fu_224[0]),
        .I5(src_kernel_win_0_va_19_fu_228[1]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry_i_7
       (.I0(src_kernel_win_0_va_24_reg_2655[0]),
        .I1(src_kernel_win_0_va_19_fu_228[0]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry_i_8
       (.I0(src_kernel_win_0_va_16_fu_216[1]),
        .I1(src_kernel_win_0_va_18_fu_224[1]),
        .I2(src_kernel_win_0_va_19_fu_228[2]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_10_0_4_fu_1475_p2__1_carry_i_9
       (.I0(src_kernel_win_0_va_16_fu_216[2]),
        .I1(src_kernel_win_0_va_18_fu_224[2]),
        .I2(src_kernel_win_0_va_19_fu_228[3]),
        .O(p_Val2_10_0_4_fu_1475_p2__1_carry_i_9_n_0));
  CARRY4 p_Val2_10_1_4_fu_1658_p2__1_carry
       (.CI(1'b0),
        .CO({p_Val2_10_1_4_fu_1658_p2__1_carry_n_0,p_Val2_10_1_4_fu_1658_p2__1_carry_n_1,p_Val2_10_1_4_fu_1658_p2__1_carry_n_2,p_Val2_10_1_4_fu_1658_p2__1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_10_1_4_fu_1658_p2__1_carry_i_1_n_0,r_V_7_1_1_reg_2666[3],tmp2_reg_2671[2],1'b0}),
        .O(p_Val2_10_1_4_fu_1658_p2[4:1]),
        .S({p_Val2_10_1_4_fu_1658_p2__1_carry_i_2_n_0,p_Val2_10_1_4_fu_1658_p2__1_carry_i_3_n_0,p_Val2_10_1_4_fu_1658_p2__1_carry_i_4_n_0,p_Val2_10_1_reg_2661[1]}));
  CARRY4 p_Val2_10_1_4_fu_1658_p2__1_carry__0
       (.CI(p_Val2_10_1_4_fu_1658_p2__1_carry_n_0),
        .CO({p_Val2_10_1_4_fu_1658_p2__1_carry__0_n_0,p_Val2_10_1_4_fu_1658_p2__1_carry__0_n_1,p_Val2_10_1_4_fu_1658_p2__1_carry__0_n_2,p_Val2_10_1_4_fu_1658_p2__1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_1_n_0,p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_2_n_0,p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_3_n_0,p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_4_n_0}),
        .O(p_Val2_10_1_4_fu_1658_p2[8:5]),
        .S({p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_5_n_0,p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_6_n_0,p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_7_n_0,p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_8_n_0}));
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_1
       (.I0(p_Val2_10_1_reg_2661[7]),
        .I1(tmp2_reg_2671[7]),
        .I2(r_V_7_1_1_reg_2666[7]),
        .O(p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_2
       (.I0(p_Val2_10_1_reg_2661[6]),
        .I1(tmp2_reg_2671[6]),
        .I2(r_V_7_1_1_reg_2666[6]),
        .O(p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_3
       (.I0(p_Val2_10_1_reg_2661[5]),
        .I1(tmp2_reg_2671[5]),
        .I2(r_V_7_1_1_reg_2666[5]),
        .O(p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_4
       (.I0(p_Val2_10_1_reg_2661[4]),
        .I1(tmp2_reg_2671[4]),
        .I2(r_V_7_1_1_reg_2666[4]),
        .O(p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_5
       (.I0(p_Val2_10_1_reg_2661[8]),
        .I1(tmp2_reg_2671[8]),
        .I2(r_V_7_1_1_reg_2666[8]),
        .I3(p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_1_n_0),
        .O(p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_6
       (.I0(p_Val2_10_1_reg_2661[7]),
        .I1(tmp2_reg_2671[7]),
        .I2(r_V_7_1_1_reg_2666[7]),
        .I3(p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_2_n_0),
        .O(p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_7
       (.I0(p_Val2_10_1_reg_2661[6]),
        .I1(tmp2_reg_2671[6]),
        .I2(r_V_7_1_1_reg_2666[6]),
        .I3(p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_3_n_0),
        .O(p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_8
       (.I0(p_Val2_10_1_reg_2661[5]),
        .I1(tmp2_reg_2671[5]),
        .I2(r_V_7_1_1_reg_2666[5]),
        .I3(p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_4_n_0),
        .O(p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_8_n_0));
  CARRY4 p_Val2_10_1_4_fu_1658_p2__1_carry__1
       (.CI(p_Val2_10_1_4_fu_1658_p2__1_carry__0_n_0),
        .CO({NLW_p_Val2_10_1_4_fu_1658_p2__1_carry__1_CO_UNCONNECTED[3],p_Val2_10_1_4_fu_1658_p2__1_carry__1_n_1,p_Val2_10_1_4_fu_1658_p2__1_carry__1_n_2,p_Val2_10_1_4_fu_1658_p2__1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_1_n_0,p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_2_n_0,p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_3_n_0}),
        .O(p_Val2_10_1_4_fu_1658_p2[12:9]),
        .S({p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_4_n_0,p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_5_n_0,p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_6_n_0,p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_7_n_0}));
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_1
       (.I0(p_Val2_10_1_reg_2661[10]),
        .I1(tmp2_reg_2671[10]),
        .I2(r_V_7_1_1_reg_2666[10]),
        .O(p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_2
       (.I0(p_Val2_10_1_reg_2661[9]),
        .I1(tmp2_reg_2671[9]),
        .I2(r_V_7_1_1_reg_2666[9]),
        .O(p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_3
       (.I0(p_Val2_10_1_reg_2661[8]),
        .I1(tmp2_reg_2671[8]),
        .I2(r_V_7_1_1_reg_2666[8]),
        .O(p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'hB2)) 
    p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_4
       (.I0(p_Val2_10_1_reg_2661[11]),
        .I1(tmp2_reg_2671[11]),
        .I2(r_V_7_1_1_reg_2666[11]),
        .O(p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_5
       (.I0(p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_1_n_0),
        .I1(tmp2_reg_2671[11]),
        .I2(p_Val2_10_1_reg_2661[11]),
        .I3(r_V_7_1_1_reg_2666[11]),
        .O(p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_6
       (.I0(p_Val2_10_1_reg_2661[10]),
        .I1(tmp2_reg_2671[10]),
        .I2(r_V_7_1_1_reg_2666[10]),
        .I3(p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_2_n_0),
        .O(p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_7
       (.I0(p_Val2_10_1_reg_2661[9]),
        .I1(tmp2_reg_2671[9]),
        .I2(r_V_7_1_1_reg_2666[9]),
        .I3(p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_3_n_0),
        .O(p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_7_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_10_1_4_fu_1658_p2__1_carry_i_1
       (.I0(r_V_7_1_1_reg_2666[4]),
        .I1(p_Val2_10_1_reg_2661[4]),
        .I2(tmp2_reg_2671[4]),
        .O(p_Val2_10_1_4_fu_1658_p2__1_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h69969696)) 
    p_Val2_10_1_4_fu_1658_p2__1_carry_i_2
       (.I0(p_Val2_10_1_reg_2661[4]),
        .I1(tmp2_reg_2671[4]),
        .I2(r_V_7_1_1_reg_2666[4]),
        .I3(tmp2_reg_2671[3]),
        .I4(p_Val2_10_1_reg_2661[3]),
        .O(p_Val2_10_1_4_fu_1658_p2__1_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_10_1_4_fu_1658_p2__1_carry_i_3
       (.I0(p_Val2_10_1_reg_2661[3]),
        .I1(tmp2_reg_2671[3]),
        .I2(r_V_7_1_1_reg_2666[3]),
        .O(p_Val2_10_1_4_fu_1658_p2__1_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_1_4_fu_1658_p2__1_carry_i_4
       (.I0(tmp2_reg_2671[2]),
        .I1(p_Val2_10_1_reg_2661[2]),
        .O(p_Val2_10_1_4_fu_1658_p2__1_carry_i_4_n_0));
  CARRY4 p_Val2_10_1_fu_1507_p2_carry
       (.CI(1'b0),
        .CO({p_Val2_10_1_fu_1507_p2_carry_n_0,p_Val2_10_1_fu_1507_p2_carry_n_1,p_Val2_10_1_fu_1507_p2_carry_n_2,p_Val2_10_1_fu_1507_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_10_0_4_fu_1475_p2__0[4:3],src_kernel_win_0_va_15_fu_212[0],1'b0}),
        .O(p_Val2_10_1_fu_1507_p2[4:1]),
        .S({p_Val2_10_1_fu_1507_p2_carry_i_1_n_0,p_Val2_10_1_fu_1507_p2_carry_i_2_n_0,p_Val2_10_1_fu_1507_p2_carry_i_3_n_0,p_Val2_10_0_4_fu_1475_p2__0[1]}));
  CARRY4 p_Val2_10_1_fu_1507_p2_carry__0
       (.CI(p_Val2_10_1_fu_1507_p2_carry_n_0),
        .CO({p_Val2_10_1_fu_1507_p2_carry__0_n_0,p_Val2_10_1_fu_1507_p2_carry__0_n_1,p_Val2_10_1_fu_1507_p2_carry__0_n_2,p_Val2_10_1_fu_1507_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_10_0_4_fu_1475_p2__0[8:5]),
        .O(p_Val2_10_1_fu_1507_p2[8:5]),
        .S({p_Val2_10_1_fu_1507_p2_carry__0_i_1_n_0,p_Val2_10_1_fu_1507_p2_carry__0_i_2_n_0,p_Val2_10_1_fu_1507_p2_carry__0_i_3_n_0,p_Val2_10_1_fu_1507_p2_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h69)) 
    p_Val2_10_1_fu_1507_p2_carry__0_i_1
       (.I0(src_kernel_win_0_va_15_fu_212[6]),
        .I1(p_Val2_10_1_fu_1507_p2_carry__0_i_5_n_0),
        .I2(p_Val2_10_0_4_fu_1475_p2__0[8]),
        .O(p_Val2_10_1_fu_1507_p2_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    p_Val2_10_1_fu_1507_p2_carry__0_i_2
       (.I0(src_kernel_win_0_va_15_fu_212[5]),
        .I1(p_Val2_10_1_fu_1507_p2_carry__0_i_6_n_0),
        .I2(p_Val2_10_0_4_fu_1475_p2__0[7]),
        .O(p_Val2_10_1_fu_1507_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    p_Val2_10_1_fu_1507_p2_carry__0_i_3
       (.I0(src_kernel_win_0_va_15_fu_212[4]),
        .I1(src_kernel_win_0_va_15_fu_212[2]),
        .I2(src_kernel_win_0_va_15_fu_212[1]),
        .I3(src_kernel_win_0_va_15_fu_212[0]),
        .I4(src_kernel_win_0_va_15_fu_212[3]),
        .I5(p_Val2_10_0_4_fu_1475_p2__0[6]),
        .O(p_Val2_10_1_fu_1507_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    p_Val2_10_1_fu_1507_p2_carry__0_i_4
       (.I0(src_kernel_win_0_va_15_fu_212[3]),
        .I1(src_kernel_win_0_va_15_fu_212[0]),
        .I2(src_kernel_win_0_va_15_fu_212[1]),
        .I3(src_kernel_win_0_va_15_fu_212[2]),
        .I4(p_Val2_10_0_4_fu_1475_p2__0[5]),
        .O(p_Val2_10_1_fu_1507_p2_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    p_Val2_10_1_fu_1507_p2_carry__0_i_5
       (.I0(src_kernel_win_0_va_15_fu_212[4]),
        .I1(src_kernel_win_0_va_15_fu_212[2]),
        .I2(src_kernel_win_0_va_15_fu_212[1]),
        .I3(src_kernel_win_0_va_15_fu_212[0]),
        .I4(src_kernel_win_0_va_15_fu_212[3]),
        .I5(src_kernel_win_0_va_15_fu_212[5]),
        .O(p_Val2_10_1_fu_1507_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    p_Val2_10_1_fu_1507_p2_carry__0_i_6
       (.I0(src_kernel_win_0_va_15_fu_212[3]),
        .I1(src_kernel_win_0_va_15_fu_212[0]),
        .I2(src_kernel_win_0_va_15_fu_212[1]),
        .I3(src_kernel_win_0_va_15_fu_212[2]),
        .I4(src_kernel_win_0_va_15_fu_212[4]),
        .O(p_Val2_10_1_fu_1507_p2_carry__0_i_6_n_0));
  CARRY4 p_Val2_10_1_fu_1507_p2_carry__1
       (.CI(p_Val2_10_1_fu_1507_p2_carry__0_n_0),
        .CO({NLW_p_Val2_10_1_fu_1507_p2_carry__1_CO_UNCONNECTED[3:2],p_Val2_10_1_fu_1507_p2_carry__1_n_2,p_Val2_10_1_fu_1507_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_Val2_10_0_4_fu_1475_p2__1_carry__1_n_1,p_Val2_10_0_4_fu_1475_p2__0[9]}),
        .O({NLW_p_Val2_10_1_fu_1507_p2_carry__1_O_UNCONNECTED[3],p_Val2_10_1_fu_1507_p2[11:9]}),
        .S({1'b0,1'b1,p_Val2_10_1_fu_1507_p2_carry__1_i_1_n_0,p_Val2_10_1_fu_1507_p2_carry__1_i_2_n_0}));
  LUT4 #(
    .INIT(16'hFB04)) 
    p_Val2_10_1_fu_1507_p2_carry__1_i_1
       (.I0(src_kernel_win_0_va_15_fu_212[7]),
        .I1(p_Val2_10_1_fu_1507_p2_carry__0_i_5_n_0),
        .I2(src_kernel_win_0_va_15_fu_212[6]),
        .I3(p_Val2_10_0_4_fu_1475_p2__1_carry__1_n_1),
        .O(p_Val2_10_1_fu_1507_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'hA659)) 
    p_Val2_10_1_fu_1507_p2_carry__1_i_2
       (.I0(src_kernel_win_0_va_15_fu_212[7]),
        .I1(p_Val2_10_1_fu_1507_p2_carry__0_i_5_n_0),
        .I2(src_kernel_win_0_va_15_fu_212[6]),
        .I3(p_Val2_10_0_4_fu_1475_p2__0[9]),
        .O(p_Val2_10_1_fu_1507_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'hA956)) 
    p_Val2_10_1_fu_1507_p2_carry_i_1
       (.I0(src_kernel_win_0_va_15_fu_212[2]),
        .I1(src_kernel_win_0_va_15_fu_212[1]),
        .I2(src_kernel_win_0_va_15_fu_212[0]),
        .I3(p_Val2_10_0_4_fu_1475_p2__0[4]),
        .O(p_Val2_10_1_fu_1507_p2_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_10_1_fu_1507_p2_carry_i_2
       (.I0(src_kernel_win_0_va_15_fu_212[1]),
        .I1(src_kernel_win_0_va_15_fu_212[0]),
        .I2(p_Val2_10_0_4_fu_1475_p2__0[3]),
        .O(p_Val2_10_1_fu_1507_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_1_fu_1507_p2_carry_i_3
       (.I0(src_kernel_win_0_va_15_fu_212[0]),
        .I1(p_Val2_10_0_4_fu_1475_p2__0[2]),
        .O(p_Val2_10_1_fu_1507_p2_carry_i_3_n_0));
  FDRE \p_Val2_10_1_reg_2661_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(p_Val2_10_0_4_fu_1475_p2),
        .Q(p_Val2_10_1_reg_2661[0]),
        .R(1'b0));
  FDRE \p_Val2_10_1_reg_2661_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(p_Val2_10_1_fu_1507_p2[10]),
        .Q(p_Val2_10_1_reg_2661[10]),
        .R(1'b0));
  FDRE \p_Val2_10_1_reg_2661_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(p_Val2_10_1_fu_1507_p2[11]),
        .Q(p_Val2_10_1_reg_2661[11]),
        .R(1'b0));
  FDRE \p_Val2_10_1_reg_2661_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(p_Val2_10_1_fu_1507_p2[1]),
        .Q(p_Val2_10_1_reg_2661[1]),
        .R(1'b0));
  FDRE \p_Val2_10_1_reg_2661_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(p_Val2_10_1_fu_1507_p2[2]),
        .Q(p_Val2_10_1_reg_2661[2]),
        .R(1'b0));
  FDRE \p_Val2_10_1_reg_2661_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(p_Val2_10_1_fu_1507_p2[3]),
        .Q(p_Val2_10_1_reg_2661[3]),
        .R(1'b0));
  FDRE \p_Val2_10_1_reg_2661_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(p_Val2_10_1_fu_1507_p2[4]),
        .Q(p_Val2_10_1_reg_2661[4]),
        .R(1'b0));
  FDRE \p_Val2_10_1_reg_2661_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(p_Val2_10_1_fu_1507_p2[5]),
        .Q(p_Val2_10_1_reg_2661[5]),
        .R(1'b0));
  FDRE \p_Val2_10_1_reg_2661_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(p_Val2_10_1_fu_1507_p2[6]),
        .Q(p_Val2_10_1_reg_2661[6]),
        .R(1'b0));
  FDRE \p_Val2_10_1_reg_2661_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(p_Val2_10_1_fu_1507_p2[7]),
        .Q(p_Val2_10_1_reg_2661[7]),
        .R(1'b0));
  FDRE \p_Val2_10_1_reg_2661_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(p_Val2_10_1_fu_1507_p2[8]),
        .Q(p_Val2_10_1_reg_2661[8]),
        .R(1'b0));
  FDRE \p_Val2_10_1_reg_2661_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(p_Val2_10_1_fu_1507_p2[9]),
        .Q(p_Val2_10_1_reg_2661[9]),
        .R(1'b0));
  CARRY4 p_Val2_10_2_2_fu_1746_p2__34_carry
       (.CI(1'b0),
        .CO({p_Val2_10_2_2_fu_1746_p2__34_carry_n_0,p_Val2_10_2_2_fu_1746_p2__34_carry_n_1,p_Val2_10_2_2_fu_1746_p2__34_carry_n_2,p_Val2_10_2_2_fu_1746_p2__34_carry_n_3}),
        .CYINIT(1'b0),
        .DI({r_V_7_2_1_fu_1736_p2[5:4],src_kernel_win_0_va_10_fu_192[1:0]}),
        .O({p_Val2_10_2_2_fu_1746_p2__34_carry_n_4,p_Val2_10_2_2_fu_1746_p2__34_carry_n_5,p_Val2_10_2_2_fu_1746_p2__34_carry_n_6,NLW_p_Val2_10_2_2_fu_1746_p2__34_carry_O_UNCONNECTED[0]}),
        .S({p_Val2_10_2_2_fu_1746_p2__34_carry_i_1_n_0,p_Val2_10_2_2_fu_1746_p2__34_carry_i_2_n_0,p_Val2_10_2_2_fu_1746_p2__34_carry_i_3_n_0,p_Val2_10_2_2_fu_1746_p2__34_carry_i_4_n_0}));
  CARRY4 p_Val2_10_2_2_fu_1746_p2__34_carry__0
       (.CI(p_Val2_10_2_2_fu_1746_p2__34_carry_n_0),
        .CO({p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_0,p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_1,p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_2,p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(r_V_7_2_1_fu_1736_p2[9:6]),
        .O({p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_4,p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_5,p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_6,p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_7}),
        .S({p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_1_n_0,p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_2_n_0,p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_3_n_0,p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_1
       (.I0(r_V_7_2_1_fu_1736_p2[9]),
        .I1(p_Val2_10_2_fu_1702_p2[9]),
        .O(p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_2
       (.I0(r_V_7_2_1_fu_1736_p2[8]),
        .I1(p_Val2_10_2_fu_1702_p2[8]),
        .O(p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_3
       (.I0(r_V_7_2_1_fu_1736_p2[7]),
        .I1(p_Val2_10_2_fu_1702_p2[7]),
        .O(p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_4
       (.I0(r_V_7_2_1_fu_1736_p2[6]),
        .I1(p_Val2_10_2_fu_1702_p2[6]),
        .O(p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_4_n_0));
  CARRY4 p_Val2_10_2_2_fu_1746_p2__34_carry__1
       (.CI(p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_0),
        .CO({p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_0,p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_1,p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_2,p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_10_2_fu_1702_p2[12],p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_1_n_3,r_V_7_2_1_fu_1736_p2[11:10]}),
        .O({p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_4,p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_5,p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_6,p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_7}),
        .S({p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_2_n_0,p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_3_n_0,p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_4_n_0,p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_5_n_0}));
  CARRY4 p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_1
       (.CI(r_V_7_2_1_fu_1736_p2_carry__0_n_0),
        .CO({NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_1_CO_UNCONNECTED[3:1],p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_2
       (.I0(p_Val2_10_2_fu_1702_p2[12]),
        .I1(p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_6_n_3),
        .O(p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_3
       (.I0(p_Val2_10_2_fu_1702_p2[12]),
        .I1(p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_1_n_3),
        .O(p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_4
       (.I0(r_V_7_2_1_fu_1736_p2[11]),
        .I1(p_Val2_10_2_fu_1702_p2[11]),
        .O(p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_5
       (.I0(r_V_7_2_1_fu_1736_p2[10]),
        .I1(p_Val2_10_2_fu_1702_p2[10]),
        .O(p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_5_n_0));
  CARRY4 p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_6
       (.CI(p_Val2_10_2_2_fu_1746_p2_carry__1_n_0),
        .CO({NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_6_CO_UNCONNECTED[3:1],p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_6_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_Val2_10_2_2_fu_1746_p2__34_carry__2
       (.CI(p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_0),
        .CO(NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__2_O_UNCONNECTED[3:1],p_Val2_10_2_2_fu_1746_p2__34_carry__2_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_2_fu_1746_p2__34_carry_i_1
       (.I0(r_V_7_2_1_fu_1736_p2[5]),
        .I1(p_Val2_10_2_fu_1702_p2[5]),
        .O(p_Val2_10_2_2_fu_1746_p2__34_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_2_fu_1746_p2__34_carry_i_2
       (.I0(r_V_7_2_1_fu_1736_p2[4]),
        .I1(p_Val2_10_2_fu_1702_p2[4]),
        .O(p_Val2_10_2_2_fu_1746_p2__34_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_2_fu_1746_p2__34_carry_i_3
       (.I0(src_kernel_win_0_va_10_fu_192[1]),
        .I1(p_Val2_10_2_fu_1702_p2[3]),
        .O(p_Val2_10_2_2_fu_1746_p2__34_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_2_fu_1746_p2__34_carry_i_4
       (.I0(src_kernel_win_0_va_10_fu_192[0]),
        .I1(p_Val2_10_2_fu_1702_p2[2]),
        .O(p_Val2_10_2_2_fu_1746_p2__34_carry_i_4_n_0));
  CARRY4 p_Val2_10_2_2_fu_1746_p2_carry
       (.CI(1'b0),
        .CO({p_Val2_10_2_2_fu_1746_p2_carry_n_0,p_Val2_10_2_2_fu_1746_p2_carry_n_1,p_Val2_10_2_2_fu_1746_p2_carry_n_2,p_Val2_10_2_2_fu_1746_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({r_V_7_2_fu_1692_p2[4:3],src_kernel_win_0_va_11_fu_196[1:0]}),
        .O({p_Val2_10_2_fu_1702_p2[4:2],NLW_p_Val2_10_2_2_fu_1746_p2_carry_O_UNCONNECTED[0]}),
        .S({p_Val2_10_2_2_fu_1746_p2_carry_i_1_n_0,p_Val2_10_2_2_fu_1746_p2_carry_i_2_n_0,p_Val2_10_2_2_fu_1746_p2_carry_i_3_n_0,p_Val2_10_2_2_fu_1746_p2_carry_i_4_n_0}));
  CARRY4 p_Val2_10_2_2_fu_1746_p2_carry__0
       (.CI(p_Val2_10_2_2_fu_1746_p2_carry_n_0),
        .CO({p_Val2_10_2_2_fu_1746_p2_carry__0_n_0,p_Val2_10_2_2_fu_1746_p2_carry__0_n_1,p_Val2_10_2_2_fu_1746_p2_carry__0_n_2,p_Val2_10_2_2_fu_1746_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(r_V_7_2_fu_1692_p2[8:5]),
        .O(p_Val2_10_2_fu_1702_p2[8:5]),
        .S({p_Val2_10_2_2_fu_1746_p2_carry__0_i_1_n_0,p_Val2_10_2_2_fu_1746_p2_carry__0_i_2_n_0,p_Val2_10_2_2_fu_1746_p2_carry__0_i_3_n_0,p_Val2_10_2_2_fu_1746_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_2_fu_1746_p2_carry__0_i_1
       (.I0(r_V_7_2_fu_1692_p2[8]),
        .I1(p_Val2_10_1_4_fu_1658_p2[8]),
        .O(p_Val2_10_2_2_fu_1746_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_2_fu_1746_p2_carry__0_i_2
       (.I0(r_V_7_2_fu_1692_p2[7]),
        .I1(p_Val2_10_1_4_fu_1658_p2[7]),
        .O(p_Val2_10_2_2_fu_1746_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_2_fu_1746_p2_carry__0_i_3
       (.I0(r_V_7_2_fu_1692_p2[6]),
        .I1(p_Val2_10_1_4_fu_1658_p2[6]),
        .O(p_Val2_10_2_2_fu_1746_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_2_fu_1746_p2_carry__0_i_4
       (.I0(r_V_7_2_fu_1692_p2[5]),
        .I1(p_Val2_10_1_4_fu_1658_p2[5]),
        .O(p_Val2_10_2_2_fu_1746_p2_carry__0_i_4_n_0));
  CARRY4 p_Val2_10_2_2_fu_1746_p2_carry__1
       (.CI(p_Val2_10_2_2_fu_1746_p2_carry__0_n_0),
        .CO({p_Val2_10_2_2_fu_1746_p2_carry__1_n_0,p_Val2_10_2_2_fu_1746_p2_carry__1_n_1,p_Val2_10_2_2_fu_1746_p2_carry__1_n_2,p_Val2_10_2_2_fu_1746_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_10_1_4_fu_1658_p2[11],p_Val2_10_2_2_fu_1746_p2_carry__1_i_1_n_3,r_V_7_2_fu_1692_p2[10:9]}),
        .O(p_Val2_10_2_fu_1702_p2[12:9]),
        .S({p_Val2_10_2_2_fu_1746_p2_carry__1_i_2_n_0,p_Val2_10_2_2_fu_1746_p2_carry__1_i_3_n_0,p_Val2_10_2_2_fu_1746_p2_carry__1_i_4_n_0,p_Val2_10_2_2_fu_1746_p2_carry__1_i_5_n_0}));
  CARRY4 p_Val2_10_2_2_fu_1746_p2_carry__1_i_1
       (.CI(r_V_7_2_fu_1692_p2_carry__0_n_0),
        .CO({NLW_p_Val2_10_2_2_fu_1746_p2_carry__1_i_1_CO_UNCONNECTED[3:1],p_Val2_10_2_2_fu_1746_p2_carry__1_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_Val2_10_2_2_fu_1746_p2_carry__1_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    p_Val2_10_2_2_fu_1746_p2_carry__1_i_2
       (.I0(p_Val2_10_1_4_fu_1658_p2[11]),
        .I1(p_Val2_10_1_4_fu_1658_p2[12]),
        .O(p_Val2_10_2_2_fu_1746_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_Val2_10_2_2_fu_1746_p2_carry__1_i_3
       (.I0(p_Val2_10_1_4_fu_1658_p2[11]),
        .I1(p_Val2_10_2_2_fu_1746_p2_carry__1_i_1_n_3),
        .O(p_Val2_10_2_2_fu_1746_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_2_fu_1746_p2_carry__1_i_4
       (.I0(r_V_7_2_fu_1692_p2[10]),
        .I1(p_Val2_10_1_4_fu_1658_p2[10]),
        .O(p_Val2_10_2_2_fu_1746_p2_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_2_fu_1746_p2_carry__1_i_5
       (.I0(r_V_7_2_fu_1692_p2[9]),
        .I1(p_Val2_10_1_4_fu_1658_p2[9]),
        .O(p_Val2_10_2_2_fu_1746_p2_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_2_fu_1746_p2_carry_i_1
       (.I0(r_V_7_2_fu_1692_p2[4]),
        .I1(p_Val2_10_1_4_fu_1658_p2[4]),
        .O(p_Val2_10_2_2_fu_1746_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_2_fu_1746_p2_carry_i_2
       (.I0(r_V_7_2_fu_1692_p2[3]),
        .I1(p_Val2_10_1_4_fu_1658_p2[3]),
        .O(p_Val2_10_2_2_fu_1746_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_2_fu_1746_p2_carry_i_3
       (.I0(src_kernel_win_0_va_11_fu_196[1]),
        .I1(p_Val2_10_1_4_fu_1658_p2[2]),
        .O(p_Val2_10_2_2_fu_1746_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_2_fu_1746_p2_carry_i_4
       (.I0(src_kernel_win_0_va_11_fu_196[0]),
        .I1(p_Val2_10_1_4_fu_1658_p2[1]),
        .O(p_Val2_10_2_2_fu_1746_p2_carry_i_4_n_0));
  FDRE \p_Val2_10_2_2_reg_2676_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_7),
        .Q(p_Val2_10_2_2_reg_2676[10]),
        .R(1'b0));
  FDRE \p_Val2_10_2_2_reg_2676_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_6),
        .Q(p_Val2_10_2_2_reg_2676[11]),
        .R(1'b0));
  FDRE \p_Val2_10_2_2_reg_2676_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_5),
        .Q(p_Val2_10_2_2_reg_2676[12]),
        .R(1'b0));
  FDRE \p_Val2_10_2_2_reg_2676_reg[13] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_4),
        .Q(p_Val2_10_2_2_reg_2676[13]),
        .R(1'b0));
  FDRE \p_Val2_10_2_2_reg_2676_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(p_Val2_10_2_2_fu_1746_p2__34_carry__2_n_7),
        .Q(p_Val2_10_2_2_reg_2676[14]),
        .R(1'b0));
  FDRE \p_Val2_10_2_2_reg_2676_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_5),
        .Q(p_Val2_10_2_2_reg_2676[8]),
        .R(1'b0));
  FDRE \p_Val2_10_2_2_reg_2676_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_4),
        .Q(p_Val2_10_2_2_reg_2676[9]),
        .R(1'b0));
  CARRY4 p_Val2_10_2_3_fu_2142_p2_carry
       (.CI(1'b0),
        .CO({p_Val2_10_2_3_fu_2142_p2_carry_n_0,p_Val2_10_2_3_fu_2142_p2_carry_n_1,p_Val2_10_2_3_fu_2142_p2_carry_n_2,p_Val2_10_2_3_fu_2142_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_60_reg_2686[4:2],1'b0}),
        .O(p_Val2_10_2_3_fu_2142_p2[4:1]),
        .S({p_Val2_10_2_3_fu_2142_p2_carry_i_1_n_0,p_Val2_10_2_3_fu_2142_p2_carry_i_2_n_0,p_Val2_10_2_3_fu_2142_p2_carry_i_3_n_0,tmp_60_reg_2686[1]}));
  CARRY4 p_Val2_10_2_3_fu_2142_p2_carry__0
       (.CI(p_Val2_10_2_3_fu_2142_p2_carry_n_0),
        .CO({p_Val2_10_2_3_fu_2142_p2_carry__0_n_0,p_Val2_10_2_3_fu_2142_p2_carry__0_n_1,p_Val2_10_2_3_fu_2142_p2_carry__0_n_2,p_Val2_10_2_3_fu_2142_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_10_2_2_reg_2676[8],tmp_60_reg_2686[7:5]}),
        .O(p_Val2_10_2_3_fu_2142_p2[8:5]),
        .S({p_Val2_10_2_3_fu_2142_p2_carry__0_i_1_n_0,p_Val2_10_2_3_fu_2142_p2_carry__0_i_2_n_0,p_Val2_10_2_3_fu_2142_p2_carry__0_i_3_n_0,p_Val2_10_2_3_fu_2142_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_3_fu_2142_p2_carry__0_i_1
       (.I0(p_Val2_10_2_2_reg_2676[8]),
        .I1(r_V_7_2_3_reg_2681[8]),
        .O(p_Val2_10_2_3_fu_2142_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_3_fu_2142_p2_carry__0_i_2
       (.I0(tmp_60_reg_2686[7]),
        .I1(tmp_61_reg_2691[7]),
        .O(p_Val2_10_2_3_fu_2142_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_3_fu_2142_p2_carry__0_i_3
       (.I0(tmp_60_reg_2686[6]),
        .I1(tmp_61_reg_2691[6]),
        .O(p_Val2_10_2_3_fu_2142_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_3_fu_2142_p2_carry__0_i_4
       (.I0(tmp_60_reg_2686[5]),
        .I1(tmp_61_reg_2691[5]),
        .O(p_Val2_10_2_3_fu_2142_p2_carry__0_i_4_n_0));
  CARRY4 p_Val2_10_2_3_fu_2142_p2_carry__1
       (.CI(p_Val2_10_2_3_fu_2142_p2_carry__0_n_0),
        .CO({p_Val2_10_2_3_fu_2142_p2_carry__1_n_0,p_Val2_10_2_3_fu_2142_p2_carry__1_n_1,p_Val2_10_2_3_fu_2142_p2_carry__1_n_2,p_Val2_10_2_3_fu_2142_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({r_V_7_2_3_reg_2681[12],p_Val2_10_2_2_reg_2676[11:9]}),
        .O(p_Val2_10_2_3_fu_2142_p2[12:9]),
        .S({p_Val2_10_2_3_fu_2142_p2_carry__1_i_1_n_0,p_Val2_10_2_3_fu_2142_p2_carry__1_i_2_n_0,p_Val2_10_2_3_fu_2142_p2_carry__1_i_3_n_0,p_Val2_10_2_3_fu_2142_p2_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_3_fu_2142_p2_carry__1_i_1
       (.I0(r_V_7_2_3_reg_2681[12]),
        .I1(p_Val2_10_2_2_reg_2676[12]),
        .O(p_Val2_10_2_3_fu_2142_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_3_fu_2142_p2_carry__1_i_2
       (.I0(p_Val2_10_2_2_reg_2676[11]),
        .I1(r_V_7_2_3_reg_2681[11]),
        .O(p_Val2_10_2_3_fu_2142_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_3_fu_2142_p2_carry__1_i_3
       (.I0(p_Val2_10_2_2_reg_2676[10]),
        .I1(r_V_7_2_3_reg_2681[10]),
        .O(p_Val2_10_2_3_fu_2142_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_3_fu_2142_p2_carry__1_i_4
       (.I0(p_Val2_10_2_2_reg_2676[9]),
        .I1(r_V_7_2_3_reg_2681[9]),
        .O(p_Val2_10_2_3_fu_2142_p2_carry__1_i_4_n_0));
  CARRY4 p_Val2_10_2_3_fu_2142_p2_carry__2
       (.CI(p_Val2_10_2_3_fu_2142_p2_carry__1_n_0),
        .CO({NLW_p_Val2_10_2_3_fu_2142_p2_carry__2_CO_UNCONNECTED[3],p_Val2_10_2_3_fu_2142_p2_carry__2_n_1,NLW_p_Val2_10_2_3_fu_2142_p2_carry__2_CO_UNCONNECTED[1],p_Val2_10_2_3_fu_2142_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_Val2_10_2_2_reg_2676[13],p_Val2_10_2_3_fu_2142_p2_carry__2_i_1_n_0}),
        .O({NLW_p_Val2_10_2_3_fu_2142_p2_carry__2_O_UNCONNECTED[3:2],p_Val2_10_2_3_fu_2142_p2[14:13]}),
        .S({1'b0,1'b1,p_Val2_10_2_3_fu_2142_p2_carry__2_i_2_n_0,p_Val2_10_2_3_fu_2142_p2_carry__2_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_10_2_3_fu_2142_p2_carry__2_i_1
       (.I0(r_V_7_2_3_reg_2681[12]),
        .O(p_Val2_10_2_3_fu_2142_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_Val2_10_2_3_fu_2142_p2_carry__2_i_2
       (.I0(p_Val2_10_2_2_reg_2676[13]),
        .I1(p_Val2_10_2_2_reg_2676[14]),
        .O(p_Val2_10_2_3_fu_2142_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_3_fu_2142_p2_carry__2_i_3
       (.I0(r_V_7_2_3_reg_2681[12]),
        .I1(p_Val2_10_2_2_reg_2676[13]),
        .O(p_Val2_10_2_3_fu_2142_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_3_fu_2142_p2_carry_i_1
       (.I0(tmp_60_reg_2686[4]),
        .I1(tmp_61_reg_2691[4]),
        .O(p_Val2_10_2_3_fu_2142_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_3_fu_2142_p2_carry_i_2
       (.I0(tmp_60_reg_2686[3]),
        .I1(tmp_61_reg_2691[3]),
        .O(p_Val2_10_2_3_fu_2142_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_2_3_fu_2142_p2_carry_i_3
       (.I0(tmp_60_reg_2686[2]),
        .I1(tmp_61_reg_2691[2]),
        .O(p_Val2_10_2_3_fu_2142_p2_carry_i_3_n_0));
  CARRY4 p_Val2_1_fu_2224_p2__0_carry
       (.CI(1'b0),
        .CO({p_Val2_1_fu_2224_p2__0_carry_n_0,p_Val2_1_fu_2224_p2__0_carry_n_1,p_Val2_1_fu_2224_p2__0_carry_n_2,p_Val2_1_fu_2224_p2__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_1_fu_2224_p2__0_carry_i_1_n_0,p_Val2_1_fu_2224_p2__0_carry_i_2_n_0,p_Val2_1_fu_2224_p2__0_carry_i_3_n_0,1'b0}),
        .O(p_Val2_1_fu_2224_p2[3:0]),
        .S({p_Val2_1_fu_2224_p2__0_carry_i_4_n_0,p_Val2_1_fu_2224_p2__0_carry_i_5_n_0,p_Val2_1_fu_2224_p2__0_carry_i_6_n_0,p_Val2_1_fu_2224_p2__0_carry_i_7_n_0}));
  CARRY4 p_Val2_1_fu_2224_p2__0_carry__0
       (.CI(p_Val2_1_fu_2224_p2__0_carry_n_0),
        .CO({NLW_p_Val2_1_fu_2224_p2__0_carry__0_CO_UNCONNECTED[3],p_Val2_1_fu_2224_p2__0_carry__0_n_1,p_Val2_1_fu_2224_p2__0_carry__0_n_2,p_Val2_1_fu_2224_p2__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_1_fu_2224_p2__0_carry__0_i_1_n_0,p_Val2_1_fu_2224_p2__0_carry__0_i_2_n_0,p_Val2_1_fu_2224_p2__0_carry__0_i_3_n_0}),
        .O(p_Val2_1_fu_2224_p2[7:4]),
        .S({p_Val2_1_fu_2224_p2__0_carry__0_i_4_n_0,p_Val2_1_fu_2224_p2__0_carry__0_i_5_n_0,p_Val2_1_fu_2224_p2__0_carry__0_i_6_n_0,p_Val2_1_fu_2224_p2__0_carry__0_i_7_n_0}));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_1_fu_2224_p2__0_carry__0_i_1
       (.I0(tmp24_reg_2731_pp0_iter5_reg[5]),
        .I1(tmp23_reg_2726_pp0_iter5_reg[5]),
        .I2(tmp18_reg_2742[5]),
        .O(p_Val2_1_fu_2224_p2__0_carry__0_i_1_n_0));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_1_fu_2224_p2__0_carry__0_i_2
       (.I0(tmp24_reg_2731_pp0_iter5_reg[4]),
        .I1(tmp23_reg_2726_pp0_iter5_reg[4]),
        .I2(tmp18_reg_2742[4]),
        .O(p_Val2_1_fu_2224_p2__0_carry__0_i_2_n_0));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_1_fu_2224_p2__0_carry__0_i_3
       (.I0(tmp24_reg_2731_pp0_iter5_reg[3]),
        .I1(tmp23_reg_2726_pp0_iter5_reg[3]),
        .I2(tmp18_reg_2742[3]),
        .O(p_Val2_1_fu_2224_p2__0_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    p_Val2_1_fu_2224_p2__0_carry__0_i_4
       (.I0(tmp18_reg_2742[6]),
        .I1(tmp23_reg_2726_pp0_iter5_reg[6]),
        .I2(tmp24_reg_2731_pp0_iter5_reg[6]),
        .I3(tmp23_reg_2726_pp0_iter5_reg[7]),
        .I4(tmp24_reg_2731_pp0_iter5_reg[7]),
        .I5(tmp18_reg_2742[7]),
        .O(p_Val2_1_fu_2224_p2__0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_1_fu_2224_p2__0_carry__0_i_5
       (.I0(p_Val2_1_fu_2224_p2__0_carry__0_i_1_n_0),
        .I1(tmp23_reg_2726_pp0_iter5_reg[6]),
        .I2(tmp24_reg_2731_pp0_iter5_reg[6]),
        .I3(tmp18_reg_2742[6]),
        .O(p_Val2_1_fu_2224_p2__0_carry__0_i_5_n_0));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_1_fu_2224_p2__0_carry__0_i_6
       (.I0(tmp24_reg_2731_pp0_iter5_reg[5]),
        .I1(tmp23_reg_2726_pp0_iter5_reg[5]),
        .I2(tmp18_reg_2742[5]),
        .I3(p_Val2_1_fu_2224_p2__0_carry__0_i_2_n_0),
        .O(p_Val2_1_fu_2224_p2__0_carry__0_i_6_n_0));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_1_fu_2224_p2__0_carry__0_i_7
       (.I0(tmp24_reg_2731_pp0_iter5_reg[4]),
        .I1(tmp23_reg_2726_pp0_iter5_reg[4]),
        .I2(tmp18_reg_2742[4]),
        .I3(p_Val2_1_fu_2224_p2__0_carry__0_i_3_n_0),
        .O(p_Val2_1_fu_2224_p2__0_carry__0_i_7_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_1_fu_2224_p2__0_carry_i_1
       (.I0(tmp24_reg_2731_pp0_iter5_reg[2]),
        .I1(tmp23_reg_2726_pp0_iter5_reg[2]),
        .I2(tmp18_reg_2742[2]),
        .O(p_Val2_1_fu_2224_p2__0_carry_i_1_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_1_fu_2224_p2__0_carry_i_2
       (.I0(tmp24_reg_2731_pp0_iter5_reg[1]),
        .I1(tmp23_reg_2726_pp0_iter5_reg[1]),
        .I2(tmp18_reg_2742[1]),
        .O(p_Val2_1_fu_2224_p2__0_carry_i_2_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_1_fu_2224_p2__0_carry_i_3
       (.I0(tmp24_reg_2731_pp0_iter5_reg[0]),
        .I1(tmp23_reg_2726_pp0_iter5_reg[0]),
        .I2(tmp18_reg_2742[0]),
        .O(p_Val2_1_fu_2224_p2__0_carry_i_3_n_0));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_1_fu_2224_p2__0_carry_i_4
       (.I0(tmp24_reg_2731_pp0_iter5_reg[3]),
        .I1(tmp23_reg_2726_pp0_iter5_reg[3]),
        .I2(tmp18_reg_2742[3]),
        .I3(p_Val2_1_fu_2224_p2__0_carry_i_1_n_0),
        .O(p_Val2_1_fu_2224_p2__0_carry_i_4_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_1_fu_2224_p2__0_carry_i_5
       (.I0(tmp24_reg_2731_pp0_iter5_reg[2]),
        .I1(tmp23_reg_2726_pp0_iter5_reg[2]),
        .I2(tmp18_reg_2742[2]),
        .I3(p_Val2_1_fu_2224_p2__0_carry_i_2_n_0),
        .O(p_Val2_1_fu_2224_p2__0_carry_i_5_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_1_fu_2224_p2__0_carry_i_6
       (.I0(tmp24_reg_2731_pp0_iter5_reg[1]),
        .I1(tmp23_reg_2726_pp0_iter5_reg[1]),
        .I2(tmp18_reg_2742[1]),
        .I3(p_Val2_1_fu_2224_p2__0_carry_i_3_n_0),
        .O(p_Val2_1_fu_2224_p2__0_carry_i_6_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_1_fu_2224_p2__0_carry_i_7
       (.I0(tmp24_reg_2731_pp0_iter5_reg[0]),
        .I1(tmp23_reg_2726_pp0_iter5_reg[0]),
        .I2(tmp18_reg_2742[0]),
        .O(p_Val2_1_fu_2224_p2__0_carry_i_7_n_0));
  CARRY4 p_Val2_2_fu_2181_p2__2_carry
       (.CI(1'b0),
        .CO({p_Val2_2_fu_2181_p2__2_carry_n_0,p_Val2_2_fu_2181_p2__2_carry_n_1,p_Val2_2_fu_2181_p2__2_carry_n_2,p_Val2_2_fu_2181_p2__2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_2_fu_2181_p2__2_carry_i_1_n_0,p_Val2_2_fu_2181_p2__2_carry_i_2_n_0,tmp_62_reg_2701[1],tmp14_reg_2716[0]}),
        .O(NLW_p_Val2_2_fu_2181_p2__2_carry_O_UNCONNECTED[3:0]),
        .S({p_Val2_2_fu_2181_p2__2_carry_i_3_n_0,p_Val2_2_fu_2181_p2__2_carry_i_4_n_0,p_Val2_2_fu_2181_p2__2_carry_i_5_n_0,p_Val2_2_fu_2181_p2__2_carry_i_6_n_0}));
  CARRY4 p_Val2_2_fu_2181_p2__2_carry__0
       (.CI(p_Val2_2_fu_2181_p2__2_carry_n_0),
        .CO({p_Val2_2_fu_2181_p2__2_carry__0_n_0,p_Val2_2_fu_2181_p2__2_carry__0_n_1,p_Val2_2_fu_2181_p2__2_carry__0_n_2,p_Val2_2_fu_2181_p2__2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_2_fu_2181_p2__2_carry__0_i_1_n_0,p_Val2_2_fu_2181_p2__2_carry__0_i_2_n_0,p_Val2_2_fu_2181_p2__2_carry__0_i_3_n_0,p_Val2_2_fu_2181_p2__2_carry__0_i_4_n_0}),
        .O(NLW_p_Val2_2_fu_2181_p2__2_carry__0_O_UNCONNECTED[3:0]),
        .S({p_Val2_2_fu_2181_p2__2_carry__0_i_5_n_0,p_Val2_2_fu_2181_p2__2_carry__0_i_6_n_0,p_Val2_2_fu_2181_p2__2_carry__0_i_7_n_0,p_Val2_2_fu_2181_p2__2_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    p_Val2_2_fu_2181_p2__2_carry__0_i_1
       (.I0(tmp_62_reg_2701[6]),
        .I1(p_Val2_2_fu_2181_p2__2_carry__0_i_9_n_0),
        .I2(tmp14_reg_2716[5]),
        .I3(tmp12_reg_2711[5]),
        .I4(p_Val2_10_2_3_fu_2142_p2[5]),
        .O(p_Val2_2_fu_2181_p2__2_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_2_fu_2181_p2__2_carry__0_i_10
       (.I0(tmp14_reg_2716[5]),
        .I1(p_Val2_10_2_3_fu_2142_p2[5]),
        .I2(tmp12_reg_2711[5]),
        .O(p_Val2_2_fu_2181_p2__2_carry__0_i_10_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_2_fu_2181_p2__2_carry__0_i_11
       (.I0(tmp14_reg_2716[4]),
        .I1(p_Val2_10_2_3_fu_2142_p2[4]),
        .I2(tmp12_reg_2711[4]),
        .O(p_Val2_2_fu_2181_p2__2_carry__0_i_11_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_2_fu_2181_p2__2_carry__0_i_12
       (.I0(tmp14_reg_2716[7]),
        .I1(p_Val2_10_2_3_fu_2142_p2[7]),
        .I2(tmp12_reg_2711[7]),
        .O(p_Val2_2_fu_2181_p2__2_carry__0_i_12_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    p_Val2_2_fu_2181_p2__2_carry__0_i_2
       (.I0(tmp_62_reg_2701[5]),
        .I1(p_Val2_2_fu_2181_p2__2_carry__0_i_10_n_0),
        .I2(tmp14_reg_2716[4]),
        .I3(tmp12_reg_2711[4]),
        .I4(p_Val2_10_2_3_fu_2142_p2[4]),
        .O(p_Val2_2_fu_2181_p2__2_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    p_Val2_2_fu_2181_p2__2_carry__0_i_3
       (.I0(tmp_62_reg_2701[4]),
        .I1(p_Val2_2_fu_2181_p2__2_carry__0_i_11_n_0),
        .I2(tmp14_reg_2716[3]),
        .I3(tmp12_reg_2711[3]),
        .I4(p_Val2_10_2_3_fu_2142_p2[3]),
        .O(p_Val2_2_fu_2181_p2__2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'hE8888888)) 
    p_Val2_2_fu_2181_p2__2_carry__0_i_4
       (.I0(tmp_62_reg_2701[3]),
        .I1(p_Val2_2_fu_2181_p2__2_carry_i_7_n_0),
        .I2(p_Val2_10_2_3_fu_2142_p2[1]),
        .I3(tmp14_reg_2716[1]),
        .I4(tmp_62_reg_2701[2]),
        .O(p_Val2_2_fu_2181_p2__2_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    p_Val2_2_fu_2181_p2__2_carry__0_i_5
       (.I0(p_Val2_2_fu_2181_p2__2_carry__0_i_1_n_0),
        .I1(p_Val2_2_fu_2181_p2__2_carry__0_i_12_n_0),
        .I2(tmp_62_reg_2701[7]),
        .I3(p_Val2_10_2_3_fu_2142_p2[6]),
        .I4(tmp12_reg_2711[6]),
        .I5(tmp14_reg_2716[6]),
        .O(p_Val2_2_fu_2181_p2__2_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    p_Val2_2_fu_2181_p2__2_carry__0_i_6
       (.I0(p_Val2_2_fu_2181_p2__2_carry__0_i_2_n_0),
        .I1(p_Val2_2_fu_2181_p2__2_carry__0_i_9_n_0),
        .I2(tmp_62_reg_2701[6]),
        .I3(p_Val2_10_2_3_fu_2142_p2[5]),
        .I4(tmp12_reg_2711[5]),
        .I5(tmp14_reg_2716[5]),
        .O(p_Val2_2_fu_2181_p2__2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    p_Val2_2_fu_2181_p2__2_carry__0_i_7
       (.I0(p_Val2_2_fu_2181_p2__2_carry__0_i_3_n_0),
        .I1(p_Val2_2_fu_2181_p2__2_carry__0_i_10_n_0),
        .I2(tmp_62_reg_2701[5]),
        .I3(p_Val2_10_2_3_fu_2142_p2[4]),
        .I4(tmp12_reg_2711[4]),
        .I5(tmp14_reg_2716[4]),
        .O(p_Val2_2_fu_2181_p2__2_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    p_Val2_2_fu_2181_p2__2_carry__0_i_8
       (.I0(p_Val2_2_fu_2181_p2__2_carry__0_i_4_n_0),
        .I1(p_Val2_2_fu_2181_p2__2_carry__0_i_11_n_0),
        .I2(tmp_62_reg_2701[4]),
        .I3(p_Val2_10_2_3_fu_2142_p2[3]),
        .I4(tmp12_reg_2711[3]),
        .I5(tmp14_reg_2716[3]),
        .O(p_Val2_2_fu_2181_p2__2_carry__0_i_8_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_2_fu_2181_p2__2_carry__0_i_9
       (.I0(tmp14_reg_2716[6]),
        .I1(p_Val2_10_2_3_fu_2142_p2[6]),
        .I2(tmp12_reg_2711[6]),
        .O(p_Val2_2_fu_2181_p2__2_carry__0_i_9_n_0));
  CARRY4 p_Val2_2_fu_2181_p2__2_carry__1
       (.CI(p_Val2_2_fu_2181_p2__2_carry__0_n_0),
        .CO({p_Val2_2_fu_2181_p2__2_carry__1_n_0,p_Val2_2_fu_2181_p2__2_carry__1_n_1,p_Val2_2_fu_2181_p2__2_carry__1_n_2,p_Val2_2_fu_2181_p2__2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_2_fu_2181_p2__2_carry__1_i_1_n_0,p_Val2_2_fu_2181_p2__2_carry__1_i_2_n_0,p_Val2_2_fu_2181_p2__2_carry__1_i_3_n_0,p_Val2_2_fu_2181_p2__2_carry__1_i_4_n_0}),
        .O(p_Val2_2_fu_2181_p2[11:8]),
        .S({p_Val2_2_fu_2181_p2__2_carry__1_i_5_n_0,p_Val2_2_fu_2181_p2__2_carry__1_i_6_n_0,p_Val2_2_fu_2181_p2__2_carry__1_i_7_n_0,p_Val2_2_fu_2181_p2__2_carry__1_i_8_n_0}));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    p_Val2_2_fu_2181_p2__2_carry__1_i_1
       (.I0(r_V_7_2_4_reg_2696[10]),
        .I1(p_Val2_2_fu_2181_p2__2_carry__1_i_9_n_0),
        .I2(tmp14_reg_2716[9]),
        .I3(tmp12_reg_2711[9]),
        .I4(p_Val2_10_2_3_fu_2142_p2[9]),
        .O(p_Val2_2_fu_2181_p2__2_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_2_fu_2181_p2__2_carry__1_i_10
       (.I0(tmp14_reg_2716[9]),
        .I1(p_Val2_10_2_3_fu_2142_p2[9]),
        .I2(tmp12_reg_2711[9]),
        .O(p_Val2_2_fu_2181_p2__2_carry__1_i_10_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_2_fu_2181_p2__2_carry__1_i_11
       (.I0(tmp14_reg_2716[8]),
        .I1(p_Val2_10_2_3_fu_2142_p2[8]),
        .I2(tmp12_reg_2711[8]),
        .O(p_Val2_2_fu_2181_p2__2_carry__1_i_11_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_2_fu_2181_p2__2_carry__1_i_12
       (.I0(tmp14_reg_2716[11]),
        .I1(p_Val2_10_2_3_fu_2142_p2[11]),
        .I2(tmp12_reg_2711[11]),
        .O(p_Val2_2_fu_2181_p2__2_carry__1_i_12_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    p_Val2_2_fu_2181_p2__2_carry__1_i_2
       (.I0(r_V_7_2_4_reg_2696[9]),
        .I1(p_Val2_2_fu_2181_p2__2_carry__1_i_10_n_0),
        .I2(tmp14_reg_2716[8]),
        .I3(tmp12_reg_2711[8]),
        .I4(p_Val2_10_2_3_fu_2142_p2[8]),
        .O(p_Val2_2_fu_2181_p2__2_carry__1_i_2_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    p_Val2_2_fu_2181_p2__2_carry__1_i_3
       (.I0(r_V_7_2_4_reg_2696[8]),
        .I1(p_Val2_2_fu_2181_p2__2_carry__1_i_11_n_0),
        .I2(tmp14_reg_2716[7]),
        .I3(tmp12_reg_2711[7]),
        .I4(p_Val2_10_2_3_fu_2142_p2[7]),
        .O(p_Val2_2_fu_2181_p2__2_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    p_Val2_2_fu_2181_p2__2_carry__1_i_4
       (.I0(tmp_62_reg_2701[7]),
        .I1(p_Val2_2_fu_2181_p2__2_carry__0_i_12_n_0),
        .I2(tmp14_reg_2716[6]),
        .I3(tmp12_reg_2711[6]),
        .I4(p_Val2_10_2_3_fu_2142_p2[6]),
        .O(p_Val2_2_fu_2181_p2__2_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    p_Val2_2_fu_2181_p2__2_carry__1_i_5
       (.I0(p_Val2_2_fu_2181_p2__2_carry__1_i_1_n_0),
        .I1(p_Val2_2_fu_2181_p2__2_carry__1_i_12_n_0),
        .I2(r_V_7_2_4_reg_2696[11]),
        .I3(p_Val2_10_2_3_fu_2142_p2[10]),
        .I4(tmp12_reg_2711[10]),
        .I5(tmp14_reg_2716[10]),
        .O(p_Val2_2_fu_2181_p2__2_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    p_Val2_2_fu_2181_p2__2_carry__1_i_6
       (.I0(p_Val2_2_fu_2181_p2__2_carry__1_i_2_n_0),
        .I1(p_Val2_2_fu_2181_p2__2_carry__1_i_9_n_0),
        .I2(r_V_7_2_4_reg_2696[10]),
        .I3(p_Val2_10_2_3_fu_2142_p2[9]),
        .I4(tmp12_reg_2711[9]),
        .I5(tmp14_reg_2716[9]),
        .O(p_Val2_2_fu_2181_p2__2_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    p_Val2_2_fu_2181_p2__2_carry__1_i_7
       (.I0(p_Val2_2_fu_2181_p2__2_carry__1_i_3_n_0),
        .I1(p_Val2_2_fu_2181_p2__2_carry__1_i_10_n_0),
        .I2(r_V_7_2_4_reg_2696[9]),
        .I3(p_Val2_10_2_3_fu_2142_p2[8]),
        .I4(tmp12_reg_2711[8]),
        .I5(tmp14_reg_2716[8]),
        .O(p_Val2_2_fu_2181_p2__2_carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    p_Val2_2_fu_2181_p2__2_carry__1_i_8
       (.I0(p_Val2_2_fu_2181_p2__2_carry__1_i_4_n_0),
        .I1(p_Val2_2_fu_2181_p2__2_carry__1_i_11_n_0),
        .I2(r_V_7_2_4_reg_2696[8]),
        .I3(p_Val2_10_2_3_fu_2142_p2[7]),
        .I4(tmp12_reg_2711[7]),
        .I5(tmp14_reg_2716[7]),
        .O(p_Val2_2_fu_2181_p2__2_carry__1_i_8_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_2_fu_2181_p2__2_carry__1_i_9
       (.I0(tmp14_reg_2716[10]),
        .I1(p_Val2_10_2_3_fu_2142_p2[10]),
        .I2(tmp12_reg_2711[10]),
        .O(p_Val2_2_fu_2181_p2__2_carry__1_i_9_n_0));
  CARRY4 p_Val2_2_fu_2181_p2__2_carry__2
       (.CI(p_Val2_2_fu_2181_p2__2_carry__1_n_0),
        .CO({p_Val2_2_fu_2181_p2__2_carry__2_n_0,p_Val2_2_fu_2181_p2__2_carry__2_n_1,p_Val2_2_fu_2181_p2__2_carry__2_n_2,p_Val2_2_fu_2181_p2__2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_10_2_3_fu_2142_p2[14:13],p_Val2_2_fu_2181_p2__2_carry__2_i_1_n_0,p_Val2_2_fu_2181_p2__2_carry__2_i_2_n_0}),
        .O(p_Val2_2_fu_2181_p2[15:12]),
        .S({p_Val2_2_fu_2181_p2__2_carry__2_i_3_n_0,p_Val2_2_fu_2181_p2__2_carry__2_i_4_n_0,p_Val2_2_fu_2181_p2__2_carry__2_i_5_n_0,p_Val2_2_fu_2181_p2__2_carry__2_i_6_n_0}));
  LUT5 #(
    .INIT(32'hDD4D4D44)) 
    p_Val2_2_fu_2181_p2__2_carry__2_i_1
       (.I0(tmp12_reg_2711[12]),
        .I1(p_Val2_10_2_3_fu_2142_p2[12]),
        .I2(tmp14_reg_2716[11]),
        .I3(tmp12_reg_2711[11]),
        .I4(p_Val2_10_2_3_fu_2142_p2[11]),
        .O(p_Val2_2_fu_2181_p2__2_carry__2_i_1_n_0));
  LUT5 #(
    .INIT(32'h77717111)) 
    p_Val2_2_fu_2181_p2__2_carry__2_i_2
       (.I0(r_V_7_2_4_reg_2696[11]),
        .I1(p_Val2_2_fu_2181_p2__2_carry__1_i_12_n_0),
        .I2(tmp14_reg_2716[10]),
        .I3(tmp12_reg_2711[10]),
        .I4(p_Val2_10_2_3_fu_2142_p2[10]),
        .O(p_Val2_2_fu_2181_p2__2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_2_fu_2181_p2__2_carry__2_i_3
       (.I0(p_Val2_10_2_3_fu_2142_p2[14]),
        .I1(p_Val2_10_2_3_fu_2142_p2_carry__2_n_1),
        .O(p_Val2_2_fu_2181_p2__2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_Val2_2_fu_2181_p2__2_carry__2_i_4
       (.I0(p_Val2_10_2_3_fu_2142_p2[13]),
        .I1(p_Val2_10_2_3_fu_2142_p2[14]),
        .O(p_Val2_2_fu_2181_p2__2_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h8E00FF8E71FF0071)) 
    p_Val2_2_fu_2181_p2__2_carry__2_i_5
       (.I0(p_Val2_10_2_3_fu_2142_p2[11]),
        .I1(tmp12_reg_2711[11]),
        .I2(tmp14_reg_2716[11]),
        .I3(p_Val2_10_2_3_fu_2142_p2[12]),
        .I4(tmp12_reg_2711[12]),
        .I5(p_Val2_10_2_3_fu_2142_p2[13]),
        .O(p_Val2_2_fu_2181_p2__2_carry__2_i_5_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    p_Val2_2_fu_2181_p2__2_carry__2_i_6
       (.I0(p_Val2_2_fu_2181_p2__2_carry__2_i_2_n_0),
        .I1(tmp12_reg_2711[12]),
        .I2(p_Val2_10_2_3_fu_2142_p2[12]),
        .I3(p_Val2_10_2_3_fu_2142_p2[11]),
        .I4(tmp12_reg_2711[11]),
        .I5(tmp14_reg_2716[11]),
        .O(p_Val2_2_fu_2181_p2__2_carry__2_i_6_n_0));
  CARRY4 p_Val2_2_fu_2181_p2__2_carry__3
       (.CI(p_Val2_2_fu_2181_p2__2_carry__2_n_0),
        .CO({NLW_p_Val2_2_fu_2181_p2__2_carry__3_CO_UNCONNECTED[3:2],p_Val2_2_fu_2181_p2__2_carry__3_n_2,p_Val2_2_fu_2181_p2__2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_Val2_2_fu_2181_p2__2_carry__3_i_1_n_1,p_Val2_2_fu_2181_p2__2_carry__3_i_2_n_0}),
        .O({NLW_p_Val2_2_fu_2181_p2__2_carry__3_O_UNCONNECTED[3],p_Val2_2_fu_2181_p2[18:16]}),
        .S({1'b0,1'b1,p_Val2_2_fu_2181_p2__2_carry__3_i_3_n_0,p_Val2_2_fu_2181_p2__2_carry__3_i_4_n_0}));
  CARRY4 p_Val2_2_fu_2181_p2__2_carry__3_i_1
       (.CI(1'b0),
        .CO({NLW_p_Val2_2_fu_2181_p2__2_carry__3_i_1_CO_UNCONNECTED[3],p_Val2_2_fu_2181_p2__2_carry__3_i_1_n_1,NLW_p_Val2_2_fu_2181_p2__2_carry__3_i_1_CO_UNCONNECTED[1],p_Val2_2_fu_2181_p2__2_carry__3_i_1_n_3}),
        .CYINIT(p_Val2_10_2_3_fu_2142_p2_carry__2_n_1),
        .DI({1'b0,1'b0,r_V_7_2_3_reg_2681[12],1'b0}),
        .O({NLW_p_Val2_2_fu_2181_p2__2_carry__3_i_1_O_UNCONNECTED[3:2],p_Val2_10_2_3_fu_2142_p2[16:15]}),
        .S({1'b0,1'b1,p_Val2_2_fu_2181_p2__2_carry__3_i_5_n_0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    p_Val2_2_fu_2181_p2__2_carry__3_i_2
       (.I0(p_Val2_10_2_3_fu_2142_p2[16]),
        .I1(r_V_7_2_4_reg_2696[11]),
        .O(p_Val2_2_fu_2181_p2__2_carry__3_i_2_n_0));
  LUT3 #(
    .INIT(8'h1E)) 
    p_Val2_2_fu_2181_p2__2_carry__3_i_3
       (.I0(p_Val2_10_2_3_fu_2142_p2[16]),
        .I1(r_V_7_2_4_reg_2696[11]),
        .I2(p_Val2_2_fu_2181_p2__2_carry__3_i_1_n_1),
        .O(p_Val2_2_fu_2181_p2__2_carry__3_i_3_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_2_fu_2181_p2__2_carry__3_i_4
       (.I0(p_Val2_10_2_3_fu_2142_p2[16]),
        .I1(r_V_7_2_4_reg_2696[11]),
        .I2(p_Val2_10_2_3_fu_2142_p2_carry__2_n_1),
        .O(p_Val2_2_fu_2181_p2__2_carry__3_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_2_fu_2181_p2__2_carry__3_i_5
       (.I0(r_V_7_2_3_reg_2681[12]),
        .O(p_Val2_2_fu_2181_p2__2_carry__3_i_5_n_0));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    p_Val2_2_fu_2181_p2__2_carry_i_1
       (.I0(p_Val2_10_2_3_fu_2142_p2[1]),
        .I1(tmp14_reg_2716[1]),
        .I2(tmp_62_reg_2701[2]),
        .I3(tmp_62_reg_2701[3]),
        .I4(p_Val2_2_fu_2181_p2__2_carry_i_7_n_0),
        .O(p_Val2_2_fu_2181_p2__2_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_2_fu_2181_p2__2_carry_i_2
       (.I0(tmp14_reg_2716[2]),
        .I1(p_Val2_10_2_3_fu_2142_p2[2]),
        .I2(tmp12_reg_2711[2]),
        .O(p_Val2_2_fu_2181_p2__2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    p_Val2_2_fu_2181_p2__2_carry_i_3
       (.I0(p_Val2_2_fu_2181_p2__2_carry_i_7_n_0),
        .I1(tmp_62_reg_2701[3]),
        .I2(p_Val2_2_fu_2181_p2__2_carry_i_8_n_0),
        .I3(tmp14_reg_2716[2]),
        .I4(tmp12_reg_2711[2]),
        .I5(p_Val2_10_2_3_fu_2142_p2[2]),
        .O(p_Val2_2_fu_2181_p2__2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    p_Val2_2_fu_2181_p2__2_carry_i_4
       (.I0(tmp12_reg_2711[2]),
        .I1(p_Val2_10_2_3_fu_2142_p2[2]),
        .I2(tmp14_reg_2716[2]),
        .I3(tmp_62_reg_2701[2]),
        .I4(p_Val2_10_2_3_fu_2142_p2[1]),
        .I5(tmp14_reg_2716[1]),
        .O(p_Val2_2_fu_2181_p2__2_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_2_fu_2181_p2__2_carry_i_5
       (.I0(p_Val2_10_2_3_fu_2142_p2[1]),
        .I1(tmp14_reg_2716[1]),
        .I2(tmp_62_reg_2701[1]),
        .O(p_Val2_2_fu_2181_p2__2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_2_fu_2181_p2__2_carry_i_6
       (.I0(tmp14_reg_2716[0]),
        .I1(tmp_60_reg_2686[0]),
        .O(p_Val2_2_fu_2181_p2__2_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_2_fu_2181_p2__2_carry_i_7
       (.I0(tmp14_reg_2716[3]),
        .I1(p_Val2_10_2_3_fu_2142_p2[3]),
        .I2(tmp12_reg_2711[3]),
        .O(p_Val2_2_fu_2181_p2__2_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    p_Val2_2_fu_2181_p2__2_carry_i_8
       (.I0(tmp_62_reg_2701[2]),
        .I1(tmp14_reg_2716[1]),
        .I2(p_Val2_10_2_3_fu_2142_p2[1]),
        .O(p_Val2_2_fu_2181_p2__2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \r_V_7_1_1_reg_2666[10]_i_1 
       (.I0(src_kernel_win_0_va_14_fu_208[6]),
        .I1(\r_V_7_1_1_reg_2666[11]_i_2_n_0 ),
        .I2(src_kernel_win_0_va_14_fu_208[7]),
        .O(\r_V_7_1_1_reg_2666[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \r_V_7_1_1_reg_2666[11]_i_1 
       (.I0(src_kernel_win_0_va_14_fu_208[7]),
        .I1(src_kernel_win_0_va_14_fu_208[6]),
        .I2(\r_V_7_1_1_reg_2666[11]_i_2_n_0 ),
        .O(\r_V_7_1_1_reg_2666[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \r_V_7_1_1_reg_2666[11]_i_2 
       (.I0(src_kernel_win_0_va_14_fu_208[4]),
        .I1(src_kernel_win_0_va_14_fu_208[2]),
        .I2(src_kernel_win_0_va_14_fu_208[0]),
        .I3(src_kernel_win_0_va_14_fu_208[1]),
        .I4(src_kernel_win_0_va_14_fu_208[3]),
        .I5(src_kernel_win_0_va_14_fu_208[5]),
        .O(\r_V_7_1_1_reg_2666[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_7_1_1_reg_2666[4]_i_1 
       (.I0(src_kernel_win_0_va_14_fu_208[0]),
        .I1(src_kernel_win_0_va_14_fu_208[1]),
        .O(\r_V_7_1_1_reg_2666[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \r_V_7_1_1_reg_2666[5]_i_1 
       (.I0(src_kernel_win_0_va_14_fu_208[1]),
        .I1(src_kernel_win_0_va_14_fu_208[0]),
        .I2(src_kernel_win_0_va_14_fu_208[2]),
        .O(\r_V_7_1_1_reg_2666[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \r_V_7_1_1_reg_2666[6]_i_1 
       (.I0(src_kernel_win_0_va_14_fu_208[2]),
        .I1(src_kernel_win_0_va_14_fu_208[0]),
        .I2(src_kernel_win_0_va_14_fu_208[1]),
        .I3(src_kernel_win_0_va_14_fu_208[3]),
        .O(\r_V_7_1_1_reg_2666[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \r_V_7_1_1_reg_2666[7]_i_1 
       (.I0(src_kernel_win_0_va_14_fu_208[3]),
        .I1(src_kernel_win_0_va_14_fu_208[1]),
        .I2(src_kernel_win_0_va_14_fu_208[0]),
        .I3(src_kernel_win_0_va_14_fu_208[2]),
        .I4(src_kernel_win_0_va_14_fu_208[4]),
        .O(\r_V_7_1_1_reg_2666[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \r_V_7_1_1_reg_2666[8]_i_1 
       (.I0(src_kernel_win_0_va_14_fu_208[4]),
        .I1(src_kernel_win_0_va_14_fu_208[2]),
        .I2(src_kernel_win_0_va_14_fu_208[0]),
        .I3(src_kernel_win_0_va_14_fu_208[1]),
        .I4(src_kernel_win_0_va_14_fu_208[3]),
        .I5(src_kernel_win_0_va_14_fu_208[5]),
        .O(\r_V_7_1_1_reg_2666[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_7_1_1_reg_2666[9]_i_1 
       (.I0(\r_V_7_1_1_reg_2666[11]_i_2_n_0 ),
        .I1(src_kernel_win_0_va_14_fu_208[6]),
        .O(\r_V_7_1_1_reg_2666[9]_i_1_n_0 ));
  FDRE \r_V_7_1_1_reg_2666_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(\r_V_7_1_1_reg_2666[10]_i_1_n_0 ),
        .Q(r_V_7_1_1_reg_2666[10]),
        .R(1'b0));
  FDRE \r_V_7_1_1_reg_2666_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(\r_V_7_1_1_reg_2666[11]_i_1_n_0 ),
        .Q(r_V_7_1_1_reg_2666[11]),
        .R(1'b0));
  FDRE \r_V_7_1_1_reg_2666_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(src_kernel_win_0_va_14_fu_208[0]),
        .Q(r_V_7_1_1_reg_2666[3]),
        .R(1'b0));
  FDRE \r_V_7_1_1_reg_2666_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(\r_V_7_1_1_reg_2666[4]_i_1_n_0 ),
        .Q(r_V_7_1_1_reg_2666[4]),
        .R(1'b0));
  FDRE \r_V_7_1_1_reg_2666_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(\r_V_7_1_1_reg_2666[5]_i_1_n_0 ),
        .Q(r_V_7_1_1_reg_2666[5]),
        .R(1'b0));
  FDRE \r_V_7_1_1_reg_2666_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(\r_V_7_1_1_reg_2666[6]_i_1_n_0 ),
        .Q(r_V_7_1_1_reg_2666[6]),
        .R(1'b0));
  FDRE \r_V_7_1_1_reg_2666_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(\r_V_7_1_1_reg_2666[7]_i_1_n_0 ),
        .Q(r_V_7_1_1_reg_2666[7]),
        .R(1'b0));
  FDRE \r_V_7_1_1_reg_2666_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(\r_V_7_1_1_reg_2666[8]_i_1_n_0 ),
        .Q(r_V_7_1_1_reg_2666[8]),
        .R(1'b0));
  FDRE \r_V_7_1_1_reg_2666_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(\r_V_7_1_1_reg_2666[9]_i_1_n_0 ),
        .Q(r_V_7_1_1_reg_2666[9]),
        .R(1'b0));
  CARRY4 r_V_7_2_1_fu_1736_p2_carry
       (.CI(1'b0),
        .CO({r_V_7_2_1_fu_1736_p2_carry_n_0,r_V_7_2_1_fu_1736_p2_carry_n_1,r_V_7_2_1_fu_1736_p2_carry_n_2,r_V_7_2_1_fu_1736_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({r_V_7_2_1_fu_1736_p2_carry_i_1_n_0,r_V_7_2_1_fu_1736_p2_carry_i_2_n_0,r_V_7_2_1_fu_1736_p2_carry_i_3_n_0,1'b0}),
        .O(r_V_7_2_1_fu_1736_p2[7:4]),
        .S({r_V_7_2_1_fu_1736_p2_carry_i_4_n_0,r_V_7_2_1_fu_1736_p2_carry_i_5_n_0,r_V_7_2_1_fu_1736_p2_carry_i_6_n_0,r_V_7_2_1_fu_1736_p2_carry_i_7_n_0}));
  CARRY4 r_V_7_2_1_fu_1736_p2_carry__0
       (.CI(r_V_7_2_1_fu_1736_p2_carry_n_0),
        .CO({r_V_7_2_1_fu_1736_p2_carry__0_n_0,r_V_7_2_1_fu_1736_p2_carry__0_n_1,r_V_7_2_1_fu_1736_p2_carry__0_n_2,r_V_7_2_1_fu_1736_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,r_V_7_2_1_fu_1736_p2_carry__0_i_1_n_0,r_V_7_2_1_fu_1736_p2_carry__0_i_2_n_0,r_V_7_2_1_fu_1736_p2_carry__0_i_3_n_0}),
        .O(r_V_7_2_1_fu_1736_p2[11:8]),
        .S({r_V_7_2_1_fu_1736_p2_carry__0_i_4_n_0,r_V_7_2_1_fu_1736_p2_carry__0_i_5_n_0,r_V_7_2_1_fu_1736_p2_carry__0_i_6_n_0,r_V_7_2_1_fu_1736_p2_carry__0_i_7_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_7_2_1_fu_1736_p2_carry__0_i_1
       (.I0(src_kernel_win_0_va_10_fu_192[7]),
        .I1(src_kernel_win_0_va_10_fu_192[5]),
        .O(r_V_7_2_1_fu_1736_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_7_2_1_fu_1736_p2_carry__0_i_2
       (.I0(src_kernel_win_0_va_10_fu_192[6]),
        .I1(src_kernel_win_0_va_10_fu_192[4]),
        .O(r_V_7_2_1_fu_1736_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_7_2_1_fu_1736_p2_carry__0_i_3
       (.I0(src_kernel_win_0_va_10_fu_192[5]),
        .I1(src_kernel_win_0_va_10_fu_192[3]),
        .O(r_V_7_2_1_fu_1736_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_7_2_1_fu_1736_p2_carry__0_i_4
       (.I0(src_kernel_win_0_va_10_fu_192[7]),
        .O(r_V_7_2_1_fu_1736_p2_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    r_V_7_2_1_fu_1736_p2_carry__0_i_5
       (.I0(src_kernel_win_0_va_10_fu_192[5]),
        .I1(src_kernel_win_0_va_10_fu_192[7]),
        .I2(src_kernel_win_0_va_10_fu_192[6]),
        .O(r_V_7_2_1_fu_1736_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    r_V_7_2_1_fu_1736_p2_carry__0_i_6
       (.I0(src_kernel_win_0_va_10_fu_192[4]),
        .I1(src_kernel_win_0_va_10_fu_192[6]),
        .I2(src_kernel_win_0_va_10_fu_192[5]),
        .I3(src_kernel_win_0_va_10_fu_192[7]),
        .O(r_V_7_2_1_fu_1736_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    r_V_7_2_1_fu_1736_p2_carry__0_i_7
       (.I0(src_kernel_win_0_va_10_fu_192[3]),
        .I1(src_kernel_win_0_va_10_fu_192[5]),
        .I2(src_kernel_win_0_va_10_fu_192[4]),
        .I3(src_kernel_win_0_va_10_fu_192[6]),
        .O(r_V_7_2_1_fu_1736_p2_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_7_2_1_fu_1736_p2_carry_i_1
       (.I0(src_kernel_win_0_va_10_fu_192[4]),
        .I1(src_kernel_win_0_va_10_fu_192[2]),
        .O(r_V_7_2_1_fu_1736_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_7_2_1_fu_1736_p2_carry_i_2
       (.I0(src_kernel_win_0_va_10_fu_192[3]),
        .I1(src_kernel_win_0_va_10_fu_192[1]),
        .O(r_V_7_2_1_fu_1736_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    r_V_7_2_1_fu_1736_p2_carry_i_3
       (.I0(src_kernel_win_0_va_10_fu_192[2]),
        .I1(src_kernel_win_0_va_10_fu_192[0]),
        .O(r_V_7_2_1_fu_1736_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    r_V_7_2_1_fu_1736_p2_carry_i_4
       (.I0(src_kernel_win_0_va_10_fu_192[2]),
        .I1(src_kernel_win_0_va_10_fu_192[4]),
        .I2(src_kernel_win_0_va_10_fu_192[3]),
        .I3(src_kernel_win_0_va_10_fu_192[5]),
        .O(r_V_7_2_1_fu_1736_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    r_V_7_2_1_fu_1736_p2_carry_i_5
       (.I0(src_kernel_win_0_va_10_fu_192[1]),
        .I1(src_kernel_win_0_va_10_fu_192[3]),
        .I2(src_kernel_win_0_va_10_fu_192[2]),
        .I3(src_kernel_win_0_va_10_fu_192[4]),
        .O(r_V_7_2_1_fu_1736_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    r_V_7_2_1_fu_1736_p2_carry_i_6
       (.I0(src_kernel_win_0_va_10_fu_192[0]),
        .I1(src_kernel_win_0_va_10_fu_192[2]),
        .I2(src_kernel_win_0_va_10_fu_192[1]),
        .I3(src_kernel_win_0_va_10_fu_192[3]),
        .O(r_V_7_2_1_fu_1736_p2_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    r_V_7_2_1_fu_1736_p2_carry_i_7
       (.I0(src_kernel_win_0_va_10_fu_192[2]),
        .I1(src_kernel_win_0_va_10_fu_192[0]),
        .O(r_V_7_2_1_fu_1736_p2_carry_i_7_n_0));
  CARRY4 r_V_7_2_3_fu_1776_p2_carry
       (.CI(1'b0),
        .CO({r_V_7_2_3_fu_1776_p2_carry_n_0,r_V_7_2_3_fu_1776_p2_carry_n_1,r_V_7_2_3_fu_1776_p2_carry_n_2,r_V_7_2_3_fu_1776_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({src_kernel_win_0_va_8_fu_184[0],1'b0,r_V_7_2_3_fu_1776_p2_carry_i_1_n_0,1'b0}),
        .O({r_V_7_2_3_fu_1776_p2[4:2],NLW_r_V_7_2_3_fu_1776_p2_carry_O_UNCONNECTED[0]}),
        .S({r_V_7_2_3_fu_1776_p2_carry_i_2_n_0,r_V_7_2_3_fu_1776_p2_carry_i_3_n_0,src_kernel_win_0_va_8_fu_184[0],1'b0}));
  CARRY4 r_V_7_2_3_fu_1776_p2_carry__0
       (.CI(r_V_7_2_3_fu_1776_p2_carry_n_0),
        .CO({r_V_7_2_3_fu_1776_p2_carry__0_n_0,r_V_7_2_3_fu_1776_p2_carry__0_n_1,r_V_7_2_3_fu_1776_p2_carry__0_n_2,r_V_7_2_3_fu_1776_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(src_kernel_win_0_va_8_fu_184[4:1]),
        .O(r_V_7_2_3_fu_1776_p2[8:5]),
        .S({r_V_7_2_3_fu_1776_p2_carry__0_i_1_n_0,r_V_7_2_3_fu_1776_p2_carry__0_i_2_n_0,r_V_7_2_3_fu_1776_p2_carry__0_i_3_n_0,r_V_7_2_3_fu_1776_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_7_2_3_fu_1776_p2_carry__0_i_1
       (.I0(src_kernel_win_0_va_8_fu_184[4]),
        .I1(src_kernel_win_0_va_8_fu_184[6]),
        .O(r_V_7_2_3_fu_1776_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_7_2_3_fu_1776_p2_carry__0_i_2
       (.I0(src_kernel_win_0_va_8_fu_184[3]),
        .I1(src_kernel_win_0_va_8_fu_184[5]),
        .O(r_V_7_2_3_fu_1776_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_7_2_3_fu_1776_p2_carry__0_i_3
       (.I0(src_kernel_win_0_va_8_fu_184[2]),
        .I1(src_kernel_win_0_va_8_fu_184[4]),
        .O(r_V_7_2_3_fu_1776_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_7_2_3_fu_1776_p2_carry__0_i_4
       (.I0(src_kernel_win_0_va_8_fu_184[1]),
        .I1(src_kernel_win_0_va_8_fu_184[3]),
        .O(r_V_7_2_3_fu_1776_p2_carry__0_i_4_n_0));
  CARRY4 r_V_7_2_3_fu_1776_p2_carry__1
       (.CI(r_V_7_2_3_fu_1776_p2_carry__0_n_0),
        .CO({NLW_r_V_7_2_3_fu_1776_p2_carry__1_CO_UNCONNECTED[3],r_V_7_2_3_fu_1776_p2_carry__1_n_1,r_V_7_2_3_fu_1776_p2_carry__1_n_2,r_V_7_2_3_fu_1776_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,src_kernel_win_0_va_8_fu_184[7:5]}),
        .O(r_V_7_2_3_fu_1776_p2[12:9]),
        .S({1'b1,r_V_7_2_3_fu_1776_p2_carry__1_i_1_n_0,r_V_7_2_3_fu_1776_p2_carry__1_i_2_n_0,r_V_7_2_3_fu_1776_p2_carry__1_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_7_2_3_fu_1776_p2_carry__1_i_1
       (.I0(src_kernel_win_0_va_8_fu_184[7]),
        .O(r_V_7_2_3_fu_1776_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_7_2_3_fu_1776_p2_carry__1_i_2
       (.I0(src_kernel_win_0_va_8_fu_184[6]),
        .O(r_V_7_2_3_fu_1776_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_7_2_3_fu_1776_p2_carry__1_i_3
       (.I0(src_kernel_win_0_va_8_fu_184[5]),
        .I1(src_kernel_win_0_va_8_fu_184[7]),
        .O(r_V_7_2_3_fu_1776_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_7_2_3_fu_1776_p2_carry_i_1
       (.I0(src_kernel_win_0_va_8_fu_184[0]),
        .O(r_V_7_2_3_fu_1776_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_7_2_3_fu_1776_p2_carry_i_2
       (.I0(src_kernel_win_0_va_8_fu_184[0]),
        .I1(src_kernel_win_0_va_8_fu_184[2]),
        .O(r_V_7_2_3_fu_1776_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_7_2_3_fu_1776_p2_carry_i_3
       (.I0(src_kernel_win_0_va_8_fu_184[1]),
        .O(r_V_7_2_3_fu_1776_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \r_V_7_2_3_reg_2681[12]_i_1 
       (.I0(or_cond_i_reg_2594_pp0_iter3_reg),
        .I1(k_buf_0_val_9_U_n_2),
        .O(p_Val2_10_2_2_reg_26760));
  FDRE \r_V_7_2_3_reg_2681_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(r_V_7_2_3_fu_1776_p2[10]),
        .Q(r_V_7_2_3_reg_2681[10]),
        .R(1'b0));
  FDRE \r_V_7_2_3_reg_2681_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(r_V_7_2_3_fu_1776_p2[11]),
        .Q(r_V_7_2_3_reg_2681[11]),
        .R(1'b0));
  FDRE \r_V_7_2_3_reg_2681_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(r_V_7_2_3_fu_1776_p2[12]),
        .Q(r_V_7_2_3_reg_2681[12]),
        .R(1'b0));
  FDRE \r_V_7_2_3_reg_2681_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(r_V_7_2_3_fu_1776_p2[8]),
        .Q(r_V_7_2_3_reg_2681[8]),
        .R(1'b0));
  FDRE \r_V_7_2_3_reg_2681_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(r_V_7_2_3_fu_1776_p2[9]),
        .Q(r_V_7_2_3_reg_2681[9]),
        .R(1'b0));
  CARRY4 r_V_7_2_4_fu_1812_p2_carry
       (.CI(1'b0),
        .CO({r_V_7_2_4_fu_1812_p2_carry_n_0,r_V_7_2_4_fu_1812_p2_carry_n_1,r_V_7_2_4_fu_1812_p2_carry_n_2,r_V_7_2_4_fu_1812_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[0],1'b0,r_V_7_2_4_fu_1812_p2_carry_i_1_n_0,1'b0}),
        .O({r_V_7_2_4_fu_1812_p2[3:1],NLW_r_V_7_2_4_fu_1812_p2_carry_O_UNCONNECTED[0]}),
        .S({r_V_7_2_4_fu_1812_p2_carry_i_2_n_0,r_V_7_2_4_fu_1812_p2_carry_i_3_n_0,src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[0],1'b0}));
  CARRY4 r_V_7_2_4_fu_1812_p2_carry__0
       (.CI(r_V_7_2_4_fu_1812_p2_carry_n_0),
        .CO({r_V_7_2_4_fu_1812_p2_carry__0_n_0,r_V_7_2_4_fu_1812_p2_carry__0_n_1,r_V_7_2_4_fu_1812_p2_carry__0_n_2,r_V_7_2_4_fu_1812_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[4:1]),
        .O(r_V_7_2_4_fu_1812_p2[7:4]),
        .S({r_V_7_2_4_fu_1812_p2_carry__0_i_1_n_0,r_V_7_2_4_fu_1812_p2_carry__0_i_2_n_0,r_V_7_2_4_fu_1812_p2_carry__0_i_3_n_0,r_V_7_2_4_fu_1812_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_7_2_4_fu_1812_p2_carry__0_i_1
       (.I0(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[4]),
        .I1(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[6]),
        .O(r_V_7_2_4_fu_1812_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_7_2_4_fu_1812_p2_carry__0_i_2
       (.I0(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[3]),
        .I1(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[5]),
        .O(r_V_7_2_4_fu_1812_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_7_2_4_fu_1812_p2_carry__0_i_3
       (.I0(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[2]),
        .I1(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[4]),
        .O(r_V_7_2_4_fu_1812_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_7_2_4_fu_1812_p2_carry__0_i_4
       (.I0(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[1]),
        .I1(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[3]),
        .O(r_V_7_2_4_fu_1812_p2_carry__0_i_4_n_0));
  CARRY4 r_V_7_2_4_fu_1812_p2_carry__1
       (.CI(r_V_7_2_4_fu_1812_p2_carry__0_n_0),
        .CO({NLW_r_V_7_2_4_fu_1812_p2_carry__1_CO_UNCONNECTED[3],r_V_7_2_4_fu_1812_p2_carry__1_n_1,r_V_7_2_4_fu_1812_p2_carry__1_n_2,r_V_7_2_4_fu_1812_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[7:5]}),
        .O(r_V_7_2_4_fu_1812_p2[11:8]),
        .S({1'b1,r_V_7_2_4_fu_1812_p2_carry__1_i_1_n_0,r_V_7_2_4_fu_1812_p2_carry__1_i_2_n_0,r_V_7_2_4_fu_1812_p2_carry__1_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_7_2_4_fu_1812_p2_carry__1_i_1
       (.I0(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[7]),
        .O(r_V_7_2_4_fu_1812_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_7_2_4_fu_1812_p2_carry__1_i_2
       (.I0(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[6]),
        .O(r_V_7_2_4_fu_1812_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_7_2_4_fu_1812_p2_carry__1_i_3
       (.I0(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[5]),
        .I1(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[7]),
        .O(r_V_7_2_4_fu_1812_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_7_2_4_fu_1812_p2_carry_i_1
       (.I0(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[0]),
        .O(r_V_7_2_4_fu_1812_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_7_2_4_fu_1812_p2_carry_i_2
       (.I0(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[0]),
        .I1(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[2]),
        .O(r_V_7_2_4_fu_1812_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_7_2_4_fu_1812_p2_carry_i_3
       (.I0(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[1]),
        .O(r_V_7_2_4_fu_1812_p2_carry_i_3_n_0));
  FDRE \r_V_7_2_4_reg_2696_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(r_V_7_2_4_fu_1812_p2[10]),
        .Q(r_V_7_2_4_reg_2696[10]),
        .R(1'b0));
  FDRE \r_V_7_2_4_reg_2696_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(r_V_7_2_4_fu_1812_p2[11]),
        .Q(r_V_7_2_4_reg_2696[11]),
        .R(1'b0));
  FDRE \r_V_7_2_4_reg_2696_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(r_V_7_2_4_fu_1812_p2[8]),
        .Q(r_V_7_2_4_reg_2696[8]),
        .R(1'b0));
  FDRE \r_V_7_2_4_reg_2696_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(r_V_7_2_4_fu_1812_p2[9]),
        .Q(r_V_7_2_4_reg_2696[9]),
        .R(1'b0));
  CARRY4 r_V_7_2_fu_1692_p2_carry
       (.CI(1'b0),
        .CO({r_V_7_2_fu_1692_p2_carry_n_0,r_V_7_2_fu_1692_p2_carry_n_1,r_V_7_2_fu_1692_p2_carry_n_2,r_V_7_2_fu_1692_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({r_V_7_2_fu_1692_p2_carry_i_1_n_0,r_V_7_2_fu_1692_p2_carry_i_2_n_0,r_V_7_2_fu_1692_p2_carry_i_3_n_0,1'b0}),
        .O(r_V_7_2_fu_1692_p2[6:3]),
        .S({r_V_7_2_fu_1692_p2_carry_i_4_n_0,r_V_7_2_fu_1692_p2_carry_i_5_n_0,r_V_7_2_fu_1692_p2_carry_i_6_n_0,r_V_7_2_fu_1692_p2_carry_i_7_n_0}));
  CARRY4 r_V_7_2_fu_1692_p2_carry__0
       (.CI(r_V_7_2_fu_1692_p2_carry_n_0),
        .CO({r_V_7_2_fu_1692_p2_carry__0_n_0,r_V_7_2_fu_1692_p2_carry__0_n_1,r_V_7_2_fu_1692_p2_carry__0_n_2,r_V_7_2_fu_1692_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,r_V_7_2_fu_1692_p2_carry__0_i_1_n_0,r_V_7_2_fu_1692_p2_carry__0_i_2_n_0,r_V_7_2_fu_1692_p2_carry__0_i_3_n_0}),
        .O(r_V_7_2_fu_1692_p2[10:7]),
        .S({r_V_7_2_fu_1692_p2_carry__0_i_4_n_0,r_V_7_2_fu_1692_p2_carry__0_i_5_n_0,r_V_7_2_fu_1692_p2_carry__0_i_6_n_0,r_V_7_2_fu_1692_p2_carry__0_i_7_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_7_2_fu_1692_p2_carry__0_i_1
       (.I0(src_kernel_win_0_va_11_fu_196[7]),
        .I1(src_kernel_win_0_va_11_fu_196[5]),
        .O(r_V_7_2_fu_1692_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_7_2_fu_1692_p2_carry__0_i_2
       (.I0(src_kernel_win_0_va_11_fu_196[6]),
        .I1(src_kernel_win_0_va_11_fu_196[4]),
        .O(r_V_7_2_fu_1692_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_7_2_fu_1692_p2_carry__0_i_3
       (.I0(src_kernel_win_0_va_11_fu_196[5]),
        .I1(src_kernel_win_0_va_11_fu_196[3]),
        .O(r_V_7_2_fu_1692_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_7_2_fu_1692_p2_carry__0_i_4
       (.I0(src_kernel_win_0_va_11_fu_196[7]),
        .O(r_V_7_2_fu_1692_p2_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    r_V_7_2_fu_1692_p2_carry__0_i_5
       (.I0(src_kernel_win_0_va_11_fu_196[5]),
        .I1(src_kernel_win_0_va_11_fu_196[7]),
        .I2(src_kernel_win_0_va_11_fu_196[6]),
        .O(r_V_7_2_fu_1692_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    r_V_7_2_fu_1692_p2_carry__0_i_6
       (.I0(src_kernel_win_0_va_11_fu_196[4]),
        .I1(src_kernel_win_0_va_11_fu_196[6]),
        .I2(src_kernel_win_0_va_11_fu_196[5]),
        .I3(src_kernel_win_0_va_11_fu_196[7]),
        .O(r_V_7_2_fu_1692_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    r_V_7_2_fu_1692_p2_carry__0_i_7
       (.I0(src_kernel_win_0_va_11_fu_196[3]),
        .I1(src_kernel_win_0_va_11_fu_196[5]),
        .I2(src_kernel_win_0_va_11_fu_196[4]),
        .I3(src_kernel_win_0_va_11_fu_196[6]),
        .O(r_V_7_2_fu_1692_p2_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_7_2_fu_1692_p2_carry_i_1
       (.I0(src_kernel_win_0_va_11_fu_196[4]),
        .I1(src_kernel_win_0_va_11_fu_196[2]),
        .O(r_V_7_2_fu_1692_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_7_2_fu_1692_p2_carry_i_2
       (.I0(src_kernel_win_0_va_11_fu_196[3]),
        .I1(src_kernel_win_0_va_11_fu_196[1]),
        .O(r_V_7_2_fu_1692_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    r_V_7_2_fu_1692_p2_carry_i_3
       (.I0(src_kernel_win_0_va_11_fu_196[2]),
        .I1(src_kernel_win_0_va_11_fu_196[0]),
        .O(r_V_7_2_fu_1692_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    r_V_7_2_fu_1692_p2_carry_i_4
       (.I0(src_kernel_win_0_va_11_fu_196[2]),
        .I1(src_kernel_win_0_va_11_fu_196[4]),
        .I2(src_kernel_win_0_va_11_fu_196[3]),
        .I3(src_kernel_win_0_va_11_fu_196[5]),
        .O(r_V_7_2_fu_1692_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    r_V_7_2_fu_1692_p2_carry_i_5
       (.I0(src_kernel_win_0_va_11_fu_196[1]),
        .I1(src_kernel_win_0_va_11_fu_196[3]),
        .I2(src_kernel_win_0_va_11_fu_196[2]),
        .I3(src_kernel_win_0_va_11_fu_196[4]),
        .O(r_V_7_2_fu_1692_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    r_V_7_2_fu_1692_p2_carry_i_6
       (.I0(src_kernel_win_0_va_11_fu_196[0]),
        .I1(src_kernel_win_0_va_11_fu_196[2]),
        .I2(src_kernel_win_0_va_11_fu_196[1]),
        .I3(src_kernel_win_0_va_11_fu_196[3]),
        .O(r_V_7_2_fu_1692_p2_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    r_V_7_2_fu_1692_p2_carry_i_7
       (.I0(src_kernel_win_0_va_11_fu_196[2]),
        .I1(src_kernel_win_0_va_11_fu_196[0]),
        .O(r_V_7_2_fu_1692_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \right_border_buf_0_10_fu_272[1]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_12_fu_280[1]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_11_fu_276[1]),
        .I5(right_border_buf_0_10_fu_272[1]),
        .O(\right_border_buf_0_10_fu_272[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \right_border_buf_0_10_fu_272[3]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_12_fu_280[3]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_11_fu_276[3]),
        .I5(right_border_buf_0_10_fu_272[3]),
        .O(\right_border_buf_0_10_fu_272[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \right_border_buf_0_10_fu_272[4]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_12_fu_280[4]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_11_fu_276[4]),
        .I5(right_border_buf_0_10_fu_272[4]),
        .O(\right_border_buf_0_10_fu_272[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \right_border_buf_0_10_fu_272[5]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_12_fu_280[5]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_11_fu_276[5]),
        .I5(right_border_buf_0_10_fu_272[5]),
        .O(\right_border_buf_0_10_fu_272[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \right_border_buf_0_10_fu_272[7]_i_1 
       (.I0(k_buf_0_val_9_U_n_2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\tmp_s_reg_2511_reg_n_0_[0] ),
        .I3(tmp_2_reg_2502),
        .I4(\exitcond388_i_reg_2562_pp0_iter1_reg_reg_n_0_[0] ),
        .I5(or_cond_i_i_reg_2571_pp0_iter1_reg),
        .O(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \right_border_buf_0_10_fu_272[7]_i_3 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_12_fu_280[7]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_11_fu_276[7]),
        .I5(right_border_buf_0_10_fu_272[7]),
        .O(\right_border_buf_0_10_fu_272[7]_i_3_n_0 ));
  FDRE \right_border_buf_0_10_fu_272_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din2[0]),
        .Q(right_border_buf_0_10_fu_272[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_272_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din2[1]),
        .Q(right_border_buf_0_10_fu_272[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_272_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din2[2]),
        .Q(right_border_buf_0_10_fu_272[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_272_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din2[3]),
        .Q(right_border_buf_0_10_fu_272[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_272_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din2[4]),
        .Q(right_border_buf_0_10_fu_272[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_272_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din2[5]),
        .Q(right_border_buf_0_10_fu_272[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_272_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din2[6]),
        .Q(right_border_buf_0_10_fu_272[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_272_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din2[7]),
        .Q(right_border_buf_0_10_fu_272[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_276_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_10_fu_272[0]),
        .Q(right_border_buf_0_11_fu_276[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_276_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_10_fu_272[1]),
        .Q(right_border_buf_0_11_fu_276[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_276_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_10_fu_272[2]),
        .Q(right_border_buf_0_11_fu_276[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_276_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_10_fu_272[3]),
        .Q(right_border_buf_0_11_fu_276[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_276_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_10_fu_272[4]),
        .Q(right_border_buf_0_11_fu_276[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_276_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_10_fu_272[5]),
        .Q(right_border_buf_0_11_fu_276[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_276_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_10_fu_272[6]),
        .Q(right_border_buf_0_11_fu_276[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_276_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_10_fu_272[7]),
        .Q(right_border_buf_0_11_fu_276[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_280_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_11_fu_276[0]),
        .Q(right_border_buf_0_12_fu_280[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_280_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_11_fu_276[1]),
        .Q(right_border_buf_0_12_fu_280[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_280_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_11_fu_276[2]),
        .Q(right_border_buf_0_12_fu_280[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_280_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_11_fu_276[3]),
        .Q(right_border_buf_0_12_fu_280[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_280_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_11_fu_276[4]),
        .Q(right_border_buf_0_12_fu_280[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_280_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_11_fu_276[5]),
        .Q(right_border_buf_0_12_fu_280[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_280_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_11_fu_276[6]),
        .Q(right_border_buf_0_12_fu_280[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_280_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_11_fu_276[7]),
        .Q(right_border_buf_0_12_fu_280[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_284_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_14_fu_288[0]),
        .Q(right_border_buf_0_13_fu_284[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_284_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_14_fu_288[1]),
        .Q(right_border_buf_0_13_fu_284[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_284_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_14_fu_288[2]),
        .Q(right_border_buf_0_13_fu_284[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_284_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_14_fu_288[3]),
        .Q(right_border_buf_0_13_fu_284[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_284_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_14_fu_288[4]),
        .Q(right_border_buf_0_13_fu_284[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_284_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_14_fu_288[5]),
        .Q(right_border_buf_0_13_fu_284[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_284_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_14_fu_288[6]),
        .Q(right_border_buf_0_13_fu_284[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_284_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_14_fu_288[7]),
        .Q(right_border_buf_0_13_fu_284[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \right_border_buf_0_14_fu_288[1]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_9_fu_268[1]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_13_fu_284[1]),
        .I5(right_border_buf_0_14_fu_288[1]),
        .O(\right_border_buf_0_14_fu_288[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \right_border_buf_0_14_fu_288[3]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_9_fu_268[3]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_13_fu_284[3]),
        .I5(right_border_buf_0_14_fu_288[3]),
        .O(\right_border_buf_0_14_fu_288[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \right_border_buf_0_14_fu_288[4]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_9_fu_268[4]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_13_fu_284[4]),
        .I5(right_border_buf_0_14_fu_288[4]),
        .O(\right_border_buf_0_14_fu_288[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \right_border_buf_0_14_fu_288[5]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_9_fu_268[5]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_13_fu_284[5]),
        .I5(right_border_buf_0_14_fu_288[5]),
        .O(\right_border_buf_0_14_fu_288[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \right_border_buf_0_14_fu_288[7]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_9_fu_268[7]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_13_fu_284[7]),
        .I5(right_border_buf_0_14_fu_288[7]),
        .O(\right_border_buf_0_14_fu_288[7]_i_2_n_0 ));
  FDRE \right_border_buf_0_14_fu_288_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din3[0]),
        .Q(right_border_buf_0_14_fu_288[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_288_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din3[1]),
        .Q(right_border_buf_0_14_fu_288[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_288_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din3[2]),
        .Q(right_border_buf_0_14_fu_288[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_288_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din3[3]),
        .Q(right_border_buf_0_14_fu_288[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_288_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din3[4]),
        .Q(right_border_buf_0_14_fu_288[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_288_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din3[5]),
        .Q(right_border_buf_0_14_fu_288[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_288_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din3[6]),
        .Q(right_border_buf_0_14_fu_288[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_288_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din3[7]),
        .Q(right_border_buf_0_14_fu_288[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_232[0]),
        .Q(right_border_buf_0_1_fu_236[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_232[1]),
        .Q(right_border_buf_0_1_fu_236[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_232[2]),
        .Q(right_border_buf_0_1_fu_236[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_232[3]),
        .Q(right_border_buf_0_1_fu_236[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_232[4]),
        .Q(right_border_buf_0_1_fu_236[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_232[5]),
        .Q(right_border_buf_0_1_fu_236[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_232[6]),
        .Q(right_border_buf_0_1_fu_236[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_232[7]),
        .Q(right_border_buf_0_1_fu_236[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_1_fu_236[0]),
        .Q(right_border_buf_0_2_fu_240[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_1_fu_236[1]),
        .Q(right_border_buf_0_2_fu_240[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_1_fu_236[2]),
        .Q(right_border_buf_0_2_fu_240[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_1_fu_236[3]),
        .Q(right_border_buf_0_2_fu_240[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_1_fu_236[4]),
        .Q(right_border_buf_0_2_fu_240[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_1_fu_236[5]),
        .Q(right_border_buf_0_2_fu_240[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_1_fu_236[6]),
        .Q(right_border_buf_0_2_fu_240[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_1_fu_236[7]),
        .Q(right_border_buf_0_2_fu_240[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_244_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_4_fu_248[0]),
        .Q(right_border_buf_0_3_fu_244[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_244_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_4_fu_248[1]),
        .Q(right_border_buf_0_3_fu_244[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_244_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_4_fu_248[2]),
        .Q(right_border_buf_0_3_fu_244[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_244_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_4_fu_248[3]),
        .Q(right_border_buf_0_3_fu_244[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_244_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_4_fu_248[4]),
        .Q(right_border_buf_0_3_fu_244[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_244_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_4_fu_248[5]),
        .Q(right_border_buf_0_3_fu_244[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_244_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_4_fu_248[6]),
        .Q(right_border_buf_0_3_fu_244[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_244_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_4_fu_248[7]),
        .Q(right_border_buf_0_3_fu_244[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_248_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_8_fu_264[0]),
        .Q(right_border_buf_0_4_fu_248[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_248_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_8_fu_264[1]),
        .Q(right_border_buf_0_4_fu_248[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_248_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_8_fu_264[2]),
        .Q(right_border_buf_0_4_fu_248[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_248_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_8_fu_264[3]),
        .Q(right_border_buf_0_4_fu_248[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_248_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_8_fu_264[4]),
        .Q(right_border_buf_0_4_fu_248[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_248_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_8_fu_264[5]),
        .Q(right_border_buf_0_4_fu_248[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_248_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_8_fu_264[6]),
        .Q(right_border_buf_0_4_fu_248[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_248_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_8_fu_264[7]),
        .Q(right_border_buf_0_4_fu_248[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \right_border_buf_0_5_fu_252[1]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_7_fu_260[1]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_6_fu_256[1]),
        .I5(right_border_buf_0_5_fu_252[1]),
        .O(\right_border_buf_0_5_fu_252[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \right_border_buf_0_5_fu_252[3]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_7_fu_260[3]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_6_fu_256[3]),
        .I5(right_border_buf_0_5_fu_252[3]),
        .O(\right_border_buf_0_5_fu_252[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \right_border_buf_0_5_fu_252[4]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_7_fu_260[4]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_6_fu_256[4]),
        .I5(right_border_buf_0_5_fu_252[4]),
        .O(\right_border_buf_0_5_fu_252[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \right_border_buf_0_5_fu_252[5]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_7_fu_260[5]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_6_fu_256[5]),
        .I5(right_border_buf_0_5_fu_252[5]),
        .O(\right_border_buf_0_5_fu_252[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \right_border_buf_0_5_fu_252[7]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_7_fu_260[7]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_6_fu_256[7]),
        .I5(right_border_buf_0_5_fu_252[7]),
        .O(\right_border_buf_0_5_fu_252[7]_i_2_n_0 ));
  FDRE \right_border_buf_0_5_fu_252_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din1[0]),
        .Q(right_border_buf_0_5_fu_252[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_252_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din1[1]),
        .Q(right_border_buf_0_5_fu_252[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_252_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din1[2]),
        .Q(right_border_buf_0_5_fu_252[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_252_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din1[3]),
        .Q(right_border_buf_0_5_fu_252[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_252_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din1[4]),
        .Q(right_border_buf_0_5_fu_252[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_252_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din1[5]),
        .Q(right_border_buf_0_5_fu_252[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_252_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din1[6]),
        .Q(right_border_buf_0_5_fu_252[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_252_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din1[7]),
        .Q(right_border_buf_0_5_fu_252[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_256_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_252[0]),
        .Q(right_border_buf_0_6_fu_256[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_256_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_252[1]),
        .Q(right_border_buf_0_6_fu_256[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_256_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_252[2]),
        .Q(right_border_buf_0_6_fu_256[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_256_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_252[3]),
        .Q(right_border_buf_0_6_fu_256[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_256_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_252[4]),
        .Q(right_border_buf_0_6_fu_256[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_256_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_252[5]),
        .Q(right_border_buf_0_6_fu_256[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_256_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_252[6]),
        .Q(right_border_buf_0_6_fu_256[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_256_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_252[7]),
        .Q(right_border_buf_0_6_fu_256[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_260_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_6_fu_256[0]),
        .Q(right_border_buf_0_7_fu_260[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_260_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_6_fu_256[1]),
        .Q(right_border_buf_0_7_fu_260[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_260_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_6_fu_256[2]),
        .Q(right_border_buf_0_7_fu_260[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_260_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_6_fu_256[3]),
        .Q(right_border_buf_0_7_fu_260[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_260_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_6_fu_256[4]),
        .Q(right_border_buf_0_7_fu_260[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_260_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_6_fu_256[5]),
        .Q(right_border_buf_0_7_fu_260[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_260_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_6_fu_256[6]),
        .Q(right_border_buf_0_7_fu_260[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_260_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_6_fu_256[7]),
        .Q(right_border_buf_0_7_fu_260[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \right_border_buf_0_8_fu_264[1]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_3_fu_244[1]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_4_fu_248[1]),
        .I5(right_border_buf_0_8_fu_264[1]),
        .O(\right_border_buf_0_8_fu_264[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \right_border_buf_0_8_fu_264[3]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_3_fu_244[3]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_4_fu_248[3]),
        .I5(right_border_buf_0_8_fu_264[3]),
        .O(\right_border_buf_0_8_fu_264[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \right_border_buf_0_8_fu_264[6]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_3_fu_244[6]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_4_fu_248[6]),
        .I5(right_border_buf_0_8_fu_264[6]),
        .O(\right_border_buf_0_8_fu_264[6]_i_2_n_0 ));
  FDRE \right_border_buf_0_8_fu_264_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din4[0]),
        .Q(right_border_buf_0_8_fu_264[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_264_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din4[1]),
        .Q(right_border_buf_0_8_fu_264[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_264_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din4[2]),
        .Q(right_border_buf_0_8_fu_264[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_264_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din4[3]),
        .Q(right_border_buf_0_8_fu_264[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_264_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din4[4]),
        .Q(right_border_buf_0_8_fu_264[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_264_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din4[5]),
        .Q(right_border_buf_0_8_fu_264[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_264_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din4[6]),
        .Q(right_border_buf_0_8_fu_264[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_264_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din4[7]),
        .Q(right_border_buf_0_8_fu_264[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_268_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_13_fu_284[0]),
        .Q(right_border_buf_0_9_fu_268[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_268_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_13_fu_284[1]),
        .Q(right_border_buf_0_9_fu_268[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_268_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_13_fu_284[2]),
        .Q(right_border_buf_0_9_fu_268[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_268_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_13_fu_284[3]),
        .Q(right_border_buf_0_9_fu_268[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_268_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_13_fu_284[4]),
        .Q(right_border_buf_0_9_fu_268[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_268_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_13_fu_284[5]),
        .Q(right_border_buf_0_9_fu_268[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_268_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_13_fu_284[6]),
        .Q(right_border_buf_0_9_fu_268[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_268_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(right_border_buf_0_13_fu_284[7]),
        .Q(right_border_buf_0_9_fu_268[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \right_border_buf_0_s_fu_232[1]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_2_fu_240[1]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_1_fu_236[1]),
        .I5(right_border_buf_0_s_fu_232[1]),
        .O(\right_border_buf_0_s_fu_232[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \right_border_buf_0_s_fu_232[3]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_2_fu_240[3]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_1_fu_236[3]),
        .I5(right_border_buf_0_s_fu_232[3]),
        .O(\right_border_buf_0_s_fu_232[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \right_border_buf_0_s_fu_232[4]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_2_fu_240[4]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_1_fu_236[4]),
        .I5(right_border_buf_0_s_fu_232[4]),
        .O(\right_border_buf_0_s_fu_232[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \right_border_buf_0_s_fu_232[5]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_2_fu_240[5]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_1_fu_236[5]),
        .I5(right_border_buf_0_s_fu_232[5]),
        .O(\right_border_buf_0_s_fu_232[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \right_border_buf_0_s_fu_232[7]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I2(right_border_buf_0_2_fu_240[7]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_1_fu_236[7]),
        .I5(right_border_buf_0_s_fu_232[7]),
        .O(\right_border_buf_0_s_fu_232[7]_i_2_n_0 ));
  FDRE \right_border_buf_0_s_fu_232_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din0[0]),
        .Q(right_border_buf_0_s_fu_232[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_232_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din0[1]),
        .Q(right_border_buf_0_s_fu_232[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_232_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din0[2]),
        .Q(right_border_buf_0_s_fu_232[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_232_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din0[3]),
        .Q(right_border_buf_0_s_fu_232[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_232_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din0[4]),
        .Q(right_border_buf_0_s_fu_232[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_232_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din0[5]),
        .Q(right_border_buf_0_s_fu_232[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_232_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din0[6]),
        .Q(right_border_buf_0_s_fu_232[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_232_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_10_fu_272[7]_i_1_n_0 ),
        .D(din0[7]),
        .Q(right_border_buf_0_s_fu_232[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hFF010FF1)) 
    \row_assign_9_0_t_reg_2537[1]_i_1 
       (.I0(\t_V_reg_404_reg_n_0_[2] ),
        .I1(\tmp_s_reg_2511[0]_i_4_n_0 ),
        .I2(\t_V_reg_404_reg_n_0_[0] ),
        .I3(\t_V_reg_404_reg_n_0_[1] ),
        .I4(\tmp_3_reg_2528[0]_i_1_n_0 ),
        .O(row_assign_9_0_t_fu_734_p2[1]));
  LUT6 #(
    .INIT(64'hA5A5A54BA5A5A5BB)) 
    \row_assign_9_0_t_reg_2537[2]_i_1 
       (.I0(\t_V_reg_404_reg_n_0_[2] ),
        .I1(\tmp_s_reg_2511[0]_i_4_n_0 ),
        .I2(\tmp_3_reg_2528[0]_i_1_n_0 ),
        .I3(\t_V_reg_404_reg_n_0_[1] ),
        .I4(\t_V_reg_404_reg_n_0_[0] ),
        .I5(\row_assign_9_2_t_reg_2547[1]_i_2_n_0 ),
        .O(row_assign_9_0_t_fu_734_p2[2]));
  FDRE \row_assign_9_0_t_reg_2537_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .D(\t_V_reg_404_reg_n_0_[0] ),
        .Q(row_assign_9_0_t_reg_2537[0]),
        .R(1'b0));
  FDRE \row_assign_9_0_t_reg_2537_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .D(row_assign_9_0_t_fu_734_p2[1]),
        .Q(row_assign_9_0_t_reg_2537[1]),
        .R(1'b0));
  FDRE \row_assign_9_0_t_reg_2537_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .D(row_assign_9_0_t_fu_734_p2[2]),
        .Q(row_assign_9_0_t_reg_2537[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCC6664CCCF6664)) 
    \row_assign_9_1_t_reg_2542[1]_i_1 
       (.I0(tmp_89_0_not_fu_448_p2),
        .I1(\t_V_reg_404_reg_n_0_[1] ),
        .I2(\t_V_reg_404_reg_n_0_[2] ),
        .I3(\tmp_s_reg_2511[0]_i_3_n_0 ),
        .I4(\t_V_reg_404_reg_n_0_[0] ),
        .I5(\row_assign_9_1_t_reg_2542[2]_i_2_n_0 ),
        .O(row_assign_9_1_t_fu_756_p2[1]));
  LUT6 #(
    .INIT(64'hCB34CB30CB34CB3F)) 
    \row_assign_9_1_t_reg_2542[2]_i_1 
       (.I0(\t_V_reg_404_reg_n_0_[0] ),
        .I1(tmp_89_0_not_fu_448_p2),
        .I2(\t_V_reg_404_reg_n_0_[1] ),
        .I3(\t_V_reg_404_reg_n_0_[2] ),
        .I4(\tmp_s_reg_2511[0]_i_3_n_0 ),
        .I5(\row_assign_9_1_t_reg_2542[2]_i_2_n_0 ),
        .O(row_assign_9_1_t_fu_756_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \row_assign_9_1_t_reg_2542[2]_i_2 
       (.I0(\t_V_reg_404_reg_n_0_[5] ),
        .I1(\t_V_reg_404_reg_n_0_[6] ),
        .I2(\t_V_reg_404_reg_n_0_[8] ),
        .I3(\t_V_reg_404_reg_n_0_[7] ),
        .O(\row_assign_9_1_t_reg_2542[2]_i_2_n_0 ));
  FDRE \row_assign_9_1_t_reg_2542_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .D(i_V_fu_436_p2[0]),
        .Q(row_assign_9_1_t_reg_2542[0]),
        .R(1'b0));
  FDRE \row_assign_9_1_t_reg_2542_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .D(row_assign_9_1_t_fu_756_p2[1]),
        .Q(row_assign_9_1_t_reg_2542[1]),
        .R(1'b0));
  FDRE \row_assign_9_1_t_reg_2542_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .D(row_assign_9_1_t_fu_756_p2[2]),
        .Q(row_assign_9_1_t_reg_2542[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h55010155)) 
    \row_assign_9_2_t_reg_2547[1]_i_1 
       (.I0(\row_assign_9_2_t_reg_2547[1]_i_2_n_0 ),
        .I1(\t_V_reg_404_reg_n_0_[2] ),
        .I2(\tmp_s_reg_2511[0]_i_4_n_0 ),
        .I3(\t_V_reg_404_reg_n_0_[0] ),
        .I4(\t_V_reg_404_reg_n_0_[1] ),
        .O(\row_assign_9_2_t_reg_2547[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \row_assign_9_2_t_reg_2547[1]_i_2 
       (.I0(\t_V_reg_404_reg_n_0_[7] ),
        .I1(\t_V_reg_404_reg_n_0_[8] ),
        .I2(\t_V_reg_404_reg_n_0_[6] ),
        .I3(\t_V_reg_404_reg_n_0_[5] ),
        .I4(\row_assign_9_2_t_reg_2547[1]_i_3_n_0 ),
        .O(\row_assign_9_2_t_reg_2547[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \row_assign_9_2_t_reg_2547[1]_i_3 
       (.I0(\t_V_reg_404_reg_n_0_[4] ),
        .I1(\t_V_reg_404_reg_n_0_[3] ),
        .I2(\t_V_reg_404_reg_n_0_[2] ),
        .I3(\t_V_reg_404_reg_n_0_[1] ),
        .O(\row_assign_9_2_t_reg_2547[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h3FD5)) 
    \row_assign_9_2_t_reg_2547[2]_i_1 
       (.I0(\tmp_s_reg_2511[0]_i_4_n_0 ),
        .I1(\t_V_reg_404_reg_n_0_[0] ),
        .I2(\t_V_reg_404_reg_n_0_[1] ),
        .I3(\t_V_reg_404_reg_n_0_[2] ),
        .O(row_assign_9_2_t_fu_794_p2));
  FDRE \row_assign_9_2_t_reg_2547_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .D(\row_assign_9_2_t_reg_2547[1]_i_1_n_0 ),
        .Q(row_assign_9_2_t_reg_2547[1]),
        .R(1'b0));
  FDRE \row_assign_9_2_t_reg_2547_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .D(row_assign_9_2_t_fu_794_p2),
        .Q(row_assign_9_2_t_reg_2547[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h02FD)) 
    \row_assign_9_3_t_reg_2552[1]_i_1 
       (.I0(\t_V_reg_404_reg_n_0_[0] ),
        .I1(\t_V_reg_404_reg_n_0_[2] ),
        .I2(\tmp_s_reg_2511[0]_i_4_n_0 ),
        .I3(\t_V_reg_404_reg_n_0_[1] ),
        .O(row_assign_9_3_t_fu_832_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hDDDC)) 
    \row_assign_9_3_t_reg_2552[2]_i_1 
       (.I0(\tmp_s_reg_2511[0]_i_4_n_0 ),
        .I1(\t_V_reg_404_reg_n_0_[2] ),
        .I2(\t_V_reg_404_reg_n_0_[1] ),
        .I3(\t_V_reg_404_reg_n_0_[0] ),
        .O(row_assign_9_3_t_fu_832_p2[2]));
  FDRE \row_assign_9_3_t_reg_2552_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .D(row_assign_9_3_t_fu_832_p2[1]),
        .Q(row_assign_9_3_t_reg_2552[1]),
        .R(1'b0));
  FDRE \row_assign_9_3_t_reg_2552_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .D(row_assign_9_3_t_fu_832_p2[2]),
        .Q(row_assign_9_3_t_reg_2552[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h32CF)) 
    \row_assign_9_4_t_reg_2557[1]_i_1 
       (.I0(\t_V_reg_404_reg_n_0_[2] ),
        .I1(\t_V_reg_404_reg_n_0_[0] ),
        .I2(\tmp_s_reg_2511[0]_i_4_n_0 ),
        .I3(\t_V_reg_404_reg_n_0_[1] ),
        .O(row_assign_9_4_t_fu_870_p2));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h44415555)) 
    \row_assign_9_4_t_reg_2557[2]_i_1 
       (.I0(\row_assign_9_2_t_reg_2547[1]_i_2_n_0 ),
        .I1(\t_V_reg_404_reg_n_0_[2] ),
        .I2(\t_V_reg_404_reg_n_0_[1] ),
        .I3(\t_V_reg_404_reg_n_0_[0] ),
        .I4(\tmp_s_reg_2511[0]_i_4_n_0 ),
        .O(\row_assign_9_4_t_reg_2557[2]_i_1_n_0 ));
  FDRE \row_assign_9_4_t_reg_2557_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .D(row_assign_9_4_t_fu_870_p2),
        .Q(row_assign_9_4_t_reg_2557[1]),
        .R(1'b0));
  FDRE \row_assign_9_4_t_reg_2557_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .D(\row_assign_9_4_t_reg_2557[2]_i_1_n_0 ),
        .Q(row_assign_9_4_t_reg_2557[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_192_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_9_fu_188[0]),
        .Q(src_kernel_win_0_va_10_fu_192[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_192_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_9_fu_188[1]),
        .Q(src_kernel_win_0_va_10_fu_192[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_192_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_9_fu_188[2]),
        .Q(src_kernel_win_0_va_10_fu_192[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_192_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_9_fu_188[3]),
        .Q(src_kernel_win_0_va_10_fu_192[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_192_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_9_fu_188[4]),
        .Q(src_kernel_win_0_va_10_fu_192[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_192_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_9_fu_188[5]),
        .Q(src_kernel_win_0_va_10_fu_192[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_192_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_9_fu_188[6]),
        .Q(src_kernel_win_0_va_10_fu_192[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_192_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_9_fu_188[7]),
        .Q(src_kernel_win_0_va_10_fu_192[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_196_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_10_fu_192[0]),
        .Q(src_kernel_win_0_va_11_fu_196[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_196_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_10_fu_192[1]),
        .Q(src_kernel_win_0_va_11_fu_196[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_196_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_10_fu_192[2]),
        .Q(src_kernel_win_0_va_11_fu_196[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_196_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_10_fu_192[3]),
        .Q(src_kernel_win_0_va_11_fu_196[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_196_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_10_fu_192[4]),
        .Q(src_kernel_win_0_va_11_fu_196[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_196_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_10_fu_192[5]),
        .Q(src_kernel_win_0_va_11_fu_196[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_196_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_10_fu_192[6]),
        .Q(src_kernel_win_0_va_11_fu_196[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_11_fu_196_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_10_fu_192[7]),
        .Q(src_kernel_win_0_va_11_fu_196[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_12_fu_200[7]_i_1 
       (.I0(k_buf_0_val_9_U_n_2),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(exitcond388_i_reg_2562_pp0_iter2_reg),
        .O(src_kernel_win_0_va_12_fu_2000));
  FDRE \src_kernel_win_0_va_12_fu_200_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_23_reg_2649[0]),
        .Q(src_kernel_win_0_va_12_fu_200[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_200_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_23_reg_2649[1]),
        .Q(src_kernel_win_0_va_12_fu_200[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_200_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_23_reg_2649[2]),
        .Q(src_kernel_win_0_va_12_fu_200[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_200_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_23_reg_2649[3]),
        .Q(src_kernel_win_0_va_12_fu_200[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_200_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_23_reg_2649[4]),
        .Q(src_kernel_win_0_va_12_fu_200[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_200_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_23_reg_2649[5]),
        .Q(src_kernel_win_0_va_12_fu_200[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_200_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_23_reg_2649[6]),
        .Q(src_kernel_win_0_va_12_fu_200[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_200_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_23_reg_2649[7]),
        .Q(src_kernel_win_0_va_12_fu_200[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_204_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_12_fu_200[0]),
        .Q(src_kernel_win_0_va_13_fu_204[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_204_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_12_fu_200[1]),
        .Q(src_kernel_win_0_va_13_fu_204[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_204_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_12_fu_200[2]),
        .Q(src_kernel_win_0_va_13_fu_204[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_204_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_12_fu_200[3]),
        .Q(src_kernel_win_0_va_13_fu_204[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_204_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_12_fu_200[4]),
        .Q(src_kernel_win_0_va_13_fu_204[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_204_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_12_fu_200[5]),
        .Q(src_kernel_win_0_va_13_fu_204[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_204_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_12_fu_200[6]),
        .Q(src_kernel_win_0_va_13_fu_204[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_204_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_12_fu_200[7]),
        .Q(src_kernel_win_0_va_13_fu_204[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_208_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_13_fu_204[0]),
        .Q(src_kernel_win_0_va_14_fu_208[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_208_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_13_fu_204[1]),
        .Q(src_kernel_win_0_va_14_fu_208[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_208_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_13_fu_204[2]),
        .Q(src_kernel_win_0_va_14_fu_208[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_208_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_13_fu_204[3]),
        .Q(src_kernel_win_0_va_14_fu_208[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_208_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_13_fu_204[4]),
        .Q(src_kernel_win_0_va_14_fu_208[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_208_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_13_fu_204[5]),
        .Q(src_kernel_win_0_va_14_fu_208[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_208_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_13_fu_204[6]),
        .Q(src_kernel_win_0_va_14_fu_208[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_208_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_13_fu_204[7]),
        .Q(src_kernel_win_0_va_14_fu_208[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_212_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_14_fu_208[0]),
        .Q(src_kernel_win_0_va_15_fu_212[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_212_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_14_fu_208[1]),
        .Q(src_kernel_win_0_va_15_fu_212[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_212_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_14_fu_208[2]),
        .Q(src_kernel_win_0_va_15_fu_212[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_212_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_14_fu_208[3]),
        .Q(src_kernel_win_0_va_15_fu_212[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_212_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_14_fu_208[4]),
        .Q(src_kernel_win_0_va_15_fu_212[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_212_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_14_fu_208[5]),
        .Q(src_kernel_win_0_va_15_fu_212[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_212_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_14_fu_208[6]),
        .Q(src_kernel_win_0_va_15_fu_212[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_212_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_14_fu_208[7]),
        .Q(src_kernel_win_0_va_15_fu_212[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_216_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_24_reg_2655[0]),
        .Q(src_kernel_win_0_va_16_fu_216[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_216_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_24_reg_2655[1]),
        .Q(src_kernel_win_0_va_16_fu_216[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_216_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_24_reg_2655[2]),
        .Q(src_kernel_win_0_va_16_fu_216[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_216_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_24_reg_2655[3]),
        .Q(src_kernel_win_0_va_16_fu_216[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_216_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_24_reg_2655[4]),
        .Q(src_kernel_win_0_va_16_fu_216[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_216_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_24_reg_2655[5]),
        .Q(src_kernel_win_0_va_16_fu_216[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_216_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_24_reg_2655[6]),
        .Q(src_kernel_win_0_va_16_fu_216[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_216_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_24_reg_2655[7]),
        .Q(src_kernel_win_0_va_16_fu_216[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_220_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_16_fu_216[0]),
        .Q(src_kernel_win_0_va_17_fu_220[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_220_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_16_fu_216[1]),
        .Q(src_kernel_win_0_va_17_fu_220[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_220_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_16_fu_216[2]),
        .Q(src_kernel_win_0_va_17_fu_220[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_220_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_16_fu_216[3]),
        .Q(src_kernel_win_0_va_17_fu_220[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_220_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_16_fu_216[4]),
        .Q(src_kernel_win_0_va_17_fu_220[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_220_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_16_fu_216[5]),
        .Q(src_kernel_win_0_va_17_fu_220[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_220_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_16_fu_216[6]),
        .Q(src_kernel_win_0_va_17_fu_220[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_220_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_16_fu_216[7]),
        .Q(src_kernel_win_0_va_17_fu_220[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_224_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_17_fu_220[0]),
        .Q(src_kernel_win_0_va_18_fu_224[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_224_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_17_fu_220[1]),
        .Q(src_kernel_win_0_va_18_fu_224[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_224_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_17_fu_220[2]),
        .Q(src_kernel_win_0_va_18_fu_224[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_224_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_17_fu_220[3]),
        .Q(src_kernel_win_0_va_18_fu_224[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_224_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_17_fu_220[4]),
        .Q(src_kernel_win_0_va_18_fu_224[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_224_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_17_fu_220[5]),
        .Q(src_kernel_win_0_va_18_fu_224[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_224_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_17_fu_220[6]),
        .Q(src_kernel_win_0_va_18_fu_224[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_224_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_17_fu_220[7]),
        .Q(src_kernel_win_0_va_18_fu_224[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_228_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_18_fu_224[0]),
        .Q(src_kernel_win_0_va_19_fu_228[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_228_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_18_fu_224[1]),
        .Q(src_kernel_win_0_va_19_fu_228[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_228_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_18_fu_224[2]),
        .Q(src_kernel_win_0_va_19_fu_228[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_228_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_18_fu_224[3]),
        .Q(src_kernel_win_0_va_19_fu_228[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_228_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_18_fu_224[4]),
        .Q(src_kernel_win_0_va_19_fu_228[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_228_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_18_fu_224[5]),
        .Q(src_kernel_win_0_va_19_fu_228[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_228_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_18_fu_224[6]),
        .Q(src_kernel_win_0_va_19_fu_228[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_228_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_12_fu_2000),
        .D(src_kernel_win_0_va_18_fu_224[7]),
        .Q(src_kernel_win_0_va_19_fu_228[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_156_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_fu_152[0]),
        .Q(src_kernel_win_0_va_1_fu_156[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_156_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_fu_152[1]),
        .Q(src_kernel_win_0_va_1_fu_156[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_156_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_fu_152[2]),
        .Q(src_kernel_win_0_va_1_fu_156[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_156_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_fu_152[3]),
        .Q(src_kernel_win_0_va_1_fu_156[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_156_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_fu_152[4]),
        .Q(src_kernel_win_0_va_1_fu_156[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_156_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_fu_152[5]),
        .Q(src_kernel_win_0_va_1_fu_156[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_156_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_fu_152[6]),
        .Q(src_kernel_win_0_va_1_fu_156[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_156_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_fu_152[7]),
        .Q(src_kernel_win_0_va_1_fu_156[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \src_kernel_win_0_va_20_reg_2628[6]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_2_fu_240[6]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_1_fu_236[6]),
        .I5(right_border_buf_0_s_fu_232[6]),
        .O(\src_kernel_win_0_va_20_reg_2628[6]_i_2_n_0 ));
  FDRE \src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2628[0]),
        .Q(tmp17_cast_fu_2005_p1[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2628[1]),
        .Q(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2628[2]),
        .Q(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2628[3]),
        .Q(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2628[4]),
        .Q(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2628[5]),
        .Q(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2628[6]),
        .Q(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_20_reg_2628[7]),
        .Q(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2628_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_20_fu_1315_p3[0]),
        .Q(src_kernel_win_0_va_20_reg_2628[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2628_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_20_fu_1315_p3[1]),
        .Q(src_kernel_win_0_va_20_reg_2628[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2628_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_20_fu_1315_p3[2]),
        .Q(src_kernel_win_0_va_20_reg_2628[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2628_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_20_fu_1315_p3[3]),
        .Q(src_kernel_win_0_va_20_reg_2628[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2628_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_20_fu_1315_p3[4]),
        .Q(src_kernel_win_0_va_20_reg_2628[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2628_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_20_fu_1315_p3[5]),
        .Q(src_kernel_win_0_va_20_reg_2628[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2628_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_20_fu_1315_p3[6]),
        .Q(src_kernel_win_0_va_20_reg_2628[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_2628_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_20_fu_1315_p3[7]),
        .Q(src_kernel_win_0_va_20_reg_2628[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \src_kernel_win_0_va_21_reg_2635[0]_i_4 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_7_fu_260[0]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_6_fu_256[0]),
        .I5(right_border_buf_0_5_fu_252[0]),
        .O(\src_kernel_win_0_va_21_reg_2635[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \src_kernel_win_0_va_21_reg_2635[2]_i_4 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_7_fu_260[2]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_6_fu_256[2]),
        .I5(right_border_buf_0_5_fu_252[2]),
        .O(\src_kernel_win_0_va_21_reg_2635[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \src_kernel_win_0_va_21_reg_2635[6]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_7_fu_260[6]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_6_fu_256[6]),
        .I5(right_border_buf_0_5_fu_252[6]),
        .O(\src_kernel_win_0_va_21_reg_2635[6]_i_2_n_0 ));
  FDRE \src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2635[0]),
        .Q(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2635[1]),
        .Q(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2635[2]),
        .Q(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2635[3]),
        .Q(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2635[4]),
        .Q(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2635[5]),
        .Q(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2635[6]),
        .Q(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_21_reg_2635[7]),
        .Q(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2635_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_21_fu_1337_p3[0]),
        .Q(src_kernel_win_0_va_21_reg_2635[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2635_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_21_fu_1337_p3[1]),
        .Q(src_kernel_win_0_va_21_reg_2635[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2635_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_21_fu_1337_p3[2]),
        .Q(src_kernel_win_0_va_21_reg_2635[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2635_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_21_fu_1337_p3[3]),
        .Q(src_kernel_win_0_va_21_reg_2635[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2635_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_21_fu_1337_p3[4]),
        .Q(src_kernel_win_0_va_21_reg_2635[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2635_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_21_fu_1337_p3[5]),
        .Q(src_kernel_win_0_va_21_reg_2635[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2635_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_21_fu_1337_p3[6]),
        .Q(src_kernel_win_0_va_21_reg_2635[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_2635_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_21_fu_1337_p3[7]),
        .Q(src_kernel_win_0_va_21_reg_2635[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \src_kernel_win_0_va_22_reg_2642[0]_i_4 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_12_fu_280[0]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_11_fu_276[0]),
        .I5(right_border_buf_0_10_fu_272[0]),
        .O(\src_kernel_win_0_va_22_reg_2642[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \src_kernel_win_0_va_22_reg_2642[2]_i_4 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_12_fu_280[2]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_11_fu_276[2]),
        .I5(right_border_buf_0_10_fu_272[2]),
        .O(\src_kernel_win_0_va_22_reg_2642[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \src_kernel_win_0_va_22_reg_2642[6]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_12_fu_280[6]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_11_fu_276[6]),
        .I5(right_border_buf_0_10_fu_272[6]),
        .O(\src_kernel_win_0_va_22_reg_2642[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \src_kernel_win_0_va_22_reg_2642[7]_i_1 
       (.I0(\exitcond388_i_reg_2562_pp0_iter1_reg_reg_n_0_[0] ),
        .I1(k_buf_0_val_9_U_n_2),
        .O(src_kernel_win_0_va_20_reg_26280));
  FDRE \src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2642[0]),
        .Q(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2642[1]),
        .Q(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2642[2]),
        .Q(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2642[3]),
        .Q(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2642[4]),
        .Q(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2642[5]),
        .Q(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2642[6]),
        .Q(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(src_kernel_win_0_va_22_reg_2642[7]),
        .Q(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2642_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_22_fu_1359_p3[0]),
        .Q(src_kernel_win_0_va_22_reg_2642[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2642_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_22_fu_1359_p3[1]),
        .Q(src_kernel_win_0_va_22_reg_2642[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2642_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_22_fu_1359_p3[2]),
        .Q(src_kernel_win_0_va_22_reg_2642[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2642_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_22_fu_1359_p3[3]),
        .Q(src_kernel_win_0_va_22_reg_2642[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2642_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_22_fu_1359_p3[4]),
        .Q(src_kernel_win_0_va_22_reg_2642[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2642_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_22_fu_1359_p3[5]),
        .Q(src_kernel_win_0_va_22_reg_2642[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2642_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_22_fu_1359_p3[6]),
        .Q(src_kernel_win_0_va_22_reg_2642[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_2642_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_22_fu_1359_p3[7]),
        .Q(src_kernel_win_0_va_22_reg_2642[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \src_kernel_win_0_va_23_reg_2649[0]_i_5 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_3_fu_244[0]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_4_fu_248[0]),
        .I5(right_border_buf_0_8_fu_264[0]),
        .O(\src_kernel_win_0_va_23_reg_2649[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \src_kernel_win_0_va_23_reg_2649[0]_i_6 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_9_fu_268[0]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_13_fu_284[0]),
        .I5(right_border_buf_0_14_fu_288[0]),
        .O(\src_kernel_win_0_va_23_reg_2649[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \src_kernel_win_0_va_23_reg_2649[2]_i_5 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_3_fu_244[2]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_4_fu_248[2]),
        .I5(right_border_buf_0_8_fu_264[2]),
        .O(\src_kernel_win_0_va_23_reg_2649[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \src_kernel_win_0_va_23_reg_2649[2]_i_6 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_9_fu_268[2]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_13_fu_284[2]),
        .I5(right_border_buf_0_14_fu_288[2]),
        .O(\src_kernel_win_0_va_23_reg_2649[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \src_kernel_win_0_va_23_reg_2649[4]_i_4 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_3_fu_244[4]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_4_fu_248[4]),
        .I5(right_border_buf_0_8_fu_264[4]),
        .O(\src_kernel_win_0_va_23_reg_2649[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \src_kernel_win_0_va_23_reg_2649[5]_i_4 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_3_fu_244[5]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_4_fu_248[5]),
        .I5(right_border_buf_0_8_fu_264[5]),
        .O(\src_kernel_win_0_va_23_reg_2649[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \src_kernel_win_0_va_23_reg_2649[6]_i_2 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_9_fu_268[6]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_13_fu_284[6]),
        .I5(right_border_buf_0_14_fu_288[6]),
        .O(\src_kernel_win_0_va_23_reg_2649[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \src_kernel_win_0_va_23_reg_2649[7]_i_4 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_3_fu_244[7]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_4_fu_248[7]),
        .I5(right_border_buf_0_8_fu_264[7]),
        .O(\src_kernel_win_0_va_23_reg_2649[7]_i_4_n_0 ));
  FDRE \src_kernel_win_0_va_23_reg_2649_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_23_fu_1381_p3[0]),
        .Q(src_kernel_win_0_va_23_reg_2649[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2649_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_23_fu_1381_p3[1]),
        .Q(src_kernel_win_0_va_23_reg_2649[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2649_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_23_fu_1381_p3[2]),
        .Q(src_kernel_win_0_va_23_reg_2649[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2649_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_23_fu_1381_p3[3]),
        .Q(src_kernel_win_0_va_23_reg_2649[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2649_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_23_fu_1381_p3[4]),
        .Q(src_kernel_win_0_va_23_reg_2649[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2649_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_23_fu_1381_p3[5]),
        .Q(src_kernel_win_0_va_23_reg_2649[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2649_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_23_fu_1381_p3[6]),
        .Q(src_kernel_win_0_va_23_reg_2649[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_2649_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_23_fu_1381_p3[7]),
        .Q(src_kernel_win_0_va_23_reg_2649[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \src_kernel_win_0_va_24_reg_2655[0]_i_4 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_2_fu_240[0]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_1_fu_236[0]),
        .I5(right_border_buf_0_s_fu_232[0]),
        .O(\src_kernel_win_0_va_24_reg_2655[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \src_kernel_win_0_va_24_reg_2655[2]_i_4 
       (.I0(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .I1(right_border_buf_0_2_fu_240[2]),
        .I2(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .I3(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .I4(right_border_buf_0_1_fu_236[2]),
        .I5(right_border_buf_0_s_fu_232[2]),
        .O(\src_kernel_win_0_va_24_reg_2655[2]_i_4_n_0 ));
  FDRE \src_kernel_win_0_va_24_reg_2655_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_24_fu_1403_p3[0]),
        .Q(src_kernel_win_0_va_24_reg_2655[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2655_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_24_fu_1403_p3[1]),
        .Q(src_kernel_win_0_va_24_reg_2655[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2655_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_24_fu_1403_p3[2]),
        .Q(src_kernel_win_0_va_24_reg_2655[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2655_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_24_fu_1403_p3[3]),
        .Q(src_kernel_win_0_va_24_reg_2655[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2655_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_24_fu_1403_p3[4]),
        .Q(src_kernel_win_0_va_24_reg_2655[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2655_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_24_fu_1403_p3[5]),
        .Q(src_kernel_win_0_va_24_reg_2655[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2655_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_24_fu_1403_p3[6]),
        .Q(src_kernel_win_0_va_24_reg_2655[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2655_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_reg_26280),
        .D(src_kernel_win_0_va_24_fu_1403_p3[7]),
        .Q(src_kernel_win_0_va_24_reg_2655[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_160_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_1_fu_156[0]),
        .Q(p_shl_fu_1926_p3[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_160_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_1_fu_156[1]),
        .Q(p_shl_fu_1926_p3[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_160_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_1_fu_156[2]),
        .Q(p_shl_fu_1926_p3[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_160_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_1_fu_156[3]),
        .Q(p_shl_fu_1926_p3[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_160_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_1_fu_156[4]),
        .Q(p_shl_fu_1926_p3[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_160_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_1_fu_156[5]),
        .Q(p_shl_fu_1926_p3[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_160_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_1_fu_156[6]),
        .Q(p_shl_fu_1926_p3[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_160_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_1_fu_156[7]),
        .Q(p_shl_fu_1926_p3[8]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_164_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(p_shl_fu_1926_p3[1]),
        .Q(src_kernel_win_0_va_3_fu_164[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_164_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(p_shl_fu_1926_p3[2]),
        .Q(src_kernel_win_0_va_3_fu_164[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_164_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(p_shl_fu_1926_p3[3]),
        .Q(src_kernel_win_0_va_3_fu_164[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_164_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(p_shl_fu_1926_p3[4]),
        .Q(src_kernel_win_0_va_3_fu_164[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_164_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(p_shl_fu_1926_p3[5]),
        .Q(src_kernel_win_0_va_3_fu_164[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_164_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(p_shl_fu_1926_p3[6]),
        .Q(src_kernel_win_0_va_3_fu_164[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_164_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(p_shl_fu_1926_p3[7]),
        .Q(src_kernel_win_0_va_3_fu_164[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_164_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(p_shl_fu_1926_p3[8]),
        .Q(src_kernel_win_0_va_3_fu_164[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_168_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[0]),
        .Q(src_kernel_win_0_va_4_fu_168[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_168_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[1]),
        .Q(src_kernel_win_0_va_4_fu_168[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_168_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[2]),
        .Q(src_kernel_win_0_va_4_fu_168[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_168_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[3]),
        .Q(src_kernel_win_0_va_4_fu_168[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_168_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[4]),
        .Q(src_kernel_win_0_va_4_fu_168[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_168_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[5]),
        .Q(src_kernel_win_0_va_4_fu_168[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_168_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[6]),
        .Q(src_kernel_win_0_va_4_fu_168[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_168_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[7]),
        .Q(src_kernel_win_0_va_4_fu_168[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_172_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_4_fu_168[0]),
        .Q(src_kernel_win_0_va_5_fu_172[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_172_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_4_fu_168[1]),
        .Q(src_kernel_win_0_va_5_fu_172[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_172_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_4_fu_168[2]),
        .Q(src_kernel_win_0_va_5_fu_172[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_172_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_4_fu_168[3]),
        .Q(src_kernel_win_0_va_5_fu_172[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_172_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_4_fu_168[4]),
        .Q(src_kernel_win_0_va_5_fu_172[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_172_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_4_fu_168[5]),
        .Q(src_kernel_win_0_va_5_fu_172[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_172_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_4_fu_168[6]),
        .Q(src_kernel_win_0_va_5_fu_172[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_172_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_4_fu_168[7]),
        .Q(src_kernel_win_0_va_5_fu_172[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_176_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_5_fu_172[0]),
        .Q(src_kernel_win_0_va_6_fu_176[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_176_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_5_fu_172[1]),
        .Q(src_kernel_win_0_va_6_fu_176[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_176_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_5_fu_172[2]),
        .Q(src_kernel_win_0_va_6_fu_176[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_176_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_5_fu_172[3]),
        .Q(src_kernel_win_0_va_6_fu_176[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_176_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_5_fu_172[4]),
        .Q(src_kernel_win_0_va_6_fu_176[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_176_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_5_fu_172[5]),
        .Q(src_kernel_win_0_va_6_fu_176[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_176_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_5_fu_172[6]),
        .Q(src_kernel_win_0_va_6_fu_176[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_176_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_5_fu_172[7]),
        .Q(src_kernel_win_0_va_6_fu_176[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_180_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_6_fu_176[0]),
        .Q(src_kernel_win_0_va_7_fu_180[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_180_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_6_fu_176[1]),
        .Q(src_kernel_win_0_va_7_fu_180[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_180_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_6_fu_176[2]),
        .Q(src_kernel_win_0_va_7_fu_180[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_180_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_6_fu_176[3]),
        .Q(src_kernel_win_0_va_7_fu_180[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_180_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_6_fu_176[4]),
        .Q(src_kernel_win_0_va_7_fu_180[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_180_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_6_fu_176[5]),
        .Q(src_kernel_win_0_va_7_fu_180[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_180_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_6_fu_176[6]),
        .Q(src_kernel_win_0_va_7_fu_180[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_fu_180_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_6_fu_176[7]),
        .Q(src_kernel_win_0_va_7_fu_180[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_8_fu_184[7]_i_1 
       (.I0(k_buf_0_val_9_U_n_2),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(exitcond388_i_reg_2562_pp0_iter3_reg),
        .O(src_kernel_win_0_va_10_fu_1920));
  FDRE \src_kernel_win_0_va_8_fu_184_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[0]),
        .Q(src_kernel_win_0_va_8_fu_184[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_184_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[1]),
        .Q(src_kernel_win_0_va_8_fu_184[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_184_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[2]),
        .Q(src_kernel_win_0_va_8_fu_184[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_184_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[3]),
        .Q(src_kernel_win_0_va_8_fu_184[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_184_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[4]),
        .Q(src_kernel_win_0_va_8_fu_184[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_184_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[5]),
        .Q(src_kernel_win_0_va_8_fu_184[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_184_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[6]),
        .Q(src_kernel_win_0_va_8_fu_184[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_184_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg[7]),
        .Q(src_kernel_win_0_va_8_fu_184[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_188_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_8_fu_184[0]),
        .Q(src_kernel_win_0_va_9_fu_188[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_188_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_8_fu_184[1]),
        .Q(src_kernel_win_0_va_9_fu_188[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_188_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_8_fu_184[2]),
        .Q(src_kernel_win_0_va_9_fu_188[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_188_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_8_fu_184[3]),
        .Q(src_kernel_win_0_va_9_fu_188[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_188_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_8_fu_184[4]),
        .Q(src_kernel_win_0_va_9_fu_188[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_188_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_8_fu_184[5]),
        .Q(src_kernel_win_0_va_9_fu_188[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_188_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_8_fu_184[6]),
        .Q(src_kernel_win_0_va_9_fu_188[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_188_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_8_fu_184[7]),
        .Q(src_kernel_win_0_va_9_fu_188[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_152_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(tmp17_cast_fu_2005_p1[0]),
        .Q(src_kernel_win_0_va_fu_152[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_152_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[1]),
        .Q(src_kernel_win_0_va_fu_152[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_152_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[2]),
        .Q(src_kernel_win_0_va_fu_152[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_152_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[3]),
        .Q(src_kernel_win_0_va_fu_152[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_152_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[4]),
        .Q(src_kernel_win_0_va_fu_152[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_152_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[5]),
        .Q(src_kernel_win_0_va_fu_152[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_152_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[6]),
        .Q(src_kernel_win_0_va_fu_152[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_152_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_1920),
        .D(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[7]),
        .Q(src_kernel_win_0_va_fu_152[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEA00)) 
    start_once_reg_i_1__1
       (.I0(start_once_reg_reg_0),
        .I1(start_for_Duplicate77_U0_full_n),
        .I2(start_for_Sobel_U0_empty_n),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .O(start_once_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_3_reg_415[0]_i_1 
       (.I0(\t_V_3_reg_415_reg_n_0_[0] ),
        .O(j_V_fu_886_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_3_reg_415[1]_i_1 
       (.I0(\t_V_3_reg_415_reg_n_0_[0] ),
        .I1(\t_V_3_reg_415_reg_n_0_[1] ),
        .O(j_V_fu_886_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_3_reg_415[2]_i_1 
       (.I0(sel0[0]),
        .I1(\t_V_3_reg_415_reg_n_0_[0] ),
        .I2(\t_V_3_reg_415_reg_n_0_[1] ),
        .O(j_V_fu_886_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_3_reg_415[3]_i_1 
       (.I0(sel0[1]),
        .I1(\t_V_3_reg_415_reg_n_0_[1] ),
        .I2(\t_V_3_reg_415_reg_n_0_[0] ),
        .I3(sel0[0]),
        .O(j_V_fu_886_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_3_reg_415[4]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(\t_V_3_reg_415_reg_n_0_[0] ),
        .I4(\t_V_3_reg_415_reg_n_0_[1] ),
        .O(j_V_fu_886_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_3_reg_415[5]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[2]),
        .I2(\t_V_3_reg_415_reg_n_0_[1] ),
        .I3(\t_V_3_reg_415_reg_n_0_[0] ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(j_V_fu_886_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_3_reg_415[6]_i_1 
       (.I0(sel0[4]),
        .I1(\t_V_3_reg_415[9]_i_4_n_0 ),
        .O(j_V_fu_886_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_3_reg_415[7]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[4]),
        .I2(\t_V_3_reg_415[9]_i_4_n_0 ),
        .O(j_V_fu_886_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_3_reg_415[8]_i_1 
       (.I0(sel0[6]),
        .I1(sel0[5]),
        .I2(\t_V_3_reg_415[9]_i_4_n_0 ),
        .I3(sel0[4]),
        .O(j_V_fu_886_p2[8]));
  LUT5 #(
    .INIT(32'hFD00FF00)) 
    \t_V_3_reg_415[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_9_U_n_2),
        .I2(exitcond388_i_fu_880_p2),
        .I3(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(t_V_3_reg_415));
  LUT4 #(
    .INIT(16'h0200)) 
    \t_V_3_reg_415[9]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_9_U_n_2),
        .I2(exitcond388_i_fu_880_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(t_V_3_reg_4150));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_3_reg_415[9]_i_3 
       (.I0(sel0[7]),
        .I1(sel0[4]),
        .I2(\t_V_3_reg_415[9]_i_4_n_0 ),
        .I3(sel0[5]),
        .I4(sel0[6]),
        .O(j_V_fu_886_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_3_reg_415[9]_i_4 
       (.I0(sel0[2]),
        .I1(\t_V_3_reg_415_reg_n_0_[1] ),
        .I2(\t_V_3_reg_415_reg_n_0_[0] ),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(sel0[3]),
        .O(\t_V_3_reg_415[9]_i_4_n_0 ));
  FDRE \t_V_3_reg_415_reg[0] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4150),
        .D(j_V_fu_886_p2[0]),
        .Q(\t_V_3_reg_415_reg_n_0_[0] ),
        .R(t_V_3_reg_415));
  FDRE \t_V_3_reg_415_reg[1] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4150),
        .D(j_V_fu_886_p2[1]),
        .Q(\t_V_3_reg_415_reg_n_0_[1] ),
        .R(t_V_3_reg_415));
  FDRE \t_V_3_reg_415_reg[2] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4150),
        .D(j_V_fu_886_p2[2]),
        .Q(sel0[0]),
        .R(t_V_3_reg_415));
  FDRE \t_V_3_reg_415_reg[3] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4150),
        .D(j_V_fu_886_p2[3]),
        .Q(sel0[1]),
        .R(t_V_3_reg_415));
  FDRE \t_V_3_reg_415_reg[4] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4150),
        .D(j_V_fu_886_p2[4]),
        .Q(sel0[2]),
        .R(t_V_3_reg_415));
  FDRE \t_V_3_reg_415_reg[5] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4150),
        .D(j_V_fu_886_p2[5]),
        .Q(sel0[3]),
        .R(t_V_3_reg_415));
  FDRE \t_V_3_reg_415_reg[6] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4150),
        .D(j_V_fu_886_p2[6]),
        .Q(sel0[4]),
        .R(t_V_3_reg_415));
  FDRE \t_V_3_reg_415_reg[7] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4150),
        .D(j_V_fu_886_p2[7]),
        .Q(sel0[5]),
        .R(t_V_3_reg_415));
  FDRE \t_V_3_reg_415_reg[8] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4150),
        .D(j_V_fu_886_p2[8]),
        .Q(sel0[6]),
        .R(t_V_3_reg_415));
  FDRE \t_V_3_reg_415_reg[9] 
       (.C(ap_clk),
        .CE(t_V_3_reg_4150),
        .D(j_V_fu_886_p2[9]),
        .Q(sel0[7]),
        .R(t_V_3_reg_415));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_404[8]_i_1 
       (.I0(grp_Filter2D_fu_18_ap_start_reg_reg_0),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state10),
        .O(t_V_reg_404));
  FDRE \t_V_reg_404_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_2497[0]),
        .Q(\t_V_reg_404_reg_n_0_[0] ),
        .R(t_V_reg_404));
  FDRE \t_V_reg_404_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_2497[1]),
        .Q(\t_V_reg_404_reg_n_0_[1] ),
        .R(t_V_reg_404));
  FDRE \t_V_reg_404_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_2497[2]),
        .Q(\t_V_reg_404_reg_n_0_[2] ),
        .R(t_V_reg_404));
  FDRE \t_V_reg_404_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_2497[3]),
        .Q(\t_V_reg_404_reg_n_0_[3] ),
        .R(t_V_reg_404));
  FDRE \t_V_reg_404_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_2497[4]),
        .Q(\t_V_reg_404_reg_n_0_[4] ),
        .R(t_V_reg_404));
  FDRE \t_V_reg_404_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_2497[5]),
        .Q(\t_V_reg_404_reg_n_0_[5] ),
        .R(t_V_reg_404));
  FDRE \t_V_reg_404_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_2497[6]),
        .Q(\t_V_reg_404_reg_n_0_[6] ),
        .R(t_V_reg_404));
  FDRE \t_V_reg_404_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_2497[7]),
        .Q(\t_V_reg_404_reg_n_0_[7] ),
        .R(t_V_reg_404));
  FDRE \t_V_reg_404_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_2497[8]),
        .Q(\t_V_reg_404_reg_n_0_[8] ),
        .R(t_V_reg_404));
  CARRY4 tmp12_fu_1983_p2_carry
       (.CI(1'b0),
        .CO({tmp12_fu_1983_p2_carry_n_0,tmp12_fu_1983_p2_carry_n_1,tmp12_fu_1983_p2_carry_n_2,tmp12_fu_1983_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp13_fu_1973_p2[5:4],src_kernel_win_0_va_6_fu_176[0],1'b0}),
        .O(tmp12_fu_1983_p2[5:2]),
        .S({tmp12_fu_1983_p2_carry_i_2_n_0,tmp12_fu_1983_p2_carry_i_3_n_0,tmp12_fu_1983_p2_carry_i_4_n_0,tmp13_fu_1973_p2[2]}));
  CARRY4 tmp12_fu_1983_p2_carry__0
       (.CI(tmp12_fu_1983_p2_carry_n_0),
        .CO({tmp12_fu_1983_p2_carry__0_n_0,tmp12_fu_1983_p2_carry__0_n_1,tmp12_fu_1983_p2_carry__0_n_2,tmp12_fu_1983_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp13_fu_1973_p2[9:6]),
        .O(tmp12_fu_1983_p2[9:6]),
        .S({tmp12_fu_1983_p2_carry__0_i_2_n_0,tmp12_fu_1983_p2_carry__0_i_3_n_0,tmp12_fu_1983_p2_carry__0_i_4_n_0,tmp12_fu_1983_p2_carry__0_i_5_n_0}));
  CARRY4 tmp12_fu_1983_p2_carry__0_i_1
       (.CI(tmp12_fu_1983_p2_carry_i_1_n_0),
        .CO({tmp12_fu_1983_p2_carry__0_i_1_n_0,tmp12_fu_1983_p2_carry__0_i_1_n_1,tmp12_fu_1983_p2_carry__0_i_1_n_2,tmp12_fu_1983_p2_carry__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(src_kernel_win_0_va_4_fu_168[6:3]),
        .O(tmp13_fu_1973_p2[9:6]),
        .S({tmp12_fu_1983_p2_carry__0_i_6_n_0,tmp12_fu_1983_p2_carry__0_i_7_n_0,tmp12_fu_1983_p2_carry__0_i_8_n_0,tmp12_fu_1983_p2_carry__0_i_9_n_0}));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    tmp12_fu_1983_p2_carry__0_i_10
       (.I0(src_kernel_win_0_va_6_fu_176[4]),
        .I1(src_kernel_win_0_va_6_fu_176[2]),
        .I2(src_kernel_win_0_va_6_fu_176[1]),
        .I3(src_kernel_win_0_va_6_fu_176[0]),
        .I4(src_kernel_win_0_va_6_fu_176[3]),
        .I5(src_kernel_win_0_va_6_fu_176[5]),
        .O(tmp12_fu_1983_p2_carry__0_i_10_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    tmp12_fu_1983_p2_carry__0_i_11
       (.I0(src_kernel_win_0_va_6_fu_176[3]),
        .I1(src_kernel_win_0_va_6_fu_176[0]),
        .I2(src_kernel_win_0_va_6_fu_176[1]),
        .I3(src_kernel_win_0_va_6_fu_176[2]),
        .I4(src_kernel_win_0_va_6_fu_176[4]),
        .O(tmp12_fu_1983_p2_carry__0_i_11_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    tmp12_fu_1983_p2_carry__0_i_12
       (.I0(src_kernel_win_0_va_7_fu_180[4]),
        .I1(src_kernel_win_0_va_7_fu_180[2]),
        .I2(src_kernel_win_0_va_7_fu_180[0]),
        .I3(src_kernel_win_0_va_7_fu_180[1]),
        .I4(src_kernel_win_0_va_7_fu_180[3]),
        .I5(src_kernel_win_0_va_7_fu_180[5]),
        .O(tmp12_fu_1983_p2_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    tmp12_fu_1983_p2_carry__0_i_13
       (.I0(src_kernel_win_0_va_7_fu_180[4]),
        .I1(src_kernel_win_0_va_7_fu_180[2]),
        .I2(src_kernel_win_0_va_7_fu_180[0]),
        .I3(src_kernel_win_0_va_7_fu_180[1]),
        .I4(src_kernel_win_0_va_7_fu_180[3]),
        .I5(src_kernel_win_0_va_7_fu_180[5]),
        .O(tmp12_fu_1983_p2_carry__0_i_13_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    tmp12_fu_1983_p2_carry__0_i_2
       (.I0(src_kernel_win_0_va_6_fu_176[6]),
        .I1(tmp12_fu_1983_p2_carry__0_i_10_n_0),
        .I2(tmp13_fu_1973_p2[9]),
        .O(tmp12_fu_1983_p2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    tmp12_fu_1983_p2_carry__0_i_3
       (.I0(src_kernel_win_0_va_6_fu_176[5]),
        .I1(tmp12_fu_1983_p2_carry__0_i_11_n_0),
        .I2(tmp13_fu_1973_p2[8]),
        .O(tmp12_fu_1983_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    tmp12_fu_1983_p2_carry__0_i_4
       (.I0(src_kernel_win_0_va_6_fu_176[4]),
        .I1(src_kernel_win_0_va_6_fu_176[2]),
        .I2(src_kernel_win_0_va_6_fu_176[1]),
        .I3(src_kernel_win_0_va_6_fu_176[0]),
        .I4(src_kernel_win_0_va_6_fu_176[3]),
        .I5(tmp13_fu_1973_p2[7]),
        .O(tmp12_fu_1983_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    tmp12_fu_1983_p2_carry__0_i_5
       (.I0(src_kernel_win_0_va_6_fu_176[3]),
        .I1(src_kernel_win_0_va_6_fu_176[0]),
        .I2(src_kernel_win_0_va_6_fu_176[1]),
        .I3(src_kernel_win_0_va_6_fu_176[2]),
        .I4(tmp13_fu_1973_p2[6]),
        .O(tmp12_fu_1983_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9969)) 
    tmp12_fu_1983_p2_carry__0_i_6
       (.I0(src_kernel_win_0_va_4_fu_168[6]),
        .I1(src_kernel_win_0_va_7_fu_180[7]),
        .I2(tmp12_fu_1983_p2_carry__0_i_12_n_0),
        .I3(src_kernel_win_0_va_7_fu_180[6]),
        .O(tmp12_fu_1983_p2_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    tmp12_fu_1983_p2_carry__0_i_7
       (.I0(src_kernel_win_0_va_4_fu_168[5]),
        .I1(src_kernel_win_0_va_7_fu_180[6]),
        .I2(tmp12_fu_1983_p2_carry__0_i_12_n_0),
        .O(tmp12_fu_1983_p2_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp12_fu_1983_p2_carry__0_i_8
       (.I0(src_kernel_win_0_va_4_fu_168[4]),
        .I1(tmp12_fu_1983_p2_carry__0_i_13_n_0),
        .O(tmp12_fu_1983_p2_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    tmp12_fu_1983_p2_carry__0_i_9
       (.I0(src_kernel_win_0_va_4_fu_168[3]),
        .I1(src_kernel_win_0_va_7_fu_180[4]),
        .I2(src_kernel_win_0_va_7_fu_180[2]),
        .I3(src_kernel_win_0_va_7_fu_180[0]),
        .I4(src_kernel_win_0_va_7_fu_180[1]),
        .I5(src_kernel_win_0_va_7_fu_180[3]),
        .O(tmp12_fu_1983_p2_carry__0_i_9_n_0));
  CARRY4 tmp12_fu_1983_p2_carry__1
       (.CI(tmp12_fu_1983_p2_carry__0_n_0),
        .CO({NLW_tmp12_fu_1983_p2_carry__1_CO_UNCONNECTED[3:2],tmp12_fu_1983_p2_carry__1_n_2,tmp12_fu_1983_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp12_fu_1983_p2_carry__1_i_1_n_0,tmp13_fu_1973_p2[10]}),
        .O({NLW_tmp12_fu_1983_p2_carry__1_O_UNCONNECTED[3],tmp12_fu_1983_p2[12:10]}),
        .S({1'b0,1'b1,tmp12_fu_1983_p2_carry__1_i_3_n_0,tmp12_fu_1983_p2_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h04)) 
    tmp12_fu_1983_p2_carry__1_i_1
       (.I0(src_kernel_win_0_va_6_fu_176[6]),
        .I1(tmp12_fu_1983_p2_carry__0_i_10_n_0),
        .I2(src_kernel_win_0_va_6_fu_176[7]),
        .O(tmp12_fu_1983_p2_carry__1_i_1_n_0));
  CARRY4 tmp12_fu_1983_p2_carry__1_i_2
       (.CI(tmp12_fu_1983_p2_carry__0_i_1_n_0),
        .CO({NLW_tmp12_fu_1983_p2_carry__1_i_2_CO_UNCONNECTED[3:1],tmp12_fu_1983_p2_carry__1_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,src_kernel_win_0_va_4_fu_168[7]}),
        .O({NLW_tmp12_fu_1983_p2_carry__1_i_2_O_UNCONNECTED[3:2],tmp13_fu_1973_p2[11:10]}),
        .S({1'b0,1'b0,tmp12_fu_1983_p2_carry__1_i_5_n_0,tmp12_fu_1983_p2_carry__1_i_6_n_0}));
  LUT4 #(
    .INIT(16'h04FB)) 
    tmp12_fu_1983_p2_carry__1_i_3
       (.I0(src_kernel_win_0_va_6_fu_176[7]),
        .I1(tmp12_fu_1983_p2_carry__0_i_10_n_0),
        .I2(src_kernel_win_0_va_6_fu_176[6]),
        .I3(tmp13_fu_1973_p2[11]),
        .O(tmp12_fu_1983_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'hA659)) 
    tmp12_fu_1983_p2_carry__1_i_4
       (.I0(src_kernel_win_0_va_6_fu_176[7]),
        .I1(tmp12_fu_1983_p2_carry__0_i_10_n_0),
        .I2(src_kernel_win_0_va_6_fu_176[6]),
        .I3(tmp13_fu_1973_p2[10]),
        .O(tmp12_fu_1983_p2_carry__1_i_4_n_0));
  LUT3 #(
    .INIT(8'hFB)) 
    tmp12_fu_1983_p2_carry__1_i_5
       (.I0(src_kernel_win_0_va_7_fu_180[7]),
        .I1(tmp12_fu_1983_p2_carry__0_i_12_n_0),
        .I2(src_kernel_win_0_va_7_fu_180[6]),
        .O(tmp12_fu_1983_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h04FB)) 
    tmp12_fu_1983_p2_carry__1_i_6
       (.I0(src_kernel_win_0_va_7_fu_180[7]),
        .I1(tmp12_fu_1983_p2_carry__0_i_12_n_0),
        .I2(src_kernel_win_0_va_7_fu_180[6]),
        .I3(src_kernel_win_0_va_4_fu_168[7]),
        .O(tmp12_fu_1983_p2_carry__1_i_6_n_0));
  CARRY4 tmp12_fu_1983_p2_carry_i_1
       (.CI(1'b0),
        .CO({tmp12_fu_1983_p2_carry_i_1_n_0,tmp12_fu_1983_p2_carry_i_1_n_1,tmp12_fu_1983_p2_carry_i_1_n_2,tmp12_fu_1983_p2_carry_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({src_kernel_win_0_va_4_fu_168[2:0],1'b0}),
        .O(tmp13_fu_1973_p2[5:2]),
        .S({tmp12_fu_1983_p2_carry_i_5_n_0,tmp12_fu_1983_p2_carry_i_6_n_0,tmp12_fu_1983_p2_carry_i_7_n_0,src_kernel_win_0_va_7_fu_180[0]}));
  LUT4 #(
    .INIT(16'hA956)) 
    tmp12_fu_1983_p2_carry_i_2
       (.I0(src_kernel_win_0_va_6_fu_176[2]),
        .I1(src_kernel_win_0_va_6_fu_176[1]),
        .I2(src_kernel_win_0_va_6_fu_176[0]),
        .I3(tmp13_fu_1973_p2[5]),
        .O(tmp12_fu_1983_p2_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp12_fu_1983_p2_carry_i_3
       (.I0(src_kernel_win_0_va_6_fu_176[1]),
        .I1(src_kernel_win_0_va_6_fu_176[0]),
        .I2(tmp13_fu_1973_p2[4]),
        .O(tmp12_fu_1983_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp12_fu_1983_p2_carry_i_4
       (.I0(src_kernel_win_0_va_6_fu_176[0]),
        .I1(tmp13_fu_1973_p2[3]),
        .O(tmp12_fu_1983_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h99999996)) 
    tmp12_fu_1983_p2_carry_i_5
       (.I0(src_kernel_win_0_va_4_fu_168[2]),
        .I1(src_kernel_win_0_va_7_fu_180[3]),
        .I2(src_kernel_win_0_va_7_fu_180[1]),
        .I3(src_kernel_win_0_va_7_fu_180[0]),
        .I4(src_kernel_win_0_va_7_fu_180[2]),
        .O(tmp12_fu_1983_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9996)) 
    tmp12_fu_1983_p2_carry_i_6
       (.I0(src_kernel_win_0_va_4_fu_168[1]),
        .I1(src_kernel_win_0_va_7_fu_180[2]),
        .I2(src_kernel_win_0_va_7_fu_180[0]),
        .I3(src_kernel_win_0_va_7_fu_180[1]),
        .O(tmp12_fu_1983_p2_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp12_fu_1983_p2_carry_i_7
       (.I0(src_kernel_win_0_va_4_fu_168[0]),
        .I1(src_kernel_win_0_va_7_fu_180[1]),
        .I2(src_kernel_win_0_va_7_fu_180[0]),
        .O(tmp12_fu_1983_p2_carry_i_7_n_0));
  FDRE \tmp12_reg_2711_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp12_fu_1983_p2[10]),
        .Q(tmp12_reg_2711[10]),
        .R(1'b0));
  FDRE \tmp12_reg_2711_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp12_fu_1983_p2[11]),
        .Q(tmp12_reg_2711[11]),
        .R(1'b0));
  FDRE \tmp12_reg_2711_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp12_fu_1983_p2[12]),
        .Q(tmp12_reg_2711[12]),
        .R(1'b0));
  FDRE \tmp12_reg_2711_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp12_fu_1983_p2[2]),
        .Q(tmp12_reg_2711[2]),
        .R(1'b0));
  FDRE \tmp12_reg_2711_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp12_fu_1983_p2[3]),
        .Q(tmp12_reg_2711[3]),
        .R(1'b0));
  FDRE \tmp12_reg_2711_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp12_fu_1983_p2[4]),
        .Q(tmp12_reg_2711[4]),
        .R(1'b0));
  FDRE \tmp12_reg_2711_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp12_fu_1983_p2[5]),
        .Q(tmp12_reg_2711[5]),
        .R(1'b0));
  FDRE \tmp12_reg_2711_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp12_fu_1983_p2[6]),
        .Q(tmp12_reg_2711[6]),
        .R(1'b0));
  FDRE \tmp12_reg_2711_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp12_fu_1983_p2[7]),
        .Q(tmp12_reg_2711[7]),
        .R(1'b0));
  FDRE \tmp12_reg_2711_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp12_fu_1983_p2[8]),
        .Q(tmp12_reg_2711[8]),
        .R(1'b0));
  FDRE \tmp12_reg_2711_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp12_fu_1983_p2[9]),
        .Q(tmp12_reg_2711[9]),
        .R(1'b0));
  CARRY4 tmp14_fu_2019_p2_carry
       (.CI(1'b0),
        .CO({tmp14_fu_2019_p2_carry_n_0,tmp14_fu_2019_p2_carry_n_1,tmp14_fu_2019_p2_carry_n_2,tmp14_fu_2019_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(tmp15_fu_1989_p2[4:1]),
        .O({tmp14_fu_2019_p2[4:2],NLW_tmp14_fu_2019_p2_carry_O_UNCONNECTED[0]}),
        .S({tmp14_fu_2019_p2_carry_i_2_n_0,tmp14_fu_2019_p2_carry_i_3_n_0,tmp14_fu_2019_p2_carry_i_4_n_0,tmp14_fu_2019_p2_carry_i_5_n_0}));
  CARRY4 tmp14_fu_2019_p2_carry__0
       (.CI(tmp14_fu_2019_p2_carry_n_0),
        .CO({tmp14_fu_2019_p2_carry__0_n_0,tmp14_fu_2019_p2_carry__0_n_1,tmp14_fu_2019_p2_carry__0_n_2,tmp14_fu_2019_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp15_fu_1989_p2[8:5]),
        .O(tmp14_fu_2019_p2[8:5]),
        .S({tmp14_fu_2019_p2_carry__0_i_2_n_0,tmp14_fu_2019_p2_carry__0_i_3_n_0,tmp14_fu_2019_p2_carry__0_i_4_n_0,tmp14_fu_2019_p2_carry__0_i_5_n_0}));
  CARRY4 tmp14_fu_2019_p2_carry__0_i_1
       (.CI(tmp14_fu_2019_p2_carry_i_1_n_0),
        .CO({tmp14_fu_2019_p2_carry__0_i_1_n_0,tmp14_fu_2019_p2_carry__0_i_1_n_1,tmp14_fu_2019_p2_carry__0_i_1_n_2,tmp14_fu_2019_p2_carry__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[6:3]),
        .O(tmp15_fu_1989_p2[8:5]),
        .S({tmp14_fu_2019_p2_carry__0_i_6_n_0,tmp14_fu_2019_p2_carry__0_i_7_n_0,tmp14_fu_2019_p2_carry__0_i_8_n_0,tmp14_fu_2019_p2_carry__0_i_9_n_0}));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    tmp14_fu_2019_p2_carry__0_i_10
       (.I0(p_shl_fu_1926_p3[5]),
        .I1(p_shl_fu_1926_p3[3]),
        .I2(p_shl_fu_1926_p3[1]),
        .I3(p_shl_fu_1926_p3[2]),
        .I4(p_shl_fu_1926_p3[4]),
        .I5(p_shl_fu_1926_p3[6]),
        .O(tmp14_fu_2019_p2_carry__0_i_10_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    tmp14_fu_2019_p2_carry__0_i_11
       (.I0(p_shl_fu_1926_p3[4]),
        .I1(p_shl_fu_1926_p3[2]),
        .I2(p_shl_fu_1926_p3[1]),
        .I3(p_shl_fu_1926_p3[3]),
        .I4(p_shl_fu_1926_p3[5]),
        .O(tmp14_fu_2019_p2_carry__0_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp14_fu_2019_p2_carry__0_i_2
       (.I0(tmp15_fu_1989_p2[8]),
        .I1(tmp16_fu_2009_p2[8]),
        .O(tmp14_fu_2019_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp14_fu_2019_p2_carry__0_i_3
       (.I0(tmp15_fu_1989_p2[7]),
        .I1(tmp16_fu_2009_p2[7]),
        .O(tmp14_fu_2019_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp14_fu_2019_p2_carry__0_i_4
       (.I0(tmp15_fu_1989_p2[6]),
        .I1(tmp16_fu_2009_p2[6]),
        .O(tmp14_fu_2019_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp14_fu_2019_p2_carry__0_i_5
       (.I0(tmp15_fu_1989_p2[5]),
        .I1(tmp16_fu_2009_p2[5]),
        .O(tmp14_fu_2019_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9969)) 
    tmp14_fu_2019_p2_carry__0_i_6
       (.I0(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[6]),
        .I1(p_shl_fu_1926_p3[8]),
        .I2(tmp14_fu_2019_p2_carry__0_i_10_n_0),
        .I3(p_shl_fu_1926_p3[7]),
        .O(tmp14_fu_2019_p2_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    tmp14_fu_2019_p2_carry__0_i_7
       (.I0(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[5]),
        .I1(p_shl_fu_1926_p3[7]),
        .I2(tmp14_fu_2019_p2_carry__0_i_10_n_0),
        .O(tmp14_fu_2019_p2_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    tmp14_fu_2019_p2_carry__0_i_8
       (.I0(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[4]),
        .I1(p_shl_fu_1926_p3[6]),
        .I2(tmp14_fu_2019_p2_carry__0_i_11_n_0),
        .O(tmp14_fu_2019_p2_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    tmp14_fu_2019_p2_carry__0_i_9
       (.I0(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[3]),
        .I1(p_shl_fu_1926_p3[5]),
        .I2(p_shl_fu_1926_p3[3]),
        .I3(p_shl_fu_1926_p3[1]),
        .I4(p_shl_fu_1926_p3[2]),
        .I5(p_shl_fu_1926_p3[4]),
        .O(tmp14_fu_2019_p2_carry__0_i_9_n_0));
  CARRY4 tmp14_fu_2019_p2_carry__1
       (.CI(tmp14_fu_2019_p2_carry__0_n_0),
        .CO({NLW_tmp14_fu_2019_p2_carry__1_CO_UNCONNECTED[3:2],tmp14_fu_2019_p2_carry__1_n_2,tmp14_fu_2019_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp14_fu_2019_p2_carry__1_i_1_n_0,tmp15_fu_1989_p2[9]}),
        .O({NLW_tmp14_fu_2019_p2_carry__1_O_UNCONNECTED[3],tmp14_fu_2019_p2[11:9]}),
        .S({1'b0,1'b1,tmp14_fu_2019_p2_carry__1_i_3_n_0,tmp14_fu_2019_p2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp14_fu_2019_p2_carry__1_i_1
       (.I0(tmp15_fu_1989_p2[10]),
        .O(tmp14_fu_2019_p2_carry__1_i_1_n_0));
  CARRY4 tmp14_fu_2019_p2_carry__1_i_2
       (.CI(tmp14_fu_2019_p2_carry__0_i_1_n_0),
        .CO({NLW_tmp14_fu_2019_p2_carry__1_i_2_CO_UNCONNECTED[3:1],tmp14_fu_2019_p2_carry__1_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[7]}),
        .O({NLW_tmp14_fu_2019_p2_carry__1_i_2_O_UNCONNECTED[3:2],tmp15_fu_1989_p2[10:9]}),
        .S({1'b0,1'b0,r_V_7_4_1_fu_1938_p2,tmp14_fu_2019_p2_carry__1_i_6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp14_fu_2019_p2_carry__1_i_3
       (.I0(tmp15_fu_1989_p2[10]),
        .I1(tmp16_fu_2009_p2[10]),
        .O(tmp14_fu_2019_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp14_fu_2019_p2_carry__1_i_4
       (.I0(tmp15_fu_1989_p2[9]),
        .I1(tmp16_fu_2009_p2[9]),
        .O(tmp14_fu_2019_p2_carry__1_i_4_n_0));
  LUT3 #(
    .INIT(8'hFB)) 
    tmp14_fu_2019_p2_carry__1_i_5
       (.I0(p_shl_fu_1926_p3[8]),
        .I1(tmp14_fu_2019_p2_carry__0_i_10_n_0),
        .I2(p_shl_fu_1926_p3[7]),
        .O(r_V_7_4_1_fu_1938_p2));
  LUT4 #(
    .INIT(16'h04FB)) 
    tmp14_fu_2019_p2_carry__1_i_6
       (.I0(p_shl_fu_1926_p3[8]),
        .I1(tmp14_fu_2019_p2_carry__0_i_10_n_0),
        .I2(p_shl_fu_1926_p3[7]),
        .I3(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[7]),
        .O(tmp14_fu_2019_p2_carry__1_i_6_n_0));
  CARRY4 tmp14_fu_2019_p2_carry_i_1
       (.CI(1'b0),
        .CO({tmp14_fu_2019_p2_carry_i_1_n_0,tmp14_fu_2019_p2_carry_i_1_n_1,tmp14_fu_2019_p2_carry_i_1_n_2,tmp14_fu_2019_p2_carry_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[2:0],1'b0}),
        .O(tmp15_fu_1989_p2[4:1]),
        .S({tmp14_fu_2019_p2_carry_i_6_n_0,tmp14_fu_2019_p2_carry_i_7_n_0,tmp14_fu_2019_p2_carry_i_8_n_0,p_shl_fu_1926_p3[1]}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp14_fu_2019_p2_carry_i_2
       (.I0(tmp15_fu_1989_p2[4]),
        .I1(tmp16_fu_2009_p2[4]),
        .O(tmp14_fu_2019_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp14_fu_2019_p2_carry_i_3
       (.I0(tmp15_fu_1989_p2[3]),
        .I1(tmp16_fu_2009_p2[3]),
        .O(tmp14_fu_2019_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp14_fu_2019_p2_carry_i_4
       (.I0(tmp15_fu_1989_p2[2]),
        .I1(tmp16_fu_2009_p2[2]),
        .O(tmp14_fu_2019_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp14_fu_2019_p2_carry_i_5
       (.I0(tmp15_fu_1989_p2[1]),
        .I1(tmp16_fu_2009_p2[1]),
        .O(tmp14_fu_2019_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h99999996)) 
    tmp14_fu_2019_p2_carry_i_6
       (.I0(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[2]),
        .I1(p_shl_fu_1926_p3[4]),
        .I2(p_shl_fu_1926_p3[2]),
        .I3(p_shl_fu_1926_p3[1]),
        .I4(p_shl_fu_1926_p3[3]),
        .O(tmp14_fu_2019_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9996)) 
    tmp14_fu_2019_p2_carry_i_7
       (.I0(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[1]),
        .I1(p_shl_fu_1926_p3[3]),
        .I2(p_shl_fu_1926_p3[1]),
        .I3(p_shl_fu_1926_p3[2]),
        .O(tmp14_fu_2019_p2_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp14_fu_2019_p2_carry_i_8
       (.I0(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[0]),
        .I1(p_shl_fu_1926_p3[2]),
        .I2(p_shl_fu_1926_p3[1]),
        .O(tmp14_fu_2019_p2_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp14_reg_2716[1]_i_1 
       (.I0(tmp15_fu_1989_p2[1]),
        .I1(tmp16_fu_2009_p2[1]),
        .O(tmp14_fu_2019_p2[1]));
  FDRE \tmp14_reg_2716_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp16_fu_2009_p2__0),
        .Q(tmp14_reg_2716[0]),
        .R(1'b0));
  FDRE \tmp14_reg_2716_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp14_fu_2019_p2[10]),
        .Q(tmp14_reg_2716[10]),
        .R(1'b0));
  FDRE \tmp14_reg_2716_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp14_fu_2019_p2[11]),
        .Q(tmp14_reg_2716[11]),
        .R(1'b0));
  FDRE \tmp14_reg_2716_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp14_fu_2019_p2[1]),
        .Q(tmp14_reg_2716[1]),
        .R(1'b0));
  FDRE \tmp14_reg_2716_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp14_fu_2019_p2[2]),
        .Q(tmp14_reg_2716[2]),
        .R(1'b0));
  FDRE \tmp14_reg_2716_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp14_fu_2019_p2[3]),
        .Q(tmp14_reg_2716[3]),
        .R(1'b0));
  FDRE \tmp14_reg_2716_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp14_fu_2019_p2[4]),
        .Q(tmp14_reg_2716[4]),
        .R(1'b0));
  FDRE \tmp14_reg_2716_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp14_fu_2019_p2[5]),
        .Q(tmp14_reg_2716[5]),
        .R(1'b0));
  FDRE \tmp14_reg_2716_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp14_fu_2019_p2[6]),
        .Q(tmp14_reg_2716[6]),
        .R(1'b0));
  FDRE \tmp14_reg_2716_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp14_fu_2019_p2[7]),
        .Q(tmp14_reg_2716[7]),
        .R(1'b0));
  FDRE \tmp14_reg_2716_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp14_fu_2019_p2[8]),
        .Q(tmp14_reg_2716[8]),
        .R(1'b0));
  FDRE \tmp14_reg_2716_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp14_fu_2019_p2[9]),
        .Q(tmp14_reg_2716[9]),
        .R(1'b0));
  CARRY4 tmp16_fu_2009_p2__17_carry
       (.CI(1'b0),
        .CO({tmp16_fu_2009_p2__17_carry_n_0,tmp16_fu_2009_p2__17_carry_n_1,tmp16_fu_2009_p2__17_carry_n_2,tmp16_fu_2009_p2__17_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp17_cast_fu_2005_p1[3:1],src_kernel_win_0_va_3_fu_164[0]}),
        .O({tmp16_fu_2009_p2[3:1],tmp16_fu_2009_p2__0}),
        .S({tmp16_fu_2009_p2__17_carry_i_1_n_0,tmp16_fu_2009_p2__17_carry_i_2_n_0,tmp16_fu_2009_p2__17_carry_i_3_n_0,tmp16_fu_2009_p2__17_carry_i_4_n_0}));
  CARRY4 tmp16_fu_2009_p2__17_carry__0
       (.CI(tmp16_fu_2009_p2__17_carry_n_0),
        .CO({tmp16_fu_2009_p2__17_carry__0_n_0,tmp16_fu_2009_p2__17_carry__0_n_1,tmp16_fu_2009_p2__17_carry__0_n_2,tmp16_fu_2009_p2__17_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp17_cast_fu_2005_p1[7:4]),
        .O(tmp16_fu_2009_p2[7:4]),
        .S({tmp16_fu_2009_p2__17_carry__0_i_1_n_0,tmp16_fu_2009_p2__17_carry__0_i_2_n_0,tmp16_fu_2009_p2__17_carry__0_i_3_n_0,tmp16_fu_2009_p2__17_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'hA659)) 
    tmp16_fu_2009_p2__17_carry__0_i_1
       (.I0(src_kernel_win_0_va_3_fu_164[7]),
        .I1(tmp16_fu_2009_p2__17_carry__0_i_5_n_0),
        .I2(src_kernel_win_0_va_3_fu_164[6]),
        .I3(tmp17_cast_fu_2005_p1[7]),
        .O(tmp16_fu_2009_p2__17_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    tmp16_fu_2009_p2__17_carry__0_i_2
       (.I0(src_kernel_win_0_va_3_fu_164[6]),
        .I1(tmp16_fu_2009_p2__17_carry__0_i_5_n_0),
        .I2(tmp17_cast_fu_2005_p1[6]),
        .O(tmp16_fu_2009_p2__17_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    tmp16_fu_2009_p2__17_carry__0_i_3
       (.I0(src_kernel_win_0_va_3_fu_164[5]),
        .I1(tmp16_fu_2009_p2__17_carry__0_i_6_n_0),
        .I2(tmp17_cast_fu_2005_p1[5]),
        .O(tmp16_fu_2009_p2__17_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    tmp16_fu_2009_p2__17_carry__0_i_4
       (.I0(src_kernel_win_0_va_3_fu_164[4]),
        .I1(src_kernel_win_0_va_3_fu_164[2]),
        .I2(src_kernel_win_0_va_3_fu_164[1]),
        .I3(src_kernel_win_0_va_3_fu_164[0]),
        .I4(src_kernel_win_0_va_3_fu_164[3]),
        .I5(tmp17_cast_fu_2005_p1[4]),
        .O(tmp16_fu_2009_p2__17_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    tmp16_fu_2009_p2__17_carry__0_i_5
       (.I0(src_kernel_win_0_va_3_fu_164[4]),
        .I1(src_kernel_win_0_va_3_fu_164[2]),
        .I2(src_kernel_win_0_va_3_fu_164[1]),
        .I3(src_kernel_win_0_va_3_fu_164[0]),
        .I4(src_kernel_win_0_va_3_fu_164[3]),
        .I5(src_kernel_win_0_va_3_fu_164[5]),
        .O(tmp16_fu_2009_p2__17_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    tmp16_fu_2009_p2__17_carry__0_i_6
       (.I0(src_kernel_win_0_va_3_fu_164[3]),
        .I1(src_kernel_win_0_va_3_fu_164[0]),
        .I2(src_kernel_win_0_va_3_fu_164[1]),
        .I3(src_kernel_win_0_va_3_fu_164[2]),
        .I4(src_kernel_win_0_va_3_fu_164[4]),
        .O(tmp16_fu_2009_p2__17_carry__0_i_6_n_0));
  CARRY4 tmp16_fu_2009_p2__17_carry__1
       (.CI(tmp16_fu_2009_p2__17_carry__0_n_0),
        .CO({NLW_tmp16_fu_2009_p2__17_carry__1_CO_UNCONNECTED[3:2],tmp16_fu_2009_p2__17_carry__1_n_2,tmp16_fu_2009_p2__17_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp17_cast_fu_2005_p1[8],tmp16_fu_2009_p2__17_carry__1_i_1_n_0}),
        .O({NLW_tmp16_fu_2009_p2__17_carry__1_O_UNCONNECTED[3],tmp16_fu_2009_p2[10:8]}),
        .S({1'b0,tmp16_fu_2009_p2_carry__1_n_6,tmp16_fu_2009_p2__17_carry__1_i_2_n_0,tmp16_fu_2009_p2__17_carry__1_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp16_fu_2009_p2__17_carry__1_i_1
       (.I0(tmp17_cast_fu_2005_p1[8]),
        .O(tmp16_fu_2009_p2__17_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp16_fu_2009_p2__17_carry__1_i_2
       (.I0(tmp17_cast_fu_2005_p1[8]),
        .I1(tmp16_fu_2009_p2_carry__1_n_6),
        .O(tmp16_fu_2009_p2__17_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h5565)) 
    tmp16_fu_2009_p2__17_carry__1_i_3
       (.I0(tmp17_cast_fu_2005_p1[8]),
        .I1(src_kernel_win_0_va_3_fu_164[7]),
        .I2(tmp16_fu_2009_p2__17_carry__0_i_5_n_0),
        .I3(src_kernel_win_0_va_3_fu_164[6]),
        .O(tmp16_fu_2009_p2__17_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    tmp16_fu_2009_p2__17_carry_i_1
       (.I0(src_kernel_win_0_va_3_fu_164[3]),
        .I1(src_kernel_win_0_va_3_fu_164[0]),
        .I2(src_kernel_win_0_va_3_fu_164[1]),
        .I3(src_kernel_win_0_va_3_fu_164[2]),
        .I4(tmp17_cast_fu_2005_p1[3]),
        .O(tmp16_fu_2009_p2__17_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hA956)) 
    tmp16_fu_2009_p2__17_carry_i_2
       (.I0(src_kernel_win_0_va_3_fu_164[2]),
        .I1(src_kernel_win_0_va_3_fu_164[1]),
        .I2(src_kernel_win_0_va_3_fu_164[0]),
        .I3(tmp17_cast_fu_2005_p1[2]),
        .O(tmp16_fu_2009_p2__17_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp16_fu_2009_p2__17_carry_i_3
       (.I0(src_kernel_win_0_va_3_fu_164[1]),
        .I1(src_kernel_win_0_va_3_fu_164[0]),
        .I2(tmp17_cast_fu_2005_p1[1]),
        .O(tmp16_fu_2009_p2__17_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp16_fu_2009_p2__17_carry_i_4
       (.I0(src_kernel_win_0_va_3_fu_164[0]),
        .I1(tmp17_cast_fu_2005_p1[0]),
        .O(tmp16_fu_2009_p2__17_carry_i_4_n_0));
  CARRY4 tmp16_fu_2009_p2_carry
       (.CI(1'b0),
        .CO({tmp16_fu_2009_p2_carry_n_0,tmp16_fu_2009_p2_carry_n_1,tmp16_fu_2009_p2_carry_n_2,tmp16_fu_2009_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[3:1],1'b0}),
        .O({tmp17_cast_fu_2005_p1[3:1],tmp24_fu_2042_p2[0]}),
        .S({tmp16_fu_2009_p2_carry_i_1_n_0,tmp16_fu_2009_p2_carry_i_2_n_0,tmp16_fu_2009_p2_carry_i_3_n_0,tmp17_cast_fu_2005_p1[0]}));
  CARRY4 tmp16_fu_2009_p2_carry__0
       (.CI(tmp16_fu_2009_p2_carry_n_0),
        .CO({tmp16_fu_2009_p2_carry__0_n_0,tmp16_fu_2009_p2_carry__0_n_1,tmp16_fu_2009_p2_carry__0_n_2,tmp16_fu_2009_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[7:4]),
        .O(tmp17_cast_fu_2005_p1[7:4]),
        .S({tmp16_fu_2009_p2_carry__0_i_1_n_0,tmp16_fu_2009_p2_carry__0_i_2_n_0,tmp16_fu_2009_p2_carry__0_i_3_n_0,tmp16_fu_2009_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp16_fu_2009_p2_carry__0_i_1
       (.I0(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[7]),
        .I1(src_kernel_win_0_va_fu_152[6]),
        .O(tmp16_fu_2009_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp16_fu_2009_p2_carry__0_i_2
       (.I0(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[6]),
        .I1(src_kernel_win_0_va_fu_152[5]),
        .O(tmp16_fu_2009_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp16_fu_2009_p2_carry__0_i_3
       (.I0(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[5]),
        .I1(src_kernel_win_0_va_fu_152[4]),
        .O(tmp16_fu_2009_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp16_fu_2009_p2_carry__0_i_4
       (.I0(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[4]),
        .I1(src_kernel_win_0_va_fu_152[3]),
        .O(tmp16_fu_2009_p2_carry__0_i_4_n_0));
  CARRY4 tmp16_fu_2009_p2_carry__1
       (.CI(tmp16_fu_2009_p2_carry__0_n_0),
        .CO({NLW_tmp16_fu_2009_p2_carry__1_CO_UNCONNECTED[3:1],tmp16_fu_2009_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp16_fu_2009_p2_carry__1_O_UNCONNECTED[3:2],tmp16_fu_2009_p2_carry__1_n_6,tmp17_cast_fu_2005_p1[8]}),
        .S({1'b0,1'b0,1'b1,src_kernel_win_0_va_fu_152[7]}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp16_fu_2009_p2_carry_i_1
       (.I0(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[3]),
        .I1(src_kernel_win_0_va_fu_152[2]),
        .O(tmp16_fu_2009_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp16_fu_2009_p2_carry_i_2
       (.I0(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[2]),
        .I1(src_kernel_win_0_va_fu_152[1]),
        .O(tmp16_fu_2009_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp16_fu_2009_p2_carry_i_3
       (.I0(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[1]),
        .I1(src_kernel_win_0_va_fu_152[0]),
        .O(tmp16_fu_2009_p2_carry_i_3_n_0));
  CARRY4 tmp18_fu_2204_p2__0_carry
       (.CI(1'b0),
        .CO({tmp18_fu_2204_p2__0_carry_n_0,tmp18_fu_2204_p2__0_carry_n_1,tmp18_fu_2204_p2__0_carry_n_2,tmp18_fu_2204_p2__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp18_fu_2204_p2__0_carry_i_1_n_0,tmp18_fu_2204_p2__0_carry_i_2_n_0,tmp18_fu_2204_p2__0_carry_i_3_n_0,1'b0}),
        .O({tmp18_fu_2204_p2__0_carry_n_4,tmp18_fu_2204_p2__0_carry_n_5,tmp18_fu_2204_p2__0_carry_n_6,tmp18_fu_2204_p2__0_carry_n_7}),
        .S({tmp18_fu_2204_p2__0_carry_i_4_n_0,tmp18_fu_2204_p2__0_carry_i_5_n_0,tmp18_fu_2204_p2__0_carry_i_6_n_0,tmp18_fu_2204_p2__0_carry_i_7_n_0}));
  CARRY4 tmp18_fu_2204_p2__0_carry__0
       (.CI(tmp18_fu_2204_p2__0_carry_n_0),
        .CO({NLW_tmp18_fu_2204_p2__0_carry__0_CO_UNCONNECTED[3:1],tmp18_fu_2204_p2__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp18_fu_2204_p2__0_carry__0_i_1_n_0}),
        .O({NLW_tmp18_fu_2204_p2__0_carry__0_O_UNCONNECTED[3:2],tmp18_fu_2204_p2__0_carry__0_n_6,tmp18_fu_2204_p2__0_carry__0_n_7}),
        .S({1'b0,1'b0,tmp18_fu_2204_p2__0_carry__0_i_2_n_0,tmp18_fu_2204_p2__0_carry__0_i_3_n_0}));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp18_fu_2204_p2__0_carry__0_i_1
       (.I0(tmp_62_reg_2701[5]),
        .I1(tmp_63_reg_2706[5]),
        .I2(tmp_61_reg_2691[5]),
        .O(tmp18_fu_2204_p2__0_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    tmp18_fu_2204_p2__0_carry__0_i_2
       (.I0(tmp_61_reg_2691[6]),
        .I1(tmp_63_reg_2706[6]),
        .I2(tmp_62_reg_2701[6]),
        .I3(tmp_63_reg_2706[7]),
        .I4(tmp_62_reg_2701[7]),
        .I5(tmp_61_reg_2691[7]),
        .O(tmp18_fu_2204_p2__0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp18_fu_2204_p2__0_carry__0_i_3
       (.I0(tmp18_fu_2204_p2__0_carry__0_i_1_n_0),
        .I1(tmp_63_reg_2706[6]),
        .I2(tmp_62_reg_2701[6]),
        .I3(tmp_61_reg_2691[6]),
        .O(tmp18_fu_2204_p2__0_carry__0_i_3_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp18_fu_2204_p2__0_carry_i_1
       (.I0(tmp_62_reg_2701[4]),
        .I1(tmp_63_reg_2706[4]),
        .I2(tmp_61_reg_2691[4]),
        .O(tmp18_fu_2204_p2__0_carry_i_1_n_0));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp18_fu_2204_p2__0_carry_i_2
       (.I0(tmp_62_reg_2701[3]),
        .I1(tmp_63_reg_2706[3]),
        .I2(tmp_61_reg_2691[3]),
        .O(tmp18_fu_2204_p2__0_carry_i_2_n_0));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp18_fu_2204_p2__0_carry_i_3
       (.I0(tmp_62_reg_2701[2]),
        .I1(tmp_63_reg_2706[2]),
        .I2(tmp_61_reg_2691[2]),
        .O(tmp18_fu_2204_p2__0_carry_i_3_n_0));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp18_fu_2204_p2__0_carry_i_4
       (.I0(tmp_62_reg_2701[5]),
        .I1(tmp_63_reg_2706[5]),
        .I2(tmp_61_reg_2691[5]),
        .I3(tmp18_fu_2204_p2__0_carry_i_1_n_0),
        .O(tmp18_fu_2204_p2__0_carry_i_4_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp18_fu_2204_p2__0_carry_i_5
       (.I0(tmp_62_reg_2701[4]),
        .I1(tmp_63_reg_2706[4]),
        .I2(tmp_61_reg_2691[4]),
        .I3(tmp18_fu_2204_p2__0_carry_i_2_n_0),
        .O(tmp18_fu_2204_p2__0_carry_i_5_n_0));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp18_fu_2204_p2__0_carry_i_6
       (.I0(tmp_62_reg_2701[3]),
        .I1(tmp_63_reg_2706[3]),
        .I2(tmp_61_reg_2691[3]),
        .I3(tmp18_fu_2204_p2__0_carry_i_3_n_0),
        .O(tmp18_fu_2204_p2__0_carry_i_6_n_0));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'h96)) 
    tmp18_fu_2204_p2__0_carry_i_7
       (.I0(tmp_62_reg_2701[2]),
        .I1(tmp_63_reg_2706[2]),
        .I2(tmp_61_reg_2691[2]),
        .O(tmp18_fu_2204_p2__0_carry_i_7_n_0));
  CARRY4 tmp18_fu_2204_p2__17_carry
       (.CI(1'b0),
        .CO({tmp18_fu_2204_p2__17_carry_n_0,tmp18_fu_2204_p2__17_carry_n_1,tmp18_fu_2204_p2__17_carry_n_2,tmp18_fu_2204_p2__17_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp18_fu_2204_p2__17_carry_i_1_n_0,tmp_60_reg_2686[3:1]}),
        .O({tmp18_fu_2204_p2[4:2],NLW_tmp18_fu_2204_p2__17_carry_O_UNCONNECTED[0]}),
        .S({tmp18_fu_2204_p2__17_carry_i_2_n_0,tmp18_fu_2204_p2__17_carry_i_3_n_0,tmp18_fu_2204_p2__17_carry_i_4_n_0,tmp18_fu_2204_p2__17_carry_i_5_n_0}));
  CARRY4 tmp18_fu_2204_p2__17_carry__0
       (.CI(tmp18_fu_2204_p2__17_carry_n_0),
        .CO({NLW_tmp18_fu_2204_p2__17_carry__0_CO_UNCONNECTED[3:2],tmp18_fu_2204_p2__17_carry__0_n_2,tmp18_fu_2204_p2__17_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp18_fu_2204_p2__17_carry__0_i_1_n_0,tmp18_fu_2204_p2__17_carry__0_i_2_n_0}),
        .O({NLW_tmp18_fu_2204_p2__17_carry__0_O_UNCONNECTED[3],tmp18_fu_2204_p2[7:5]}),
        .S({1'b0,tmp18_fu_2204_p2__17_carry__0_i_3_n_0,tmp18_fu_2204_p2__17_carry__0_i_4_n_0,tmp18_fu_2204_p2__17_carry__0_i_5_n_0}));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp18_fu_2204_p2__17_carry__0_i_1
       (.I0(tmp18_fu_2204_p2__0_carry_n_4),
        .I1(tmp21_reg_2721[5]),
        .I2(tmp_60_reg_2686[5]),
        .O(tmp18_fu_2204_p2__17_carry__0_i_1_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp18_fu_2204_p2__17_carry__0_i_2
       (.I0(tmp18_fu_2204_p2__0_carry_n_5),
        .I1(tmp21_reg_2721[4]),
        .I2(tmp_60_reg_2686[4]),
        .O(tmp18_fu_2204_p2__17_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    tmp18_fu_2204_p2__17_carry__0_i_3
       (.I0(tmp_60_reg_2686[6]),
        .I1(tmp21_reg_2721[6]),
        .I2(tmp18_fu_2204_p2__0_carry__0_n_7),
        .I3(tmp21_reg_2721[7]),
        .I4(tmp18_fu_2204_p2__0_carry__0_n_6),
        .I5(tmp_60_reg_2686[7]),
        .O(tmp18_fu_2204_p2__17_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp18_fu_2204_p2__17_carry__0_i_4
       (.I0(tmp18_fu_2204_p2__17_carry__0_i_1_n_0),
        .I1(tmp21_reg_2721[6]),
        .I2(tmp18_fu_2204_p2__0_carry__0_n_7),
        .I3(tmp_60_reg_2686[6]),
        .O(tmp18_fu_2204_p2__17_carry__0_i_4_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp18_fu_2204_p2__17_carry__0_i_5
       (.I0(tmp18_fu_2204_p2__0_carry_n_4),
        .I1(tmp21_reg_2721[5]),
        .I2(tmp_60_reg_2686[5]),
        .I3(tmp18_fu_2204_p2__17_carry__0_i_2_n_0),
        .O(tmp18_fu_2204_p2__17_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp18_fu_2204_p2__17_carry_i_1
       (.I0(tmp_60_reg_2686[4]),
        .I1(tmp18_fu_2204_p2__0_carry_n_5),
        .I2(tmp21_reg_2721[4]),
        .O(tmp18_fu_2204_p2__17_carry_i_1_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    tmp18_fu_2204_p2__17_carry_i_2
       (.I0(tmp18_fu_2204_p2__0_carry_n_5),
        .I1(tmp21_reg_2721[4]),
        .I2(tmp_60_reg_2686[4]),
        .I3(tmp21_reg_2721[3]),
        .I4(tmp18_fu_2204_p2__0_carry_n_6),
        .O(tmp18_fu_2204_p2__17_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp18_fu_2204_p2__17_carry_i_3
       (.I0(tmp18_fu_2204_p2__0_carry_n_6),
        .I1(tmp21_reg_2721[3]),
        .I2(tmp_60_reg_2686[3]),
        .O(tmp18_fu_2204_p2__17_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp18_fu_2204_p2__17_carry_i_4
       (.I0(tmp_60_reg_2686[2]),
        .I1(tmp18_fu_2204_p2__0_carry_n_7),
        .O(tmp18_fu_2204_p2__17_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp18_fu_2204_p2__17_carry_i_5
       (.I0(tmp_60_reg_2686[1]),
        .I1(tmp_62_reg_2701[1]),
        .O(tmp18_fu_2204_p2__17_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp18_reg_2742[1]_i_1 
       (.I0(tmp_60_reg_2686[1]),
        .I1(tmp_62_reg_2701[1]),
        .O(tmp18_fu_2204_p2[1]));
  FDRE \tmp18_reg_2742_reg[0] 
       (.C(ap_clk),
        .CE(isneg_reg_27360),
        .D(tmp_60_reg_2686[0]),
        .Q(tmp18_reg_2742[0]),
        .R(1'b0));
  FDRE \tmp18_reg_2742_reg[1] 
       (.C(ap_clk),
        .CE(isneg_reg_27360),
        .D(tmp18_fu_2204_p2[1]),
        .Q(tmp18_reg_2742[1]),
        .R(1'b0));
  FDRE \tmp18_reg_2742_reg[2] 
       (.C(ap_clk),
        .CE(isneg_reg_27360),
        .D(tmp18_fu_2204_p2[2]),
        .Q(tmp18_reg_2742[2]),
        .R(1'b0));
  FDRE \tmp18_reg_2742_reg[3] 
       (.C(ap_clk),
        .CE(isneg_reg_27360),
        .D(tmp18_fu_2204_p2[3]),
        .Q(tmp18_reg_2742[3]),
        .R(1'b0));
  FDRE \tmp18_reg_2742_reg[4] 
       (.C(ap_clk),
        .CE(isneg_reg_27360),
        .D(tmp18_fu_2204_p2[4]),
        .Q(tmp18_reg_2742[4]),
        .R(1'b0));
  FDRE \tmp18_reg_2742_reg[5] 
       (.C(ap_clk),
        .CE(isneg_reg_27360),
        .D(tmp18_fu_2204_p2[5]),
        .Q(tmp18_reg_2742[5]),
        .R(1'b0));
  FDRE \tmp18_reg_2742_reg[6] 
       (.C(ap_clk),
        .CE(isneg_reg_27360),
        .D(tmp18_fu_2204_p2[6]),
        .Q(tmp18_reg_2742[6]),
        .R(1'b0));
  FDRE \tmp18_reg_2742_reg[7] 
       (.C(ap_clk),
        .CE(isneg_reg_27360),
        .D(tmp18_fu_2204_p2[7]),
        .Q(tmp18_reg_2742[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp21_reg_2721[3]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_168[0]),
        .I1(src_kernel_win_0_va_6_fu_176[0]),
        .O(\tmp21_reg_2721[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \tmp21_reg_2721[4]_i_1 
       (.I0(src_kernel_win_0_va_6_fu_176[0]),
        .I1(src_kernel_win_0_va_4_fu_168[0]),
        .I2(src_kernel_win_0_va_6_fu_176[1]),
        .I3(src_kernel_win_0_va_4_fu_168[1]),
        .O(tmp21_fu_2025_p2[4]));
  LUT6 #(
    .INIT(64'h4BB4F00F0FF04BB4)) 
    \tmp21_reg_2721[5]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_168[0]),
        .I1(src_kernel_win_0_va_6_fu_176[0]),
        .I2(src_kernel_win_0_va_4_fu_168[2]),
        .I3(src_kernel_win_0_va_6_fu_176[2]),
        .I4(src_kernel_win_0_va_4_fu_168[1]),
        .I5(src_kernel_win_0_va_6_fu_176[1]),
        .O(tmp21_fu_2025_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h69699669)) 
    \tmp21_reg_2721[6]_i_1 
       (.I0(\tmp21_reg_2721[7]_i_2_n_0 ),
        .I1(src_kernel_win_0_va_4_fu_168[3]),
        .I2(src_kernel_win_0_va_6_fu_176[3]),
        .I3(src_kernel_win_0_va_4_fu_168[2]),
        .I4(src_kernel_win_0_va_6_fu_176[2]),
        .O(tmp21_fu_2025_p2[6]));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \tmp21_reg_2721[7]_i_1 
       (.I0(\tmp21_reg_2721[7]_i_2_n_0 ),
        .I1(\tmp21_reg_2721[7]_i_3_n_0 ),
        .I2(src_kernel_win_0_va_4_fu_168[4]),
        .I3(src_kernel_win_0_va_6_fu_176[4]),
        .I4(src_kernel_win_0_va_4_fu_168[3]),
        .I5(src_kernel_win_0_va_6_fu_176[3]),
        .O(tmp21_fu_2025_p2[7]));
  LUT6 #(
    .INIT(64'h9909090099099909)) 
    \tmp21_reg_2721[7]_i_2 
       (.I0(src_kernel_win_0_va_6_fu_176[2]),
        .I1(src_kernel_win_0_va_4_fu_168[2]),
        .I2(src_kernel_win_0_va_6_fu_176[1]),
        .I3(src_kernel_win_0_va_4_fu_168[1]),
        .I4(src_kernel_win_0_va_4_fu_168[0]),
        .I5(src_kernel_win_0_va_6_fu_176[0]),
        .O(\tmp21_reg_2721[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp21_reg_2721[7]_i_3 
       (.I0(src_kernel_win_0_va_4_fu_168[2]),
        .I1(src_kernel_win_0_va_6_fu_176[2]),
        .O(\tmp21_reg_2721[7]_i_3_n_0 ));
  FDRE \tmp21_reg_2721_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(\tmp21_reg_2721[3]_i_1_n_0 ),
        .Q(tmp21_reg_2721[3]),
        .R(1'b0));
  FDRE \tmp21_reg_2721_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp21_fu_2025_p2[4]),
        .Q(tmp21_reg_2721[4]),
        .R(1'b0));
  FDRE \tmp21_reg_2721_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp21_fu_2025_p2[5]),
        .Q(tmp21_reg_2721[5]),
        .R(1'b0));
  FDRE \tmp21_reg_2721_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp21_fu_2025_p2[6]),
        .Q(tmp21_reg_2721[6]),
        .R(1'b0));
  FDRE \tmp21_reg_2721_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp21_fu_2025_p2[7]),
        .Q(tmp21_reg_2721[7]),
        .R(1'b0));
  CARRY4 tmp23_fu_2031_p2_carry
       (.CI(1'b0),
        .CO({tmp23_fu_2031_p2_carry_n_0,tmp23_fu_2031_p2_carry_n_1,tmp23_fu_2031_p2_carry_n_2,tmp23_fu_2031_p2_carry_n_3}),
        .CYINIT(tmp23_fu_2031_p2_carry_i_1_n_0),
        .DI({src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[2:0],1'b0}),
        .O(tmp23_fu_2031_p2[4:1]),
        .S({tmp23_fu_2031_p2_carry_i_2_n_0,tmp23_fu_2031_p2_carry_i_3_n_0,tmp23_fu_2031_p2_carry_i_4_n_0,tmp23_fu_2031_p2_carry_i_5_n_0}));
  CARRY4 tmp23_fu_2031_p2_carry__0
       (.CI(tmp23_fu_2031_p2_carry_n_0),
        .CO({NLW_tmp23_fu_2031_p2_carry__0_CO_UNCONNECTED[3:2],tmp23_fu_2031_p2_carry__0_n_2,tmp23_fu_2031_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[4:3]}),
        .O({NLW_tmp23_fu_2031_p2_carry__0_O_UNCONNECTED[3],tmp23_fu_2031_p2[7:5]}),
        .S({1'b0,tmp23_fu_2031_p2_carry__0_i_1_n_0,tmp23_fu_2031_p2_carry__0_i_2_n_0,tmp23_fu_2031_p2_carry__0_i_3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp23_fu_2031_p2_carry__0_i_1
       (.I0(src_kernel_win_0_va_3_fu_164[7]),
        .I1(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[5]),
        .O(tmp23_fu_2031_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp23_fu_2031_p2_carry__0_i_2
       (.I0(src_kernel_win_0_va_3_fu_164[6]),
        .I1(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[4]),
        .O(tmp23_fu_2031_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp23_fu_2031_p2_carry__0_i_3
       (.I0(src_kernel_win_0_va_3_fu_164[5]),
        .I1(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[3]),
        .O(tmp23_fu_2031_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp23_fu_2031_p2_carry_i_1
       (.I0(src_kernel_win_0_va_3_fu_164[0]),
        .O(tmp23_fu_2031_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp23_fu_2031_p2_carry_i_2
       (.I0(src_kernel_win_0_va_3_fu_164[4]),
        .I1(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[2]),
        .O(tmp23_fu_2031_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp23_fu_2031_p2_carry_i_3
       (.I0(src_kernel_win_0_va_3_fu_164[3]),
        .I1(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[1]),
        .O(tmp23_fu_2031_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp23_fu_2031_p2_carry_i_4
       (.I0(src_kernel_win_0_va_3_fu_164[2]),
        .I1(src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg[0]),
        .O(tmp23_fu_2031_p2_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp23_fu_2031_p2_carry_i_5
       (.I0(src_kernel_win_0_va_3_fu_164[1]),
        .O(tmp23_fu_2031_p2_carry_i_5_n_0));
  FDRE \tmp23_reg_2726_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(tmp23_reg_2726[0]),
        .Q(tmp23_reg_2726_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \tmp23_reg_2726_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(tmp23_reg_2726[1]),
        .Q(tmp23_reg_2726_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \tmp23_reg_2726_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(tmp23_reg_2726[2]),
        .Q(tmp23_reg_2726_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \tmp23_reg_2726_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(tmp23_reg_2726[3]),
        .Q(tmp23_reg_2726_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \tmp23_reg_2726_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(tmp23_reg_2726[4]),
        .Q(tmp23_reg_2726_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \tmp23_reg_2726_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(tmp23_reg_2726[5]),
        .Q(tmp23_reg_2726_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \tmp23_reg_2726_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(tmp23_reg_2726[6]),
        .Q(tmp23_reg_2726_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \tmp23_reg_2726_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(tmp23_reg_2726[7]),
        .Q(tmp23_reg_2726_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \tmp23_reg_2726_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(src_kernel_win_0_va_3_fu_164[0]),
        .Q(tmp23_reg_2726[0]),
        .R(1'b0));
  FDRE \tmp23_reg_2726_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp23_fu_2031_p2[1]),
        .Q(tmp23_reg_2726[1]),
        .R(1'b0));
  FDRE \tmp23_reg_2726_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp23_fu_2031_p2[2]),
        .Q(tmp23_reg_2726[2]),
        .R(1'b0));
  FDRE \tmp23_reg_2726_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp23_fu_2031_p2[3]),
        .Q(tmp23_reg_2726[3]),
        .R(1'b0));
  FDRE \tmp23_reg_2726_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp23_fu_2031_p2[4]),
        .Q(tmp23_reg_2726[4]),
        .R(1'b0));
  FDRE \tmp23_reg_2726_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp23_fu_2031_p2[5]),
        .Q(tmp23_reg_2726[5]),
        .R(1'b0));
  FDRE \tmp23_reg_2726_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp23_fu_2031_p2[6]),
        .Q(tmp23_reg_2726[6]),
        .R(1'b0));
  FDRE \tmp23_reg_2726_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp23_fu_2031_p2[7]),
        .Q(tmp23_reg_2726[7]),
        .R(1'b0));
  CARRY4 tmp24_fu_2042_p2_carry
       (.CI(1'b0),
        .CO({tmp24_fu_2042_p2_carry_n_0,tmp24_fu_2042_p2_carry_n_1,tmp24_fu_2042_p2_carry_n_2,tmp24_fu_2042_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp24_fu_2042_p2_carry_i_1_n_0,tmp24_fu_2042_p2_carry_i_2_n_0,tmp24_fu_2042_p2_carry_i_3_n_0,1'b0}),
        .O({tmp24_fu_2042_p2[3:1],NLW_tmp24_fu_2042_p2_carry_O_UNCONNECTED[0]}),
        .S({tmp24_fu_2042_p2_carry_i_4_n_0,tmp24_fu_2042_p2_carry_i_5_n_0,tmp24_fu_2042_p2_carry_i_6_n_0,tmp17_cast_fu_2005_p1[0]}));
  CARRY4 tmp24_fu_2042_p2_carry__0
       (.CI(tmp24_fu_2042_p2_carry_n_0),
        .CO({NLW_tmp24_fu_2042_p2_carry__0_CO_UNCONNECTED[3],tmp24_fu_2042_p2_carry__0_n_1,tmp24_fu_2042_p2_carry__0_n_2,tmp24_fu_2042_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp24_fu_2042_p2_carry__0_i_1_n_0,tmp24_fu_2042_p2_carry__0_i_2_n_0,tmp24_fu_2042_p2_carry__0_i_3_n_0}),
        .O(tmp24_fu_2042_p2[7:4]),
        .S({tmp24_fu_2042_p2_carry__0_i_4_n_0,tmp24_fu_2042_p2_carry__0_i_5_n_0,tmp24_fu_2042_p2_carry__0_i_6_n_0,tmp24_fu_2042_p2_carry__0_i_7_n_0}));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    tmp24_fu_2042_p2_carry__0_i_1
       (.I0(src_kernel_win_0_va_fu_152[4]),
        .I1(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[5]),
        .I2(p_shl_fu_1926_p3[5]),
        .O(tmp24_fu_2042_p2_carry__0_i_1_n_0));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    tmp24_fu_2042_p2_carry__0_i_2
       (.I0(src_kernel_win_0_va_fu_152[3]),
        .I1(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[4]),
        .I2(p_shl_fu_1926_p3[4]),
        .O(tmp24_fu_2042_p2_carry__0_i_2_n_0));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    tmp24_fu_2042_p2_carry__0_i_3
       (.I0(src_kernel_win_0_va_fu_152[2]),
        .I1(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[3]),
        .I2(p_shl_fu_1926_p3[3]),
        .O(tmp24_fu_2042_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    tmp24_fu_2042_p2_carry__0_i_4
       (.I0(p_shl_fu_1926_p3[6]),
        .I1(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[6]),
        .I2(src_kernel_win_0_va_fu_152[5]),
        .I3(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[7]),
        .I4(src_kernel_win_0_va_fu_152[6]),
        .I5(p_shl_fu_1926_p3[7]),
        .O(tmp24_fu_2042_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    tmp24_fu_2042_p2_carry__0_i_5
       (.I0(tmp24_fu_2042_p2_carry__0_i_1_n_0),
        .I1(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[6]),
        .I2(src_kernel_win_0_va_fu_152[5]),
        .I3(p_shl_fu_1926_p3[6]),
        .O(tmp24_fu_2042_p2_carry__0_i_5_n_0));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    tmp24_fu_2042_p2_carry__0_i_6
       (.I0(src_kernel_win_0_va_fu_152[4]),
        .I1(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[5]),
        .I2(p_shl_fu_1926_p3[5]),
        .I3(tmp24_fu_2042_p2_carry__0_i_2_n_0),
        .O(tmp24_fu_2042_p2_carry__0_i_6_n_0));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    tmp24_fu_2042_p2_carry__0_i_7
       (.I0(src_kernel_win_0_va_fu_152[3]),
        .I1(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[4]),
        .I2(p_shl_fu_1926_p3[4]),
        .I3(tmp24_fu_2042_p2_carry__0_i_3_n_0),
        .O(tmp24_fu_2042_p2_carry__0_i_7_n_0));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    tmp24_fu_2042_p2_carry_i_1
       (.I0(src_kernel_win_0_va_fu_152[1]),
        .I1(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[2]),
        .I2(p_shl_fu_1926_p3[2]),
        .O(tmp24_fu_2042_p2_carry_i_1_n_0));
  (* HLUTNM = "lutpair16" *) 
  LUT2 #(
    .INIT(4'hE)) 
    tmp24_fu_2042_p2_carry_i_2
       (.I0(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[1]),
        .I1(src_kernel_win_0_va_fu_152[0]),
        .O(tmp24_fu_2042_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp24_fu_2042_p2_carry_i_3
       (.I0(src_kernel_win_0_va_fu_152[0]),
        .I1(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[1]),
        .O(tmp24_fu_2042_p2_carry_i_3_n_0));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    tmp24_fu_2042_p2_carry_i_4
       (.I0(src_kernel_win_0_va_fu_152[2]),
        .I1(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[3]),
        .I2(p_shl_fu_1926_p3[3]),
        .I3(tmp24_fu_2042_p2_carry_i_1_n_0),
        .O(tmp24_fu_2042_p2_carry_i_4_n_0));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    tmp24_fu_2042_p2_carry_i_5
       (.I0(src_kernel_win_0_va_fu_152[1]),
        .I1(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[2]),
        .I2(p_shl_fu_1926_p3[2]),
        .I3(tmp24_fu_2042_p2_carry_i_2_n_0),
        .O(tmp24_fu_2042_p2_carry_i_5_n_0));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'h96)) 
    tmp24_fu_2042_p2_carry_i_6
       (.I0(src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg[1]),
        .I1(src_kernel_win_0_va_fu_152[0]),
        .I2(p_shl_fu_1926_p3[1]),
        .O(tmp24_fu_2042_p2_carry_i_6_n_0));
  FDRE \tmp24_reg_2731_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(tmp24_reg_2731[0]),
        .Q(tmp24_reg_2731_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \tmp24_reg_2731_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(tmp24_reg_2731[1]),
        .Q(tmp24_reg_2731_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \tmp24_reg_2731_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(tmp24_reg_2731[2]),
        .Q(tmp24_reg_2731_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \tmp24_reg_2731_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(tmp24_reg_2731[3]),
        .Q(tmp24_reg_2731_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \tmp24_reg_2731_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(tmp24_reg_2731[4]),
        .Q(tmp24_reg_2731_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \tmp24_reg_2731_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(tmp24_reg_2731[5]),
        .Q(tmp24_reg_2731_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \tmp24_reg_2731_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(tmp24_reg_2731[6]),
        .Q(tmp24_reg_2731_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \tmp24_reg_2731_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(tmp24_reg_2731[7]),
        .Q(tmp24_reg_2731_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \tmp24_reg_2731_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp24_fu_2042_p2[0]),
        .Q(tmp24_reg_2731[0]),
        .R(1'b0));
  FDRE \tmp24_reg_2731_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp24_fu_2042_p2[1]),
        .Q(tmp24_reg_2731[1]),
        .R(1'b0));
  FDRE \tmp24_reg_2731_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp24_fu_2042_p2[2]),
        .Q(tmp24_reg_2731[2]),
        .R(1'b0));
  FDRE \tmp24_reg_2731_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp24_fu_2042_p2[3]),
        .Q(tmp24_reg_2731[3]),
        .R(1'b0));
  FDRE \tmp24_reg_2731_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp24_fu_2042_p2[4]),
        .Q(tmp24_reg_2731[4]),
        .R(1'b0));
  FDRE \tmp24_reg_2731_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp24_fu_2042_p2[5]),
        .Q(tmp24_reg_2731[5]),
        .R(1'b0));
  FDRE \tmp24_reg_2731_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp24_fu_2042_p2[6]),
        .Q(tmp24_reg_2731[6]),
        .R(1'b0));
  FDRE \tmp24_reg_2731_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(tmp24_fu_2042_p2[7]),
        .Q(tmp24_reg_2731[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp2_reg_2671[11]_i_1 
       (.I0(or_cond_i_reg_2594_pp0_iter2_reg),
        .I1(k_buf_0_val_9_U_n_2),
        .O(p_Val2_10_1_reg_26610));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_2671[5]_i_2 
       (.I0(src_kernel_win_0_va_23_reg_2649[3]),
        .I1(src_kernel_win_0_va_12_fu_200[2]),
        .O(\tmp2_reg_2671[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_2671[5]_i_3 
       (.I0(src_kernel_win_0_va_23_reg_2649[2]),
        .I1(src_kernel_win_0_va_12_fu_200[1]),
        .O(\tmp2_reg_2671[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_2671[5]_i_4 
       (.I0(src_kernel_win_0_va_23_reg_2649[1]),
        .I1(src_kernel_win_0_va_12_fu_200[0]),
        .O(\tmp2_reg_2671[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_2671[9]_i_2 
       (.I0(src_kernel_win_0_va_23_reg_2649[7]),
        .I1(src_kernel_win_0_va_12_fu_200[6]),
        .O(\tmp2_reg_2671[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_2671[9]_i_3 
       (.I0(src_kernel_win_0_va_23_reg_2649[6]),
        .I1(src_kernel_win_0_va_12_fu_200[5]),
        .O(\tmp2_reg_2671[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_2671[9]_i_4 
       (.I0(src_kernel_win_0_va_23_reg_2649[5]),
        .I1(src_kernel_win_0_va_12_fu_200[4]),
        .O(\tmp2_reg_2671[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_2671[9]_i_5 
       (.I0(src_kernel_win_0_va_23_reg_2649[4]),
        .I1(src_kernel_win_0_va_12_fu_200[3]),
        .O(\tmp2_reg_2671[9]_i_5_n_0 ));
  FDRE \tmp2_reg_2671_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(tmp2_fu_1554_p2[10]),
        .Q(tmp2_reg_2671[10]),
        .R(1'b0));
  FDRE \tmp2_reg_2671_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(tmp2_fu_1554_p2[11]),
        .Q(tmp2_reg_2671[11]),
        .R(1'b0));
  CARRY4 \tmp2_reg_2671_reg[11]_i_2 
       (.CI(\tmp2_reg_2671_reg[9]_i_1_n_0 ),
        .CO({\NLW_tmp2_reg_2671_reg[11]_i_2_CO_UNCONNECTED [3:2],tmp2_fu_1554_p2[11],\NLW_tmp2_reg_2671_reg[11]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp2_reg_2671_reg[11]_i_2_O_UNCONNECTED [3:1],tmp2_fu_1554_p2[10]}),
        .S({1'b0,1'b0,1'b1,src_kernel_win_0_va_12_fu_200[7]}));
  FDRE \tmp2_reg_2671_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(tmp2_fu_1554_p2[2]),
        .Q(tmp2_reg_2671[2]),
        .R(1'b0));
  FDRE \tmp2_reg_2671_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(tmp2_fu_1554_p2[3]),
        .Q(tmp2_reg_2671[3]),
        .R(1'b0));
  FDRE \tmp2_reg_2671_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(tmp2_fu_1554_p2[4]),
        .Q(tmp2_reg_2671[4]),
        .R(1'b0));
  FDRE \tmp2_reg_2671_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(tmp2_fu_1554_p2[5]),
        .Q(tmp2_reg_2671[5]),
        .R(1'b0));
  CARRY4 \tmp2_reg_2671_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp2_reg_2671_reg[5]_i_1_n_0 ,\tmp2_reg_2671_reg[5]_i_1_n_1 ,\tmp2_reg_2671_reg[5]_i_1_n_2 ,\tmp2_reg_2671_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({src_kernel_win_0_va_23_reg_2649[3:1],1'b0}),
        .O(tmp2_fu_1554_p2[5:2]),
        .S({\tmp2_reg_2671[5]_i_2_n_0 ,\tmp2_reg_2671[5]_i_3_n_0 ,\tmp2_reg_2671[5]_i_4_n_0 ,src_kernel_win_0_va_23_reg_2649[0]}));
  FDRE \tmp2_reg_2671_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(tmp2_fu_1554_p2[6]),
        .Q(tmp2_reg_2671[6]),
        .R(1'b0));
  FDRE \tmp2_reg_2671_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(tmp2_fu_1554_p2[7]),
        .Q(tmp2_reg_2671[7]),
        .R(1'b0));
  FDRE \tmp2_reg_2671_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(tmp2_fu_1554_p2[8]),
        .Q(tmp2_reg_2671[8]),
        .R(1'b0));
  FDRE \tmp2_reg_2671_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_reg_26610),
        .D(tmp2_fu_1554_p2[9]),
        .Q(tmp2_reg_2671[9]),
        .R(1'b0));
  CARRY4 \tmp2_reg_2671_reg[9]_i_1 
       (.CI(\tmp2_reg_2671_reg[5]_i_1_n_0 ),
        .CO({\tmp2_reg_2671_reg[9]_i_1_n_0 ,\tmp2_reg_2671_reg[9]_i_1_n_1 ,\tmp2_reg_2671_reg[9]_i_1_n_2 ,\tmp2_reg_2671_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(src_kernel_win_0_va_23_reg_2649[7:4]),
        .O(tmp2_fu_1554_p2[9:6]),
        .S({\tmp2_reg_2671[9]_i_2_n_0 ,\tmp2_reg_2671[9]_i_3_n_0 ,\tmp2_reg_2671[9]_i_4_n_0 ,\tmp2_reg_2671[9]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hC0AA)) 
    \tmp_133_1_reg_2520[0]_i_1 
       (.I0(\tmp_133_1_reg_2520_reg_n_0_[0] ),
        .I1(\t_V_reg_404_reg_n_0_[0] ),
        .I2(\row_assign_9_2_t_reg_2547[1]_i_2_n_0 ),
        .I3(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .O(\tmp_133_1_reg_2520[0]_i_1_n_0 ));
  FDRE \tmp_133_1_reg_2520_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_133_1_reg_2520[0]_i_1_n_0 ),
        .Q(\tmp_133_1_reg_2520_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \tmp_133_2_reg_2524[0]_i_1 
       (.I0(\tmp_133_2_reg_2524_reg_n_0_[0] ),
        .I1(\tmp_s_reg_2511[0]_i_4_n_0 ),
        .I2(\t_V_reg_404_reg_n_0_[0] ),
        .I3(\t_V_reg_404_reg_n_0_[1] ),
        .I4(\t_V_reg_404_reg_n_0_[2] ),
        .I5(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .O(\tmp_133_2_reg_2524[0]_i_1_n_0 ));
  FDRE \tmp_133_2_reg_2524_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_133_2_reg_2524[0]_i_1_n_0 ),
        .Q(\tmp_133_2_reg_2524_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h22222222222E2222)) 
    \tmp_1_reg_2516[0]_i_1 
       (.I0(\tmp_1_reg_2516_reg_n_0_[0] ),
        .I1(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .I2(\tmp_s_reg_2511[0]_i_4_n_0 ),
        .I3(\t_V_reg_404_reg_n_0_[2] ),
        .I4(\t_V_reg_404_reg_n_0_[1] ),
        .I5(\t_V_reg_404_reg_n_0_[0] ),
        .O(\tmp_1_reg_2516[0]_i_1_n_0 ));
  FDRE \tmp_1_reg_2516_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_reg_2516[0]_i_1_n_0 ),
        .Q(\tmp_1_reg_2516_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \tmp_2_reg_2502[0]_i_1 
       (.I0(\t_V_reg_404_reg_n_0_[7] ),
        .I1(\t_V_reg_404_reg_n_0_[5] ),
        .I2(\t_V_reg_404_reg_n_0_[8] ),
        .I3(\t_V_reg_404_reg_n_0_[6] ),
        .O(tmp_2_fu_442_p2));
  FDRE \tmp_2_reg_2502_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .D(tmp_2_fu_442_p2),
        .Q(tmp_2_reg_2502),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \tmp_3_reg_2528[0]_i_1 
       (.I0(\t_V_reg_404_reg_n_0_[2] ),
        .I1(\t_V_reg_404_reg_n_0_[1] ),
        .I2(\t_V_reg_404_reg_n_0_[0] ),
        .I3(\t_V_reg_404_reg_n_0_[3] ),
        .I4(\t_V_reg_404_reg_n_0_[4] ),
        .I5(tmp_89_0_not_fu_448_p2),
        .O(\tmp_3_reg_2528[0]_i_1_n_0 ));
  FDRE \tmp_3_reg_2528_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .D(\tmp_3_reg_2528[0]_i_1_n_0 ),
        .Q(tmp_3_reg_2528),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_55_reg_2747[9]_i_1 
       (.I0(or_cond_i_reg_2594_pp0_iter4_reg),
        .I1(k_buf_0_val_9_U_n_2),
        .O(isneg_reg_27360));
  FDRE \tmp_55_reg_2747_reg[0] 
       (.C(ap_clk),
        .CE(isneg_reg_27360),
        .D(p_Val2_2_fu_2181_p2[8]),
        .Q(tmp_55_reg_2747[0]),
        .R(1'b0));
  FDRE \tmp_55_reg_2747_reg[1] 
       (.C(ap_clk),
        .CE(isneg_reg_27360),
        .D(p_Val2_2_fu_2181_p2[9]),
        .Q(tmp_55_reg_2747[1]),
        .R(1'b0));
  FDRE \tmp_55_reg_2747_reg[2] 
       (.C(ap_clk),
        .CE(isneg_reg_27360),
        .D(p_Val2_2_fu_2181_p2[10]),
        .Q(tmp_55_reg_2747[2]),
        .R(1'b0));
  FDRE \tmp_55_reg_2747_reg[3] 
       (.C(ap_clk),
        .CE(isneg_reg_27360),
        .D(p_Val2_2_fu_2181_p2[11]),
        .Q(tmp_55_reg_2747[3]),
        .R(1'b0));
  FDRE \tmp_55_reg_2747_reg[4] 
       (.C(ap_clk),
        .CE(isneg_reg_27360),
        .D(p_Val2_2_fu_2181_p2[12]),
        .Q(tmp_55_reg_2747[4]),
        .R(1'b0));
  FDRE \tmp_55_reg_2747_reg[5] 
       (.C(ap_clk),
        .CE(isneg_reg_27360),
        .D(p_Val2_2_fu_2181_p2[13]),
        .Q(tmp_55_reg_2747[5]),
        .R(1'b0));
  FDRE \tmp_55_reg_2747_reg[6] 
       (.C(ap_clk),
        .CE(isneg_reg_27360),
        .D(p_Val2_2_fu_2181_p2[14]),
        .Q(tmp_55_reg_2747[6]),
        .R(1'b0));
  FDRE \tmp_55_reg_2747_reg[7] 
       (.C(ap_clk),
        .CE(isneg_reg_27360),
        .D(p_Val2_2_fu_2181_p2[15]),
        .Q(tmp_55_reg_2747[7]),
        .R(1'b0));
  FDRE \tmp_55_reg_2747_reg[8] 
       (.C(ap_clk),
        .CE(isneg_reg_27360),
        .D(p_Val2_2_fu_2181_p2[16]),
        .Q(tmp_55_reg_2747[8]),
        .R(1'b0));
  FDRE \tmp_55_reg_2747_reg[9] 
       (.C(ap_clk),
        .CE(isneg_reg_27360),
        .D(p_Val2_2_fu_2181_p2[17]),
        .Q(tmp_55_reg_2747[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB3B3BE82)) 
    \tmp_57_reg_2580[1]_i_1 
       (.I0(\x_reg_2575[4]_i_2_n_0 ),
        .I1(\t_V_3_reg_415_reg_n_0_[1] ),
        .I2(\t_V_3_reg_415_reg_n_0_[0] ),
        .I3(\x_reg_2575[7]_i_3_n_0 ),
        .I4(p_0_in9_out),
        .O(tmp_57_fu_1016_p1[1]));
  LUT6 #(
    .INIT(64'hC3C3C3C3BEB1BEBE)) 
    \tmp_57_reg_2580[2]_i_1 
       (.I0(\x_reg_2575[4]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(\t_V_3_reg_415_reg_n_0_[1] ),
        .I3(\tmp_57_reg_2580[2]_i_2_n_0 ),
        .I4(\t_V_3_reg_415_reg_n_0_[0] ),
        .I5(p_0_in9_out),
        .O(\tmp_57_reg_2580[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_57_reg_2580[2]_i_2 
       (.I0(\or_cond_i_reg_2594[0]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(sel0[2]),
        .I4(sel0[3]),
        .O(\tmp_57_reg_2580[2]_i_2_n_0 ));
  FDRE \tmp_57_reg_2580_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_2585_pp0_iter1_reg0),
        .D(tmp_57_reg_2580[0]),
        .Q(tmp_57_reg_2580_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_57_reg_2580_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_reg_2585_pp0_iter1_reg0),
        .D(tmp_57_reg_2580[1]),
        .Q(tmp_57_reg_2580_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_57_reg_2580_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(brmerge_reg_2585_pp0_iter1_reg0),
        .D(tmp_57_reg_2580[2]),
        .Q(tmp_57_reg_2580_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_57_reg_2580_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_25850),
        .D(\t_V_3_reg_415_reg_n_0_[0] ),
        .Q(tmp_57_reg_2580[0]),
        .R(1'b0));
  FDRE \tmp_57_reg_2580_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_reg_25850),
        .D(tmp_57_fu_1016_p1[1]),
        .Q(tmp_57_reg_2580[1]),
        .R(1'b0));
  FDRE \tmp_57_reg_2580_reg[2] 
       (.C(ap_clk),
        .CE(brmerge_reg_25850),
        .D(\tmp_57_reg_2580[2]_i_1_n_0 ),
        .Q(tmp_57_reg_2580[2]),
        .R(\x_reg_2575[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_60_reg_2686[1]_i_1 
       (.I0(src_kernel_win_0_va_11_fu_196[0]),
        .I1(p_Val2_10_1_4_fu_1658_p2[1]),
        .O(\tmp_60_reg_2686[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_60_reg_2686[2]_i_1 
       (.I0(src_kernel_win_0_va_10_fu_192[0]),
        .I1(p_Val2_10_2_fu_1702_p2[2]),
        .O(\tmp_60_reg_2686[2]_i_1_n_0 ));
  FDRE \tmp_60_reg_2686_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(p_Val2_10_1_reg_2661[0]),
        .Q(tmp_60_reg_2686[0]),
        .R(1'b0));
  FDRE \tmp_60_reg_2686_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(\tmp_60_reg_2686[1]_i_1_n_0 ),
        .Q(tmp_60_reg_2686[1]),
        .R(1'b0));
  FDRE \tmp_60_reg_2686_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(\tmp_60_reg_2686[2]_i_1_n_0 ),
        .Q(tmp_60_reg_2686[2]),
        .R(1'b0));
  FDRE \tmp_60_reg_2686_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(p_Val2_10_2_2_fu_1746_p2__34_carry_n_6),
        .Q(tmp_60_reg_2686[3]),
        .R(1'b0));
  FDRE \tmp_60_reg_2686_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(p_Val2_10_2_2_fu_1746_p2__34_carry_n_5),
        .Q(tmp_60_reg_2686[4]),
        .R(1'b0));
  FDRE \tmp_60_reg_2686_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(p_Val2_10_2_2_fu_1746_p2__34_carry_n_4),
        .Q(tmp_60_reg_2686[5]),
        .R(1'b0));
  FDRE \tmp_60_reg_2686_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_7),
        .Q(tmp_60_reg_2686[6]),
        .R(1'b0));
  FDRE \tmp_60_reg_2686_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_6),
        .Q(tmp_60_reg_2686[7]),
        .R(1'b0));
  FDRE \tmp_61_reg_2691_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(r_V_7_2_3_fu_1776_p2[2]),
        .Q(tmp_61_reg_2691[2]),
        .R(1'b0));
  FDRE \tmp_61_reg_2691_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(r_V_7_2_3_fu_1776_p2[3]),
        .Q(tmp_61_reg_2691[3]),
        .R(1'b0));
  FDRE \tmp_61_reg_2691_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(r_V_7_2_3_fu_1776_p2[4]),
        .Q(tmp_61_reg_2691[4]),
        .R(1'b0));
  FDRE \tmp_61_reg_2691_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(r_V_7_2_3_fu_1776_p2[5]),
        .Q(tmp_61_reg_2691[5]),
        .R(1'b0));
  FDRE \tmp_61_reg_2691_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(r_V_7_2_3_fu_1776_p2[6]),
        .Q(tmp_61_reg_2691[6]),
        .R(1'b0));
  FDRE \tmp_61_reg_2691_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(r_V_7_2_3_fu_1776_p2[7]),
        .Q(tmp_61_reg_2691[7]),
        .R(1'b0));
  FDRE \tmp_62_reg_2701_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(r_V_7_2_4_fu_1812_p2[1]),
        .Q(tmp_62_reg_2701[1]),
        .R(1'b0));
  FDRE \tmp_62_reg_2701_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(r_V_7_2_4_fu_1812_p2[2]),
        .Q(tmp_62_reg_2701[2]),
        .R(1'b0));
  FDRE \tmp_62_reg_2701_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(r_V_7_2_4_fu_1812_p2[3]),
        .Q(tmp_62_reg_2701[3]),
        .R(1'b0));
  FDRE \tmp_62_reg_2701_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(r_V_7_2_4_fu_1812_p2[4]),
        .Q(tmp_62_reg_2701[4]),
        .R(1'b0));
  FDRE \tmp_62_reg_2701_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(r_V_7_2_4_fu_1812_p2[5]),
        .Q(tmp_62_reg_2701[5]),
        .R(1'b0));
  FDRE \tmp_62_reg_2701_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(r_V_7_2_4_fu_1812_p2[6]),
        .Q(tmp_62_reg_2701[6]),
        .R(1'b0));
  FDRE \tmp_62_reg_2701_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(r_V_7_2_4_fu_1812_p2[7]),
        .Q(tmp_62_reg_2701[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_63_reg_2706[3]_i_1 
       (.I0(src_kernel_win_0_va_7_fu_180[1]),
        .I1(src_kernel_win_0_va_7_fu_180[0]),
        .O(\tmp_63_reg_2706[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \tmp_63_reg_2706[4]_i_1 
       (.I0(src_kernel_win_0_va_7_fu_180[2]),
        .I1(src_kernel_win_0_va_7_fu_180[0]),
        .I2(src_kernel_win_0_va_7_fu_180[1]),
        .O(\tmp_63_reg_2706[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \tmp_63_reg_2706[5]_i_1 
       (.I0(src_kernel_win_0_va_7_fu_180[3]),
        .I1(src_kernel_win_0_va_7_fu_180[1]),
        .I2(src_kernel_win_0_va_7_fu_180[0]),
        .I3(src_kernel_win_0_va_7_fu_180[2]),
        .O(\tmp_63_reg_2706[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \tmp_63_reg_2706[6]_i_1 
       (.I0(src_kernel_win_0_va_7_fu_180[4]),
        .I1(src_kernel_win_0_va_7_fu_180[2]),
        .I2(src_kernel_win_0_va_7_fu_180[0]),
        .I3(src_kernel_win_0_va_7_fu_180[1]),
        .I4(src_kernel_win_0_va_7_fu_180[3]),
        .O(\tmp_63_reg_2706[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \tmp_63_reg_2706[7]_i_1 
       (.I0(src_kernel_win_0_va_7_fu_180[5]),
        .I1(src_kernel_win_0_va_7_fu_180[3]),
        .I2(src_kernel_win_0_va_7_fu_180[1]),
        .I3(src_kernel_win_0_va_7_fu_180[0]),
        .I4(src_kernel_win_0_va_7_fu_180[2]),
        .I5(src_kernel_win_0_va_7_fu_180[4]),
        .O(\tmp_63_reg_2706[7]_i_1_n_0 ));
  FDRE \tmp_63_reg_2706_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(src_kernel_win_0_va_7_fu_180[0]),
        .Q(tmp_63_reg_2706[2]),
        .R(1'b0));
  FDRE \tmp_63_reg_2706_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(\tmp_63_reg_2706[3]_i_1_n_0 ),
        .Q(tmp_63_reg_2706[3]),
        .R(1'b0));
  FDRE \tmp_63_reg_2706_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(\tmp_63_reg_2706[4]_i_1_n_0 ),
        .Q(tmp_63_reg_2706[4]),
        .R(1'b0));
  FDRE \tmp_63_reg_2706_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(\tmp_63_reg_2706[5]_i_1_n_0 ),
        .Q(tmp_63_reg_2706[5]),
        .R(1'b0));
  FDRE \tmp_63_reg_2706_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(\tmp_63_reg_2706[6]_i_1_n_0 ),
        .Q(tmp_63_reg_2706[6]),
        .R(1'b0));
  FDRE \tmp_63_reg_2706_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_10_2_2_reg_26760),
        .D(\tmp_63_reg_2706[7]_i_1_n_0 ),
        .Q(tmp_63_reg_2706[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \tmp_89_0_not_reg_2506[0]_i_1 
       (.I0(\t_V_reg_404_reg_n_0_[6] ),
        .I1(\t_V_reg_404_reg_n_0_[8] ),
        .I2(\t_V_reg_404_reg_n_0_[5] ),
        .I3(\t_V_reg_404_reg_n_0_[7] ),
        .O(tmp_89_0_not_fu_448_p2));
  FDRE \tmp_89_0_not_reg_2506_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .D(tmp_89_0_not_fu_448_p2),
        .Q(tmp_89_0_not_reg_2506),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAA2AAAAAAAAA)) 
    \tmp_s_reg_2511[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\t_V_reg_404_reg_n_0_[1] ),
        .I2(\t_V_reg_404_reg_n_0_[0] ),
        .I3(\tmp_s_reg_2511[0]_i_3_n_0 ),
        .I4(\t_V_reg_404_reg_n_0_[2] ),
        .I5(tmp_89_0_not_fu_448_p2),
        .O(\tmp_s_reg_2511[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \tmp_s_reg_2511[0]_i_2 
       (.I0(\tmp_s_reg_2511[0]_i_4_n_0 ),
        .I1(\t_V_reg_404_reg_n_0_[0] ),
        .I2(\t_V_reg_404_reg_n_0_[1] ),
        .I3(\t_V_reg_404_reg_n_0_[2] ),
        .O(tmp_s_fu_454_p2));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_s_reg_2511[0]_i_3 
       (.I0(\t_V_reg_404_reg_n_0_[3] ),
        .I1(\t_V_reg_404_reg_n_0_[4] ),
        .O(\tmp_s_reg_2511[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_s_reg_2511[0]_i_4 
       (.I0(\t_V_reg_404_reg_n_0_[4] ),
        .I1(\t_V_reg_404_reg_n_0_[3] ),
        .I2(\t_V_reg_404_reg_n_0_[7] ),
        .I3(\t_V_reg_404_reg_n_0_[8] ),
        .I4(\t_V_reg_404_reg_n_0_[6] ),
        .I5(\t_V_reg_404_reg_n_0_[5] ),
        .O(\tmp_s_reg_2511[0]_i_4_n_0 ));
  FDRE \tmp_s_reg_2511_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_2511[0]_i_1_n_0 ),
        .D(tmp_s_fu_454_p2),
        .Q(\tmp_s_reg_2511_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCC3CCC38882777D)) 
    \x_reg_2575[3]_i_1 
       (.I0(\x_reg_2575[7]_i_3_n_0 ),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(\t_V_3_reg_415_reg_n_0_[1] ),
        .I4(\x_reg_2575[3]_i_2_n_0 ),
        .I5(p_0_in9_out),
        .O(\x_reg_2575[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202020200)) 
    \x_reg_2575[3]_i_2 
       (.I0(\t_V_3_reg_415_reg_n_0_[0] ),
        .I1(\t_V_3_reg_415_reg_n_0_[1] ),
        .I2(sel0[0]),
        .I3(\or_cond_i_i_reg_2571[0]_i_3_n_0 ),
        .I4(sel0[1]),
        .I5(\or_cond_i_reg_2594[0]_i_2_n_0 ),
        .O(\x_reg_2575[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000E11E)) 
    \x_reg_2575[4]_i_1 
       (.I0(\x_reg_2575[5]_i_2_n_0 ),
        .I1(p_0_in9_out),
        .I2(\or_cond_i_i_reg_2571[0]_i_4_n_0 ),
        .I3(sel0[2]),
        .I4(\x_reg_2575[4]_i_2_n_0 ),
        .O(tmp_57_fu_1016_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \x_reg_2575[4]_i_2 
       (.I0(\x_reg_2575[9]_i_3_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[5]),
        .I3(sel0[6]),
        .I4(sel0[7]),
        .O(\x_reg_2575[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0A5A50CA5A5A558)) 
    \x_reg_2575[5]_i_1 
       (.I0(p_0_in9_out),
        .I1(\or_cond_i_reg_2594[0]_i_2_n_0 ),
        .I2(sel0[3]),
        .I3(\or_cond_i_i_reg_2571[0]_i_4_n_0 ),
        .I4(sel0[2]),
        .I5(\x_reg_2575[5]_i_2_n_0 ),
        .O(tmp_57_fu_1016_p1[5]));
  LUT6 #(
    .INIT(64'h0002000200020000)) 
    \x_reg_2575[5]_i_2 
       (.I0(\t_V_3_reg_415_reg_n_0_[0] ),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(\t_V_3_reg_415_reg_n_0_[1] ),
        .I4(\or_cond_i_i_reg_2571[0]_i_3_n_0 ),
        .I5(\or_cond_i_reg_2594[0]_i_2_n_0 ),
        .O(\x_reg_2575[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h3C3CEB14)) 
    \x_reg_2575[6]_i_1 
       (.I0(\x_reg_2575[4]_i_2_n_0 ),
        .I1(\x_reg_2575[9]_i_3_n_0 ),
        .I2(sel0[4]),
        .I3(\x_reg_2575[6]_i_2_n_0 ),
        .I4(p_0_in9_out),
        .O(\x_reg_2575[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h3FFDFFFF)) 
    \x_reg_2575[6]_i_2 
       (.I0(\or_cond_i_reg_2594[0]_i_2_n_0 ),
        .I1(sel0[3]),
        .I2(\or_cond_i_i_reg_2571[0]_i_4_n_0 ),
        .I3(sel0[2]),
        .I4(\x_reg_2575[5]_i_2_n_0 ),
        .O(\x_reg_2575[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \x_reg_2575[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_9_U_n_2),
        .I2(exitcond388_i_fu_880_p2),
        .I3(\x_reg_2575[7]_i_3_n_0 ),
        .O(\x_reg_2575[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0000F99955559)) 
    \x_reg_2575[7]_i_2 
       (.I0(\x_reg_2575[7]_i_4_n_0 ),
        .I1(\x_reg_2575[7]_i_3_n_0 ),
        .I2(sel0[4]),
        .I3(\x_reg_2575[7]_i_5_n_0 ),
        .I4(sel0[5]),
        .I5(p_0_in9_out),
        .O(\x_reg_2575[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \x_reg_2575[7]_i_3 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(\t_V_3_reg_415_reg_n_0_[1] ),
        .I3(sel0[2]),
        .I4(sel0[3]),
        .I5(\or_cond_i_reg_2594[0]_i_2_n_0 ),
        .O(\x_reg_2575[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000280000000)) 
    \x_reg_2575[7]_i_4 
       (.I0(\x_reg_2575[5]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .I4(\or_cond_i_i_reg_2571[0]_i_4_n_0 ),
        .I5(\or_cond_i_reg_2594[0]_i_2_n_0 ),
        .O(\x_reg_2575[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \x_reg_2575[7]_i_5 
       (.I0(sel0[3]),
        .I1(sel0[2]),
        .I2(\t_V_3_reg_415_reg_n_0_[1] ),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .O(\x_reg_2575[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA659A65DF30CF308)) 
    \x_reg_2575[8]_i_1 
       (.I0(p_0_in9_out),
        .I1(\x_reg_2575[9]_i_3_n_0 ),
        .I2(\x_reg_2575[8]_i_2_n_0 ),
        .I3(sel0[6]),
        .I4(sel0[7]),
        .I5(\x_reg_2575[9]_i_2_n_0 ),
        .O(tmp_57_fu_1016_p1[8]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \x_reg_2575[8]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .O(\x_reg_2575[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404044004040404)) 
    \x_reg_2575[9]_i_1 
       (.I0(\x_reg_2575[9]_i_2_n_0 ),
        .I1(sel0[7]),
        .I2(sel0[6]),
        .I3(sel0[5]),
        .I4(sel0[4]),
        .I5(\x_reg_2575[9]_i_3_n_0 ),
        .O(tmp_57_fu_1016_p1[9]));
  LUT6 #(
    .INIT(64'hFFF0000E00000000)) 
    \x_reg_2575[9]_i_2 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[4]),
        .I3(\x_reg_2575[7]_i_5_n_0 ),
        .I4(sel0[5]),
        .I5(\x_reg_2575[7]_i_4_n_0 ),
        .O(\x_reg_2575[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \x_reg_2575[9]_i_3 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(\t_V_3_reg_415_reg_n_0_[1] ),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .O(\x_reg_2575[9]_i_3_n_0 ));
  FDRE \x_reg_2575_reg[3] 
       (.C(ap_clk),
        .CE(brmerge_reg_25850),
        .D(\x_reg_2575[3]_i_1_n_0 ),
        .Q(x_reg_2575[3]),
        .R(\x_reg_2575[7]_i_1_n_0 ));
  FDRE \x_reg_2575_reg[4] 
       (.C(ap_clk),
        .CE(brmerge_reg_25850),
        .D(tmp_57_fu_1016_p1[4]),
        .Q(x_reg_2575[4]),
        .R(1'b0));
  FDRE \x_reg_2575_reg[5] 
       (.C(ap_clk),
        .CE(brmerge_reg_25850),
        .D(tmp_57_fu_1016_p1[5]),
        .Q(x_reg_2575[5]),
        .R(1'b0));
  FDRE \x_reg_2575_reg[6] 
       (.C(ap_clk),
        .CE(brmerge_reg_25850),
        .D(\x_reg_2575[6]_i_1_n_0 ),
        .Q(x_reg_2575[6]),
        .R(\x_reg_2575[7]_i_1_n_0 ));
  FDRE \x_reg_2575_reg[7] 
       (.C(ap_clk),
        .CE(brmerge_reg_25850),
        .D(\x_reg_2575[7]_i_2_n_0 ),
        .Q(x_reg_2575[7]),
        .R(\x_reg_2575[7]_i_1_n_0 ));
  FDRE \x_reg_2575_reg[8] 
       (.C(ap_clk),
        .CE(brmerge_reg_25850),
        .D(tmp_57_fu_1016_p1[8]),
        .Q(x_reg_2575[8]),
        .R(1'b0));
  FDRE \x_reg_2575_reg[9] 
       (.C(ap_clk),
        .CE(brmerge_reg_25850),
        .D(tmp_57_fu_1016_p1[9]),
        .Q(x_reg_2575[9]),
        .R(1'b0));
endmodule

module design_1_image_filter_1_0_Filter2D_k_buf_0_eOg
   (DOBDO,
    din0,
    \right_border_buf_0_s_fu_232_reg[2] ,
    \right_border_buf_0_s_fu_232_reg[0] ,
    D,
    ap_clk,
    WEA,
    ce0,
    Q,
    ADDRBWRADDR,
    DIADI,
    brmerge_reg_2585_pp0_iter1_reg,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ,
    \row_assign_9_0_t_reg_2537_reg[2] ,
    tmp_3_reg_2528);
  output [7:0]DOBDO;
  output [7:0]din0;
  output \right_border_buf_0_s_fu_232_reg[2] ;
  output \right_border_buf_0_s_fu_232_reg[0] ;
  output [0:0]D;
  input ap_clk;
  input [0:0]WEA;
  input ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input brmerge_reg_2585_pp0_iter1_reg;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ;
  input \row_assign_9_0_t_reg_2537_reg[2] ;
  input tmp_3_reg_2528;

  wire [9:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_2585_pp0_iter1_reg;
  wire ce0;
  wire [7:0]din0;
  wire \right_border_buf_0_s_fu_232_reg[0] ;
  wire \right_border_buf_0_s_fu_232_reg[2] ;
  wire \row_assign_9_0_t_reg_2537_reg[2] ;
  wire tmp_3_reg_2528;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ;

  design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_29 Filter2D_k_buf_0_eOg_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_reg_2585_pp0_iter1_reg(brmerge_reg_2585_pp0_iter1_reg),
        .ce0(ce0),
        .din0(din0),
        .\right_border_buf_0_s_fu_232_reg[0] (\right_border_buf_0_s_fu_232_reg[0] ),
        .\right_border_buf_0_s_fu_232_reg[2] (\right_border_buf_0_s_fu_232_reg[2] ),
        .\row_assign_9_0_t_reg_2537_reg[2] (\row_assign_9_0_t_reg_2537_reg[2] ),
        .tmp_3_reg_2528(tmp_3_reg_2528),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2] (\tmp_57_reg_2580_pp0_iter1_reg_reg[2] ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg" *) 
module design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_22
   (\right_border_buf_0_5_fu_252_reg[7] ,
    D,
    din1,
    \src_kernel_win_0_va_24_reg_2655_reg[7] ,
    \src_kernel_win_0_va_24_reg_2655_reg[7]_0 ,
    \src_kernel_win_0_va_21_reg_2635_reg[6] ,
    \src_kernel_win_0_va_24_reg_2655_reg[6] ,
    \src_kernel_win_0_va_24_reg_2655_reg[5] ,
    \src_kernel_win_0_va_24_reg_2655_reg[4] ,
    \src_kernel_win_0_va_24_reg_2655_reg[3] ,
    \src_kernel_win_0_va_24_reg_2655_reg[2] ,
    \right_border_buf_0_5_fu_252_reg[2] ,
    \src_kernel_win_0_va_24_reg_2655_reg[1] ,
    \src_kernel_win_0_va_24_reg_2655_reg[0] ,
    \right_border_buf_0_5_fu_252_reg[0] ,
    ap_clk,
    WEA,
    ce0,
    Q,
    ADDRBWRADDR,
    ram_reg,
    ram_reg_0,
    row_assign_9_1_t_reg_2542,
    tmp_3_reg_2528,
    din0,
    din3,
    din2,
    \row_assign_9_4_t_reg_2557_reg[2] ,
    ram_reg_1,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ,
    row_assign_9_0_t_reg_2537,
    DOBDO,
    brmerge_reg_2585_pp0_iter1_reg,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ,
    ram_reg_2,
    ram_reg_3,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ,
    ram_reg_4,
    ram_reg_5,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12 ,
    ram_reg_6,
    ram_reg_7,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14 ,
    \row_assign_9_1_t_reg_2542_reg[2] );
  output [7:0]\right_border_buf_0_5_fu_252_reg[7] ;
  output [1:0]D;
  output [7:0]din1;
  output [3:0]\src_kernel_win_0_va_24_reg_2655_reg[7] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[7]_0 ;
  output \src_kernel_win_0_va_21_reg_2635_reg[6] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[6] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[5] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[4] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[3] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[2] ;
  output \right_border_buf_0_5_fu_252_reg[2] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[1] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[0] ;
  output \right_border_buf_0_5_fu_252_reg[0] ;
  input ap_clk;
  input [0:0]WEA;
  input ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg;
  input ram_reg_0;
  input [2:0]row_assign_9_1_t_reg_2542;
  input tmp_3_reg_2528;
  input [0:0]din0;
  input [0:0]din3;
  input [0:0]din2;
  input [1:0]\row_assign_9_4_t_reg_2557_reg[2] ;
  input ram_reg_1;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ;
  input [0:0]row_assign_9_0_t_reg_2537;
  input [7:0]DOBDO;
  input brmerge_reg_2585_pp0_iter1_reg;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ;
  input ram_reg_2;
  input ram_reg_3;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ;
  input ram_reg_4;
  input ram_reg_5;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12 ;
  input ram_reg_6;
  input ram_reg_7;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14 ;
  input \row_assign_9_1_t_reg_2542_reg[2] ;

  wire [9:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [7:0]DOBDO;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_2585_pp0_iter1_reg;
  wire ce0;
  wire [0:0]din0;
  wire [7:0]din1;
  wire [0:0]din2;
  wire [0:0]din3;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire \right_border_buf_0_5_fu_252_reg[0] ;
  wire \right_border_buf_0_5_fu_252_reg[2] ;
  wire [7:0]\right_border_buf_0_5_fu_252_reg[7] ;
  wire [0:0]row_assign_9_0_t_reg_2537;
  wire [2:0]row_assign_9_1_t_reg_2542;
  wire \row_assign_9_1_t_reg_2542_reg[2] ;
  wire [1:0]\row_assign_9_4_t_reg_2557_reg[2] ;
  wire \src_kernel_win_0_va_21_reg_2635_reg[6] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[0] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[1] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[2] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[3] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[4] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[5] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[6] ;
  wire [3:0]\src_kernel_win_0_va_24_reg_2655_reg[7] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[7]_0 ;
  wire tmp_3_reg_2528;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9 ;

  design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_28 Filter2D_k_buf_0_eOg_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_reg_2585_pp0_iter1_reg(brmerge_reg_2585_pp0_iter1_reg),
        .ce0(ce0),
        .din0(din0),
        .din1(din1),
        .din2(din2),
        .din3(din3),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .\right_border_buf_0_5_fu_252_reg[0] (\right_border_buf_0_5_fu_252_reg[0] ),
        .\right_border_buf_0_5_fu_252_reg[2] (\right_border_buf_0_5_fu_252_reg[2] ),
        .\right_border_buf_0_5_fu_252_reg[7] (\right_border_buf_0_5_fu_252_reg[7] ),
        .row_assign_9_0_t_reg_2537(row_assign_9_0_t_reg_2537),
        .row_assign_9_1_t_reg_2542(row_assign_9_1_t_reg_2542),
        .\row_assign_9_1_t_reg_2542_reg[2] (\row_assign_9_1_t_reg_2542_reg[2] ),
        .\row_assign_9_4_t_reg_2557_reg[2] (\row_assign_9_4_t_reg_2557_reg[2] ),
        .\src_kernel_win_0_va_21_reg_2635_reg[6] (\src_kernel_win_0_va_21_reg_2635_reg[6] ),
        .\src_kernel_win_0_va_24_reg_2655_reg[0] (\src_kernel_win_0_va_24_reg_2655_reg[0] ),
        .\src_kernel_win_0_va_24_reg_2655_reg[1] (\src_kernel_win_0_va_24_reg_2655_reg[1] ),
        .\src_kernel_win_0_va_24_reg_2655_reg[2] (\src_kernel_win_0_va_24_reg_2655_reg[2] ),
        .\src_kernel_win_0_va_24_reg_2655_reg[3] (\src_kernel_win_0_va_24_reg_2655_reg[3] ),
        .\src_kernel_win_0_va_24_reg_2655_reg[4] (\src_kernel_win_0_va_24_reg_2655_reg[4] ),
        .\src_kernel_win_0_va_24_reg_2655_reg[5] (\src_kernel_win_0_va_24_reg_2655_reg[5] ),
        .\src_kernel_win_0_va_24_reg_2655_reg[6] (\src_kernel_win_0_va_24_reg_2655_reg[6] ),
        .\src_kernel_win_0_va_24_reg_2655_reg[7] (\src_kernel_win_0_va_24_reg_2655_reg[7] ),
        .\src_kernel_win_0_va_24_reg_2655_reg[7]_0 (\src_kernel_win_0_va_24_reg_2655_reg[7]_0 ),
        .tmp_3_reg_2528(tmp_3_reg_2528),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2] (\tmp_57_reg_2580_pp0_iter1_reg_reg[2] ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9 ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg" *) 
module design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_23
   (\right_border_buf_0_10_fu_272_reg[7] ,
    ram_reg,
    ram_reg_0,
    din2,
    \right_border_buf_0_10_fu_272_reg[2] ,
    \right_border_buf_0_10_fu_272_reg[0] ,
    D,
    ap_clk,
    ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_1,
    \tmp_133_2_reg_2524_reg[0] ,
    \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ,
    or_cond_i_i_reg_2571_pp0_iter1_reg,
    \tmp_s_reg_2511_reg[0] ,
    tmp_2_reg_2502,
    ap_enable_reg_pp0_iter2,
    internal_full_n_reg,
    brmerge_reg_2585_pp0_iter1_reg,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ,
    \row_assign_9_2_t_reg_2547_reg[2] ,
    tmp_3_reg_2528);
  output [7:0]\right_border_buf_0_10_fu_272_reg[7] ;
  output ram_reg;
  output ram_reg_0;
  output [7:0]din2;
  output \right_border_buf_0_10_fu_272_reg[2] ;
  output \right_border_buf_0_10_fu_272_reg[0] ;
  output [0:0]D;
  input ap_clk;
  input ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_1;
  input \tmp_133_2_reg_2524_reg[0] ;
  input \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ;
  input or_cond_i_i_reg_2571_pp0_iter1_reg;
  input \tmp_s_reg_2511_reg[0] ;
  input tmp_2_reg_2502;
  input ap_enable_reg_pp0_iter2;
  input internal_full_n_reg;
  input brmerge_reg_2585_pp0_iter1_reg;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ;
  input \row_assign_9_2_t_reg_2547_reg[2] ;
  input tmp_3_reg_2528;

  wire [9:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire brmerge_reg_2585_pp0_iter1_reg;
  wire ce0;
  wire [7:0]din2;
  wire \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ;
  wire internal_full_n_reg;
  wire or_cond_i_i_reg_2571_pp0_iter1_reg;
  wire ram_reg;
  wire ram_reg_0;
  wire [7:0]ram_reg_1;
  wire \right_border_buf_0_10_fu_272_reg[0] ;
  wire \right_border_buf_0_10_fu_272_reg[2] ;
  wire [7:0]\right_border_buf_0_10_fu_272_reg[7] ;
  wire \row_assign_9_2_t_reg_2547_reg[2] ;
  wire \tmp_133_2_reg_2524_reg[0] ;
  wire tmp_2_reg_2502;
  wire tmp_3_reg_2528;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ;
  wire \tmp_s_reg_2511_reg[0] ;

  design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_27 Filter2D_k_buf_0_eOg_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .brmerge_reg_2585_pp0_iter1_reg(brmerge_reg_2585_pp0_iter1_reg),
        .ce0(ce0),
        .din2(din2),
        .\exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] (\exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ),
        .internal_full_n_reg(internal_full_n_reg),
        .or_cond_i_i_reg_2571_pp0_iter1_reg(or_cond_i_i_reg_2571_pp0_iter1_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .\right_border_buf_0_10_fu_272_reg[0] (\right_border_buf_0_10_fu_272_reg[0] ),
        .\right_border_buf_0_10_fu_272_reg[2] (\right_border_buf_0_10_fu_272_reg[2] ),
        .\right_border_buf_0_10_fu_272_reg[7] (\right_border_buf_0_10_fu_272_reg[7] ),
        .\row_assign_9_2_t_reg_2547_reg[2] (\row_assign_9_2_t_reg_2547_reg[2] ),
        .\tmp_133_2_reg_2524_reg[0] (\tmp_133_2_reg_2524_reg[0] ),
        .tmp_2_reg_2502(tmp_2_reg_2502),
        .tmp_3_reg_2528(tmp_3_reg_2528),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2] (\tmp_57_reg_2580_pp0_iter1_reg_reg[2] ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ),
        .\tmp_s_reg_2511_reg[0] (\tmp_s_reg_2511_reg[0] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg" *) 
module design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_24
   (\right_border_buf_0_14_fu_288_reg[7] ,
    WEA,
    D,
    din3,
    \src_kernel_win_0_va_22_reg_2642_reg[7] ,
    \src_kernel_win_0_va_24_reg_2655_reg[7] ,
    \src_kernel_win_0_va_23_reg_2649_reg[6] ,
    \src_kernel_win_0_va_24_reg_2655_reg[6] ,
    \src_kernel_win_0_va_24_reg_2655_reg[6]_0 ,
    \src_kernel_win_0_va_21_reg_2635_reg[5] ,
    \src_kernel_win_0_va_24_reg_2655_reg[5] ,
    \src_kernel_win_0_va_21_reg_2635_reg[4] ,
    \src_kernel_win_0_va_24_reg_2655_reg[4] ,
    \src_kernel_win_0_va_21_reg_2635_reg[3] ,
    \src_kernel_win_0_va_24_reg_2655_reg[3] ,
    \src_kernel_win_0_va_20_reg_2628_reg[2] ,
    \src_kernel_win_0_va_24_reg_2655_reg[2] ,
    \src_kernel_win_0_va_24_reg_2655_reg[1] ,
    \src_kernel_win_0_va_24_reg_2655_reg[0] ,
    ap_clk,
    ce0,
    Q,
    ADDRBWRADDR,
    ram_reg,
    ap_enable_reg_pp0_iter2_reg,
    \tmp_133_1_reg_2520_reg[0] ,
    \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ,
    or_cond_i_i_reg_2571_pp0_iter1_reg,
    \tmp_s_reg_2511_reg[0] ,
    tmp_2_reg_2502,
    ram_reg_0,
    \row_assign_9_3_t_reg_2552_reg[2] ,
    tmp_3_reg_2528,
    din2,
    ram_reg_1,
    row_assign_9_1_t_reg_2542,
    din0,
    \row_assign_9_2_t_reg_2547_reg[2] ,
    ram_reg_2,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ,
    row_assign_9_0_t_reg_2537,
    ram_reg_3,
    brmerge_reg_2585_pp0_iter1_reg,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ,
    ram_reg_4,
    din4,
    \row_assign_9_4_t_reg_2557_reg[2] ,
    ram_reg_5,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ,
    ram_reg_6,
    ram_reg_7,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ,
    ram_reg_8,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ,
    ram_reg_9,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8 ,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10 ,
    ram_reg_15,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12 ,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14 );
  output [7:0]\right_border_buf_0_14_fu_288_reg[7] ;
  output [0:0]WEA;
  output [7:0]D;
  output [7:0]din3;
  output [2:0]\src_kernel_win_0_va_22_reg_2642_reg[7] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[7] ;
  output \src_kernel_win_0_va_23_reg_2649_reg[6] ;
  output [3:0]\src_kernel_win_0_va_24_reg_2655_reg[6] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[6]_0 ;
  output \src_kernel_win_0_va_21_reg_2635_reg[5] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[5] ;
  output [3:0]\src_kernel_win_0_va_21_reg_2635_reg[4] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[4] ;
  output \src_kernel_win_0_va_21_reg_2635_reg[3] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[3] ;
  output [0:0]\src_kernel_win_0_va_20_reg_2628_reg[2] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[2] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[1] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[0] ;
  input ap_clk;
  input ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg;
  input ap_enable_reg_pp0_iter2_reg;
  input \tmp_133_1_reg_2520_reg[0] ;
  input \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ;
  input or_cond_i_i_reg_2571_pp0_iter1_reg;
  input \tmp_s_reg_2511_reg[0] ;
  input tmp_2_reg_2502;
  input ram_reg_0;
  input [1:0]\row_assign_9_3_t_reg_2552_reg[2] ;
  input tmp_3_reg_2528;
  input [4:0]din2;
  input [4:0]ram_reg_1;
  input [2:0]row_assign_9_1_t_reg_2542;
  input [4:0]din0;
  input [1:0]\row_assign_9_2_t_reg_2547_reg[2] ;
  input ram_reg_2;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ;
  input [2:0]row_assign_9_0_t_reg_2537;
  input [7:0]ram_reg_3;
  input brmerge_reg_2585_pp0_iter1_reg;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ;
  input ram_reg_4;
  input [2:0]din4;
  input [1:0]\row_assign_9_4_t_reg_2557_reg[2] ;
  input ram_reg_5;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ;
  input ram_reg_6;
  input ram_reg_7;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ;
  input ram_reg_8;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ;
  input ram_reg_9;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8 ;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10 ;
  input ram_reg_15;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12 ;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14 ;

  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire brmerge_reg_2585_pp0_iter1_reg;
  wire ce0;
  wire [4:0]din0;
  wire [4:0]din2;
  wire [7:0]din3;
  wire [2:0]din4;
  wire \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ;
  wire or_cond_i_i_reg_2571_pp0_iter1_reg;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire [4:0]ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire [7:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]\right_border_buf_0_14_fu_288_reg[7] ;
  wire [2:0]row_assign_9_0_t_reg_2537;
  wire [2:0]row_assign_9_1_t_reg_2542;
  wire [1:0]\row_assign_9_2_t_reg_2547_reg[2] ;
  wire [1:0]\row_assign_9_3_t_reg_2552_reg[2] ;
  wire [1:0]\row_assign_9_4_t_reg_2557_reg[2] ;
  wire [0:0]\src_kernel_win_0_va_20_reg_2628_reg[2] ;
  wire \src_kernel_win_0_va_21_reg_2635_reg[3] ;
  wire [3:0]\src_kernel_win_0_va_21_reg_2635_reg[4] ;
  wire \src_kernel_win_0_va_21_reg_2635_reg[5] ;
  wire [2:0]\src_kernel_win_0_va_22_reg_2642_reg[7] ;
  wire \src_kernel_win_0_va_23_reg_2649_reg[6] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[0] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[1] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[2] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[3] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[4] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[5] ;
  wire [3:0]\src_kernel_win_0_va_24_reg_2655_reg[6] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[6]_0 ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[7] ;
  wire \tmp_133_1_reg_2520_reg[0] ;
  wire tmp_2_reg_2502;
  wire tmp_3_reg_2528;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9 ;
  wire \tmp_s_reg_2511_reg[0] ;

  design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_26 Filter2D_k_buf_0_eOg_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .brmerge_reg_2585_pp0_iter1_reg(brmerge_reg_2585_pp0_iter1_reg),
        .ce0(ce0),
        .din0(din0),
        .din2(din2),
        .din3(din3),
        .din4(din4),
        .\exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] (\exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ),
        .or_cond_i_i_reg_2571_pp0_iter1_reg(or_cond_i_i_reg_2571_pp0_iter1_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_10(ram_reg_9),
        .ram_reg_11(ram_reg_10),
        .ram_reg_12(ram_reg_11),
        .ram_reg_13(ram_reg_12),
        .ram_reg_14(ram_reg_13),
        .ram_reg_15(ram_reg_14),
        .ram_reg_16(ram_reg_15),
        .ram_reg_17(ram_reg_16),
        .ram_reg_18(ram_reg_17),
        .ram_reg_19(ram_reg_18),
        .ram_reg_2(ram_reg_1),
        .ram_reg_20(ram_reg_19),
        .ram_reg_21(ram_reg_20),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .ram_reg_9(ram_reg_8),
        .\right_border_buf_0_14_fu_288_reg[7] (\right_border_buf_0_14_fu_288_reg[7] ),
        .row_assign_9_0_t_reg_2537(row_assign_9_0_t_reg_2537),
        .row_assign_9_1_t_reg_2542(row_assign_9_1_t_reg_2542),
        .\row_assign_9_2_t_reg_2547_reg[2] (\row_assign_9_2_t_reg_2547_reg[2] ),
        .\row_assign_9_3_t_reg_2552_reg[2] (\row_assign_9_3_t_reg_2552_reg[2] ),
        .\row_assign_9_4_t_reg_2557_reg[2] (\row_assign_9_4_t_reg_2557_reg[2] ),
        .\src_kernel_win_0_va_20_reg_2628_reg[2] (\src_kernel_win_0_va_20_reg_2628_reg[2] ),
        .\src_kernel_win_0_va_21_reg_2635_reg[3] (\src_kernel_win_0_va_21_reg_2635_reg[3] ),
        .\src_kernel_win_0_va_21_reg_2635_reg[4] (\src_kernel_win_0_va_21_reg_2635_reg[4] ),
        .\src_kernel_win_0_va_21_reg_2635_reg[5] (\src_kernel_win_0_va_21_reg_2635_reg[5] ),
        .\src_kernel_win_0_va_22_reg_2642_reg[7] (\src_kernel_win_0_va_22_reg_2642_reg[7] ),
        .\src_kernel_win_0_va_23_reg_2649_reg[6] (\src_kernel_win_0_va_23_reg_2649_reg[6] ),
        .\src_kernel_win_0_va_24_reg_2655_reg[0] (\src_kernel_win_0_va_24_reg_2655_reg[0] ),
        .\src_kernel_win_0_va_24_reg_2655_reg[1] (\src_kernel_win_0_va_24_reg_2655_reg[1] ),
        .\src_kernel_win_0_va_24_reg_2655_reg[2] (\src_kernel_win_0_va_24_reg_2655_reg[2] ),
        .\src_kernel_win_0_va_24_reg_2655_reg[3] (\src_kernel_win_0_va_24_reg_2655_reg[3] ),
        .\src_kernel_win_0_va_24_reg_2655_reg[4] (\src_kernel_win_0_va_24_reg_2655_reg[4] ),
        .\src_kernel_win_0_va_24_reg_2655_reg[5] (\src_kernel_win_0_va_24_reg_2655_reg[5] ),
        .\src_kernel_win_0_va_24_reg_2655_reg[6] (\src_kernel_win_0_va_24_reg_2655_reg[6] ),
        .\src_kernel_win_0_va_24_reg_2655_reg[6]_0 (\src_kernel_win_0_va_24_reg_2655_reg[6]_0 ),
        .\src_kernel_win_0_va_24_reg_2655_reg[7] (\src_kernel_win_0_va_24_reg_2655_reg[7] ),
        .\tmp_133_1_reg_2520_reg[0] (\tmp_133_1_reg_2520_reg[0] ),
        .tmp_2_reg_2502(tmp_2_reg_2502),
        .tmp_3_reg_2528(tmp_3_reg_2528),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2] (\tmp_57_reg_2580_pp0_iter1_reg_reg[2] ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9 ),
        .\tmp_s_reg_2511_reg[0] (\tmp_s_reg_2511_reg[0] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg" *) 
module design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_25
   (WEA,
    ce0,
    ram_reg,
    \mOutPtr_reg[0] ,
    D,
    \right_border_buf_0_8_fu_264_reg[7] ,
    \src_kernel_win_0_va_21_reg_2635_reg[6] ,
    din4,
    \src_kernel_win_0_va_20_reg_2628_reg[6] ,
    \src_kernel_win_0_va_22_reg_2642_reg[6] ,
    \src_kernel_win_0_va_21_reg_2635_reg[5] ,
    \right_border_buf_0_8_fu_264_reg[5] ,
    \right_border_buf_0_8_fu_264_reg[4] ,
    \src_kernel_win_0_va_22_reg_2642_reg[4] ,
    \right_border_buf_0_8_fu_264_reg[2] ,
    \right_border_buf_0_8_fu_264_reg[0] ,
    ap_clk,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    ap_enable_reg_pp0_iter2_reg,
    \tmp_1_reg_2516_reg[0] ,
    \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ,
    or_cond_i_i_reg_2571_pp0_iter1_reg,
    \tmp_s_reg_2511_reg[0] ,
    tmp_2_reg_2502,
    img0_data_stream_0_s_full_n,
    ap_enable_reg_pp0_iter6_reg,
    or_cond_i_reg_2594_pp0_iter5_reg,
    mid_img_data_stream_s_empty_n,
    ap_enable_reg_pp0_iter2,
    tmp_3_reg_2528,
    din0,
    ram_reg_1,
    \row_assign_9_0_t_reg_2537_reg[2] ,
    ram_reg_2,
    \row_assign_9_1_t_reg_2542_reg[2] ,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    \row_assign_9_2_t_reg_2547_reg[2] ,
    \row_assign_9_1_t_reg_2542_reg[0] ,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    \row_assign_9_1_t_reg_2542_reg[1] ,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    brmerge_reg_2585_pp0_iter1_reg,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ,
    \ap_CS_fsm_reg[2] ,
    ap_enable_reg_pp0_iter1);
  output [0:0]WEA;
  output ce0;
  output ram_reg;
  output \mOutPtr_reg[0] ;
  output [5:0]D;
  output \right_border_buf_0_8_fu_264_reg[7] ;
  output \src_kernel_win_0_va_21_reg_2635_reg[6] ;
  output [7:0]din4;
  output \src_kernel_win_0_va_20_reg_2628_reg[6] ;
  output \src_kernel_win_0_va_22_reg_2642_reg[6] ;
  output [1:0]\src_kernel_win_0_va_21_reg_2635_reg[5] ;
  output \right_border_buf_0_8_fu_264_reg[5] ;
  output \right_border_buf_0_8_fu_264_reg[4] ;
  output [3:0]\src_kernel_win_0_va_22_reg_2642_reg[4] ;
  output \right_border_buf_0_8_fu_264_reg[2] ;
  output \right_border_buf_0_8_fu_264_reg[0] ;
  input ap_clk;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input ap_enable_reg_pp0_iter2_reg;
  input \tmp_1_reg_2516_reg[0] ;
  input \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ;
  input or_cond_i_i_reg_2571_pp0_iter1_reg;
  input \tmp_s_reg_2511_reg[0] ;
  input tmp_2_reg_2502;
  input img0_data_stream_0_s_full_n;
  input ap_enable_reg_pp0_iter6_reg;
  input or_cond_i_reg_2594_pp0_iter5_reg;
  input mid_img_data_stream_s_empty_n;
  input ap_enable_reg_pp0_iter2;
  input tmp_3_reg_2528;
  input [4:0]din0;
  input ram_reg_1;
  input [1:0]\row_assign_9_0_t_reg_2537_reg[2] ;
  input ram_reg_2;
  input [1:0]\row_assign_9_1_t_reg_2542_reg[2] ;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input [1:0]\row_assign_9_2_t_reg_2547_reg[2] ;
  input \row_assign_9_1_t_reg_2542_reg[0] ;
  input [1:0]ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input [2:0]ram_reg_12;
  input \row_assign_9_1_t_reg_2542_reg[1] ;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input brmerge_reg_2585_pp0_iter1_reg;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input ap_enable_reg_pp0_iter1;

  wire [9:0]ADDRBWRADDR;
  wire [5:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter6_reg;
  wire brmerge_reg_2585_pp0_iter1_reg;
  wire ce0;
  wire [4:0]din0;
  wire [7:0]din4;
  wire \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ;
  wire img0_data_stream_0_s_full_n;
  wire \mOutPtr_reg[0] ;
  wire mid_img_data_stream_s_empty_n;
  wire or_cond_i_i_reg_2571_pp0_iter1_reg;
  wire or_cond_i_reg_2594_pp0_iter5_reg;
  wire ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire [2:0]ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [1:0]ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire \right_border_buf_0_8_fu_264_reg[0] ;
  wire \right_border_buf_0_8_fu_264_reg[2] ;
  wire \right_border_buf_0_8_fu_264_reg[4] ;
  wire \right_border_buf_0_8_fu_264_reg[5] ;
  wire \right_border_buf_0_8_fu_264_reg[7] ;
  wire [1:0]\row_assign_9_0_t_reg_2537_reg[2] ;
  wire \row_assign_9_1_t_reg_2542_reg[0] ;
  wire \row_assign_9_1_t_reg_2542_reg[1] ;
  wire [1:0]\row_assign_9_1_t_reg_2542_reg[2] ;
  wire [1:0]\row_assign_9_2_t_reg_2547_reg[2] ;
  wire \src_kernel_win_0_va_20_reg_2628_reg[6] ;
  wire [1:0]\src_kernel_win_0_va_21_reg_2635_reg[5] ;
  wire \src_kernel_win_0_va_21_reg_2635_reg[6] ;
  wire [3:0]\src_kernel_win_0_va_22_reg_2642_reg[4] ;
  wire \src_kernel_win_0_va_22_reg_2642_reg[6] ;
  wire \tmp_1_reg_2516_reg[0] ;
  wire tmp_2_reg_2502;
  wire tmp_3_reg_2528;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ;
  wire \tmp_s_reg_2511_reg[0] ;

  design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram Filter2D_k_buf_0_eOg_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp0_iter6_reg(ap_enable_reg_pp0_iter6_reg),
        .brmerge_reg_2585_pp0_iter1_reg(brmerge_reg_2585_pp0_iter1_reg),
        .ce0(ce0),
        .din0(din0),
        .din4({din4[7],din4[5:4],din4[2:0]}),
        .\exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] (\exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ),
        .img0_data_stream_0_s_full_n(img0_data_stream_0_s_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .mid_img_data_stream_s_empty_n(mid_img_data_stream_s_empty_n),
        .or_cond_i_i_reg_2571_pp0_iter1_reg(or_cond_i_i_reg_2571_pp0_iter1_reg),
        .or_cond_i_reg_2594_pp0_iter5_reg(or_cond_i_reg_2594_pp0_iter5_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_10(ram_reg_9),
        .ram_reg_11(ram_reg_10),
        .ram_reg_12(ram_reg_11),
        .ram_reg_13(ram_reg_12),
        .ram_reg_14(ram_reg_13),
        .ram_reg_15(ram_reg_14),
        .ram_reg_16(ram_reg_15),
        .ram_reg_17(ram_reg_16),
        .ram_reg_18(ram_reg_17),
        .ram_reg_19(ram_reg_18),
        .ram_reg_2(ram_reg_1),
        .ram_reg_20(ram_reg_19),
        .ram_reg_21(ram_reg_20),
        .ram_reg_22(ram_reg_21),
        .ram_reg_23(ram_reg_22),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .ram_reg_9(ram_reg_8),
        .\right_border_buf_0_8_fu_264_reg[0] (\right_border_buf_0_8_fu_264_reg[0] ),
        .\right_border_buf_0_8_fu_264_reg[2] (\right_border_buf_0_8_fu_264_reg[2] ),
        .\right_border_buf_0_8_fu_264_reg[3] (din4[3]),
        .\right_border_buf_0_8_fu_264_reg[4] (\right_border_buf_0_8_fu_264_reg[4] ),
        .\right_border_buf_0_8_fu_264_reg[5] (\right_border_buf_0_8_fu_264_reg[5] ),
        .\right_border_buf_0_8_fu_264_reg[6] (din4[6]),
        .\right_border_buf_0_8_fu_264_reg[7] (\right_border_buf_0_8_fu_264_reg[7] ),
        .\row_assign_9_0_t_reg_2537_reg[2] (\row_assign_9_0_t_reg_2537_reg[2] ),
        .\row_assign_9_1_t_reg_2542_reg[0] (\row_assign_9_1_t_reg_2542_reg[0] ),
        .\row_assign_9_1_t_reg_2542_reg[1] (\row_assign_9_1_t_reg_2542_reg[1] ),
        .\row_assign_9_1_t_reg_2542_reg[2] (\row_assign_9_1_t_reg_2542_reg[2] ),
        .\row_assign_9_2_t_reg_2547_reg[2] (\row_assign_9_2_t_reg_2547_reg[2] ),
        .\src_kernel_win_0_va_20_reg_2628_reg[6] (\src_kernel_win_0_va_20_reg_2628_reg[6] ),
        .\src_kernel_win_0_va_21_reg_2635_reg[5] (\src_kernel_win_0_va_21_reg_2635_reg[5] ),
        .\src_kernel_win_0_va_21_reg_2635_reg[6] (\src_kernel_win_0_va_21_reg_2635_reg[6] ),
        .\src_kernel_win_0_va_22_reg_2642_reg[4] (\src_kernel_win_0_va_22_reg_2642_reg[4] ),
        .\src_kernel_win_0_va_22_reg_2642_reg[6] (\src_kernel_win_0_va_22_reg_2642_reg[6] ),
        .\tmp_1_reg_2516_reg[0] (\tmp_1_reg_2516_reg[0] ),
        .tmp_2_reg_2502(tmp_2_reg_2502),
        .tmp_3_reg_2528(tmp_3_reg_2528),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2] (\tmp_57_reg_2580_pp0_iter1_reg_reg[2] ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ),
        .\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 (\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ),
        .\tmp_s_reg_2511_reg[0] (\tmp_s_reg_2511_reg[0] ));
endmodule

module design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram
   (WEA,
    ce0,
    ram_reg_0,
    \mOutPtr_reg[0] ,
    D,
    \right_border_buf_0_8_fu_264_reg[7] ,
    \src_kernel_win_0_va_21_reg_2635_reg[6] ,
    \right_border_buf_0_8_fu_264_reg[6] ,
    \src_kernel_win_0_va_20_reg_2628_reg[6] ,
    \src_kernel_win_0_va_22_reg_2642_reg[6] ,
    \src_kernel_win_0_va_21_reg_2635_reg[5] ,
    \right_border_buf_0_8_fu_264_reg[5] ,
    \right_border_buf_0_8_fu_264_reg[4] ,
    \src_kernel_win_0_va_22_reg_2642_reg[4] ,
    \right_border_buf_0_8_fu_264_reg[3] ,
    \right_border_buf_0_8_fu_264_reg[2] ,
    din4,
    \right_border_buf_0_8_fu_264_reg[0] ,
    ap_clk,
    Q,
    ADDRBWRADDR,
    ram_reg_1,
    ap_enable_reg_pp0_iter2_reg,
    \tmp_1_reg_2516_reg[0] ,
    \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ,
    or_cond_i_i_reg_2571_pp0_iter1_reg,
    \tmp_s_reg_2511_reg[0] ,
    tmp_2_reg_2502,
    img0_data_stream_0_s_full_n,
    ap_enable_reg_pp0_iter6_reg,
    or_cond_i_reg_2594_pp0_iter5_reg,
    mid_img_data_stream_s_empty_n,
    ap_enable_reg_pp0_iter2,
    tmp_3_reg_2528,
    din0,
    ram_reg_2,
    \row_assign_9_0_t_reg_2537_reg[2] ,
    ram_reg_3,
    \row_assign_9_1_t_reg_2542_reg[2] ,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    \row_assign_9_2_t_reg_2547_reg[2] ,
    \row_assign_9_1_t_reg_2542_reg[0] ,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    \row_assign_9_1_t_reg_2542_reg[1] ,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    brmerge_reg_2585_pp0_iter1_reg,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ,
    \ap_CS_fsm_reg[2] ,
    ap_enable_reg_pp0_iter1);
  output [0:0]WEA;
  output ce0;
  output ram_reg_0;
  output \mOutPtr_reg[0] ;
  output [5:0]D;
  output \right_border_buf_0_8_fu_264_reg[7] ;
  output \src_kernel_win_0_va_21_reg_2635_reg[6] ;
  output \right_border_buf_0_8_fu_264_reg[6] ;
  output \src_kernel_win_0_va_20_reg_2628_reg[6] ;
  output \src_kernel_win_0_va_22_reg_2642_reg[6] ;
  output [1:0]\src_kernel_win_0_va_21_reg_2635_reg[5] ;
  output \right_border_buf_0_8_fu_264_reg[5] ;
  output \right_border_buf_0_8_fu_264_reg[4] ;
  output [3:0]\src_kernel_win_0_va_22_reg_2642_reg[4] ;
  output \right_border_buf_0_8_fu_264_reg[3] ;
  output \right_border_buf_0_8_fu_264_reg[2] ;
  output [5:0]din4;
  output \right_border_buf_0_8_fu_264_reg[0] ;
  input ap_clk;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_1;
  input ap_enable_reg_pp0_iter2_reg;
  input \tmp_1_reg_2516_reg[0] ;
  input \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ;
  input or_cond_i_i_reg_2571_pp0_iter1_reg;
  input \tmp_s_reg_2511_reg[0] ;
  input tmp_2_reg_2502;
  input img0_data_stream_0_s_full_n;
  input ap_enable_reg_pp0_iter6_reg;
  input or_cond_i_reg_2594_pp0_iter5_reg;
  input mid_img_data_stream_s_empty_n;
  input ap_enable_reg_pp0_iter2;
  input tmp_3_reg_2528;
  input [4:0]din0;
  input ram_reg_2;
  input [1:0]\row_assign_9_0_t_reg_2537_reg[2] ;
  input ram_reg_3;
  input [1:0]\row_assign_9_1_t_reg_2542_reg[2] ;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input [1:0]\row_assign_9_2_t_reg_2547_reg[2] ;
  input \row_assign_9_1_t_reg_2542_reg[0] ;
  input [1:0]ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input [2:0]ram_reg_13;
  input \row_assign_9_1_t_reg_2542_reg[1] ;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input brmerge_reg_2585_pp0_iter1_reg;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input ap_enable_reg_pp0_iter1;

  wire [9:0]ADDRBWRADDR;
  wire [5:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter6_reg;
  wire brmerge_reg_2585_pp0_iter1_reg;
  wire ce0;
  wire [4:0]din0;
  wire [5:0]din4;
  wire \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ;
  wire img0_data_stream_0_s_full_n;
  wire [7:0]k_buf_0_val_9_q0;
  wire \mOutPtr_reg[0] ;
  wire mid_img_data_stream_s_empty_n;
  wire or_cond_i_i_reg_2571_pp0_iter1_reg;
  wire or_cond_i_reg_2594_pp0_iter5_reg;
  wire ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire [2:0]ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [1:0]ram_reg_8;
  wire ram_reg_9;
  wire \right_border_buf_0_8_fu_264_reg[0] ;
  wire \right_border_buf_0_8_fu_264_reg[2] ;
  wire \right_border_buf_0_8_fu_264_reg[3] ;
  wire \right_border_buf_0_8_fu_264_reg[4] ;
  wire \right_border_buf_0_8_fu_264_reg[5] ;
  wire \right_border_buf_0_8_fu_264_reg[6] ;
  wire \right_border_buf_0_8_fu_264_reg[7] ;
  wire [1:0]\row_assign_9_0_t_reg_2537_reg[2] ;
  wire \row_assign_9_1_t_reg_2542_reg[0] ;
  wire \row_assign_9_1_t_reg_2542_reg[1] ;
  wire [1:0]\row_assign_9_1_t_reg_2542_reg[2] ;
  wire [1:0]\row_assign_9_2_t_reg_2547_reg[2] ;
  wire \src_kernel_win_0_va_20_reg_2628[0]_i_2_n_0 ;
  wire \src_kernel_win_0_va_20_reg_2628[1]_i_2_n_0 ;
  wire \src_kernel_win_0_va_20_reg_2628[3]_i_2_n_0 ;
  wire \src_kernel_win_0_va_20_reg_2628[4]_i_2_n_0 ;
  wire \src_kernel_win_0_va_20_reg_2628[5]_i_2_n_0 ;
  wire \src_kernel_win_0_va_20_reg_2628[7]_i_2_n_0 ;
  wire \src_kernel_win_0_va_20_reg_2628_reg[6] ;
  wire [1:0]\src_kernel_win_0_va_21_reg_2635_reg[5] ;
  wire \src_kernel_win_0_va_21_reg_2635_reg[6] ;
  wire \src_kernel_win_0_va_22_reg_2642[1]_i_2_n_0 ;
  wire \src_kernel_win_0_va_22_reg_2642[2]_i_2_n_0 ;
  wire \src_kernel_win_0_va_22_reg_2642[3]_i_2_n_0 ;
  wire \src_kernel_win_0_va_22_reg_2642[4]_i_2_n_0 ;
  wire [3:0]\src_kernel_win_0_va_22_reg_2642_reg[4] ;
  wire \src_kernel_win_0_va_22_reg_2642_reg[6] ;
  wire \tmp_1_reg_2516_reg[0] ;
  wire tmp_2_reg_2502;
  wire tmp_3_reg_2528;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ;
  wire \tmp_s_reg_2511_reg[0] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0D00)) 
    \mOutPtr[0]_i_2 
       (.I0(\tmp_s_reg_2511_reg[0] ),
        .I1(tmp_2_reg_2502),
        .I2(\exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ),
        .I3(or_cond_i_i_reg_2571_pp0_iter1_reg),
        .O(\mOutPtr_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_9_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    ram_reg_i_12
       (.I0(img0_data_stream_0_s_full_n),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(or_cond_i_reg_2594_pp0_iter5_reg),
        .I3(mid_img_data_stream_s_empty_n),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\mOutPtr_reg[0] ),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'h0A00080000000800)) 
    ram_reg_i_1__0
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(\tmp_1_reg_2516_reg[0] ),
        .I2(\exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ),
        .I3(or_cond_i_i_reg_2571_pp0_iter1_reg),
        .I4(\tmp_s_reg_2511_reg[0] ),
        .I5(tmp_2_reg_2502),
        .O(WEA));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_i_2__3
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ce0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \right_border_buf_0_8_fu_264[0]_i_1 
       (.I0(\right_border_buf_0_8_fu_264_reg[0] ),
        .O(din4[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_8_fu_264[1]_i_1 
       (.I0(k_buf_0_val_9_q0[1]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ),
        .O(din4[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \right_border_buf_0_8_fu_264[2]_i_1 
       (.I0(\right_border_buf_0_8_fu_264_reg[2] ),
        .O(din4[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_8_fu_264[3]_i_1 
       (.I0(k_buf_0_val_9_q0[3]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ),
        .O(\right_border_buf_0_8_fu_264_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \right_border_buf_0_8_fu_264[4]_i_1 
       (.I0(\right_border_buf_0_8_fu_264_reg[4] ),
        .O(din4[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \right_border_buf_0_8_fu_264[5]_i_1 
       (.I0(\right_border_buf_0_8_fu_264_reg[5] ),
        .O(din4[4]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_8_fu_264[6]_i_1 
       (.I0(k_buf_0_val_9_q0[6]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ),
        .O(\right_border_buf_0_8_fu_264_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \right_border_buf_0_8_fu_264[7]_i_1 
       (.I0(\right_border_buf_0_8_fu_264_reg[7] ),
        .O(din4[5]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \src_kernel_win_0_va_20_reg_2628[0]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2628[0]_i_2_n_0 ),
        .I1(tmp_3_reg_2528),
        .I2(ram_reg_21),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h47474477)) 
    \src_kernel_win_0_va_20_reg_2628[0]_i_2 
       (.I0(\right_border_buf_0_8_fu_264_reg[0] ),
        .I1(\row_assign_9_0_t_reg_2537_reg[2] [1]),
        .I2(ram_reg_22),
        .I3(ram_reg_23),
        .I4(\row_assign_9_0_t_reg_2537_reg[2] [0]),
        .O(\src_kernel_win_0_va_20_reg_2628[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_20_reg_2628[1]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2628[1]_i_2_n_0 ),
        .I1(tmp_3_reg_2528),
        .I2(din0[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_kernel_win_0_va_20_reg_2628[1]_i_2 
       (.I0(din4[1]),
        .I1(\row_assign_9_0_t_reg_2537_reg[2] [1]),
        .I2(ram_reg_19),
        .I3(\row_assign_9_0_t_reg_2537_reg[2] [0]),
        .I4(ram_reg_20),
        .O(\src_kernel_win_0_va_20_reg_2628[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_20_reg_2628[3]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2628[3]_i_2_n_0 ),
        .I1(tmp_3_reg_2528),
        .I2(din0[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_kernel_win_0_va_20_reg_2628[3]_i_2 
       (.I0(\right_border_buf_0_8_fu_264_reg[3] ),
        .I1(\row_assign_9_0_t_reg_2537_reg[2] [1]),
        .I2(ram_reg_14),
        .I3(\row_assign_9_0_t_reg_2537_reg[2] [0]),
        .I4(ram_reg_15),
        .O(\src_kernel_win_0_va_20_reg_2628[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_20_reg_2628[4]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2628[4]_i_2_n_0 ),
        .I1(tmp_3_reg_2528),
        .I2(din0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h74747744)) 
    \src_kernel_win_0_va_20_reg_2628[4]_i_2 
       (.I0(\right_border_buf_0_8_fu_264_reg[4] ),
        .I1(\row_assign_9_0_t_reg_2537_reg[2] [1]),
        .I2(ram_reg_11),
        .I3(ram_reg_12),
        .I4(\row_assign_9_0_t_reg_2537_reg[2] [0]),
        .O(\src_kernel_win_0_va_20_reg_2628[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_20_reg_2628[5]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2628[5]_i_2_n_0 ),
        .I1(tmp_3_reg_2528),
        .I2(din0[3]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h5555303F)) 
    \src_kernel_win_0_va_20_reg_2628[5]_i_2 
       (.I0(\right_border_buf_0_8_fu_264_reg[5] ),
        .I1(ram_reg_9),
        .I2(\row_assign_9_0_t_reg_2537_reg[2] [0]),
        .I3(ram_reg_10),
        .I4(\row_assign_9_0_t_reg_2537_reg[2] [1]),
        .O(\src_kernel_win_0_va_20_reg_2628[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_kernel_win_0_va_20_reg_2628[6]_i_3 
       (.I0(\right_border_buf_0_8_fu_264_reg[6] ),
        .I1(\row_assign_9_0_t_reg_2537_reg[2] [1]),
        .I2(ram_reg_6),
        .I3(\row_assign_9_0_t_reg_2537_reg[2] [0]),
        .I4(ram_reg_7),
        .O(\src_kernel_win_0_va_20_reg_2628_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_20_reg_2628[7]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2628[7]_i_2_n_0 ),
        .I1(tmp_3_reg_2528),
        .I2(din0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h5555303F)) 
    \src_kernel_win_0_va_20_reg_2628[7]_i_2 
       (.I0(\right_border_buf_0_8_fu_264_reg[7] ),
        .I1(ram_reg_2),
        .I2(\row_assign_9_0_t_reg_2537_reg[2] [0]),
        .I3(ram_reg_3),
        .I4(\row_assign_9_0_t_reg_2537_reg[2] [1]),
        .O(\src_kernel_win_0_va_20_reg_2628[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_21_reg_2635[3]_i_1 
       (.I0(\right_border_buf_0_8_fu_264_reg[3] ),
        .I1(\row_assign_9_1_t_reg_2542_reg[2] [1]),
        .I2(\row_assign_9_1_t_reg_2542_reg[1] ),
        .I3(tmp_3_reg_2528),
        .I4(ram_reg_8[0]),
        .O(\src_kernel_win_0_va_21_reg_2635_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \src_kernel_win_0_va_21_reg_2635[5]_i_1 
       (.I0(\right_border_buf_0_8_fu_264_reg[5] ),
        .I1(\row_assign_9_1_t_reg_2542_reg[2] [1]),
        .I2(\row_assign_9_1_t_reg_2542_reg[0] ),
        .I3(tmp_3_reg_2528),
        .I4(ram_reg_8[1]),
        .O(\src_kernel_win_0_va_21_reg_2635_reg[5] [1]));
  LUT5 #(
    .INIT(32'h8B8B88BB)) 
    \src_kernel_win_0_va_21_reg_2635[6]_i_3 
       (.I0(\right_border_buf_0_8_fu_264_reg[6] ),
        .I1(\row_assign_9_1_t_reg_2542_reg[2] [1]),
        .I2(ram_reg_4),
        .I3(ram_reg_5),
        .I4(\row_assign_9_1_t_reg_2542_reg[2] [0]),
        .O(\src_kernel_win_0_va_21_reg_2635_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_22_reg_2642[1]_i_1 
       (.I0(\src_kernel_win_0_va_22_reg_2642[1]_i_2_n_0 ),
        .I1(tmp_3_reg_2528),
        .I2(ram_reg_13[0]),
        .O(\src_kernel_win_0_va_22_reg_2642_reg[4] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_kernel_win_0_va_22_reg_2642[1]_i_2 
       (.I0(din4[1]),
        .I1(\row_assign_9_2_t_reg_2547_reg[2] [1]),
        .I2(ram_reg_19),
        .I3(\row_assign_9_2_t_reg_2547_reg[2] [0]),
        .I4(ram_reg_20),
        .O(\src_kernel_win_0_va_22_reg_2642[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \src_kernel_win_0_va_22_reg_2642[2]_i_1 
       (.I0(\src_kernel_win_0_va_22_reg_2642[2]_i_2_n_0 ),
        .I1(tmp_3_reg_2528),
        .I2(ram_reg_16),
        .O(\src_kernel_win_0_va_22_reg_2642_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h5555303F)) 
    \src_kernel_win_0_va_22_reg_2642[2]_i_2 
       (.I0(\right_border_buf_0_8_fu_264_reg[2] ),
        .I1(ram_reg_17),
        .I2(\row_assign_9_2_t_reg_2547_reg[2] [0]),
        .I3(ram_reg_18),
        .I4(\row_assign_9_2_t_reg_2547_reg[2] [1]),
        .O(\src_kernel_win_0_va_22_reg_2642[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_22_reg_2642[3]_i_1 
       (.I0(\src_kernel_win_0_va_22_reg_2642[3]_i_2_n_0 ),
        .I1(tmp_3_reg_2528),
        .I2(ram_reg_13[1]),
        .O(\src_kernel_win_0_va_22_reg_2642_reg[4] [2]));
  LUT5 #(
    .INIT(32'hBB88B8B8)) 
    \src_kernel_win_0_va_22_reg_2642[3]_i_2 
       (.I0(\right_border_buf_0_8_fu_264_reg[3] ),
        .I1(\row_assign_9_2_t_reg_2547_reg[2] [1]),
        .I2(ram_reg_15),
        .I3(ram_reg_14),
        .I4(\row_assign_9_2_t_reg_2547_reg[2] [0]),
        .O(\src_kernel_win_0_va_22_reg_2642[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_22_reg_2642[4]_i_1 
       (.I0(\src_kernel_win_0_va_22_reg_2642[4]_i_2_n_0 ),
        .I1(tmp_3_reg_2528),
        .I2(ram_reg_13[2]),
        .O(\src_kernel_win_0_va_22_reg_2642_reg[4] [3]));
  LUT5 #(
    .INIT(32'h74777444)) 
    \src_kernel_win_0_va_22_reg_2642[4]_i_2 
       (.I0(\right_border_buf_0_8_fu_264_reg[4] ),
        .I1(\row_assign_9_2_t_reg_2547_reg[2] [1]),
        .I2(ram_reg_11),
        .I3(\row_assign_9_2_t_reg_2547_reg[2] [0]),
        .I4(ram_reg_12),
        .O(\src_kernel_win_0_va_22_reg_2642[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_kernel_win_0_va_22_reg_2642[6]_i_3 
       (.I0(\right_border_buf_0_8_fu_264_reg[6] ),
        .I1(\row_assign_9_2_t_reg_2547_reg[2] [1]),
        .I2(ram_reg_6),
        .I3(\row_assign_9_2_t_reg_2547_reg[2] [0]),
        .I4(ram_reg_7),
        .O(\src_kernel_win_0_va_22_reg_2642_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \src_kernel_win_0_va_23_reg_2649[0]_i_3 
       (.I0(k_buf_0_val_9_q0[0]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2] ),
        .O(\right_border_buf_0_8_fu_264_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \src_kernel_win_0_va_23_reg_2649[2]_i_2 
       (.I0(k_buf_0_val_9_q0[2]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ),
        .O(\right_border_buf_0_8_fu_264_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \src_kernel_win_0_va_23_reg_2649[4]_i_3 
       (.I0(k_buf_0_val_9_q0[4]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ),
        .O(\right_border_buf_0_8_fu_264_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \src_kernel_win_0_va_23_reg_2649[5]_i_2 
       (.I0(k_buf_0_val_9_q0[5]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ),
        .O(\right_border_buf_0_8_fu_264_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \src_kernel_win_0_va_23_reg_2649[7]_i_2 
       (.I0(k_buf_0_val_9_q0[7]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ),
        .O(\right_border_buf_0_8_fu_264_reg[7] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg_ram" *) 
module design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_26
   (\right_border_buf_0_14_fu_288_reg[7] ,
    WEA,
    D,
    din3,
    \src_kernel_win_0_va_22_reg_2642_reg[7] ,
    \src_kernel_win_0_va_24_reg_2655_reg[7] ,
    \src_kernel_win_0_va_23_reg_2649_reg[6] ,
    \src_kernel_win_0_va_24_reg_2655_reg[6] ,
    \src_kernel_win_0_va_24_reg_2655_reg[6]_0 ,
    \src_kernel_win_0_va_21_reg_2635_reg[5] ,
    \src_kernel_win_0_va_24_reg_2655_reg[5] ,
    \src_kernel_win_0_va_21_reg_2635_reg[4] ,
    \src_kernel_win_0_va_24_reg_2655_reg[4] ,
    \src_kernel_win_0_va_21_reg_2635_reg[3] ,
    \src_kernel_win_0_va_24_reg_2655_reg[3] ,
    \src_kernel_win_0_va_20_reg_2628_reg[2] ,
    \src_kernel_win_0_va_24_reg_2655_reg[2] ,
    \src_kernel_win_0_va_24_reg_2655_reg[1] ,
    \src_kernel_win_0_va_24_reg_2655_reg[0] ,
    ap_clk,
    ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    ap_enable_reg_pp0_iter2_reg,
    \tmp_133_1_reg_2520_reg[0] ,
    \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ,
    or_cond_i_i_reg_2571_pp0_iter1_reg,
    \tmp_s_reg_2511_reg[0] ,
    tmp_2_reg_2502,
    ram_reg_1,
    \row_assign_9_3_t_reg_2552_reg[2] ,
    tmp_3_reg_2528,
    din2,
    ram_reg_2,
    row_assign_9_1_t_reg_2542,
    din0,
    \row_assign_9_2_t_reg_2547_reg[2] ,
    ram_reg_3,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ,
    row_assign_9_0_t_reg_2537,
    ram_reg_4,
    brmerge_reg_2585_pp0_iter1_reg,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ,
    ram_reg_5,
    din4,
    \row_assign_9_4_t_reg_2557_reg[2] ,
    ram_reg_6,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ,
    ram_reg_7,
    ram_reg_8,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ,
    ram_reg_9,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ,
    ram_reg_10,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8 ,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10 ,
    ram_reg_16,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12 ,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14 );
  output [7:0]\right_border_buf_0_14_fu_288_reg[7] ;
  output [0:0]WEA;
  output [7:0]D;
  output [7:0]din3;
  output [2:0]\src_kernel_win_0_va_22_reg_2642_reg[7] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[7] ;
  output \src_kernel_win_0_va_23_reg_2649_reg[6] ;
  output [3:0]\src_kernel_win_0_va_24_reg_2655_reg[6] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[6]_0 ;
  output \src_kernel_win_0_va_21_reg_2635_reg[5] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[5] ;
  output [3:0]\src_kernel_win_0_va_21_reg_2635_reg[4] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[4] ;
  output \src_kernel_win_0_va_21_reg_2635_reg[3] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[3] ;
  output [0:0]\src_kernel_win_0_va_20_reg_2628_reg[2] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[2] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[1] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[0] ;
  input ap_clk;
  input ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input ap_enable_reg_pp0_iter2_reg;
  input \tmp_133_1_reg_2520_reg[0] ;
  input \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ;
  input or_cond_i_i_reg_2571_pp0_iter1_reg;
  input \tmp_s_reg_2511_reg[0] ;
  input tmp_2_reg_2502;
  input ram_reg_1;
  input [1:0]\row_assign_9_3_t_reg_2552_reg[2] ;
  input tmp_3_reg_2528;
  input [4:0]din2;
  input [4:0]ram_reg_2;
  input [2:0]row_assign_9_1_t_reg_2542;
  input [4:0]din0;
  input [1:0]\row_assign_9_2_t_reg_2547_reg[2] ;
  input ram_reg_3;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ;
  input [2:0]row_assign_9_0_t_reg_2537;
  input [7:0]ram_reg_4;
  input brmerge_reg_2585_pp0_iter1_reg;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ;
  input ram_reg_5;
  input [2:0]din4;
  input [1:0]\row_assign_9_4_t_reg_2557_reg[2] ;
  input ram_reg_6;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ;
  input ram_reg_7;
  input ram_reg_8;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ;
  input ram_reg_9;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ;
  input ram_reg_10;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8 ;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10 ;
  input ram_reg_16;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12 ;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14 ;

  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire brmerge_reg_2585_pp0_iter1_reg;
  wire ce0;
  wire [4:0]din0;
  wire [4:0]din2;
  wire [7:0]din3;
  wire [2:0]din4;
  wire \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ;
  wire or_cond_i_i_reg_2571_pp0_iter1_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire [4:0]ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_3;
  wire [7:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]\right_border_buf_0_14_fu_288_reg[7] ;
  wire [2:0]row_assign_9_0_t_reg_2537;
  wire [2:0]row_assign_9_1_t_reg_2542;
  wire [1:0]\row_assign_9_2_t_reg_2547_reg[2] ;
  wire [1:0]\row_assign_9_3_t_reg_2552_reg[2] ;
  wire [1:0]\row_assign_9_4_t_reg_2557_reg[2] ;
  wire \src_kernel_win_0_va_20_reg_2628[2]_i_2_n_0 ;
  wire [0:0]\src_kernel_win_0_va_20_reg_2628_reg[2] ;
  wire \src_kernel_win_0_va_21_reg_2635[0]_i_2_n_0 ;
  wire \src_kernel_win_0_va_21_reg_2635[1]_i_2_n_0 ;
  wire \src_kernel_win_0_va_21_reg_2635[2]_i_2_n_0 ;
  wire \src_kernel_win_0_va_21_reg_2635[4]_i_2_n_0 ;
  wire \src_kernel_win_0_va_21_reg_2635_reg[3] ;
  wire [3:0]\src_kernel_win_0_va_21_reg_2635_reg[4] ;
  wire \src_kernel_win_0_va_21_reg_2635_reg[5] ;
  wire \src_kernel_win_0_va_22_reg_2642[0]_i_2_n_0 ;
  wire \src_kernel_win_0_va_22_reg_2642[5]_i_2_n_0 ;
  wire \src_kernel_win_0_va_22_reg_2642[7]_i_3_n_0 ;
  wire [2:0]\src_kernel_win_0_va_22_reg_2642_reg[7] ;
  wire \src_kernel_win_0_va_23_reg_2649[0]_i_2_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2649[0]_i_4_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2649[1]_i_2_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2649[2]_i_3_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2649[2]_i_4_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2649[3]_i_2_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2649[4]_i_2_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2649[5]_i_3_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2649[6]_i_3_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2649[7]_i_3_n_0 ;
  wire \src_kernel_win_0_va_23_reg_2649_reg[6] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[0] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[1] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[2] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[3] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[4] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[5] ;
  wire [3:0]\src_kernel_win_0_va_24_reg_2655_reg[6] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[6]_0 ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[7] ;
  wire \tmp_133_1_reg_2520_reg[0] ;
  wire tmp_2_reg_2502;
  wire tmp_3_reg_2528;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9 ;
  wire \tmp_s_reg_2511_reg[0] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],\right_border_buf_0_14_fu_288_reg[7] }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0A00080000000800)) 
    ram_reg_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(\tmp_133_1_reg_2520_reg[0] ),
        .I2(\exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ),
        .I3(or_cond_i_i_reg_2571_pp0_iter1_reg),
        .I4(\tmp_s_reg_2511_reg[0] ),
        .I5(tmp_2_reg_2502),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \right_border_buf_0_14_fu_288[0]_i_1 
       (.I0(\src_kernel_win_0_va_23_reg_2649[0]_i_4_n_0 ),
        .O(din3[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_14_fu_288[1]_i_1 
       (.I0(\right_border_buf_0_14_fu_288_reg[7] [1]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11 ),
        .O(din3[1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \right_border_buf_0_14_fu_288[2]_i_1 
       (.I0(\src_kernel_win_0_va_23_reg_2649[2]_i_4_n_0 ),
        .O(din3[2]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_14_fu_288[3]_i_1 
       (.I0(\right_border_buf_0_14_fu_288_reg[7] [3]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7 ),
        .O(din3[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_14_fu_288[4]_i_1 
       (.I0(\right_border_buf_0_14_fu_288_reg[7] [4]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ),
        .O(din3[4]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_14_fu_288[5]_i_1 
       (.I0(\right_border_buf_0_14_fu_288_reg[7] [5]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ),
        .O(din3[5]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \right_border_buf_0_14_fu_288[6]_i_1 
       (.I0(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\right_border_buf_0_14_fu_288_reg[7] [6]),
        .O(din3[6]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_14_fu_288[7]_i_1 
       (.I0(\right_border_buf_0_14_fu_288_reg[7] [7]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2] ),
        .O(din3[7]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \src_kernel_win_0_va_20_reg_2628[2]_i_1 
       (.I0(\src_kernel_win_0_va_20_reg_2628[2]_i_2_n_0 ),
        .I1(tmp_3_reg_2528),
        .I2(ram_reg_14),
        .O(\src_kernel_win_0_va_20_reg_2628_reg[2] ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \src_kernel_win_0_va_20_reg_2628[2]_i_2 
       (.I0(\src_kernel_win_0_va_24_reg_2655_reg[2] ),
        .I1(row_assign_9_0_t_reg_2537[1]),
        .I2(ram_reg_15),
        .I3(ram_reg_11),
        .I4(row_assign_9_0_t_reg_2537[2]),
        .O(\src_kernel_win_0_va_20_reg_2628[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h350035FF)) 
    \src_kernel_win_0_va_21_reg_2635[0]_i_1 
       (.I0(\src_kernel_win_0_va_21_reg_2635[0]_i_2_n_0 ),
        .I1(ram_reg_17),
        .I2(row_assign_9_1_t_reg_2542[2]),
        .I3(tmp_3_reg_2528),
        .I4(ram_reg_18),
        .O(\src_kernel_win_0_va_21_reg_2635_reg[4] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_2635[0]_i_2 
       (.I0(\src_kernel_win_0_va_23_reg_2649[0]_i_4_n_0 ),
        .I1(ram_reg_19),
        .I2(row_assign_9_1_t_reg_2542[1]),
        .I3(ram_reg_18),
        .I4(row_assign_9_1_t_reg_2542[0]),
        .I5(ram_reg_20),
        .O(\src_kernel_win_0_va_21_reg_2635[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hD1FFD100)) 
    \src_kernel_win_0_va_21_reg_2635[1]_i_1 
       (.I0(\src_kernel_win_0_va_21_reg_2635[1]_i_2_n_0 ),
        .I1(row_assign_9_1_t_reg_2542[2]),
        .I2(din4[0]),
        .I3(tmp_3_reg_2528),
        .I4(ram_reg_2[0]),
        .O(\src_kernel_win_0_va_21_reg_2635_reg[4] [1]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \src_kernel_win_0_va_21_reg_2635[1]_i_2 
       (.I0(din3[1]),
        .I1(din2[0]),
        .I2(row_assign_9_1_t_reg_2542[1]),
        .I3(ram_reg_2[0]),
        .I4(row_assign_9_1_t_reg_2542[0]),
        .I5(din0[0]),
        .O(\src_kernel_win_0_va_21_reg_2635[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h350035FF)) 
    \src_kernel_win_0_va_21_reg_2635[2]_i_1 
       (.I0(\src_kernel_win_0_va_21_reg_2635[2]_i_2_n_0 ),
        .I1(ram_reg_11),
        .I2(row_assign_9_1_t_reg_2542[2]),
        .I3(tmp_3_reg_2528),
        .I4(ram_reg_13),
        .O(\src_kernel_win_0_va_21_reg_2635_reg[4] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_2635[2]_i_2 
       (.I0(\src_kernel_win_0_va_23_reg_2649[2]_i_4_n_0 ),
        .I1(ram_reg_12),
        .I2(row_assign_9_1_t_reg_2542[1]),
        .I3(ram_reg_13),
        .I4(row_assign_9_1_t_reg_2542[0]),
        .I5(ram_reg_14),
        .O(\src_kernel_win_0_va_21_reg_2635[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_21_reg_2635[3]_i_2 
       (.I0(din3[3]),
        .I1(din2[1]),
        .I2(row_assign_9_1_t_reg_2542[1]),
        .I3(ram_reg_2[1]),
        .I4(row_assign_9_1_t_reg_2542[0]),
        .I5(din0[1]),
        .O(\src_kernel_win_0_va_21_reg_2635_reg[3] ));
  LUT5 #(
    .INIT(32'h35FF3500)) 
    \src_kernel_win_0_va_21_reg_2635[4]_i_1 
       (.I0(\src_kernel_win_0_va_21_reg_2635[4]_i_2_n_0 ),
        .I1(ram_reg_9),
        .I2(row_assign_9_1_t_reg_2542[2]),
        .I3(tmp_3_reg_2528),
        .I4(ram_reg_2[2]),
        .O(\src_kernel_win_0_va_21_reg_2635_reg[4] [3]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \src_kernel_win_0_va_21_reg_2635[4]_i_2 
       (.I0(din3[4]),
        .I1(din2[2]),
        .I2(row_assign_9_1_t_reg_2542[1]),
        .I3(ram_reg_2[2]),
        .I4(row_assign_9_1_t_reg_2542[0]),
        .I5(din0[2]),
        .O(\src_kernel_win_0_va_21_reg_2635[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \src_kernel_win_0_va_21_reg_2635[5]_i_2 
       (.I0(din3[5]),
        .I1(din2[3]),
        .I2(ram_reg_2[3]),
        .I3(row_assign_9_1_t_reg_2542[0]),
        .I4(din0[3]),
        .I5(row_assign_9_1_t_reg_2542[1]),
        .O(\src_kernel_win_0_va_21_reg_2635_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \src_kernel_win_0_va_22_reg_2642[0]_i_1 
       (.I0(\src_kernel_win_0_va_22_reg_2642[0]_i_2_n_0 ),
        .I1(tmp_3_reg_2528),
        .I2(ram_reg_19),
        .O(\src_kernel_win_0_va_22_reg_2642_reg[7] [0]));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \src_kernel_win_0_va_22_reg_2642[0]_i_2 
       (.I0(\src_kernel_win_0_va_24_reg_2655_reg[0] ),
        .I1(\row_assign_9_2_t_reg_2547_reg[2] [0]),
        .I2(ram_reg_21),
        .I3(ram_reg_17),
        .I4(\row_assign_9_2_t_reg_2547_reg[2] [1]),
        .O(\src_kernel_win_0_va_22_reg_2642[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_22_reg_2642[5]_i_1 
       (.I0(\src_kernel_win_0_va_22_reg_2642[5]_i_2_n_0 ),
        .I1(tmp_3_reg_2528),
        .I2(din2[3]),
        .O(\src_kernel_win_0_va_22_reg_2642_reg[7] [1]));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \src_kernel_win_0_va_22_reg_2642[5]_i_2 
       (.I0(\src_kernel_win_0_va_24_reg_2655_reg[5] ),
        .I1(\row_assign_9_2_t_reg_2547_reg[2] [0]),
        .I2(ram_reg_8),
        .I3(ram_reg_7),
        .I4(\row_assign_9_2_t_reg_2547_reg[2] [1]),
        .O(\src_kernel_win_0_va_22_reg_2642[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_22_reg_2642[7]_i_2 
       (.I0(\src_kernel_win_0_va_22_reg_2642[7]_i_3_n_0 ),
        .I1(tmp_3_reg_2528),
        .I2(din2[4]),
        .O(\src_kernel_win_0_va_22_reg_2642_reg[7] [2]));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \src_kernel_win_0_va_22_reg_2642[7]_i_3 
       (.I0(\src_kernel_win_0_va_24_reg_2655_reg[7] ),
        .I1(\row_assign_9_2_t_reg_2547_reg[2] [0]),
        .I2(ram_reg_3),
        .I3(ram_reg_1),
        .I4(\row_assign_9_2_t_reg_2547_reg[2] [1]),
        .O(\src_kernel_win_0_va_22_reg_2642[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h350035FF)) 
    \src_kernel_win_0_va_23_reg_2649[0]_i_1 
       (.I0(\src_kernel_win_0_va_23_reg_2649[0]_i_2_n_0 ),
        .I1(ram_reg_17),
        .I2(\row_assign_9_3_t_reg_2552_reg[2] [1]),
        .I3(tmp_3_reg_2528),
        .I4(\src_kernel_win_0_va_23_reg_2649[0]_i_4_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_23_reg_2649[0]_i_2 
       (.I0(\src_kernel_win_0_va_23_reg_2649[0]_i_4_n_0 ),
        .I1(ram_reg_19),
        .I2(\row_assign_9_3_t_reg_2552_reg[2] [0]),
        .I3(ram_reg_18),
        .I4(row_assign_9_1_t_reg_2542[0]),
        .I5(ram_reg_20),
        .O(\src_kernel_win_0_va_23_reg_2649[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \src_kernel_win_0_va_23_reg_2649[0]_i_4 
       (.I0(\right_border_buf_0_14_fu_288_reg[7] [0]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13 ),
        .O(\src_kernel_win_0_va_23_reg_2649[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_23_reg_2649[1]_i_1 
       (.I0(din4[0]),
        .I1(\row_assign_9_3_t_reg_2552_reg[2] [1]),
        .I2(\src_kernel_win_0_va_23_reg_2649[1]_i_2_n_0 ),
        .I3(tmp_3_reg_2528),
        .I4(din3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \src_kernel_win_0_va_23_reg_2649[1]_i_2 
       (.I0(din3[1]),
        .I1(din2[0]),
        .I2(ram_reg_2[0]),
        .I3(row_assign_9_1_t_reg_2542[0]),
        .I4(din0[0]),
        .I5(\row_assign_9_3_t_reg_2552_reg[2] [0]),
        .O(\src_kernel_win_0_va_23_reg_2649[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h740074FF)) 
    \src_kernel_win_0_va_23_reg_2649[2]_i_1 
       (.I0(ram_reg_11),
        .I1(\row_assign_9_3_t_reg_2552_reg[2] [1]),
        .I2(\src_kernel_win_0_va_23_reg_2649[2]_i_3_n_0 ),
        .I3(tmp_3_reg_2528),
        .I4(\src_kernel_win_0_va_23_reg_2649[2]_i_4_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \src_kernel_win_0_va_23_reg_2649[2]_i_3 
       (.I0(\src_kernel_win_0_va_23_reg_2649[2]_i_4_n_0 ),
        .I1(ram_reg_12),
        .I2(ram_reg_13),
        .I3(row_assign_9_1_t_reg_2542[0]),
        .I4(ram_reg_14),
        .I5(\row_assign_9_3_t_reg_2552_reg[2] [0]),
        .O(\src_kernel_win_0_va_23_reg_2649[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \src_kernel_win_0_va_23_reg_2649[2]_i_4 
       (.I0(\right_border_buf_0_14_fu_288_reg[7] [2]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9 ),
        .O(\src_kernel_win_0_va_23_reg_2649[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_23_reg_2649[3]_i_1 
       (.I0(din4[1]),
        .I1(\row_assign_9_3_t_reg_2552_reg[2] [1]),
        .I2(\src_kernel_win_0_va_23_reg_2649[3]_i_2_n_0 ),
        .I3(tmp_3_reg_2528),
        .I4(din3[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_23_reg_2649[3]_i_2 
       (.I0(din3[3]),
        .I1(din2[1]),
        .I2(\row_assign_9_3_t_reg_2552_reg[2] [0]),
        .I3(ram_reg_2[1]),
        .I4(row_assign_9_1_t_reg_2542[0]),
        .I5(din0[1]),
        .O(\src_kernel_win_0_va_23_reg_2649[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h35FF3500)) 
    \src_kernel_win_0_va_23_reg_2649[4]_i_1 
       (.I0(\src_kernel_win_0_va_23_reg_2649[4]_i_2_n_0 ),
        .I1(ram_reg_9),
        .I2(\row_assign_9_3_t_reg_2552_reg[2] [1]),
        .I3(tmp_3_reg_2528),
        .I4(din3[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \src_kernel_win_0_va_23_reg_2649[4]_i_2 
       (.I0(din3[4]),
        .I1(din2[2]),
        .I2(\row_assign_9_3_t_reg_2552_reg[2] [0]),
        .I3(ram_reg_2[2]),
        .I4(row_assign_9_1_t_reg_2542[0]),
        .I5(din0[2]),
        .O(\src_kernel_win_0_va_23_reg_2649[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \src_kernel_win_0_va_23_reg_2649[5]_i_1 
       (.I0(ram_reg_7),
        .I1(\row_assign_9_3_t_reg_2552_reg[2] [1]),
        .I2(\src_kernel_win_0_va_23_reg_2649[5]_i_3_n_0 ),
        .I3(tmp_3_reg_2528),
        .I4(din3[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_23_reg_2649[5]_i_3 
       (.I0(din3[5]),
        .I1(din2[3]),
        .I2(\row_assign_9_3_t_reg_2552_reg[2] [0]),
        .I3(ram_reg_2[3]),
        .I4(row_assign_9_1_t_reg_2542[0]),
        .I5(din0[3]),
        .O(\src_kernel_win_0_va_23_reg_2649[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \src_kernel_win_0_va_23_reg_2649[6]_i_1 
       (.I0(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\right_border_buf_0_14_fu_288_reg[7] [6]),
        .I3(\src_kernel_win_0_va_23_reg_2649[6]_i_3_n_0 ),
        .I4(tmp_3_reg_2528),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFF470047)) 
    \src_kernel_win_0_va_23_reg_2649[6]_i_3 
       (.I0(\src_kernel_win_0_va_23_reg_2649_reg[6] ),
        .I1(\row_assign_9_3_t_reg_2552_reg[2] [0]),
        .I2(ram_reg_5),
        .I3(\row_assign_9_3_t_reg_2552_reg[2] [1]),
        .I4(din4[2]),
        .O(\src_kernel_win_0_va_23_reg_2649[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \src_kernel_win_0_va_23_reg_2649[6]_i_4 
       (.I0(\right_border_buf_0_14_fu_288_reg[7] [6]),
        .I1(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ),
        .I2(row_assign_9_1_t_reg_2542[0]),
        .I3(ram_reg_4[6]),
        .I4(brmerge_reg_2585_pp0_iter1_reg),
        .I5(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ),
        .O(\src_kernel_win_0_va_23_reg_2649_reg[6] ));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \src_kernel_win_0_va_23_reg_2649[7]_i_1 
       (.I0(ram_reg_1),
        .I1(\row_assign_9_3_t_reg_2552_reg[2] [1]),
        .I2(\src_kernel_win_0_va_23_reg_2649[7]_i_3_n_0 ),
        .I3(tmp_3_reg_2528),
        .I4(din3[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_23_reg_2649[7]_i_3 
       (.I0(din3[7]),
        .I1(din2[4]),
        .I2(\row_assign_9_3_t_reg_2552_reg[2] [0]),
        .I3(ram_reg_2[4]),
        .I4(row_assign_9_1_t_reg_2542[0]),
        .I5(din0[4]),
        .O(\src_kernel_win_0_va_23_reg_2649[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \src_kernel_win_0_va_24_reg_2655[0]_i_3 
       (.I0(\right_border_buf_0_14_fu_288_reg[7] [0]),
        .I1(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13 ),
        .I2(row_assign_9_0_t_reg_2537[0]),
        .I3(ram_reg_4[0]),
        .I4(brmerge_reg_2585_pp0_iter1_reg),
        .I5(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14 ),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_24_reg_2655[1]_i_1 
       (.I0(\src_kernel_win_0_va_24_reg_2655_reg[1] ),
        .I1(\row_assign_9_4_t_reg_2557_reg[2] [0]),
        .I2(ram_reg_16),
        .I3(tmp_3_reg_2528),
        .I4(\row_assign_9_4_t_reg_2557_reg[2] [1]),
        .I5(din4[0]),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[6] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_24_reg_2655[1]_i_2 
       (.I0(\right_border_buf_0_14_fu_288_reg[7] [1]),
        .I1(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11 ),
        .I2(row_assign_9_0_t_reg_2537[0]),
        .I3(ram_reg_4[1]),
        .I4(brmerge_reg_2585_pp0_iter1_reg),
        .I5(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12 ),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[1] ));
  LUT6 #(
    .INIT(64'h00FF00FF272700FF)) 
    \src_kernel_win_0_va_24_reg_2655[2]_i_1 
       (.I0(\row_assign_9_4_t_reg_2557_reg[2] [0]),
        .I1(\src_kernel_win_0_va_24_reg_2655_reg[2] ),
        .I2(ram_reg_15),
        .I3(ram_reg_11),
        .I4(tmp_3_reg_2528),
        .I5(\row_assign_9_4_t_reg_2557_reg[2] [1]),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[6] [1]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \src_kernel_win_0_va_24_reg_2655[2]_i_2 
       (.I0(\right_border_buf_0_14_fu_288_reg[7] [2]),
        .I1(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9 ),
        .I2(row_assign_9_0_t_reg_2537[0]),
        .I3(ram_reg_4[2]),
        .I4(brmerge_reg_2585_pp0_iter1_reg),
        .I5(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10 ),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_24_reg_2655[3]_i_1 
       (.I0(\src_kernel_win_0_va_24_reg_2655_reg[3] ),
        .I1(\row_assign_9_4_t_reg_2557_reg[2] [0]),
        .I2(ram_reg_10),
        .I3(tmp_3_reg_2528),
        .I4(\row_assign_9_4_t_reg_2557_reg[2] [1]),
        .I5(din4[1]),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[6] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_24_reg_2655[3]_i_2 
       (.I0(\right_border_buf_0_14_fu_288_reg[7] [3]),
        .I1(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7 ),
        .I2(row_assign_9_0_t_reg_2537[0]),
        .I3(ram_reg_4[3]),
        .I4(brmerge_reg_2585_pp0_iter1_reg),
        .I5(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8 ),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_24_reg_2655[4]_i_3 
       (.I0(\right_border_buf_0_14_fu_288_reg[7] [4]),
        .I1(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ),
        .I2(row_assign_9_0_t_reg_2537[0]),
        .I3(ram_reg_4[4]),
        .I4(brmerge_reg_2585_pp0_iter1_reg),
        .I5(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[4] ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \src_kernel_win_0_va_24_reg_2655[5]_i_3 
       (.I0(\right_border_buf_0_14_fu_288_reg[7] [5]),
        .I1(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ),
        .I2(row_assign_9_0_t_reg_2537[0]),
        .I3(ram_reg_4[5]),
        .I4(brmerge_reg_2585_pp0_iter1_reg),
        .I5(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_24_reg_2655[6]_i_1 
       (.I0(\src_kernel_win_0_va_24_reg_2655_reg[6]_0 ),
        .I1(\row_assign_9_4_t_reg_2557_reg[2] [0]),
        .I2(ram_reg_6),
        .I3(tmp_3_reg_2528),
        .I4(\row_assign_9_4_t_reg_2557_reg[2] [1]),
        .I5(din4[2]),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[6] [3]));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \src_kernel_win_0_va_24_reg_2655[6]_i_2 
       (.I0(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ),
        .I1(\right_border_buf_0_14_fu_288_reg[7] [6]),
        .I2(row_assign_9_0_t_reg_2537[0]),
        .I3(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ),
        .I4(brmerge_reg_2585_pp0_iter1_reg),
        .I5(ram_reg_4[6]),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \src_kernel_win_0_va_24_reg_2655[7]_i_3 
       (.I0(\right_border_buf_0_14_fu_288_reg[7] [7]),
        .I1(\tmp_57_reg_2580_pp0_iter1_reg_reg[2] ),
        .I2(row_assign_9_0_t_reg_2537[0]),
        .I3(ram_reg_4[7]),
        .I4(brmerge_reg_2585_pp0_iter1_reg),
        .I5(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[7] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg_ram" *) 
module design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_27
   (\right_border_buf_0_10_fu_272_reg[7] ,
    ram_reg_0,
    ram_reg_1,
    din2,
    \right_border_buf_0_10_fu_272_reg[2] ,
    \right_border_buf_0_10_fu_272_reg[0] ,
    D,
    ap_clk,
    ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_2,
    \tmp_133_2_reg_2524_reg[0] ,
    \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ,
    or_cond_i_i_reg_2571_pp0_iter1_reg,
    \tmp_s_reg_2511_reg[0] ,
    tmp_2_reg_2502,
    ap_enable_reg_pp0_iter2,
    internal_full_n_reg,
    brmerge_reg_2585_pp0_iter1_reg,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ,
    \row_assign_9_2_t_reg_2547_reg[2] ,
    tmp_3_reg_2528);
  output [7:0]\right_border_buf_0_10_fu_272_reg[7] ;
  output ram_reg_0;
  output ram_reg_1;
  output [7:0]din2;
  output \right_border_buf_0_10_fu_272_reg[2] ;
  output \right_border_buf_0_10_fu_272_reg[0] ;
  output [0:0]D;
  input ap_clk;
  input ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_2;
  input \tmp_133_2_reg_2524_reg[0] ;
  input \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ;
  input or_cond_i_i_reg_2571_pp0_iter1_reg;
  input \tmp_s_reg_2511_reg[0] ;
  input tmp_2_reg_2502;
  input ap_enable_reg_pp0_iter2;
  input internal_full_n_reg;
  input brmerge_reg_2585_pp0_iter1_reg;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ;
  input \row_assign_9_2_t_reg_2547_reg[2] ;
  input tmp_3_reg_2528;

  wire [9:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire brmerge_reg_2585_pp0_iter1_reg;
  wire ce0;
  wire ce14_out;
  wire [7:0]din2;
  wire \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ;
  wire internal_full_n_reg;
  wire or_cond_i_i_reg_2571_pp0_iter1_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire \right_border_buf_0_10_fu_272_reg[0] ;
  wire \right_border_buf_0_10_fu_272_reg[2] ;
  wire [7:0]\right_border_buf_0_10_fu_272_reg[7] ;
  wire \row_assign_9_2_t_reg_2547_reg[2] ;
  wire \tmp_133_2_reg_2524_reg[0] ;
  wire tmp_2_reg_2502;
  wire tmp_3_reg_2528;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ;
  wire \tmp_s_reg_2511_reg[0] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],\right_border_buf_0_10_fu_272_reg[7] }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce14_out),
        .ENBWREN(ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ce14_out,ce14_out}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h2000)) 
    ram_reg_i_10
       (.I0(or_cond_i_i_reg_2571_pp0_iter1_reg),
        .I1(\exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ),
        .I2(tmp_2_reg_2502),
        .I3(\tmp_s_reg_2511_reg[0] ),
        .O(ram_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_11
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(internal_full_n_reg),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'h0A00080000000800)) 
    ram_reg_i_1__1
       (.I0(ram_reg_0),
        .I1(\tmp_133_2_reg_2524_reg[0] ),
        .I2(\exitcond388_i_reg_2562_pp0_iter1_reg_reg[0] ),
        .I3(or_cond_i_i_reg_2571_pp0_iter1_reg),
        .I4(\tmp_s_reg_2511_reg[0] ),
        .I5(tmp_2_reg_2502),
        .O(ce14_out));
  LUT1 #(
    .INIT(2'h1)) 
    \right_border_buf_0_10_fu_272[0]_i_1 
       (.I0(\right_border_buf_0_10_fu_272_reg[0] ),
        .O(din2[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_10_fu_272[1]_i_1 
       (.I0(\right_border_buf_0_10_fu_272_reg[7] [1]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ),
        .O(din2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \right_border_buf_0_10_fu_272[2]_i_1 
       (.I0(\right_border_buf_0_10_fu_272_reg[2] ),
        .O(din2[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_10_fu_272[3]_i_1 
       (.I0(\right_border_buf_0_10_fu_272_reg[7] [3]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ),
        .O(din2[3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_10_fu_272[4]_i_1 
       (.I0(\right_border_buf_0_10_fu_272_reg[7] [4]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ),
        .O(din2[4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_10_fu_272[5]_i_1 
       (.I0(\right_border_buf_0_10_fu_272_reg[7] [5]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ),
        .O(din2[5]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \right_border_buf_0_10_fu_272[6]_i_1 
       (.I0(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\right_border_buf_0_10_fu_272_reg[7] [6]),
        .O(din2[6]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_10_fu_272[7]_i_2 
       (.I0(\right_border_buf_0_10_fu_272_reg[7] [7]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2] ),
        .O(din2[7]));
  LUT3 #(
    .INIT(8'h47)) 
    \src_kernel_win_0_va_22_reg_2642[0]_i_3 
       (.I0(\right_border_buf_0_10_fu_272_reg[7] [0]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ),
        .O(\right_border_buf_0_10_fu_272_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \src_kernel_win_0_va_22_reg_2642[2]_i_3 
       (.I0(\right_border_buf_0_10_fu_272_reg[7] [2]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ),
        .O(\right_border_buf_0_10_fu_272_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \src_kernel_win_0_va_22_reg_2642[6]_i_1 
       (.I0(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\right_border_buf_0_10_fu_272_reg[7] [6]),
        .I3(\row_assign_9_2_t_reg_2547_reg[2] ),
        .I4(tmp_3_reg_2528),
        .O(D));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg_ram" *) 
module design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_28
   (\right_border_buf_0_5_fu_252_reg[7] ,
    D,
    din1,
    \src_kernel_win_0_va_24_reg_2655_reg[7] ,
    \src_kernel_win_0_va_24_reg_2655_reg[7]_0 ,
    \src_kernel_win_0_va_21_reg_2635_reg[6] ,
    \src_kernel_win_0_va_24_reg_2655_reg[6] ,
    \src_kernel_win_0_va_24_reg_2655_reg[5] ,
    \src_kernel_win_0_va_24_reg_2655_reg[4] ,
    \src_kernel_win_0_va_24_reg_2655_reg[3] ,
    \src_kernel_win_0_va_24_reg_2655_reg[2] ,
    \right_border_buf_0_5_fu_252_reg[2] ,
    \src_kernel_win_0_va_24_reg_2655_reg[1] ,
    \src_kernel_win_0_va_24_reg_2655_reg[0] ,
    \right_border_buf_0_5_fu_252_reg[0] ,
    ap_clk,
    WEA,
    ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    ram_reg_1,
    row_assign_9_1_t_reg_2542,
    tmp_3_reg_2528,
    din0,
    din3,
    din2,
    \row_assign_9_4_t_reg_2557_reg[2] ,
    ram_reg_2,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ,
    row_assign_9_0_t_reg_2537,
    DOBDO,
    brmerge_reg_2585_pp0_iter1_reg,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ,
    ram_reg_3,
    ram_reg_4,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ,
    ram_reg_5,
    ram_reg_6,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12 ,
    ram_reg_7,
    ram_reg_8,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14 ,
    \row_assign_9_1_t_reg_2542_reg[2] );
  output [7:0]\right_border_buf_0_5_fu_252_reg[7] ;
  output [1:0]D;
  output [7:0]din1;
  output [3:0]\src_kernel_win_0_va_24_reg_2655_reg[7] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[7]_0 ;
  output \src_kernel_win_0_va_21_reg_2635_reg[6] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[6] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[5] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[4] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[3] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[2] ;
  output \right_border_buf_0_5_fu_252_reg[2] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[1] ;
  output \src_kernel_win_0_va_24_reg_2655_reg[0] ;
  output \right_border_buf_0_5_fu_252_reg[0] ;
  input ap_clk;
  input [0:0]WEA;
  input ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input ram_reg_1;
  input [2:0]row_assign_9_1_t_reg_2542;
  input tmp_3_reg_2528;
  input [0:0]din0;
  input [0:0]din3;
  input [0:0]din2;
  input [1:0]\row_assign_9_4_t_reg_2557_reg[2] ;
  input ram_reg_2;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ;
  input [0:0]row_assign_9_0_t_reg_2537;
  input [7:0]DOBDO;
  input brmerge_reg_2585_pp0_iter1_reg;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ;
  input ram_reg_3;
  input ram_reg_4;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ;
  input ram_reg_5;
  input ram_reg_6;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12 ;
  input ram_reg_7;
  input ram_reg_8;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14 ;
  input \row_assign_9_1_t_reg_2542_reg[2] ;

  wire [9:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [7:0]DOBDO;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_2585_pp0_iter1_reg;
  wire ce0;
  wire [0:0]din0;
  wire [7:0]din1;
  wire [0:0]din2;
  wire [0:0]din3;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire \right_border_buf_0_5_fu_252_reg[0] ;
  wire \right_border_buf_0_5_fu_252_reg[2] ;
  wire [7:0]\right_border_buf_0_5_fu_252_reg[7] ;
  wire [0:0]row_assign_9_0_t_reg_2537;
  wire [2:0]row_assign_9_1_t_reg_2542;
  wire \row_assign_9_1_t_reg_2542_reg[2] ;
  wire [1:0]\row_assign_9_4_t_reg_2557_reg[2] ;
  wire \src_kernel_win_0_va_21_reg_2635[7]_i_2_n_0 ;
  wire \src_kernel_win_0_va_21_reg_2635_reg[6] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[0] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[1] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[2] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[3] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[4] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[5] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[6] ;
  wire [3:0]\src_kernel_win_0_va_24_reg_2655_reg[7] ;
  wire \src_kernel_win_0_va_24_reg_2655_reg[7]_0 ;
  wire tmp_3_reg_2528;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9 ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],\right_border_buf_0_5_fu_252_reg[7] }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    \right_border_buf_0_5_fu_252[0]_i_1 
       (.I0(\right_border_buf_0_5_fu_252_reg[0] ),
        .O(din1[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_5_fu_252[1]_i_1 
       (.I0(\right_border_buf_0_5_fu_252_reg[7] [1]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11 ),
        .O(din1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \right_border_buf_0_5_fu_252[2]_i_1 
       (.I0(\right_border_buf_0_5_fu_252_reg[2] ),
        .O(din1[2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_5_fu_252[3]_i_1 
       (.I0(\right_border_buf_0_5_fu_252_reg[7] [3]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7 ),
        .O(din1[3]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_5_fu_252[4]_i_1 
       (.I0(\right_border_buf_0_5_fu_252_reg[7] [4]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ),
        .O(din1[4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_5_fu_252[5]_i_1 
       (.I0(\right_border_buf_0_5_fu_252_reg[7] [5]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ),
        .O(din1[5]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \right_border_buf_0_5_fu_252[6]_i_1 
       (.I0(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_252_reg[7] [6]),
        .O(din1[6]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_5_fu_252[7]_i_1 
       (.I0(\right_border_buf_0_5_fu_252_reg[7] [7]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2] ),
        .O(din1[7]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \src_kernel_win_0_va_21_reg_2635[0]_i_3 
       (.I0(\right_border_buf_0_5_fu_252_reg[7] [0]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13 ),
        .O(\right_border_buf_0_5_fu_252_reg[0] ));
  LUT3 #(
    .INIT(8'h47)) 
    \src_kernel_win_0_va_21_reg_2635[2]_i_3 
       (.I0(\right_border_buf_0_5_fu_252_reg[7] [2]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9 ),
        .O(\right_border_buf_0_5_fu_252_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \src_kernel_win_0_va_21_reg_2635[6]_i_1 
       (.I0(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_252_reg[7] [6]),
        .I3(\row_assign_9_1_t_reg_2542_reg[2] ),
        .I4(tmp_3_reg_2528),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \src_kernel_win_0_va_21_reg_2635[7]_i_1 
       (.I0(ram_reg_1),
        .I1(row_assign_9_1_t_reg_2542[2]),
        .I2(\src_kernel_win_0_va_21_reg_2635[7]_i_2_n_0 ),
        .I3(tmp_3_reg_2528),
        .I4(din1[7]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    \src_kernel_win_0_va_21_reg_2635[7]_i_2 
       (.I0(din1[7]),
        .I1(din0),
        .I2(din3),
        .I3(row_assign_9_1_t_reg_2542[0]),
        .I4(din2),
        .I5(row_assign_9_1_t_reg_2542[1]),
        .O(\src_kernel_win_0_va_21_reg_2635[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \src_kernel_win_0_va_23_reg_2649[6]_i_5 
       (.I0(\right_border_buf_0_5_fu_252_reg[7] [6]),
        .I1(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ),
        .I2(row_assign_9_1_t_reg_2542[0]),
        .I3(DOBDO[6]),
        .I4(brmerge_reg_2585_pp0_iter1_reg),
        .I5(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ),
        .O(\src_kernel_win_0_va_21_reg_2635_reg[6] ));
  LUT6 #(
    .INIT(64'h00FF00FF1B1B00FF)) 
    \src_kernel_win_0_va_24_reg_2655[0]_i_1 
       (.I0(\row_assign_9_4_t_reg_2557_reg[2] [0]),
        .I1(\src_kernel_win_0_va_24_reg_2655_reg[0] ),
        .I2(ram_reg_7),
        .I3(ram_reg_8),
        .I4(tmp_3_reg_2528),
        .I5(\row_assign_9_4_t_reg_2557_reg[2] [1]),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[7] [0]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \src_kernel_win_0_va_24_reg_2655[0]_i_2 
       (.I0(\right_border_buf_0_5_fu_252_reg[7] [0]),
        .I1(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13 ),
        .I2(row_assign_9_0_t_reg_2537),
        .I3(DOBDO[0]),
        .I4(brmerge_reg_2585_pp0_iter1_reg),
        .I5(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14 ),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_24_reg_2655[1]_i_3 
       (.I0(\right_border_buf_0_5_fu_252_reg[7] [1]),
        .I1(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11 ),
        .I2(row_assign_9_0_t_reg_2537),
        .I3(DOBDO[1]),
        .I4(brmerge_reg_2585_pp0_iter1_reg),
        .I5(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12 ),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[1] ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \src_kernel_win_0_va_24_reg_2655[2]_i_3 
       (.I0(\right_border_buf_0_5_fu_252_reg[7] [2]),
        .I1(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9 ),
        .I2(row_assign_9_0_t_reg_2537),
        .I3(DOBDO[2]),
        .I4(brmerge_reg_2585_pp0_iter1_reg),
        .I5(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10 ),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_24_reg_2655[3]_i_3 
       (.I0(\right_border_buf_0_5_fu_252_reg[7] [3]),
        .I1(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7 ),
        .I2(row_assign_9_0_t_reg_2537),
        .I3(DOBDO[3]),
        .I4(brmerge_reg_2585_pp0_iter1_reg),
        .I5(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8 ),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[3] ));
  LUT6 #(
    .INIT(64'h00FF00FFE2E200FF)) 
    \src_kernel_win_0_va_24_reg_2655[4]_i_1 
       (.I0(\src_kernel_win_0_va_24_reg_2655_reg[4] ),
        .I1(\row_assign_9_4_t_reg_2557_reg[2] [0]),
        .I2(ram_reg_5),
        .I3(ram_reg_6),
        .I4(tmp_3_reg_2528),
        .I5(\row_assign_9_4_t_reg_2557_reg[2] [1]),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[7] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_24_reg_2655[4]_i_2 
       (.I0(\right_border_buf_0_5_fu_252_reg[7] [4]),
        .I1(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ),
        .I2(row_assign_9_0_t_reg_2537),
        .I3(DOBDO[4]),
        .I4(brmerge_reg_2585_pp0_iter1_reg),
        .I5(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[4] ));
  LUT6 #(
    .INIT(64'h00FF00FF1B1B00FF)) 
    \src_kernel_win_0_va_24_reg_2655[5]_i_1 
       (.I0(\row_assign_9_4_t_reg_2557_reg[2] [0]),
        .I1(\src_kernel_win_0_va_24_reg_2655_reg[5] ),
        .I2(ram_reg_3),
        .I3(ram_reg_4),
        .I4(tmp_3_reg_2528),
        .I5(\row_assign_9_4_t_reg_2557_reg[2] [1]),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[7] [2]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \src_kernel_win_0_va_24_reg_2655[5]_i_2 
       (.I0(\right_border_buf_0_5_fu_252_reg[7] [5]),
        .I1(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ),
        .I2(row_assign_9_0_t_reg_2537),
        .I3(DOBDO[5]),
        .I4(brmerge_reg_2585_pp0_iter1_reg),
        .I5(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[5] ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \src_kernel_win_0_va_24_reg_2655[6]_i_3 
       (.I0(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ),
        .I1(\right_border_buf_0_5_fu_252_reg[7] [6]),
        .I2(row_assign_9_0_t_reg_2537),
        .I3(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ),
        .I4(brmerge_reg_2585_pp0_iter1_reg),
        .I5(DOBDO[6]),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[6] ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \src_kernel_win_0_va_24_reg_2655[7]_i_1 
       (.I0(\src_kernel_win_0_va_24_reg_2655_reg[7]_0 ),
        .I1(\row_assign_9_4_t_reg_2557_reg[2] [0]),
        .I2(ram_reg_2),
        .I3(tmp_3_reg_2528),
        .I4(\row_assign_9_4_t_reg_2557_reg[2] [1]),
        .I5(ram_reg_1),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[7] [3]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \src_kernel_win_0_va_24_reg_2655[7]_i_2 
       (.I0(\right_border_buf_0_5_fu_252_reg[7] [7]),
        .I1(\tmp_57_reg_2580_pp0_iter1_reg_reg[2] ),
        .I2(row_assign_9_0_t_reg_2537),
        .I3(DOBDO[7]),
        .I4(brmerge_reg_2585_pp0_iter1_reg),
        .I5(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ),
        .O(\src_kernel_win_0_va_24_reg_2655_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg_ram" *) 
module design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_29
   (DOBDO,
    din0,
    \right_border_buf_0_s_fu_232_reg[2] ,
    \right_border_buf_0_s_fu_232_reg[0] ,
    D,
    ap_clk,
    WEA,
    ce0,
    Q,
    ADDRBWRADDR,
    DIADI,
    brmerge_reg_2585_pp0_iter1_reg,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ,
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ,
    \row_assign_9_0_t_reg_2537_reg[2] ,
    tmp_3_reg_2528);
  output [7:0]DOBDO;
  output [7:0]din0;
  output \right_border_buf_0_s_fu_232_reg[2] ;
  output \right_border_buf_0_s_fu_232_reg[0] ;
  output [0:0]D;
  input ap_clk;
  input [0:0]WEA;
  input ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input brmerge_reg_2585_pp0_iter1_reg;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ;
  input \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ;
  input \row_assign_9_0_t_reg_2537_reg[2] ;
  input tmp_3_reg_2528;

  wire [9:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_2585_pp0_iter1_reg;
  wire ce0;
  wire [7:0]din0;
  wire \right_border_buf_0_s_fu_232_reg[0] ;
  wire \right_border_buf_0_s_fu_232_reg[2] ;
  wire \row_assign_9_0_t_reg_2537_reg[2] ;
  wire tmp_3_reg_2528;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2] ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ;
  wire \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    \right_border_buf_0_s_fu_232[0]_i_1 
       (.I0(\right_border_buf_0_s_fu_232_reg[0] ),
        .O(din0[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_s_fu_232[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5 ),
        .O(din0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \right_border_buf_0_s_fu_232[2]_i_1 
       (.I0(\right_border_buf_0_s_fu_232_reg[2] ),
        .O(din0[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_s_fu_232[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3 ),
        .O(din0[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_s_fu_232[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2 ),
        .O(din0[4]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_s_fu_232[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1 ),
        .O(din0[5]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \right_border_buf_0_s_fu_232[6]_i_1 
       (.I0(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(DOBDO[6]),
        .O(din0[6]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_border_buf_0_s_fu_232[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2] ),
        .O(din0[7]));
  LUT3 #(
    .INIT(8'h47)) 
    \src_kernel_win_0_va_20_reg_2628[0]_i_3 
       (.I0(DOBDO[0]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6 ),
        .O(\right_border_buf_0_s_fu_232_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \src_kernel_win_0_va_20_reg_2628[2]_i_3 
       (.I0(DOBDO[2]),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4 ),
        .O(\right_border_buf_0_s_fu_232_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \src_kernel_win_0_va_20_reg_2628[6]_i_1 
       (.I0(\tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0 ),
        .I1(brmerge_reg_2585_pp0_iter1_reg),
        .I2(DOBDO[6]),
        .I3(\row_assign_9_0_t_reg_2537_reg[2] ),
        .I4(tmp_3_reg_2528),
        .O(D));
endmodule

module design_1_image_filter_1_0_Mat2AXIvideo
   (video_out_TVALID,
    E,
    AXI_video_strm_V_data_V_1_sel_wr038_out,
    Q,
    ap_done,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TDATA,
    ap_rst,
    ap_clk,
    ap_rst_n,
    ce,
    start_for_Mat2AXIvideo_U0_empty_n,
    video_out_TREADY,
    output_img_data_stre_2_empty_n,
    output_img_data_stre_1_empty_n,
    output_img_data_stre_empty_n,
    D);
  output video_out_TVALID;
  output [0:0]E;
  output AXI_video_strm_V_data_V_1_sel_wr038_out;
  output [0:0]Q;
  output ap_done;
  output [0:0]video_out_TUSER;
  output [0:0]video_out_TLAST;
  output [23:0]video_out_TDATA;
  input ap_rst;
  input ap_clk;
  input ap_rst_n;
  input ce;
  input start_for_Mat2AXIvideo_U0_empty_n;
  input video_out_TREADY;
  input output_img_data_stre_2_empty_n;
  input output_img_data_stre_1_empty_n;
  input output_img_data_stre_empty_n;
  input [23:0]D;

  wire AXI_video_strm_V_data_V_1_ack_in;
  wire AXI_video_strm_V_data_V_1_load_A;
  wire AXI_video_strm_V_data_V_1_load_B;
  wire [23:0]AXI_video_strm_V_data_V_1_payload_A;
  wire [23:0]AXI_video_strm_V_data_V_1_payload_B;
  wire AXI_video_strm_V_data_V_1_sel;
  wire AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_1_sel_wr;
  wire AXI_video_strm_V_data_V_1_sel_wr038_out;
  wire AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_data_V_1_state;
  wire \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_1_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ;
  wire \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_id_V_1_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ;
  wire \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_keep_V_1_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_last_V_1_ack_in;
  wire AXI_video_strm_V_last_V_1_payload_A;
  wire \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_payload_B;
  wire \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_sel;
  wire AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_1_sel_wr;
  wire AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_last_V_1_state;
  wire \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_strb_V_1_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_user_V_1_ack_in;
  wire AXI_video_strm_V_user_V_1_payload_A;
  wire \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_payload_B;
  wire \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_sel;
  wire AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_1_sel_wr;
  wire AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_user_V_1_state;
  wire \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ;
  wire [23:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm[1]_i_2__0_n_0 ;
  wire \ap_CS_fsm[2]_i_3__2_n_0 ;
  wire \ap_CS_fsm[3]_i_2__4_n_0 ;
  wire \ap_CS_fsm[3]_i_4__0_n_0 ;
  wire \ap_CS_fsm[3]_i_5__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done;
  wire ap_done_INST_0_i_1_n_0;
  wire ap_done_INST_0_i_2_n_0;
  wire ap_done_INST_0_i_3_n_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst;
  wire ap_rst_n;
  wire axi_last_V_reg_2450;
  wire \axi_last_V_reg_245[0]_i_1_n_0 ;
  wire \axi_last_V_reg_245[0]_i_2_n_0 ;
  wire \axi_last_V_reg_245_reg_n_0_[0] ;
  wire ce;
  wire exitcond_fu_182_p2;
  wire \exitcond_reg_236[0]_i_1_n_0 ;
  wire exitcond_reg_236_pp0_iter1_reg;
  wire \exitcond_reg_236_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \exitcond_reg_236_reg_n_0_[0] ;
  wire [8:0]i_V_fu_176_p2;
  wire [8:0]i_V_reg_231;
  wire i_V_reg_2310;
  wire \i_V_reg_231[8]_i_3_n_0 ;
  wire [9:0]j_V_fu_188_p2;
  wire output_img_data_stre_1_empty_n;
  wire output_img_data_stre_2_empty_n;
  wire output_img_data_stre_empty_n;
  wire start_for_Mat2AXIvideo_U0_empty_n;
  wire t_V_2_reg_154;
  wire t_V_2_reg_1540;
  wire \t_V_2_reg_154[9]_i_5_n_0 ;
  wire [9:0]t_V_2_reg_154_reg__0;
  wire [8:0]t_V_reg_143;
  wire t_V_reg_143_0;
  wire tmp_user_V_fu_92;
  wire \tmp_user_V_fu_92[0]_i_1_n_0 ;
  wire [23:0]video_out_TDATA;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;

  LUT3 #(
    .INIT(8'h45)) 
    \AXI_video_strm_V_data_V_1_payload_A[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_1_load_A));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[0]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[10]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[11]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[12]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[13]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[14]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[15]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[16]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[17]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[18]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[19]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[1]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[20]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[21]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[22]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[23]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[2]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[3]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[4]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[5]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[6]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[7]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[8]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[9]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \AXI_video_strm_V_data_V_1_payload_B[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_1_load_B));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[0]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[10]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[11]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[12]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[13]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[14]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[15]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[16]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[17]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[18]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[19]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[1]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[20]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[21]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[22]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[23]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[2]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[3]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[4]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[5]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[6]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[7]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[8]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[9]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_rd_i_1
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(video_out_TREADY),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    AXI_video_strm_V_data_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I1(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel_wr),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    \AXI_video_strm_V_data_V_1_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I2(video_out_TREADY),
        .I3(AXI_video_strm_V_data_V_1_ack_in),
        .O(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \AXI_video_strm_V_data_V_1_state[1]_i_1 
       (.I0(video_out_TREADY),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .O(AXI_video_strm_V_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_state),
        .Q(AXI_video_strm_V_data_V_1_ack_in),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hB0F0A000)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I1(video_out_TREADY),
        .I2(ap_rst_n),
        .I3(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I4(video_out_TVALID),
        .O(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_2 
       (.I0(\ap_CS_fsm[3]_i_2__4_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_reg_236_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_1_sel_wr038_out));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hF4FF)) 
    \AXI_video_strm_V_dest_V_1_state[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I1(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I2(video_out_TREADY),
        .I3(video_out_TVALID),
        .O(\AXI_video_strm_V_dest_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ),
        .Q(video_out_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_1_state[1]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hB0F0A000)) 
    \AXI_video_strm_V_id_V_1_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I1(video_out_TREADY),
        .I2(ap_rst_n),
        .I3(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I4(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF4FF)) 
    \AXI_video_strm_V_id_V_1_state[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I1(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I2(video_out_TREADY),
        .I3(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_id_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_id_V_1_state[1]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hB0F0A000)) 
    \AXI_video_strm_V_keep_V_1_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I1(video_out_TREADY),
        .I2(ap_rst_n),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I4(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hF4FF)) 
    \AXI_video_strm_V_keep_V_1_state[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I1(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I2(video_out_TREADY),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_keep_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_keep_V_1_state[1]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_last_V_1_payload_A[0]_i_1 
       (.I0(\axi_last_V_reg_245_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_last_V_1_sel_wr),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_1_payload_A),
        .O(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_last_V_1_payload_B[0]_i_1 
       (.I0(\axi_last_V_reg_245_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_last_V_1_sel_wr),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_1_payload_B),
        .O(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_rd_i_1
       (.I0(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I1(video_out_TREADY),
        .I2(AXI_video_strm_V_last_V_1_sel),
        .O(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I1(AXI_video_strm_V_last_V_1_ack_in),
        .I2(AXI_video_strm_V_last_V_1_sel_wr),
        .O(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel_wr),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hAECC)) 
    \AXI_video_strm_V_last_V_1_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(video_out_TREADY),
        .I3(AXI_video_strm_V_last_V_1_ack_in),
        .O(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \AXI_video_strm_V_last_V_1_state[1]_i_1 
       (.I0(video_out_TREADY),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .O(AXI_video_strm_V_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_state),
        .Q(AXI_video_strm_V_last_V_1_ack_in),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hB0F0A000)) 
    \AXI_video_strm_V_strb_V_1_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I1(video_out_TREADY),
        .I2(ap_rst_n),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I4(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF4FF)) 
    \AXI_video_strm_V_strb_V_1_state[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I1(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I2(video_out_TREADY),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_strb_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_strb_V_1_state[1]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_user_V_1_payload_A[0]_i_1 
       (.I0(tmp_user_V_fu_92),
        .I1(AXI_video_strm_V_user_V_1_sel_wr),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_user_V_1_payload_A),
        .O(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_user_V_1_payload_B[0]_i_1 
       (.I0(tmp_user_V_fu_92),
        .I1(AXI_video_strm_V_user_V_1_sel_wr),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_user_V_1_payload_B),
        .O(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_rd_i_1
       (.I0(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I1(video_out_TREADY),
        .I2(AXI_video_strm_V_user_V_1_sel),
        .O(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I1(AXI_video_strm_V_user_V_1_ack_in),
        .I2(AXI_video_strm_V_user_V_1_sel_wr),
        .O(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel_wr),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hAECC)) 
    \AXI_video_strm_V_user_V_1_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(video_out_TREADY),
        .I3(AXI_video_strm_V_user_V_1_ack_in),
        .O(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \AXI_video_strm_V_user_V_1_state[1]_i_1 
       (.I0(video_out_TREADY),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .O(AXI_video_strm_V_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_state),
        .Q(AXI_video_strm_V_user_V_1_ack_in),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(ap_done),
        .I1(start_for_Mat2AXIvideo_U0_empty_n),
        .I2(Q),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .I2(start_for_Mat2AXIvideo_U0_empty_n),
        .I3(Q),
        .I4(ap_CS_fsm_state6),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(AXI_video_strm_V_user_V_1_ack_in),
        .I1(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I2(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I3(ap_done_INST_0_i_3_n_0),
        .O(\ap_CS_fsm[1]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(ap_NS_fsm1),
        .I1(\ap_CS_fsm[2]_i_3__2_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \ap_CS_fsm[2]_i_2__2 
       (.I0(t_V_reg_143[3]),
        .I1(t_V_reg_143[4]),
        .I2(t_V_reg_143[2]),
        .I3(ap_done_INST_0_i_1_n_0),
        .I4(ap_done_INST_0_i_2_n_0),
        .O(ap_NS_fsm1));
  LUT5 #(
    .INIT(32'h000000F8)) 
    \ap_CS_fsm[2]_i_3__2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(exitcond_fu_182_p2),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(\ap_CS_fsm[3]_i_2__4_n_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0202020002000200)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2__4_n_0 ),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(exitcond_fu_182_p2),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \ap_CS_fsm[3]_i_2__4 
       (.I0(AXI_video_strm_V_data_V_1_ack_in),
        .I1(output_img_data_stre_2_empty_n),
        .I2(output_img_data_stre_1_empty_n),
        .I3(output_img_data_stre_empty_n),
        .I4(\ap_CS_fsm[3]_i_4__0_n_0 ),
        .O(\ap_CS_fsm[3]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[3]_i_3__0 
       (.I0(t_V_2_reg_154_reg__0[3]),
        .I1(t_V_2_reg_154_reg__0[8]),
        .I2(t_V_2_reg_154_reg__0[4]),
        .I3(t_V_2_reg_154_reg__0[6]),
        .I4(\ap_CS_fsm[3]_i_5__0_n_0 ),
        .O(exitcond_fu_182_p2));
  LUT5 #(
    .INIT(32'hDDDDD0DD)) 
    \ap_CS_fsm[3]_i_4__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_reg_236_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(exitcond_reg_236_pp0_iter1_reg),
        .O(\ap_CS_fsm[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \ap_CS_fsm[3]_i_5__0 
       (.I0(t_V_2_reg_154_reg__0[1]),
        .I1(t_V_2_reg_154_reg__0[0]),
        .I2(t_V_2_reg_154_reg__0[2]),
        .I3(t_V_2_reg_154_reg__0[7]),
        .I4(t_V_2_reg_154_reg__0[5]),
        .I5(t_V_2_reg_154_reg__0[9]),
        .O(\ap_CS_fsm[3]_i_5__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ap_done_INST_0
       (.I0(t_V_reg_143[3]),
        .I1(t_V_reg_143[4]),
        .I2(t_V_reg_143[2]),
        .I3(ap_done_INST_0_i_1_n_0),
        .I4(ap_done_INST_0_i_2_n_0),
        .O(ap_done));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    ap_done_INST_0_i_1
       (.I0(t_V_reg_143[1]),
        .I1(t_V_reg_143[0]),
        .I2(t_V_reg_143[6]),
        .I3(t_V_reg_143[7]),
        .I4(t_V_reg_143[5]),
        .I5(t_V_reg_143[8]),
        .O(ap_done_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    ap_done_INST_0_i_2
       (.I0(ap_done_INST_0_i_3_n_0),
        .I1(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I2(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I3(AXI_video_strm_V_user_V_1_ack_in),
        .I4(ap_CS_fsm_state2),
        .O(ap_done_INST_0_i_2_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    ap_done_INST_0_i_3
       (.I0(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I3(AXI_video_strm_V_last_V_1_ack_in),
        .O(ap_done_INST_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_NS_fsm1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm[3]_i_2__4_n_0 ),
        .I4(exitcond_fu_182_p2),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(exitcond_fu_182_p2),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2__4_n_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_NS_fsm1),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2__4_n_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000C00AAAAAAAA)) 
    \axi_last_V_reg_245[0]_i_1 
       (.I0(\axi_last_V_reg_245_reg_n_0_[0] ),
        .I1(\axi_last_V_reg_245[0]_i_2_n_0 ),
        .I2(t_V_2_reg_154_reg__0[7]),
        .I3(t_V_2_reg_154_reg__0[9]),
        .I4(t_V_2_reg_154_reg__0[8]),
        .I5(axi_last_V_reg_2450),
        .O(\axi_last_V_reg_245[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_last_V_reg_245[0]_i_2 
       (.I0(t_V_2_reg_154_reg__0[6]),
        .I1(\t_V_2_reg_154[9]_i_5_n_0 ),
        .O(\axi_last_V_reg_245[0]_i_2_n_0 ));
  FDRE \axi_last_V_reg_245_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_reg_245[0]_i_1_n_0 ),
        .Q(\axi_last_V_reg_245_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_reg_236[0]_i_1 
       (.I0(exitcond_fu_182_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2__4_n_0 ),
        .I3(\exitcond_reg_236_reg_n_0_[0] ),
        .O(\exitcond_reg_236[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_reg_236_pp0_iter1_reg[0]_i_1 
       (.I0(\exitcond_reg_236_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2__4_n_0 ),
        .I3(exitcond_reg_236_pp0_iter1_reg),
        .O(\exitcond_reg_236_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \exitcond_reg_236_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_236_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(exitcond_reg_236_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_reg_236_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_236[0]_i_1_n_0 ),
        .Q(\exitcond_reg_236_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_231[0]_i_1 
       (.I0(t_V_reg_143[0]),
        .O(i_V_fu_176_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_231[1]_i_1 
       (.I0(t_V_reg_143[0]),
        .I1(t_V_reg_143[1]),
        .O(i_V_fu_176_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_231[2]_i_1 
       (.I0(t_V_reg_143[2]),
        .I1(t_V_reg_143[1]),
        .I2(t_V_reg_143[0]),
        .O(i_V_fu_176_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_231[3]_i_1 
       (.I0(t_V_reg_143[3]),
        .I1(t_V_reg_143[2]),
        .I2(t_V_reg_143[0]),
        .I3(t_V_reg_143[1]),
        .O(i_V_fu_176_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_231[4]_i_1 
       (.I0(t_V_reg_143[4]),
        .I1(t_V_reg_143[1]),
        .I2(t_V_reg_143[0]),
        .I3(t_V_reg_143[2]),
        .I4(t_V_reg_143[3]),
        .O(i_V_fu_176_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_231[5]_i_1 
       (.I0(t_V_reg_143[5]),
        .I1(t_V_reg_143[3]),
        .I2(t_V_reg_143[2]),
        .I3(t_V_reg_143[0]),
        .I4(t_V_reg_143[1]),
        .I5(t_V_reg_143[4]),
        .O(i_V_fu_176_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_231[6]_i_1 
       (.I0(t_V_reg_143[6]),
        .I1(\i_V_reg_231[8]_i_3_n_0 ),
        .O(i_V_fu_176_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_231[7]_i_1 
       (.I0(t_V_reg_143[7]),
        .I1(\i_V_reg_231[8]_i_3_n_0 ),
        .I2(t_V_reg_143[6]),
        .O(i_V_fu_176_p2[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_231[8]_i_1 
       (.I0(ap_done_INST_0_i_2_n_0),
        .O(i_V_reg_2310));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_231[8]_i_2 
       (.I0(t_V_reg_143[8]),
        .I1(t_V_reg_143[6]),
        .I2(\i_V_reg_231[8]_i_3_n_0 ),
        .I3(t_V_reg_143[7]),
        .O(i_V_fu_176_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_V_reg_231[8]_i_3 
       (.I0(t_V_reg_143[5]),
        .I1(t_V_reg_143[3]),
        .I2(t_V_reg_143[2]),
        .I3(t_V_reg_143[0]),
        .I4(t_V_reg_143[1]),
        .I5(t_V_reg_143[4]),
        .O(\i_V_reg_231[8]_i_3_n_0 ));
  FDRE \i_V_reg_231_reg[0] 
       (.C(ap_clk),
        .CE(i_V_reg_2310),
        .D(i_V_fu_176_p2[0]),
        .Q(i_V_reg_231[0]),
        .R(1'b0));
  FDRE \i_V_reg_231_reg[1] 
       (.C(ap_clk),
        .CE(i_V_reg_2310),
        .D(i_V_fu_176_p2[1]),
        .Q(i_V_reg_231[1]),
        .R(1'b0));
  FDRE \i_V_reg_231_reg[2] 
       (.C(ap_clk),
        .CE(i_V_reg_2310),
        .D(i_V_fu_176_p2[2]),
        .Q(i_V_reg_231[2]),
        .R(1'b0));
  FDRE \i_V_reg_231_reg[3] 
       (.C(ap_clk),
        .CE(i_V_reg_2310),
        .D(i_V_fu_176_p2[3]),
        .Q(i_V_reg_231[3]),
        .R(1'b0));
  FDRE \i_V_reg_231_reg[4] 
       (.C(ap_clk),
        .CE(i_V_reg_2310),
        .D(i_V_fu_176_p2[4]),
        .Q(i_V_reg_231[4]),
        .R(1'b0));
  FDRE \i_V_reg_231_reg[5] 
       (.C(ap_clk),
        .CE(i_V_reg_2310),
        .D(i_V_fu_176_p2[5]),
        .Q(i_V_reg_231[5]),
        .R(1'b0));
  FDRE \i_V_reg_231_reg[6] 
       (.C(ap_clk),
        .CE(i_V_reg_2310),
        .D(i_V_fu_176_p2[6]),
        .Q(i_V_reg_231[6]),
        .R(1'b0));
  FDRE \i_V_reg_231_reg[7] 
       (.C(ap_clk),
        .CE(i_V_reg_2310),
        .D(i_V_fu_176_p2[7]),
        .Q(i_V_reg_231[7]),
        .R(1'b0));
  FDRE \i_V_reg_231_reg[8] 
       (.C(ap_clk),
        .CE(i_V_reg_2310),
        .D(i_V_fu_176_p2[8]),
        .Q(i_V_reg_231[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__7 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I1(ce),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_2_reg_154[0]_i_1 
       (.I0(t_V_2_reg_154_reg__0[0]),
        .O(j_V_fu_188_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_2_reg_154[1]_i_1 
       (.I0(t_V_2_reg_154_reg__0[0]),
        .I1(t_V_2_reg_154_reg__0[1]),
        .O(j_V_fu_188_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_2_reg_154[2]_i_1 
       (.I0(t_V_2_reg_154_reg__0[2]),
        .I1(t_V_2_reg_154_reg__0[1]),
        .I2(t_V_2_reg_154_reg__0[0]),
        .O(j_V_fu_188_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_2_reg_154[3]_i_1 
       (.I0(t_V_2_reg_154_reg__0[3]),
        .I1(t_V_2_reg_154_reg__0[0]),
        .I2(t_V_2_reg_154_reg__0[1]),
        .I3(t_V_2_reg_154_reg__0[2]),
        .O(j_V_fu_188_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_2_reg_154[4]_i_1 
       (.I0(t_V_2_reg_154_reg__0[4]),
        .I1(t_V_2_reg_154_reg__0[2]),
        .I2(t_V_2_reg_154_reg__0[1]),
        .I3(t_V_2_reg_154_reg__0[0]),
        .I4(t_V_2_reg_154_reg__0[3]),
        .O(j_V_fu_188_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_2_reg_154[5]_i_1 
       (.I0(t_V_2_reg_154_reg__0[5]),
        .I1(t_V_2_reg_154_reg__0[3]),
        .I2(t_V_2_reg_154_reg__0[0]),
        .I3(t_V_2_reg_154_reg__0[1]),
        .I4(t_V_2_reg_154_reg__0[2]),
        .I5(t_V_2_reg_154_reg__0[4]),
        .O(j_V_fu_188_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_2_reg_154[6]_i_1 
       (.I0(t_V_2_reg_154_reg__0[6]),
        .I1(\t_V_2_reg_154[9]_i_5_n_0 ),
        .O(j_V_fu_188_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_2_reg_154[7]_i_1 
       (.I0(t_V_2_reg_154_reg__0[7]),
        .I1(\t_V_2_reg_154[9]_i_5_n_0 ),
        .I2(t_V_2_reg_154_reg__0[6]),
        .O(j_V_fu_188_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_2_reg_154[8]_i_1 
       (.I0(t_V_2_reg_154_reg__0[8]),
        .I1(t_V_2_reg_154_reg__0[6]),
        .I2(\t_V_2_reg_154[9]_i_5_n_0 ),
        .I3(t_V_2_reg_154_reg__0[7]),
        .O(j_V_fu_188_p2[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \t_V_2_reg_154[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(axi_last_V_reg_2450),
        .I2(ap_NS_fsm1),
        .O(t_V_2_reg_154));
  LUT2 #(
    .INIT(4'h8)) 
    \t_V_2_reg_154[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(axi_last_V_reg_2450),
        .O(t_V_2_reg_1540));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_2_reg_154[9]_i_3 
       (.I0(t_V_2_reg_154_reg__0[9]),
        .I1(t_V_2_reg_154_reg__0[7]),
        .I2(\t_V_2_reg_154[9]_i_5_n_0 ),
        .I3(t_V_2_reg_154_reg__0[6]),
        .I4(t_V_2_reg_154_reg__0[8]),
        .O(j_V_fu_188_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \t_V_2_reg_154[9]_i_4 
       (.I0(\ap_CS_fsm[3]_i_2__4_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_fu_182_p2),
        .O(axi_last_V_reg_2450));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_2_reg_154[9]_i_5 
       (.I0(t_V_2_reg_154_reg__0[5]),
        .I1(t_V_2_reg_154_reg__0[3]),
        .I2(t_V_2_reg_154_reg__0[0]),
        .I3(t_V_2_reg_154_reg__0[1]),
        .I4(t_V_2_reg_154_reg__0[2]),
        .I5(t_V_2_reg_154_reg__0[4]),
        .O(\t_V_2_reg_154[9]_i_5_n_0 ));
  FDRE \t_V_2_reg_154_reg[0] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1540),
        .D(j_V_fu_188_p2[0]),
        .Q(t_V_2_reg_154_reg__0[0]),
        .R(t_V_2_reg_154));
  FDRE \t_V_2_reg_154_reg[1] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1540),
        .D(j_V_fu_188_p2[1]),
        .Q(t_V_2_reg_154_reg__0[1]),
        .R(t_V_2_reg_154));
  FDRE \t_V_2_reg_154_reg[2] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1540),
        .D(j_V_fu_188_p2[2]),
        .Q(t_V_2_reg_154_reg__0[2]),
        .R(t_V_2_reg_154));
  FDRE \t_V_2_reg_154_reg[3] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1540),
        .D(j_V_fu_188_p2[3]),
        .Q(t_V_2_reg_154_reg__0[3]),
        .R(t_V_2_reg_154));
  FDRE \t_V_2_reg_154_reg[4] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1540),
        .D(j_V_fu_188_p2[4]),
        .Q(t_V_2_reg_154_reg__0[4]),
        .R(t_V_2_reg_154));
  FDRE \t_V_2_reg_154_reg[5] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1540),
        .D(j_V_fu_188_p2[5]),
        .Q(t_V_2_reg_154_reg__0[5]),
        .R(t_V_2_reg_154));
  FDRE \t_V_2_reg_154_reg[6] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1540),
        .D(j_V_fu_188_p2[6]),
        .Q(t_V_2_reg_154_reg__0[6]),
        .R(t_V_2_reg_154));
  FDRE \t_V_2_reg_154_reg[7] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1540),
        .D(j_V_fu_188_p2[7]),
        .Q(t_V_2_reg_154_reg__0[7]),
        .R(t_V_2_reg_154));
  FDRE \t_V_2_reg_154_reg[8] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1540),
        .D(j_V_fu_188_p2[8]),
        .Q(t_V_2_reg_154_reg__0[8]),
        .R(t_V_2_reg_154));
  FDRE \t_V_2_reg_154_reg[9] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1540),
        .D(j_V_fu_188_p2[9]),
        .Q(t_V_2_reg_154_reg__0[9]),
        .R(t_V_2_reg_154));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_143[8]_i_1 
       (.I0(Q),
        .I1(start_for_Mat2AXIvideo_U0_empty_n),
        .I2(ap_CS_fsm_state6),
        .O(t_V_reg_143_0));
  FDRE \t_V_reg_143_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_231[0]),
        .Q(t_V_reg_143[0]),
        .R(t_V_reg_143_0));
  FDRE \t_V_reg_143_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_231[1]),
        .Q(t_V_reg_143[1]),
        .R(t_V_reg_143_0));
  FDRE \t_V_reg_143_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_231[2]),
        .Q(t_V_reg_143[2]),
        .R(t_V_reg_143_0));
  FDRE \t_V_reg_143_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_231[3]),
        .Q(t_V_reg_143[3]),
        .R(t_V_reg_143_0));
  FDRE \t_V_reg_143_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_231[4]),
        .Q(t_V_reg_143[4]),
        .R(t_V_reg_143_0));
  FDRE \t_V_reg_143_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_231[5]),
        .Q(t_V_reg_143[5]),
        .R(t_V_reg_143_0));
  FDRE \t_V_reg_143_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_231[6]),
        .Q(t_V_reg_143[6]),
        .R(t_V_reg_143_0));
  FDRE \t_V_reg_143_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_231[7]),
        .Q(t_V_reg_143[7]),
        .R(t_V_reg_143_0));
  FDRE \t_V_reg_143_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_231[8]),
        .Q(t_V_reg_143[8]),
        .R(t_V_reg_143_0));
  LUT4 #(
    .INIT(16'h00EA)) 
    \tmp_user_V_fu_92[0]_i_1 
       (.I0(tmp_user_V_fu_92),
        .I1(start_for_Mat2AXIvideo_U0_empty_n),
        .I2(Q),
        .I3(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .O(\tmp_user_V_fu_92[0]_i_1_n_0 ));
  FDRE \tmp_user_V_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_fu_92[0]_i_1_n_0 ),
        .Q(tmp_user_V_fu_92),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[0]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[0]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[10]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[10]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[10]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[11]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[11]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[11]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[12]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[12]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[12]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[13]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[13]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[13]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[14]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[14]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[14]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[15]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[15]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[15]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[16]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[16]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[16]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[17]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[17]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[17]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[18]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[18]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[18]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[19]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[19]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[19]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[1]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[1]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[20]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[20]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[20]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[21]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[21]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[21]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[22]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[22]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[22]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[23]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[23]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[23]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[2]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[2]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[3]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[3]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[4]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[4]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[5]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[5]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[6]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[6]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[7]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[7]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[8]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[8]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[8]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[9]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[9]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[9]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \video_out_TLAST[0]_INST_0 
       (.I0(AXI_video_strm_V_last_V_1_payload_B),
        .I1(AXI_video_strm_V_last_V_1_sel),
        .I2(AXI_video_strm_V_last_V_1_payload_A),
        .O(video_out_TLAST));
  LUT3 #(
    .INIT(8'hB8)) 
    \video_out_TUSER[0]_INST_0 
       (.I0(AXI_video_strm_V_user_V_1_payload_B),
        .I1(AXI_video_strm_V_user_V_1_sel),
        .I2(AXI_video_strm_V_user_V_1_payload_A),
        .O(video_out_TUSER));
endmodule

module design_1_image_filter_1_0_Merge
   (start_once_reg_reg_0,
    start_once_reg_reg_1,
    ap_idle,
    ce,
    ap_rst,
    ap_clk,
    ap_rst_n,
    start_for_Merge_U0_empty_n,
    start_for_Mat2AXIvideo_U0_full_n,
    internal_empty_n_reg,
    Q,
    ap_start,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_1 ,
    internal_empty_n_reg_0);
  output start_once_reg_reg_0;
  output start_once_reg_reg_1;
  output ap_idle;
  output ce;
  input ap_rst;
  input ap_clk;
  input ap_rst_n;
  input start_for_Merge_U0_empty_n;
  input start_for_Mat2AXIvideo_U0_full_n;
  input internal_empty_n_reg;
  input [0:0]Q;
  input ap_start;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input [0:0]\ap_CS_fsm_reg[0]_1 ;
  input internal_empty_n_reg_0;

  wire [0:0]Q;
  wire \ap_CS_fsm[2]_i_3__1_n_0 ;
  wire \ap_CS_fsm[2]_i_4_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_6_n_0 ;
  wire \ap_CS_fsm[3]_i_2__3_n_0 ;
  wire \ap_CS_fsm[3]_i_5_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_idle;
  wire ap_idle_INST_0_i_6_n_0;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_start;
  wire ce;
  wire exitcond_fu_142_p2;
  wire \exitcond_reg_163[0]_i_1_n_0 ;
  wire \exitcond_reg_163_reg_n_0_[0] ;
  wire [8:0]i_V_fu_136_p2;
  wire [8:0]i_V_reg_158;
  wire \i_V_reg_158[8]_i_2_n_0 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire [9:0]j_V_fu_148_p2;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_for_Merge_U0_empty_n;
  wire start_once_reg_i_1__3_n_0;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire t_V_1_reg_119;
  wire t_V_1_reg_1190;
  wire \t_V_1_reg_119[9]_i_4_n_0 ;
  wire [9:0]t_V_1_reg_119_reg__0;
  wire [8:0]t_V_reg_108;
  wire t_V_reg_108_0;

  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \SRL_SIG[0][7]_i_1__7 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I2(\exitcond_reg_163_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ce));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h5700FFFF)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(start_for_Merge_U0_empty_n),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(start_once_reg_reg_0),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(start_once_reg_reg_1),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \ap_CS_fsm[0]_i_2__3 
       (.I0(\ap_CS_fsm[2]_i_4_n_0 ),
        .I1(t_V_reg_108[2]),
        .I2(t_V_reg_108[4]),
        .I3(t_V_reg_108[3]),
        .I4(ap_CS_fsm_state2),
        .O(start_once_reg_reg_1));
  LUT5 #(
    .INIT(32'hEEEAAAAA)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(ap_CS_fsm_state5),
        .I1(start_for_Merge_U0_empty_n),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .I3(start_once_reg_reg_0),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_3__1_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_4_n_0 ),
        .I2(t_V_reg_108[2]),
        .I3(t_V_reg_108[4]),
        .I4(t_V_reg_108[3]),
        .O(ap_enable_reg_pp0_iter00));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I1(\ap_CS_fsm[2]_i_5_n_0 ),
        .I2(t_V_1_reg_119_reg__0[1]),
        .I3(t_V_1_reg_119_reg__0[8]),
        .O(\ap_CS_fsm[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(t_V_reg_108[1]),
        .I1(t_V_reg_108[0]),
        .I2(t_V_reg_108[6]),
        .I3(t_V_reg_108[7]),
        .I4(t_V_reg_108[5]),
        .I5(t_V_reg_108[8]),
        .O(\ap_CS_fsm[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(t_V_1_reg_119_reg__0[7]),
        .I1(t_V_1_reg_119_reg__0[9]),
        .I2(t_V_1_reg_119_reg__0[2]),
        .I3(t_V_1_reg_119_reg__0[3]),
        .I4(\ap_CS_fsm[2]_i_6_n_0 ),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(t_V_1_reg_119_reg__0[5]),
        .I1(t_V_1_reg_119_reg__0[4]),
        .I2(t_V_1_reg_119_reg__0[6]),
        .I3(t_V_1_reg_119_reg__0[0]),
        .O(\ap_CS_fsm[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \ap_CS_fsm[3]_i_1__5 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I2(exitcond_fu_142_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[3]));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[3]_i_2__3 
       (.I0(\exitcond_reg_163_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(internal_empty_n_reg_0),
        .O(\ap_CS_fsm[3]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(t_V_1_reg_119_reg__0[6]),
        .I1(t_V_1_reg_119_reg__0[8]),
        .I2(t_V_1_reg_119_reg__0[9]),
        .I3(t_V_1_reg_119_reg__0[4]),
        .I4(\ap_CS_fsm[3]_i_5_n_0 ),
        .O(exitcond_fu_142_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(t_V_1_reg_119_reg__0[1]),
        .I1(t_V_1_reg_119_reg__0[0]),
        .I2(t_V_1_reg_119_reg__0[5]),
        .I3(t_V_1_reg_119_reg__0[7]),
        .I4(t_V_1_reg_119_reg__0[2]),
        .I5(t_V_1_reg_119_reg__0[3]),
        .O(\ap_CS_fsm[3]_i_5_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__4
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I2(exitcond_fu_142_p2),
        .I3(ap_enable_reg_pp0_iter00),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A0C0A000000000)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[2]_i_3__1_n_0 ),
        .I3(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I4(ap_enable_reg_pp0_iter00),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFFF)) 
    ap_idle_INST_0_i_2
       (.I0(ap_idle_INST_0_i_6_n_0),
        .I1(internal_empty_n_reg),
        .I2(Q),
        .I3(ap_start),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(\ap_CS_fsm_reg[0]_1 ),
        .O(ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    ap_idle_INST_0_i_6
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(start_once_reg_reg_0),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .I3(start_for_Merge_U0_empty_n),
        .O(ap_idle_INST_0_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \exitcond_reg_163[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I2(exitcond_fu_142_p2),
        .I3(\exitcond_reg_163_reg_n_0_[0] ),
        .O(\exitcond_reg_163[0]_i_1_n_0 ));
  FDRE \exitcond_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_163[0]_i_1_n_0 ),
        .Q(\exitcond_reg_163_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_158[0]_i_1 
       (.I0(t_V_reg_108[0]),
        .O(i_V_fu_136_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_158[1]_i_1 
       (.I0(t_V_reg_108[0]),
        .I1(t_V_reg_108[1]),
        .O(i_V_fu_136_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_158[2]_i_1 
       (.I0(t_V_reg_108[2]),
        .I1(t_V_reg_108[1]),
        .I2(t_V_reg_108[0]),
        .O(i_V_fu_136_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_158[3]_i_1 
       (.I0(t_V_reg_108[3]),
        .I1(t_V_reg_108[0]),
        .I2(t_V_reg_108[1]),
        .I3(t_V_reg_108[2]),
        .O(i_V_fu_136_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_158[4]_i_1 
       (.I0(t_V_reg_108[4]),
        .I1(t_V_reg_108[2]),
        .I2(t_V_reg_108[1]),
        .I3(t_V_reg_108[0]),
        .I4(t_V_reg_108[3]),
        .O(i_V_fu_136_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_158[5]_i_1 
       (.I0(t_V_reg_108[5]),
        .I1(t_V_reg_108[3]),
        .I2(t_V_reg_108[0]),
        .I3(t_V_reg_108[1]),
        .I4(t_V_reg_108[2]),
        .I5(t_V_reg_108[4]),
        .O(i_V_fu_136_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_158[6]_i_1 
       (.I0(t_V_reg_108[6]),
        .I1(\i_V_reg_158[8]_i_2_n_0 ),
        .O(i_V_fu_136_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_158[7]_i_1 
       (.I0(t_V_reg_108[7]),
        .I1(\i_V_reg_158[8]_i_2_n_0 ),
        .I2(t_V_reg_108[6]),
        .O(i_V_fu_136_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_158[8]_i_1 
       (.I0(t_V_reg_108[8]),
        .I1(t_V_reg_108[6]),
        .I2(\i_V_reg_158[8]_i_2_n_0 ),
        .I3(t_V_reg_108[7]),
        .O(i_V_fu_136_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_V_reg_158[8]_i_2 
       (.I0(t_V_reg_108[5]),
        .I1(t_V_reg_108[3]),
        .I2(t_V_reg_108[0]),
        .I3(t_V_reg_108[1]),
        .I4(t_V_reg_108[2]),
        .I5(t_V_reg_108[4]),
        .O(\i_V_reg_158[8]_i_2_n_0 ));
  FDRE \i_V_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_136_p2[0]),
        .Q(i_V_reg_158[0]),
        .R(1'b0));
  FDRE \i_V_reg_158_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_136_p2[1]),
        .Q(i_V_reg_158[1]),
        .R(1'b0));
  FDRE \i_V_reg_158_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_136_p2[2]),
        .Q(i_V_reg_158[2]),
        .R(1'b0));
  FDRE \i_V_reg_158_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_136_p2[3]),
        .Q(i_V_reg_158[3]),
        .R(1'b0));
  FDRE \i_V_reg_158_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_136_p2[4]),
        .Q(i_V_reg_158[4]),
        .R(1'b0));
  FDRE \i_V_reg_158_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_136_p2[5]),
        .Q(i_V_reg_158[5]),
        .R(1'b0));
  FDRE \i_V_reg_158_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_136_p2[6]),
        .Q(i_V_reg_158[6]),
        .R(1'b0));
  FDRE \i_V_reg_158_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_136_p2[7]),
        .Q(i_V_reg_158[7]),
        .R(1'b0));
  FDRE \i_V_reg_158_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_136_p2[8]),
        .Q(i_V_reg_158[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEA00)) 
    start_once_reg_i_1__3
       (.I0(start_once_reg_reg_0),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(start_for_Merge_U0_empty_n),
        .I3(start_once_reg_reg_1),
        .O(start_once_reg_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__3_n_0),
        .Q(start_once_reg_reg_0),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_1_reg_119[0]_i_1 
       (.I0(t_V_1_reg_119_reg__0[0]),
        .O(j_V_fu_148_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_1_reg_119[1]_i_1 
       (.I0(t_V_1_reg_119_reg__0[0]),
        .I1(t_V_1_reg_119_reg__0[1]),
        .O(j_V_fu_148_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_1_reg_119[2]_i_1 
       (.I0(t_V_1_reg_119_reg__0[2]),
        .I1(t_V_1_reg_119_reg__0[1]),
        .I2(t_V_1_reg_119_reg__0[0]),
        .O(j_V_fu_148_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_1_reg_119[3]_i_1 
       (.I0(t_V_1_reg_119_reg__0[3]),
        .I1(t_V_1_reg_119_reg__0[0]),
        .I2(t_V_1_reg_119_reg__0[1]),
        .I3(t_V_1_reg_119_reg__0[2]),
        .O(j_V_fu_148_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_1_reg_119[4]_i_1 
       (.I0(t_V_1_reg_119_reg__0[4]),
        .I1(t_V_1_reg_119_reg__0[2]),
        .I2(t_V_1_reg_119_reg__0[1]),
        .I3(t_V_1_reg_119_reg__0[0]),
        .I4(t_V_1_reg_119_reg__0[3]),
        .O(j_V_fu_148_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_1_reg_119[5]_i_1 
       (.I0(t_V_1_reg_119_reg__0[5]),
        .I1(t_V_1_reg_119_reg__0[3]),
        .I2(t_V_1_reg_119_reg__0[0]),
        .I3(t_V_1_reg_119_reg__0[1]),
        .I4(t_V_1_reg_119_reg__0[2]),
        .I5(t_V_1_reg_119_reg__0[4]),
        .O(j_V_fu_148_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_1_reg_119[6]_i_1 
       (.I0(t_V_1_reg_119_reg__0[6]),
        .I1(\t_V_1_reg_119[9]_i_4_n_0 ),
        .O(j_V_fu_148_p2[6]));
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_1_reg_119[7]_i_1 
       (.I0(t_V_1_reg_119_reg__0[7]),
        .I1(\t_V_1_reg_119[9]_i_4_n_0 ),
        .I2(t_V_1_reg_119_reg__0[6]),
        .O(j_V_fu_148_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_1_reg_119[8]_i_1 
       (.I0(t_V_1_reg_119_reg__0[8]),
        .I1(t_V_1_reg_119_reg__0[6]),
        .I2(\t_V_1_reg_119[9]_i_4_n_0 ),
        .I3(t_V_1_reg_119_reg__0[7]),
        .O(j_V_fu_148_p2[8]));
  LUT5 #(
    .INIT(32'hFFDF0000)) 
    \t_V_1_reg_119[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond_fu_142_p2),
        .I4(ap_enable_reg_pp0_iter00),
        .O(t_V_1_reg_119));
  LUT4 #(
    .INIT(16'h0020)) 
    \t_V_1_reg_119[9]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond_fu_142_p2),
        .O(t_V_1_reg_1190));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_1_reg_119[9]_i_3 
       (.I0(t_V_1_reg_119_reg__0[9]),
        .I1(t_V_1_reg_119_reg__0[7]),
        .I2(\t_V_1_reg_119[9]_i_4_n_0 ),
        .I3(t_V_1_reg_119_reg__0[6]),
        .I4(t_V_1_reg_119_reg__0[8]),
        .O(j_V_fu_148_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_1_reg_119[9]_i_4 
       (.I0(t_V_1_reg_119_reg__0[5]),
        .I1(t_V_1_reg_119_reg__0[3]),
        .I2(t_V_1_reg_119_reg__0[0]),
        .I3(t_V_1_reg_119_reg__0[1]),
        .I4(t_V_1_reg_119_reg__0[2]),
        .I5(t_V_1_reg_119_reg__0[4]),
        .O(\t_V_1_reg_119[9]_i_4_n_0 ));
  FDRE \t_V_1_reg_119_reg[0] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1190),
        .D(j_V_fu_148_p2[0]),
        .Q(t_V_1_reg_119_reg__0[0]),
        .R(t_V_1_reg_119));
  FDRE \t_V_1_reg_119_reg[1] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1190),
        .D(j_V_fu_148_p2[1]),
        .Q(t_V_1_reg_119_reg__0[1]),
        .R(t_V_1_reg_119));
  FDRE \t_V_1_reg_119_reg[2] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1190),
        .D(j_V_fu_148_p2[2]),
        .Q(t_V_1_reg_119_reg__0[2]),
        .R(t_V_1_reg_119));
  FDRE \t_V_1_reg_119_reg[3] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1190),
        .D(j_V_fu_148_p2[3]),
        .Q(t_V_1_reg_119_reg__0[3]),
        .R(t_V_1_reg_119));
  FDRE \t_V_1_reg_119_reg[4] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1190),
        .D(j_V_fu_148_p2[4]),
        .Q(t_V_1_reg_119_reg__0[4]),
        .R(t_V_1_reg_119));
  FDRE \t_V_1_reg_119_reg[5] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1190),
        .D(j_V_fu_148_p2[5]),
        .Q(t_V_1_reg_119_reg__0[5]),
        .R(t_V_1_reg_119));
  FDRE \t_V_1_reg_119_reg[6] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1190),
        .D(j_V_fu_148_p2[6]),
        .Q(t_V_1_reg_119_reg__0[6]),
        .R(t_V_1_reg_119));
  FDRE \t_V_1_reg_119_reg[7] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1190),
        .D(j_V_fu_148_p2[7]),
        .Q(t_V_1_reg_119_reg__0[7]),
        .R(t_V_1_reg_119));
  FDRE \t_V_1_reg_119_reg[8] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1190),
        .D(j_V_fu_148_p2[8]),
        .Q(t_V_1_reg_119_reg__0[8]),
        .R(t_V_1_reg_119));
  FDRE \t_V_1_reg_119_reg[9] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1190),
        .D(j_V_fu_148_p2[9]),
        .Q(t_V_1_reg_119_reg__0[9]),
        .R(t_V_1_reg_119));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \t_V_reg_108[8]_i_1 
       (.I0(start_for_Merge_U0_empty_n),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(start_once_reg_reg_0),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_CS_fsm_state5),
        .O(t_V_reg_108_0));
  FDRE \t_V_reg_108_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_158[0]),
        .Q(t_V_reg_108[0]),
        .R(t_V_reg_108_0));
  FDRE \t_V_reg_108_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_158[1]),
        .Q(t_V_reg_108[1]),
        .R(t_V_reg_108_0));
  FDRE \t_V_reg_108_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_158[2]),
        .Q(t_V_reg_108[2]),
        .R(t_V_reg_108_0));
  FDRE \t_V_reg_108_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_158[3]),
        .Q(t_V_reg_108[3]),
        .R(t_V_reg_108_0));
  FDRE \t_V_reg_108_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_158[4]),
        .Q(t_V_reg_108[4]),
        .R(t_V_reg_108_0));
  FDRE \t_V_reg_108_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_158[5]),
        .Q(t_V_reg_108[5]),
        .R(t_V_reg_108_0));
  FDRE \t_V_reg_108_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_158[6]),
        .Q(t_V_reg_108[6]),
        .R(t_V_reg_108_0));
  FDRE \t_V_reg_108_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_158[7]),
        .Q(t_V_reg_108[7]),
        .R(t_V_reg_108_0));
  FDRE \t_V_reg_108_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_158[8]),
        .Q(t_V_reg_108[8]),
        .R(t_V_reg_108_0));
endmodule

module design_1_image_filter_1_0_Sobel
   (DOBDO,
    \right_border_buf_0_5_fu_252_reg[7] ,
    \right_border_buf_0_10_fu_272_reg[7] ,
    \right_border_buf_0_14_fu_288_reg[7] ,
    \ap_CS_fsm_reg[0]_0 ,
    ce,
    Q,
    ram_reg,
    \mOutPtr_reg[1] ,
    ram_reg_0,
    \mOutPtr_reg[0] ,
    \ap_CS_fsm_reg[0]_1 ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ap_rst,
    ap_rst_n,
    mid_img_data_stream_s_empty_n,
    img0_data_stream_0_s_full_n,
    start_for_Duplicate77_U0_full_n,
    start_for_Sobel_U0_empty_n);
  output [7:0]DOBDO;
  output [7:0]\right_border_buf_0_5_fu_252_reg[7] ;
  output [7:0]\right_border_buf_0_10_fu_272_reg[7] ;
  output [7:0]\right_border_buf_0_14_fu_288_reg[7] ;
  output \ap_CS_fsm_reg[0]_0 ;
  output ce;
  output [1:0]Q;
  output ram_reg;
  output \mOutPtr_reg[1] ;
  output ram_reg_0;
  output \mOutPtr_reg[0] ;
  output \ap_CS_fsm_reg[0]_1 ;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][7]_0 ;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input [7:0]ram_reg_4;
  input ap_rst;
  input ap_rst_n;
  input mid_img_data_stream_s_empty_n;
  input img0_data_stream_0_s_full_n;
  input start_for_Duplicate77_U0_full_n;
  input start_for_Sobel_U0_empty_n;

  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire ce;
  wire grp_Filter2D_fu_18_ap_start_reg_reg_n_0;
  wire grp_Filter2D_fu_18_n_37;
  wire grp_Filter2D_fu_18_n_38;
  wire grp_Filter2D_fu_18_n_40;
  wire grp_Filter2D_fu_18_n_41;
  wire img0_data_stream_0_s_full_n;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire mid_img_data_stream_s_empty_n;
  wire ram_reg;
  wire ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [7:0]\right_border_buf_0_10_fu_272_reg[7] ;
  wire [7:0]\right_border_buf_0_14_fu_288_reg[7] ;
  wire [7:0]\right_border_buf_0_5_fu_252_reg[7] ;
  wire start_for_Duplicate77_U0_full_n;
  wire start_for_Sobel_U0_empty_n;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_18_n_38),
        .Q(Q[0]),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_18_n_37),
        .Q(Q[1]),
        .R(ap_rst));
  design_1_image_filter_1_0_Filter2D grp_Filter2D_fu_18
       (.D({grp_Filter2D_fu_18_n_37,grp_Filter2D_fu_18_n_38}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .\SRL_SIG_reg[0][0] (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][1] (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2] (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3] (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4] (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5] (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6] (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7]_0 ),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0]_1 ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ce(ce),
        .grp_Filter2D_fu_18_ap_start_reg_reg(grp_Filter2D_fu_18_n_41),
        .grp_Filter2D_fu_18_ap_start_reg_reg_0(grp_Filter2D_fu_18_ap_start_reg_reg_n_0),
        .img0_data_stream_0_s_full_n(img0_data_stream_0_s_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1] ),
        .mid_img_data_stream_s_empty_n(mid_img_data_stream_s_empty_n),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3),
        .ram_reg_4(ram_reg_4),
        .\right_border_buf_0_10_fu_272_reg[7]_0 (\right_border_buf_0_10_fu_272_reg[7] ),
        .\right_border_buf_0_14_fu_288_reg[7]_0 (\right_border_buf_0_14_fu_288_reg[7] ),
        .\right_border_buf_0_5_fu_252_reg[7]_0 (\right_border_buf_0_5_fu_252_reg[7] ),
        .start_for_Duplicate77_U0_full_n(start_for_Duplicate77_U0_full_n),
        .start_for_Sobel_U0_empty_n(start_for_Sobel_U0_empty_n),
        .start_once_reg_reg(grp_Filter2D_fu_18_n_40),
        .start_once_reg_reg_0(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_Filter2D_fu_18_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_18_n_41),
        .Q(grp_Filter2D_fu_18_ap_start_reg_reg_n_0),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_18_n_40),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .R(ap_rst));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_image_filter_0_0,image_filter,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "image_filter,Vivado 2018.1" *) 
(* NotValidForBitStream *)
module design_1_image_filter_1_0
   (video_in_TVALID,
    video_in_TREADY,
    video_in_TDATA,
    video_in_TKEEP,
    video_in_TSTRB,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TID,
    video_in_TDEST,
    video_out_TVALID,
    video_out_TREADY,
    video_out_TDATA,
    video_out_TKEEP,
    video_out_TSTRB,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TID,
    video_out_TDEST,
    ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_ready,
    ap_idle);
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME video_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1" *) input video_in_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TREADY" *) output video_in_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TDATA" *) input [23:0]video_in_TDATA;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TKEEP" *) input [2:0]video_in_TKEEP;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TSTRB" *) input [2:0]video_in_TSTRB;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TUSER" *) input [0:0]video_in_TUSER;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TLAST" *) input [0:0]video_in_TLAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TID" *) input [0:0]video_in_TID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TDEST" *) input [0:0]video_in_TDEST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME video_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1" *) output video_out_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TREADY" *) input video_out_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TDATA" *) output [23:0]video_out_TDATA;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TKEEP" *) output [2:0]video_out_TKEEP;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TSTRB" *) output [2:0]video_out_TSTRB;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TUSER" *) output [0:0]video_out_TUSER;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TLAST" *) output [0:0]video_out_TLAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TID" *) output [0:0]video_out_TID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TDEST" *) output [0:0]video_out_TDEST;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF video_in:video_out, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1" *) input ap_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* x_interface_info = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_ctrl, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {start {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} done {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ready {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} idle {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_start;
  (* x_interface_info = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* x_interface_info = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* x_interface_info = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;

  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_start;
  wire [23:0]video_in_TDATA;
  wire [0:0]video_in_TDEST;
  wire [0:0]video_in_TID;
  wire [2:0]video_in_TKEEP;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [2:0]video_in_TSTRB;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [23:0]video_out_TDATA;
  wire [0:0]video_out_TDEST;
  wire [0:0]video_out_TID;
  wire [2:0]video_out_TKEEP;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [2:0]video_out_TSTRB;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;

  design_1_image_filter_1_0_image_filter U0
       (.ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TDEST(video_in_TDEST),
        .video_in_TID(video_in_TID),
        .video_in_TKEEP(video_in_TKEEP),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TREADY(video_in_TREADY),
        .video_in_TSTRB(video_in_TSTRB),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TDEST(video_out_TDEST),
        .video_out_TID(video_out_TID),
        .video_out_TKEEP(video_out_TKEEP),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TSTRB(video_out_TSTRB),
        .video_out_TUSER(video_out_TUSER),
        .video_out_TVALID(video_out_TVALID));
endmodule

module design_1_image_filter_1_0_fifo_w10_d2_A
   (input_img_rows_V_c18_full_n,
    input_img_rows_V_c18_empty_n,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    ap_rst,
    E);
  output input_img_rows_V_c18_full_n;
  output input_img_rows_V_c18_empty_n;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0] ;
  input \ap_CS_fsm_reg[0]_0 ;
  input ap_rst;
  input [0:0]E;

  wire [0:0]E;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire input_img_rows_V_c18_empty_n;
  wire input_img_rows_V_c18_full_n;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_full_n_i_1__0_n_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__1
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .I4(input_img_rows_V_c18_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(input_img_rows_V_c18_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__0
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(input_img_rows_V_c18_full_n),
        .I3(ap_rst_n),
        .I4(\ap_CS_fsm_reg[0] ),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(internal_full_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(input_img_rows_V_c18_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\ap_CS_fsm_reg[0] ),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "fifo_w10_d2_A" *) 
module design_1_image_filter_1_0_fifo_w10_d2_A_7
   (input_img_rows_V_c_full_n,
    input_img_rows_V_c_empty_n,
    internal_full_n_reg_0,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[0] ,
    ap_start,
    input_img_cols_V_c_full_n,
    ap_rst,
    E);
  output input_img_rows_V_c_full_n;
  output input_img_rows_V_c_empty_n;
  output internal_full_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0] ;
  input ap_start;
  input input_img_cols_V_c_full_n;
  input ap_rst;
  input [0:0]E;

  wire [0:0]E;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_start;
  wire input_img_cols_V_c_full_n;
  wire input_img_rows_V_c_empty_n;
  wire input_img_rows_V_c_full_n;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_full_n_i_1__2_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__3
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(internal_full_n_reg_0),
        .I4(input_img_rows_V_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(input_img_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(input_img_rows_V_c_full_n),
        .I3(ap_rst_n),
        .I4(\ap_CS_fsm_reg[0] ),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    internal_full_n_i_2__3
       (.I0(ap_start),
        .I1(input_img_rows_V_c_full_n),
        .I2(input_img_cols_V_c_full_n),
        .O(internal_full_n_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(input_img_rows_V_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F0080FF80FF7F00)) 
    \mOutPtr[1]_i_1 
       (.I0(ap_start),
        .I1(input_img_rows_V_c_full_n),
        .I2(input_img_cols_V_c_full_n),
        .I3(\ap_CS_fsm_reg[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

module design_1_image_filter_1_0_fifo_w11_d2_A
   (input_img_cols_V_c19_full_n,
    input_img_cols_V_c19_empty_n,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    ap_rst,
    E);
  output input_img_cols_V_c19_full_n;
  output input_img_cols_V_c19_empty_n;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0] ;
  input \ap_CS_fsm_reg[0]_0 ;
  input ap_rst;
  input [0:0]E;

  wire [0:0]E;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire input_img_cols_V_c19_empty_n;
  wire input_img_cols_V_c19_full_n;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_full_n_i_1__1_n_0;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_2__9_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .I4(input_img_cols_V_c19_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(input_img_cols_V_c19_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(input_img_cols_V_c19_full_n),
        .I3(ap_rst_n),
        .I4(\ap_CS_fsm_reg[0] ),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(internal_full_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(input_img_cols_V_c19_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_2__9 
       (.I0(\ap_CS_fsm_reg[0] ),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_2__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "fifo_w11_d2_A" *) 
module design_1_image_filter_1_0_fifo_w11_d2_A_3
   (input_img_cols_V_c_full_n,
    input_img_cols_V_c_empty_n,
    E,
    \ap_CS_fsm_reg[0] ,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_0 ,
    internal_full_n_reg_0,
    ap_start,
    input_img_rows_V_c_full_n,
    input_img_cols_V_c19_full_n,
    input_img_rows_V_c18_full_n,
    input_img_rows_V_c_empty_n,
    internal_full_n_reg_1,
    ap_rst);
  output input_img_cols_V_c_full_n;
  output input_img_cols_V_c_empty_n;
  output [0:0]E;
  output \ap_CS_fsm_reg[0] ;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input internal_full_n_reg_0;
  input ap_start;
  input input_img_rows_V_c_full_n;
  input input_img_cols_V_c19_full_n;
  input input_img_rows_V_c18_full_n;
  input input_img_rows_V_c_empty_n;
  input internal_full_n_reg_1;
  input ap_rst;

  wire [0:0]E;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_start;
  wire input_img_cols_V_c19_full_n;
  wire input_img_cols_V_c_empty_n;
  wire input_img_cols_V_c_full_n;
  wire input_img_rows_V_c18_full_n;
  wire input_img_rows_V_c_empty_n;
  wire input_img_rows_V_c_full_n;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_full_n_i_1__3_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_2__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(input_img_cols_V_c_empty_n),
        .I1(input_img_cols_V_c19_full_n),
        .I2(input_img_rows_V_c18_full_n),
        .I3(input_img_rows_V_c_empty_n),
        .I4(internal_full_n_reg_1),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(internal_full_n_reg_0),
        .I4(input_img_cols_V_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(input_img_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__3
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(input_img_cols_V_c_full_n),
        .I3(ap_rst_n),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(input_img_cols_V_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \mOutPtr[1]_i_1__1 
       (.I0(input_img_cols_V_c_full_n),
        .I1(input_img_rows_V_c_full_n),
        .I2(ap_start),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h7F0080FF80FF7F00)) 
    \mOutPtr[1]_i_2__0 
       (.I0(ap_start),
        .I1(input_img_rows_V_c_full_n),
        .I2(input_img_cols_V_c_full_n),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

module design_1_image_filter_1_0_fifo_w8_d2_A
   (dup1_data_stream_0_s_full_n,
    Q,
    \exitcond_reg_163_reg[0] ,
    ap_clk,
    ce,
    ce_0,
    ap_rst_n,
    dup2_data_stream_0_s_empty_n,
    output_img_data_stre_full_n,
    output_img_data_stre_2_full_n,
    output_img_data_stre_1_full_n,
    dup3_data_stream_0_s_empty_n,
    ap_rst,
    E);
  output dup1_data_stream_0_s_full_n;
  output [1:0]Q;
  output \exitcond_reg_163_reg[0] ;
  input ap_clk;
  input ce;
  input ce_0;
  input ap_rst_n;
  input dup2_data_stream_0_s_empty_n;
  input output_img_data_stre_full_n;
  input output_img_data_stre_2_full_n;
  input output_img_data_stre_1_full_n;
  input dup3_data_stream_0_s_empty_n;
  input ap_rst;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire ce;
  wire ce_0;
  wire dup1_data_stream_0_s_empty_n;
  wire dup1_data_stream_0_s_full_n;
  wire dup2_data_stream_0_s_empty_n;
  wire dup3_data_stream_0_s_empty_n;
  wire \exitcond_reg_163_reg[0] ;
  wire internal_empty_n_i_1__14_n_0;
  wire internal_full_n_i_1__16_n_0;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_2__4_n_0 ;
  wire output_img_data_stre_1_full_n;
  wire output_img_data_stre_2_full_n;
  wire output_img_data_stre_full_n;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(dup1_data_stream_0_s_empty_n),
        .I1(dup2_data_stream_0_s_empty_n),
        .I2(output_img_data_stre_full_n),
        .I3(output_img_data_stre_2_full_n),
        .I4(output_img_data_stre_1_full_n),
        .I5(dup3_data_stream_0_s_empty_n),
        .O(\exitcond_reg_163_reg[0] ));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__14
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ce),
        .I3(ce_0),
        .I4(dup1_data_stream_0_s_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_0),
        .Q(dup1_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__16
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dup1_data_stream_0_s_full_n),
        .I3(ap_rst_n),
        .I4(ce),
        .I5(ce_0),
        .O(internal_full_n_i_1__16_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_0),
        .Q(dup1_data_stream_0_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__4 
       (.I0(ce_0),
        .I1(ce),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\mOutPtr[1]_i_2__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(Q[0]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__4_n_0 ),
        .Q(Q[1]),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module design_1_image_filter_1_0_fifo_w8_d2_A_0
   (dup2_data_stream_0_s_full_n,
    dup2_data_stream_0_s_empty_n,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    D,
    ce,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    ap_rst_n,
    ce_0,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    ap_rst);
  output dup2_data_stream_0_s_full_n;
  output dup2_data_stream_0_s_empty_n;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][7] ;
  output [7:0]D;
  input ce;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input \SRL_SIG_reg[0][1]_0 ;
  input \SRL_SIG_reg[0][2]_0 ;
  input \SRL_SIG_reg[0][3]_0 ;
  input \SRL_SIG_reg[0][4]_0 ;
  input \SRL_SIG_reg[0][5]_0 ;
  input \SRL_SIG_reg[0][6]_0 ;
  input \SRL_SIG_reg[0][7]_0 ;
  input ap_rst_n;
  input ce_0;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst;

  wire [7:0]D;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire ce;
  wire ce_0;
  wire dup2_data_stream_0_s_empty_n;
  wire dup2_data_stream_0_s_full_n;
  wire internal_empty_n_i_1__13_n_0;
  wire internal_full_n_i_1__14_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_21 U_fifo_w8_d2_A_shiftReg
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][1]_1 (\SRL_SIG_reg[0][1]_0 ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][2]_1 (\SRL_SIG_reg[0][2]_0 ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][3]_1 (\SRL_SIG_reg[0][3]_0 ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][4]_1 (\SRL_SIG_reg[0][4]_0 ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][5]_1 (\SRL_SIG_reg[0][5]_0 ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][6]_1 (\SRL_SIG_reg[0][6]_0 ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7]_0 ),
        .ap_clk(ap_clk),
        .ce(ce),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__13
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(ce_0),
        .I3(ce),
        .I4(dup2_data_stream_0_s_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_0),
        .Q(dup2_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__14
       (.I0(ap_rst_n),
        .I1(dup2_data_stream_0_s_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(ce),
        .I5(ce_0),
        .O(internal_full_n_i_1__14_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_0),
        .Q(dup2_data_stream_0_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(ce_0),
        .I1(ce),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ce),
        .I2(ce_0),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module design_1_image_filter_1_0_fifo_w8_d2_A_1
   (dup3_data_stream_0_s_full_n,
    dup3_data_stream_0_s_empty_n,
    D,
    \SRL_SIG_reg[0][7] ,
    ce,
    \SRL_SIG_reg[0][0] ,
    ap_clk,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7]_0 ,
    ap_rst_n,
    ce_0,
    Q,
    ap_rst,
    E);
  output dup3_data_stream_0_s_full_n;
  output dup3_data_stream_0_s_empty_n;
  output [7:0]D;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ce;
  input \SRL_SIG_reg[0][0] ;
  input ap_clk;
  input \SRL_SIG_reg[0][1] ;
  input \SRL_SIG_reg[0][2] ;
  input \SRL_SIG_reg[0][3] ;
  input \SRL_SIG_reg[0][4] ;
  input \SRL_SIG_reg[0][5] ;
  input \SRL_SIG_reg[0][6] ;
  input \SRL_SIG_reg[0][7]_0 ;
  input ap_rst_n;
  input ce_0;
  input [1:0]Q;
  input ap_rst;
  input [0:0]E;

  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire ce;
  wire ce_0;
  wire dup3_data_stream_0_s_empty_n;
  wire dup3_data_stream_0_s_full_n;
  wire internal_empty_n_i_1__15_n_0;
  wire internal_full_n_i_1__15_n_0;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_20 U_fifo_w8_d2_A_shiftReg
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7]_0 ),
        .ap_clk(ap_clk),
        .ce(ce),
        .\mOutPtr_reg[1] ({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__15
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(ce_0),
        .I3(ce),
        .I4(dup3_data_stream_0_s_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_0),
        .Q(dup3_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__15
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(dup3_data_stream_0_s_full_n),
        .I3(ap_rst_n),
        .I4(ce_0),
        .I5(ce),
        .O(internal_full_n_i_1__15_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_0),
        .Q(dup3_data_stream_0_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__6 
       (.I0(ce),
        .I1(ce_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module design_1_image_filter_1_0_fifo_w8_d2_A_10
   (output_img_data_stre_2_full_n,
    output_img_data_stre_2_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    AXI_video_strm_V_data_V_1_sel_wr038_out,
    ce,
    ap_rst,
    E,
    \SRL_SIG_reg[0][7] );
  output output_img_data_stre_2_full_n;
  output output_img_data_stre_2_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input AXI_video_strm_V_data_V_1_sel_wr038_out;
  input ce;
  input ap_rst;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire AXI_video_strm_V_data_V_1_sel_wr038_out;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire ce;
  wire internal_empty_n_i_1__18_n_0;
  wire internal_full_n_i_1__18_n_0;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire output_img_data_stre_2_empty_n;
  wire output_img_data_stre_2_full_n;

  design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_13 U_fifo_w8_d2_A_shiftReg
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .ce(ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__18
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I3(ce),
        .I4(output_img_data_stre_2_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__18_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_0),
        .Q(output_img_data_stre_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__18
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(output_img_data_stre_2_full_n),
        .I3(ap_rst_n),
        .I4(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I5(ce),
        .O(internal_full_n_i_1__18_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_0),
        .Q(output_img_data_stre_2_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__8 
       (.I0(ce),
        .I1(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module design_1_image_filter_1_0_fifo_w8_d2_A_11
   (output_img_data_stre_full_n,
    output_img_data_stre_empty_n,
    D,
    ap_clk,
    AXI_video_strm_V_data_V_1_sel_wr038_out,
    ce,
    ap_rst_n,
    ap_rst,
    E,
    \SRL_SIG_reg[0][7] );
  output output_img_data_stre_full_n;
  output output_img_data_stre_empty_n;
  output [7:0]D;
  input ap_clk;
  input AXI_video_strm_V_data_V_1_sel_wr038_out;
  input ce;
  input ap_rst_n;
  input ap_rst;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire AXI_video_strm_V_data_V_1_sel_wr038_out;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire ce;
  wire internal_empty_n_i_1__16_n_0;
  wire internal_full_n_i_1__20_n_0;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_2__6_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire output_img_data_stre_empty_n;
  wire output_img_data_stre_full_n;

  design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg U_fifo_w8_d2_A_shiftReg
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .ce(ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__16
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I3(ce),
        .I4(output_img_data_stre_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__16_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_0),
        .Q(output_img_data_stre_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__20
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(output_img_data_stre_full_n),
        .I3(ap_rst_n),
        .I4(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I5(ce),
        .O(internal_full_n_i_1__20_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_0),
        .Q(output_img_data_stre_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__6 
       (.I0(ce),
        .I1(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module design_1_image_filter_1_0_fifo_w8_d2_A_12
   (temp_data_stream_0_s_full_n,
    temp_data_stream_0_s_empty_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_clk,
    ap_rst_n,
    ce,
    ce_0,
    ap_rst);
  output temp_data_stream_0_s_full_n;
  output temp_data_stream_0_s_empty_n;
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[1]_1 ;
  input ap_clk;
  input ap_rst_n;
  input ce;
  input ce_0;
  input ap_rst;

  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire ce;
  wire ce_0;
  wire internal_empty_n_i_1__12_n_0;
  wire internal_full_n_i_1__13_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire temp_data_stream_0_s_empty_n;
  wire temp_data_stream_0_s_full_n;

  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__12
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(ce_0),
        .I3(ce),
        .I4(temp_data_stream_0_s_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_0),
        .Q(temp_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__13
       (.I0(ap_rst_n),
        .I1(temp_data_stream_0_s_full_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(ce),
        .I5(ce_0),
        .O(internal_full_n_i_1__13_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_0),
        .Q(temp_data_stream_0_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(ce_0),
        .I1(ce),
        .I2(\mOutPtr_reg[1]_1 ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(ce),
        .I2(ce_0),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg[1]_1 ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module design_1_image_filter_1_0_fifo_w8_d2_A_2
   (img0_data_stream_0_s_full_n,
    img0_data_stream_0_s_empty_n,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    ap_clk,
    ce,
    ce_0,
    ap_rst_n,
    ap_rst,
    \tmp_55_reg_2747_reg[8] ,
    \tmp_55_reg_2747_reg[8]_0 ,
    \tmp_55_reg_2747_reg[8]_1 ,
    \tmp_55_reg_2747_reg[8]_2 ,
    \tmp_55_reg_2747_reg[8]_3 ,
    \tmp_55_reg_2747_reg[8]_4 ,
    \tmp_55_reg_2747_reg[8]_5 ,
    \tmp_55_reg_2747_reg[8]_6 ,
    \tmp_55_reg_2747_reg[8]_7 );
  output img0_data_stream_0_s_full_n;
  output img0_data_stream_0_s_empty_n;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][7] ;
  input ap_clk;
  input ce;
  input ce_0;
  input ap_rst_n;
  input ap_rst;
  input \tmp_55_reg_2747_reg[8] ;
  input \tmp_55_reg_2747_reg[8]_0 ;
  input \tmp_55_reg_2747_reg[8]_1 ;
  input \tmp_55_reg_2747_reg[8]_2 ;
  input \tmp_55_reg_2747_reg[8]_3 ;
  input \tmp_55_reg_2747_reg[8]_4 ;
  input \tmp_55_reg_2747_reg[8]_5 ;
  input \tmp_55_reg_2747_reg[8]_6 ;
  input \tmp_55_reg_2747_reg[8]_7 ;

  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire ce;
  wire ce_0;
  wire img0_data_stream_0_s_empty_n;
  wire img0_data_stream_0_s_full_n;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_full_n_i_1__9_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \tmp_55_reg_2747_reg[8] ;
  wire \tmp_55_reg_2747_reg[8]_0 ;
  wire \tmp_55_reg_2747_reg[8]_1 ;
  wire \tmp_55_reg_2747_reg[8]_2 ;
  wire \tmp_55_reg_2747_reg[8]_3 ;
  wire \tmp_55_reg_2747_reg[8]_4 ;
  wire \tmp_55_reg_2747_reg[8]_5 ;
  wire \tmp_55_reg_2747_reg[8]_6 ;
  wire \tmp_55_reg_2747_reg[8]_7 ;

  design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_19 U_fifo_w8_d2_A_shiftReg
       (.\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .ce(ce),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_55_reg_2747_reg[8] (\tmp_55_reg_2747_reg[8] ),
        .\tmp_55_reg_2747_reg[8]_0 (\tmp_55_reg_2747_reg[8]_0 ),
        .\tmp_55_reg_2747_reg[8]_1 (\tmp_55_reg_2747_reg[8]_1 ),
        .\tmp_55_reg_2747_reg[8]_2 (\tmp_55_reg_2747_reg[8]_2 ),
        .\tmp_55_reg_2747_reg[8]_3 (\tmp_55_reg_2747_reg[8]_3 ),
        .\tmp_55_reg_2747_reg[8]_4 (\tmp_55_reg_2747_reg[8]_4 ),
        .\tmp_55_reg_2747_reg[8]_5 (\tmp_55_reg_2747_reg[8]_5 ),
        .\tmp_55_reg_2747_reg[8]_6 (\tmp_55_reg_2747_reg[8]_6 ),
        .\tmp_55_reg_2747_reg[8]_7 (\tmp_55_reg_2747_reg[8]_7 ));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__9
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(ce_0),
        .I3(ce),
        .I4(img0_data_stream_0_s_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(img0_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__9
       (.I0(img0_data_stream_0_s_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(ce),
        .I4(ce_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__9_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(img0_data_stream_0_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(ce_0),
        .I1(ce),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ce),
        .I2(ce_0),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module design_1_image_filter_1_0_fifo_w8_d2_A_4
   (input_img_data_strea_1_full_n,
    input_img_data_strea_1_empty_n,
    p,
    ap_clk,
    internal_empty_n4_out,
    ap_rst_n,
    \tmp_28_i_reg_298_reg[0] ,
    ap_rst,
    E,
    ap_enable_reg_pp1_iter1_reg,
    D);
  output input_img_data_strea_1_full_n;
  output input_img_data_strea_1_empty_n;
  output [7:0]p;
  input ap_clk;
  input internal_empty_n4_out;
  input ap_rst_n;
  input \tmp_28_i_reg_298_reg[0] ;
  input ap_rst;
  input [0:0]E;
  input [0:0]ap_enable_reg_pp1_iter1_reg;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp1_iter1_reg;
  wire ap_rst;
  wire ap_rst_n;
  wire input_img_data_strea_1_empty_n;
  wire input_img_data_strea_1_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_full_n_i_1__5_n_0;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]p;
  wire \tmp_28_i_reg_298_reg[0] ;

  design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_18 U_fifo_w8_d2_A_shiftReg
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .p(p));
  LUT6 #(
    .INIT(64'hFDFDFD0000000000)) 
    internal_empty_n_i_1__5
       (.I0(\tmp_28_i_reg_298_reg[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(internal_empty_n4_out),
        .I4(input_img_data_strea_1_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(input_img_data_strea_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__5
       (.I0(internal_empty_n4_out),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(input_img_data_strea_1_full_n),
        .I4(ap_rst_n),
        .I5(\tmp_28_i_reg_298_reg[0] ),
        .O(internal_full_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(input_img_data_strea_1_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\tmp_28_i_reg_298_reg[0] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module design_1_image_filter_1_0_fifo_w8_d2_A_5
   (input_img_data_strea_2_full_n,
    input_img_data_strea_2_empty_n,
    B,
    ap_clk,
    internal_empty_n4_out,
    ap_rst_n,
    \tmp_28_i_reg_298_reg[0] ,
    ap_rst,
    E,
    ap_enable_reg_pp1_iter1_reg,
    D);
  output input_img_data_strea_2_full_n;
  output input_img_data_strea_2_empty_n;
  output [7:0]B;
  input ap_clk;
  input internal_empty_n4_out;
  input ap_rst_n;
  input \tmp_28_i_reg_298_reg[0] ;
  input ap_rst;
  input [0:0]E;
  input [0:0]ap_enable_reg_pp1_iter1_reg;
  input [7:0]D;

  wire [7:0]B;
  wire [7:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp1_iter1_reg;
  wire ap_rst;
  wire ap_rst_n;
  wire input_img_data_strea_2_empty_n;
  wire input_img_data_strea_2_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_full_n_i_1__6_n_0;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_2__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \tmp_28_i_reg_298_reg[0] ;

  design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_17 U_fifo_w8_d2_A_shiftReg
       (.B(B),
        .D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg));
  LUT6 #(
    .INIT(64'hFDFDFD0000000000)) 
    internal_empty_n_i_1__4
       (.I0(\tmp_28_i_reg_298_reg[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(internal_empty_n4_out),
        .I4(input_img_data_strea_2_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(input_img_data_strea_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__6
       (.I0(internal_empty_n4_out),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(input_img_data_strea_2_full_n),
        .I4(ap_rst_n),
        .I5(\tmp_28_i_reg_298_reg[0] ),
        .O(internal_full_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(input_img_data_strea_2_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__1 
       (.I0(\tmp_28_i_reg_298_reg[0] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module design_1_image_filter_1_0_fifo_w8_d2_A_6
   (input_img_data_strea_full_n,
    input_img_data_strea_empty_n,
    D,
    ap_clk,
    internal_empty_n4_out,
    ap_rst_n,
    \tmp_28_i_reg_298_reg[0] ,
    ap_rst,
    E,
    ap_enable_reg_pp1_iter1_reg,
    \axi_data_V_1_i_reg_236_reg[7] );
  output input_img_data_strea_full_n;
  output input_img_data_strea_empty_n;
  output [7:0]D;
  input ap_clk;
  input internal_empty_n4_out;
  input ap_rst_n;
  input \tmp_28_i_reg_298_reg[0] ;
  input ap_rst;
  input [0:0]E;
  input ap_enable_reg_pp1_iter1_reg;
  input [7:0]\axi_data_V_1_i_reg_236_reg[7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_rst;
  wire ap_rst_n;
  wire [7:0]\axi_data_V_1_i_reg_236_reg[7] ;
  wire input_img_data_strea_empty_n;
  wire input_img_data_strea_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_full_n_i_1__4_n_0;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \tmp_28_i_reg_298_reg[0] ;

  design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_16 U_fifo_w8_d2_A_shiftReg
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .\axi_data_V_1_i_reg_236_reg[7] (\axi_data_V_1_i_reg_236_reg[7] ));
  LUT6 #(
    .INIT(64'hFDFDFD0000000000)) 
    internal_empty_n_i_1__6
       (.I0(\tmp_28_i_reg_298_reg[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(internal_empty_n4_out),
        .I4(input_img_data_strea_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(input_img_data_strea_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__4
       (.I0(internal_empty_n4_out),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(input_img_data_strea_full_n),
        .I4(ap_rst_n),
        .I5(\tmp_28_i_reg_298_reg[0] ),
        .O(internal_full_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(input_img_data_strea_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\tmp_28_i_reg_298_reg[0] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module design_1_image_filter_1_0_fifo_w8_d2_A_8
   (mid_img_data_stream_s_full_n,
    mid_img_data_stream_s_empty_n,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    DIADI,
    ap_clk,
    internal_empty_n_reg_0,
    ce,
    ap_rst_n,
    DOBDO,
    \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ap_enable_reg_pp0_iter2_reg,
    \tmp_s_reg_2511_reg[0] ,
    Q,
    ap_rst,
    D);
  output mid_img_data_stream_s_full_n;
  output mid_img_data_stream_s_empty_n;
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output [7:0]ram_reg_2;
  output [7:0]DIADI;
  input ap_clk;
  input internal_empty_n_reg_0;
  input ce;
  input ap_rst_n;
  input [7:0]DOBDO;
  input \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ;
  input [7:0]ram_reg_3;
  input [7:0]ram_reg_4;
  input [7:0]ram_reg_5;
  input ap_enable_reg_pp0_iter2_reg;
  input \tmp_s_reg_2511_reg[0] ;
  input [0:0]Q;
  input ap_rst;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst;
  wire ap_rst_n;
  wire ce;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__8_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire mid_img_data_stream_s_empty_n;
  wire mid_img_data_stream_s_full_n;
  wire \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [7:0]ram_reg_5;
  wire \tmp_s_reg_2511_reg[0] ;

  design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_15 U_fifo_w8_d2_A_shiftReg
       (.D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .ap_clk(ap_clk),
        .ce(ce),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] (\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3),
        .ram_reg_4(ram_reg_4),
        .ram_reg_5(ram_reg_5));
  LUT6 #(
    .INIT(64'hFFFEF00000000000)) 
    internal_empty_n_i_1__8
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(internal_empty_n_reg_0),
        .I3(ce),
        .I4(mid_img_data_stream_s_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(mid_img_data_stream_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8AAAAFFFFFFFFFF)) 
    internal_full_n_i_1__8
       (.I0(mid_img_data_stream_s_full_n),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(ce),
        .I4(internal_empty_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(mid_img_data_stream_s_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h955555556AAAAAAA)) 
    \mOutPtr[0]_i_1 
       (.I0(ce),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(\tmp_s_reg_2511_reg[0] ),
        .I3(Q),
        .I4(mid_img_data_stream_s_empty_n),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(internal_empty_n_reg_0),
        .I2(ce),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module design_1_image_filter_1_0_fifo_w8_d2_A_9
   (output_img_data_stre_1_full_n,
    output_img_data_stre_1_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    AXI_video_strm_V_data_V_1_sel_wr038_out,
    ce,
    ap_rst,
    E,
    \SRL_SIG_reg[0][7] );
  output output_img_data_stre_1_full_n;
  output output_img_data_stre_1_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input AXI_video_strm_V_data_V_1_sel_wr038_out;
  input ce;
  input ap_rst;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire AXI_video_strm_V_data_V_1_sel_wr038_out;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire ce;
  wire internal_empty_n_i_1__17_n_0;
  wire internal_full_n_i_1__19_n_0;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire output_img_data_stre_1_empty_n;
  wire output_img_data_stre_1_full_n;

  design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_14 U_fifo_w8_d2_A_shiftReg
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .ce(ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__17
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I3(ce),
        .I4(output_img_data_stre_1_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_0),
        .Q(output_img_data_stre_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__19
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(output_img_data_stre_1_full_n),
        .I3(ap_rst_n),
        .I4(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I5(ce),
        .O(internal_full_n_i_1__19_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_0),
        .Q(output_img_data_stre_1_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__9 
       (.I0(ce),
        .I1(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

module design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg
   (D,
    Q,
    ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input [1:0]Q;
  input ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire ap_clk;
  wire ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[7]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_13
   (D,
    Q,
    ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input [1:0]Q;
  input ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire ap_clk;
  wire ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[16]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[17]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[18]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[19]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[20]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[21]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[22]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[23]_i_2 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_14
   (D,
    Q,
    ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input [1:0]Q;
  input ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire ap_clk;
  wire ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[10]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[11]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[12]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[13]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[14]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[15]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[8]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[9]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(D[1]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_15
   (ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    DIADI,
    DOBDO,
    \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[0] ,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ce,
    D,
    ap_clk);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output [7:0]ram_reg_2;
  output [7:0]DIADI;
  input [7:0]DOBDO;
  input \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[0] ;
  input [7:0]ram_reg_3;
  input [7:0]ram_reg_4;
  input [7:0]ram_reg_5;
  input ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire ap_clk;
  wire ce;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [7:0]ram_reg_5;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_10__0
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_1__2
       (.I0(ram_reg_3[7]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][7] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][7] ),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_1__3
       (.I0(ram_reg_4[7]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][7] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][7] ),
        .O(ram_reg_1[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_2
       (.I0(DOBDO[7]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][7] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][7] ),
        .O(ram_reg[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_2__0
       (.I0(ram_reg_3[6]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][6] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][6] ),
        .O(ram_reg_0[6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_2__1
       (.I0(ram_reg_4[6]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][6] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][6] ),
        .O(ram_reg_1[6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_2__2
       (.I0(ram_reg_5[7]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][7] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][7] ),
        .O(ram_reg_2[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_3
       (.I0(DOBDO[6]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][6] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][6] ),
        .O(ram_reg[6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_3__0
       (.I0(ram_reg_3[5]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][5] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][5] ),
        .O(ram_reg_0[5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_3__1
       (.I0(ram_reg_4[5]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][5] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][5] ),
        .O(ram_reg_1[5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_3__2
       (.I0(ram_reg_5[6]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][6] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][6] ),
        .O(ram_reg_2[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_3__3
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(DIADI[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_4
       (.I0(DOBDO[5]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][5] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][5] ),
        .O(ram_reg[5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_4__0
       (.I0(ram_reg_3[4]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][4] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][4] ),
        .O(ram_reg_0[4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_4__1
       (.I0(ram_reg_4[4]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][4] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][4] ),
        .O(ram_reg_1[4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_4__2
       (.I0(ram_reg_5[5]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][5] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][5] ),
        .O(ram_reg_2[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_4__3
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(DIADI[6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_5
       (.I0(DOBDO[4]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][4] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][4] ),
        .O(ram_reg[4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_5__0
       (.I0(ram_reg_3[3]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][3] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][3] ),
        .O(ram_reg_0[3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_5__1
       (.I0(ram_reg_4[3]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][3] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][3] ),
        .O(ram_reg_1[3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_5__2
       (.I0(ram_reg_5[4]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][4] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][4] ),
        .O(ram_reg_2[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_5__3
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(DIADI[5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_6
       (.I0(DOBDO[3]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][3] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][3] ),
        .O(ram_reg[3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_6__0
       (.I0(ram_reg_3[2]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][2] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][2] ),
        .O(ram_reg_0[2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_6__1
       (.I0(ram_reg_4[2]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][2] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][2] ),
        .O(ram_reg_1[2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_6__2
       (.I0(ram_reg_5[3]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][3] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][3] ),
        .O(ram_reg_2[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_6__3
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(DIADI[4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_7
       (.I0(DOBDO[2]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][2] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][2] ),
        .O(ram_reg[2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_7__0
       (.I0(ram_reg_3[1]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][1] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][1] ),
        .O(ram_reg_0[1]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_7__1
       (.I0(ram_reg_4[1]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][1] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][1] ),
        .O(ram_reg_1[1]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_7__2
       (.I0(ram_reg_5[2]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][2] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][2] ),
        .O(ram_reg_2[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_7__3
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(DIADI[3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_8
       (.I0(DOBDO[1]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][1] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][1] ),
        .O(ram_reg[1]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_8__0
       (.I0(ram_reg_3[0]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][0] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][0] ),
        .O(ram_reg_0[0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_8__1
       (.I0(ram_reg_4[0]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][0] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][0] ),
        .O(ram_reg_1[0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_8__2
       (.I0(ram_reg_5[1]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][1] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][1] ),
        .O(ram_reg_2[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_8__3
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_9
       (.I0(DOBDO[0]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][0] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][0] ),
        .O(ram_reg[0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_9__0
       (.I0(ram_reg_5[0]),
        .I1(\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][0] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][0] ),
        .O(ram_reg_2[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_9__1
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(DIADI[1]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_16
   (D,
    Q,
    ap_enable_reg_pp1_iter1_reg,
    \axi_data_V_1_i_reg_236_reg[7] ,
    ap_clk);
  output [7:0]D;
  input [1:0]Q;
  input ap_enable_reg_pp1_iter1_reg;
  input [7:0]\axi_data_V_1_i_reg_236_reg[7] ;
  input ap_clk;

  wire [7:0]D;
  wire [1:0]Q;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1_reg;
  wire [7:0]\axi_data_V_1_i_reg_236_reg[7] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\axi_data_V_1_i_reg_236_reg[7] [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\axi_data_V_1_i_reg_236_reg[7] [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\axi_data_V_1_i_reg_236_reg[7] [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\axi_data_V_1_i_reg_236_reg[7] [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\axi_data_V_1_i_reg_236_reg[7] [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\axi_data_V_1_i_reg_236_reg[7] [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\axi_data_V_1_i_reg_236_reg[7] [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\axi_data_V_1_i_reg_236_reg[7] [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_78_reg_307[0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_78_reg_307[1]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_78_reg_307[2]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_78_reg_307[3]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_78_reg_307[4]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_78_reg_307[5]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_78_reg_307[6]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_78_reg_307[7]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_17
   (B,
    Q,
    ap_enable_reg_pp1_iter1_reg,
    D,
    ap_clk);
  output [7:0]B;
  input [1:0]Q;
  input [0:0]ap_enable_reg_pp1_iter1_reg;
  input [7:0]D;
  input ap_clk;

  wire [7:0]B;
  wire [7:0]D;
  wire [1:0]Q;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp1_iter1_reg;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_10
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_11
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_5
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_6
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_7
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_8
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_9
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(B[2]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_18
   (p,
    Q,
    ap_enable_reg_pp1_iter1_reg,
    D,
    ap_clk);
  output [7:0]p;
  input [1:0]Q;
  input [0:0]ap_enable_reg_pp1_iter1_reg;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [1:0]Q;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp1_iter1_reg;
  wire [7:0]p;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter1_reg),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_1__0
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(p[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_2__0
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(p[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_3__0
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(p[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_4__0
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(p[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_5__0
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(p[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_6__0
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(p[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_7__0
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(p[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_8__0
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(p[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_19
   (\SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[0] ,
    \tmp_55_reg_2747_reg[8] ,
    ce,
    \tmp_55_reg_2747_reg[8]_0 ,
    ap_clk,
    \tmp_55_reg_2747_reg[8]_1 ,
    \tmp_55_reg_2747_reg[8]_2 ,
    \tmp_55_reg_2747_reg[8]_3 ,
    \tmp_55_reg_2747_reg[8]_4 ,
    \tmp_55_reg_2747_reg[8]_5 ,
    \tmp_55_reg_2747_reg[8]_6 ,
    \tmp_55_reg_2747_reg[8]_7 );
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][6]_0 ;
  output \SRL_SIG_reg[0][7]_0 ;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[0] ;
  input \tmp_55_reg_2747_reg[8] ;
  input ce;
  input \tmp_55_reg_2747_reg[8]_0 ;
  input ap_clk;
  input \tmp_55_reg_2747_reg[8]_1 ;
  input \tmp_55_reg_2747_reg[8]_2 ;
  input \tmp_55_reg_2747_reg[8]_3 ;
  input \tmp_55_reg_2747_reg[8]_4 ;
  input \tmp_55_reg_2747_reg[8]_5 ;
  input \tmp_55_reg_2747_reg[8]_6 ;
  input \tmp_55_reg_2747_reg[8]_7 ;

  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire ap_clk;
  wire ce;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \tmp_55_reg_2747_reg[8] ;
  wire \tmp_55_reg_2747_reg[8]_0 ;
  wire \tmp_55_reg_2747_reg[8]_1 ;
  wire \tmp_55_reg_2747_reg[8]_2 ;
  wire \tmp_55_reg_2747_reg[8]_3 ;
  wire \tmp_55_reg_2747_reg[8]_4 ;
  wire \tmp_55_reg_2747_reg[8]_5 ;
  wire \tmp_55_reg_2747_reg[8]_6 ;
  wire \tmp_55_reg_2747_reg[8]_7 ;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_2 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][6]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][7]_0 ));
  FDSE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\tmp_55_reg_2747_reg[8]_7 ),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .S(\tmp_55_reg_2747_reg[8] ));
  FDSE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\tmp_55_reg_2747_reg[8]_6 ),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .S(\tmp_55_reg_2747_reg[8] ));
  FDSE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\tmp_55_reg_2747_reg[8]_5 ),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .S(\tmp_55_reg_2747_reg[8] ));
  FDSE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\tmp_55_reg_2747_reg[8]_4 ),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .S(\tmp_55_reg_2747_reg[8] ));
  FDSE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\tmp_55_reg_2747_reg[8]_3 ),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .S(\tmp_55_reg_2747_reg[8] ));
  FDSE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\tmp_55_reg_2747_reg[8]_2 ),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .S(\tmp_55_reg_2747_reg[8] ));
  FDSE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\tmp_55_reg_2747_reg[8]_1 ),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .S(\tmp_55_reg_2747_reg[8] ));
  FDSE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\tmp_55_reg_2747_reg[8]_0 ),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .S(\tmp_55_reg_2747_reg[8] ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_20
   (D,
    \SRL_SIG_reg[0][7]_0 ,
    ce,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][7]_1 ,
    Q,
    \mOutPtr_reg[1] );
  output [7:0]D;
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ce;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input \SRL_SIG_reg[0][1]_0 ;
  input \SRL_SIG_reg[0][2]_0 ;
  input \SRL_SIG_reg[0][3]_0 ;
  input \SRL_SIG_reg[0][4]_0 ;
  input \SRL_SIG_reg[0][5]_0 ;
  input \SRL_SIG_reg[0][6]_0 ;
  input \SRL_SIG_reg[0][7]_1 ;
  input [1:0]Q;
  input [1:0]\mOutPtr_reg[1] ;

  wire [7:0]D;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][7]_1 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire ap_clk;
  wire ce;
  wire [1:0]\mOutPtr_reg[1] ;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__4 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\mOutPtr_reg[1] [1]),
        .I2(\mOutPtr_reg[1] [0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__4 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\mOutPtr_reg[1] [1]),
        .I2(\mOutPtr_reg[1] [0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__4 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\mOutPtr_reg[1] [1]),
        .I2(\mOutPtr_reg[1] [0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__4 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\mOutPtr_reg[1] [1]),
        .I2(\mOutPtr_reg[1] [0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__4 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\mOutPtr_reg[1] [1]),
        .I2(\mOutPtr_reg[1] [0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__4 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\mOutPtr_reg[1] [1]),
        .I2(\mOutPtr_reg[1] [0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__4 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\mOutPtr_reg[1] [1]),
        .I2(\mOutPtr_reg[1] [0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\mOutPtr_reg[1] [1]),
        .I2(\mOutPtr_reg[1] [0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_2__1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][0]_0 ),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][1]_0 ),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][2]_0 ),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][3]_0 ),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][4]_0 ),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][5]_0 ),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][6]_0 ),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_1 ),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_21
   (\SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    D,
    ce,
    \SRL_SIG_reg[0][0]_1 ,
    ap_clk,
    \SRL_SIG_reg[0][1]_1 ,
    \SRL_SIG_reg[0][2]_1 ,
    \SRL_SIG_reg[0][3]_1 ,
    \SRL_SIG_reg[0][4]_1 ,
    \SRL_SIG_reg[0][5]_1 ,
    \SRL_SIG_reg[0][6]_1 ,
    \SRL_SIG_reg[0][7]_1 ,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 );
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][6]_0 ;
  output \SRL_SIG_reg[0][7]_0 ;
  output [7:0]D;
  input ce;
  input \SRL_SIG_reg[0][0]_1 ;
  input ap_clk;
  input \SRL_SIG_reg[0][1]_1 ;
  input \SRL_SIG_reg[0][2]_1 ;
  input \SRL_SIG_reg[0][3]_1 ;
  input \SRL_SIG_reg[0][4]_1 ;
  input \SRL_SIG_reg[0][5]_1 ;
  input \SRL_SIG_reg[0][6]_1 ;
  input \SRL_SIG_reg[0][7]_1 ;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_0 ;

  wire [7:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][1]_1 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][2]_1 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][3]_1 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][4]_1 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][5]_1 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][6]_1 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][7]_1 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire ap_clk;
  wire ce;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_2__0 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][6]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][1]_1 ),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][2]_1 ),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][3]_1 ),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][4]_1 ),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][5]_1 ),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][6]_1 ),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg[0][7]_1 ),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
endmodule

module design_1_image_filter_1_0_image_filter
   (video_in_TDATA,
    video_in_TKEEP,
    video_in_TSTRB,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TID,
    video_in_TDEST,
    video_out_TDATA,
    video_out_TKEEP,
    video_out_TSTRB,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TID,
    video_out_TDEST,
    ap_clk,
    ap_rst_n,
    ap_start,
    video_in_TVALID,
    video_in_TREADY,
    video_out_TVALID,
    video_out_TREADY,
    ap_done,
    ap_ready,
    ap_idle);
  input [23:0]video_in_TDATA;
  input [2:0]video_in_TKEEP;
  input [2:0]video_in_TSTRB;
  input [0:0]video_in_TUSER;
  input [0:0]video_in_TLAST;
  input [0:0]video_in_TID;
  input [0:0]video_in_TDEST;
  output [23:0]video_out_TDATA;
  output [2:0]video_out_TKEEP;
  output [2:0]video_out_TSTRB;
  output [0:0]video_out_TUSER;
  output [0:0]video_out_TLAST;
  output [0:0]video_out_TID;
  output [0:0]video_out_TDEST;
  input ap_clk;
  input ap_rst_n;
  input ap_start;
  input video_in_TVALID;
  output video_in_TREADY;
  output video_out_TVALID;
  input video_out_TREADY;
  output ap_done;
  output ap_ready;
  output ap_idle;

  wire \<const0> ;
  wire \<const1> ;
  wire AXI_video_strm_V_data_V_1_sel_wr038_out;
  wire AXIvideo2Mat_U0_n_3;
  wire AXIvideo2Mat_U0_n_5;
  wire AXIvideo2Mat_U0_n_6;
  wire CvtColor_U0_n_1;
  wire CvtColor_U0_n_10;
  wire CvtColor_U0_n_12;
  wire CvtColor_U0_n_13;
  wire CvtColor_U0_n_14;
  wire CvtColor_U0_n_15;
  wire CvtColor_U0_n_16;
  wire CvtColor_U0_n_17;
  wire CvtColor_U0_n_18;
  wire CvtColor_U0_n_19;
  wire CvtColor_U0_n_3;
  wire CvtColor_U0_n_4;
  wire CvtColor_U0_n_5;
  wire CvtColor_U0_n_6;
  wire CvtColor_U0_n_7;
  wire CvtColor_U0_n_9;
  wire Duplicate77_U0_n_0;
  wire Duplicate77_U0_n_1;
  wire Duplicate77_U0_n_2;
  wire Duplicate77_U0_n_4;
  wire Duplicate_U0_n_0;
  wire Duplicate_U0_n_2;
  wire Duplicate_U0_n_3;
  wire Mat2AXIvideo_U0_n_1;
  wire Mat2AXIvideo_U0_n_3;
  wire Merge_U0_n_0;
  wire Merge_U0_n_1;
  wire Merge_U0_n_2;
  wire Sobel_U0_n_32;
  wire Sobel_U0_n_35;
  wire Sobel_U0_n_36;
  wire Sobel_U0_n_37;
  wire Sobel_U0_n_38;
  wire Sobel_U0_n_39;
  wire Sobel_U0_n_40;
  wire Sobel_U0_n_41;
  wire Sobel_U0_n_42;
  wire Sobel_U0_n_43;
  wire Sobel_U0_n_44;
  wire Sobel_U0_n_45;
  wire Sobel_U0_n_46;
  wire Sobel_U0_n_47;
  wire Sobel_U0_n_48;
  wire Sobel_U0_n_49;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_3;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_start;
  wire ce;
  wire ce_0;
  wire ce_1;
  wire ce_2;
  wire ce_4;
  wire dup1_data_stream_0_s_U_n_1;
  wire dup1_data_stream_0_s_U_n_2;
  wire dup1_data_stream_0_s_U_n_3;
  wire dup1_data_stream_0_s_full_n;
  wire dup2_data_stream_0_s_U_n_10;
  wire dup2_data_stream_0_s_U_n_11;
  wire dup2_data_stream_0_s_U_n_12;
  wire dup2_data_stream_0_s_U_n_13;
  wire dup2_data_stream_0_s_U_n_14;
  wire dup2_data_stream_0_s_U_n_15;
  wire dup2_data_stream_0_s_U_n_16;
  wire dup2_data_stream_0_s_U_n_17;
  wire dup2_data_stream_0_s_U_n_2;
  wire dup2_data_stream_0_s_U_n_3;
  wire dup2_data_stream_0_s_U_n_4;
  wire dup2_data_stream_0_s_U_n_5;
  wire dup2_data_stream_0_s_U_n_6;
  wire dup2_data_stream_0_s_U_n_7;
  wire dup2_data_stream_0_s_U_n_8;
  wire dup2_data_stream_0_s_U_n_9;
  wire dup2_data_stream_0_s_empty_n;
  wire dup2_data_stream_0_s_full_n;
  wire dup3_data_stream_0_s_U_n_10;
  wire dup3_data_stream_0_s_U_n_11;
  wire dup3_data_stream_0_s_U_n_12;
  wire dup3_data_stream_0_s_U_n_13;
  wire dup3_data_stream_0_s_U_n_14;
  wire dup3_data_stream_0_s_U_n_15;
  wire dup3_data_stream_0_s_U_n_16;
  wire dup3_data_stream_0_s_U_n_17;
  wire dup3_data_stream_0_s_U_n_2;
  wire dup3_data_stream_0_s_U_n_3;
  wire dup3_data_stream_0_s_U_n_4;
  wire dup3_data_stream_0_s_U_n_5;
  wire dup3_data_stream_0_s_U_n_6;
  wire dup3_data_stream_0_s_U_n_7;
  wire dup3_data_stream_0_s_U_n_8;
  wire dup3_data_stream_0_s_U_n_9;
  wire dup3_data_stream_0_s_empty_n;
  wire dup3_data_stream_0_s_full_n;
  wire [7:0]\grp_Filter2D_fu_18/k_buf_0_val_5_q0 ;
  wire [7:0]\grp_Filter2D_fu_18/k_buf_0_val_6_q0 ;
  wire [7:0]\grp_Filter2D_fu_18/k_buf_0_val_7_q0 ;
  wire [7:0]\grp_Filter2D_fu_18/k_buf_0_val_8_q0 ;
  wire img0_data_stream_0_s_U_n_2;
  wire img0_data_stream_0_s_U_n_3;
  wire img0_data_stream_0_s_U_n_4;
  wire img0_data_stream_0_s_U_n_5;
  wire img0_data_stream_0_s_U_n_6;
  wire img0_data_stream_0_s_U_n_7;
  wire img0_data_stream_0_s_U_n_8;
  wire img0_data_stream_0_s_U_n_9;
  wire img0_data_stream_0_s_empty_n;
  wire img0_data_stream_0_s_full_n;
  wire [23:0]img_data_stream_0_V_din;
  wire input_img_cols_V_c19_empty_n;
  wire input_img_cols_V_c19_full_n;
  wire input_img_cols_V_c_U_n_2;
  wire input_img_cols_V_c_U_n_3;
  wire input_img_cols_V_c_empty_n;
  wire input_img_cols_V_c_full_n;
  wire input_img_data_strea_1_U_n_2;
  wire input_img_data_strea_1_U_n_3;
  wire input_img_data_strea_1_U_n_4;
  wire input_img_data_strea_1_U_n_5;
  wire input_img_data_strea_1_U_n_6;
  wire input_img_data_strea_1_U_n_7;
  wire input_img_data_strea_1_U_n_8;
  wire input_img_data_strea_1_U_n_9;
  wire input_img_data_strea_1_empty_n;
  wire input_img_data_strea_1_full_n;
  wire input_img_data_strea_2_U_n_2;
  wire input_img_data_strea_2_U_n_3;
  wire input_img_data_strea_2_U_n_4;
  wire input_img_data_strea_2_U_n_5;
  wire input_img_data_strea_2_U_n_6;
  wire input_img_data_strea_2_U_n_7;
  wire input_img_data_strea_2_U_n_8;
  wire input_img_data_strea_2_U_n_9;
  wire input_img_data_strea_2_empty_n;
  wire input_img_data_strea_2_full_n;
  wire input_img_data_strea_U_n_2;
  wire input_img_data_strea_U_n_3;
  wire input_img_data_strea_U_n_4;
  wire input_img_data_strea_U_n_5;
  wire input_img_data_strea_U_n_6;
  wire input_img_data_strea_U_n_7;
  wire input_img_data_strea_U_n_8;
  wire input_img_data_strea_U_n_9;
  wire input_img_data_strea_empty_n;
  wire input_img_data_strea_full_n;
  wire input_img_rows_V_c18_empty_n;
  wire input_img_rows_V_c18_full_n;
  wire input_img_rows_V_c_U_n_2;
  wire input_img_rows_V_c_empty_n;
  wire input_img_rows_V_c_full_n;
  wire internal_empty_n4_out;
  wire mid_img_data_stream_s_U_n_10;
  wire mid_img_data_stream_s_U_n_11;
  wire mid_img_data_stream_s_U_n_12;
  wire mid_img_data_stream_s_U_n_13;
  wire mid_img_data_stream_s_U_n_14;
  wire mid_img_data_stream_s_U_n_15;
  wire mid_img_data_stream_s_U_n_16;
  wire mid_img_data_stream_s_U_n_17;
  wire mid_img_data_stream_s_U_n_18;
  wire mid_img_data_stream_s_U_n_19;
  wire mid_img_data_stream_s_U_n_2;
  wire mid_img_data_stream_s_U_n_20;
  wire mid_img_data_stream_s_U_n_21;
  wire mid_img_data_stream_s_U_n_22;
  wire mid_img_data_stream_s_U_n_23;
  wire mid_img_data_stream_s_U_n_24;
  wire mid_img_data_stream_s_U_n_25;
  wire mid_img_data_stream_s_U_n_26;
  wire mid_img_data_stream_s_U_n_27;
  wire mid_img_data_stream_s_U_n_28;
  wire mid_img_data_stream_s_U_n_29;
  wire mid_img_data_stream_s_U_n_3;
  wire mid_img_data_stream_s_U_n_30;
  wire mid_img_data_stream_s_U_n_31;
  wire mid_img_data_stream_s_U_n_32;
  wire mid_img_data_stream_s_U_n_33;
  wire mid_img_data_stream_s_U_n_4;
  wire mid_img_data_stream_s_U_n_5;
  wire mid_img_data_stream_s_U_n_6;
  wire mid_img_data_stream_s_U_n_7;
  wire mid_img_data_stream_s_U_n_8;
  wire mid_img_data_stream_s_U_n_9;
  wire [7:0]mid_img_data_stream_s_dout;
  wire mid_img_data_stream_s_empty_n;
  wire mid_img_data_stream_s_full_n;
  wire output_img_data_stre_1_empty_n;
  wire output_img_data_stre_1_full_n;
  wire output_img_data_stre_2_empty_n;
  wire output_img_data_stre_2_full_n;
  wire output_img_data_stre_empty_n;
  wire output_img_data_stre_full_n;
  wire start_for_CvtColokbM_U_n_3;
  wire start_for_CvtColokbM_U_n_4;
  wire start_for_CvtColor_U0_empty_n;
  wire start_for_CvtColor_U0_full_n;
  wire start_for_DuplicalbW_U_n_2;
  wire start_for_Duplicamb6_U_n_2;
  wire start_for_Duplicamb6_U_n_3;
  wire start_for_Duplicate77_U0_empty_n;
  wire start_for_Duplicate77_U0_full_n;
  wire start_for_Duplicate_U0_empty_n;
  wire start_for_Duplicate_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_empty_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_for_Merge_U0_U_n_2;
  wire start_for_Merge_U0_empty_n;
  wire start_for_Merge_U0_full_n;
  wire start_for_Sobel_U0_U_n_2;
  wire start_for_Sobel_U0_empty_n;
  wire start_for_Sobel_U0_full_n;
  wire start_once_reg;
  wire temp_data_stream_0_s_U_n_2;
  wire temp_data_stream_0_s_U_n_3;
  wire temp_data_stream_0_s_empty_n;
  wire temp_data_stream_0_s_full_n;
  wire [23:0]tmp_data_V_fu_204_p4;
  wire tmp_i_fu_157_p2;
  wire [23:0]video_in_TDATA;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [23:0]video_out_TDATA;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;

  assign video_out_TDEST[0] = \<const0> ;
  assign video_out_TID[0] = \<const0> ;
  assign video_out_TKEEP[2] = \<const1> ;
  assign video_out_TKEEP[1] = \<const1> ;
  assign video_out_TKEEP[0] = \<const1> ;
  assign video_out_TSTRB[2] = \<const0> ;
  assign video_out_TSTRB[1] = \<const0> ;
  assign video_out_TSTRB[0] = \<const0> ;
  design_1_image_filter_1_0_AXIvideo2Mat AXIvideo2Mat_U0
       (.Q(AXIvideo2Mat_U0_n_3),
        .\SRL_SIG_reg[1][0] (AXIvideo2Mat_U0_n_6),
        .\ap_CS_fsm_reg[1]_0 (AXIvideo2Mat_U0_n_5),
        .ap_clk(ap_clk),
        .ap_ready(ap_ready),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .img_data_stream_0_V_din(img_data_stream_0_V_din),
        .input_img_cols_V_c19_full_n(input_img_cols_V_c19_full_n),
        .input_img_cols_V_c_empty_n(input_img_cols_V_c_empty_n),
        .input_img_data_strea_1_full_n(input_img_data_strea_1_full_n),
        .input_img_data_strea_2_full_n(input_img_data_strea_2_full_n),
        .input_img_data_strea_full_n(input_img_data_strea_full_n),
        .input_img_rows_V_c18_full_n(input_img_rows_V_c18_full_n),
        .input_img_rows_V_c_empty_n(input_img_rows_V_c_empty_n),
        .internal_empty_n_reg(input_img_cols_V_c_U_n_3),
        .internal_full_n_reg(start_for_CvtColokbM_U_n_4),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_once_reg(start_once_reg),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TREADY(video_in_TREADY),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID));
  design_1_image_filter_1_0_CvtColor CvtColor_U0
       (.B({input_img_data_strea_2_U_n_2,input_img_data_strea_2_U_n_3,input_img_data_strea_2_U_n_4,input_img_data_strea_2_U_n_5,input_img_data_strea_2_U_n_6,input_img_data_strea_2_U_n_7,input_img_data_strea_2_U_n_8,input_img_data_strea_2_U_n_9}),
        .CO(tmp_i_fu_157_p2),
        .D({input_img_data_strea_U_n_2,input_img_data_strea_U_n_3,input_img_data_strea_U_n_4,input_img_data_strea_U_n_5,input_img_data_strea_U_n_6,input_img_data_strea_U_n_7,input_img_data_strea_U_n_8,input_img_data_strea_U_n_9}),
        .E(CvtColor_U0_n_4),
        .Q({ap_CS_fsm_state2,CvtColor_U0_n_3}),
        .\SRL_SIG_reg[0][7] ({CvtColor_U0_n_12,CvtColor_U0_n_13,CvtColor_U0_n_14,CvtColor_U0_n_15,CvtColor_U0_n_16,CvtColor_U0_n_17,CvtColor_U0_n_18,CvtColor_U0_n_19}),
        .\SRL_SIG_reg[0][7]_0 ({input_img_data_strea_1_U_n_2,input_img_data_strea_1_U_n_3,input_img_data_strea_1_U_n_4,input_img_data_strea_1_U_n_5,input_img_data_strea_1_U_n_6,input_img_data_strea_1_U_n_7,input_img_data_strea_1_U_n_8,input_img_data_strea_1_U_n_9}),
        .\ap_CS_fsm_reg[0]_0 (AXIvideo2Mat_U0_n_5),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1_reg(AXIvideo2Mat_U0_n_6),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ce(ce),
        .input_img_cols_V_c19_empty_n(input_img_cols_V_c19_empty_n),
        .input_img_data_strea_1_empty_n(input_img_data_strea_1_empty_n),
        .input_img_data_strea_2_empty_n(input_img_data_strea_2_empty_n),
        .input_img_data_strea_empty_n(input_img_data_strea_empty_n),
        .input_img_rows_V_c18_empty_n(input_img_rows_V_c18_empty_n),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg(CvtColor_U0_n_10),
        .internal_empty_n_reg_0(start_for_CvtColokbM_U_n_3),
        .internal_full_n_reg(CvtColor_U0_n_6),
        .internal_full_n_reg_0(CvtColor_U0_n_9),
        .\mOutPtr_reg[0] (CvtColor_U0_n_5),
        .\mOutPtr_reg[0]_0 (CvtColor_U0_n_7),
        .mid_img_data_stream_s_full_n(mid_img_data_stream_s_full_n),
        .start_for_CvtColor_U0_empty_n(start_for_CvtColor_U0_empty_n),
        .start_for_Sobel_U0_full_n(start_for_Sobel_U0_full_n),
        .start_once_reg_reg_0(CvtColor_U0_n_1));
  design_1_image_filter_1_0_Duplicate77 Duplicate77_U0
       (.Q(Duplicate77_U0_n_2),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ce(ce_0),
        .dup2_data_stream_0_s_full_n(dup2_data_stream_0_s_full_n),
        .img0_data_stream_0_s_empty_n(img0_data_stream_0_s_empty_n),
        .\mOutPtr_reg[1] (Duplicate77_U0_n_4),
        .start_for_Duplicate77_U0_empty_n(start_for_Duplicate77_U0_empty_n),
        .start_for_Duplicate_U0_full_n(start_for_Duplicate_U0_full_n),
        .start_for_Merge_U0_full_n(start_for_Merge_U0_full_n),
        .start_once_reg_reg_0(Duplicate77_U0_n_0),
        .start_once_reg_reg_1(Duplicate77_U0_n_1),
        .temp_data_stream_0_s_full_n(temp_data_stream_0_s_full_n));
  design_1_image_filter_1_0_Duplicate Duplicate_U0
       (.E(Duplicate_U0_n_0),
        .Q(Duplicate_U0_n_2),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ce(ce_1),
        .ce_0(ce_2),
        .dup1_data_stream_0_s_full_n(dup1_data_stream_0_s_full_n),
        .dup3_data_stream_0_s_full_n(dup3_data_stream_0_s_full_n),
        .\mOutPtr_reg[1] (Duplicate_U0_n_3),
        .start_for_Duplicate_U0_empty_n(start_for_Duplicate_U0_empty_n),
        .temp_data_stream_0_s_empty_n(temp_data_stream_0_s_empty_n));
  GND GND
       (.G(\<const0> ));
  design_1_image_filter_1_0_Mat2AXIvideo Mat2AXIvideo_U0
       (.AXI_video_strm_V_data_V_1_sel_wr038_out(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .D(tmp_data_V_fu_204_p4),
        .E(Mat2AXIvideo_U0_n_1),
        .Q(Mat2AXIvideo_U0_n_3),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ce(ce_2),
        .output_img_data_stre_1_empty_n(output_img_data_stre_1_empty_n),
        .output_img_data_stre_2_empty_n(output_img_data_stre_2_empty_n),
        .output_img_data_stre_empty_n(output_img_data_stre_empty_n),
        .start_for_Mat2AXIvideo_U0_empty_n(start_for_Mat2AXIvideo_U0_empty_n),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TUSER(video_out_TUSER),
        .video_out_TVALID(video_out_TVALID));
  design_1_image_filter_1_0_Merge Merge_U0
       (.Q(AXIvideo2Mat_U0_n_3),
        .\ap_CS_fsm_reg[0]_0 (Sobel_U0_n_35),
        .\ap_CS_fsm_reg[0]_1 (CvtColor_U0_n_3),
        .ap_clk(ap_clk),
        .ap_idle(Merge_U0_n_2),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ce(ce_2),
        .internal_empty_n_reg(start_for_Duplicamb6_U_n_2),
        .internal_empty_n_reg_0(dup1_data_stream_0_s_U_n_3),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_for_Merge_U0_empty_n(start_for_Merge_U0_empty_n),
        .start_once_reg_reg_0(Merge_U0_n_0),
        .start_once_reg_reg_1(Merge_U0_n_1));
  design_1_image_filter_1_0_Sobel Sobel_U0
       (.DIADI(mid_img_data_stream_s_dout),
        .DOBDO(\grp_Filter2D_fu_18/k_buf_0_val_5_q0 ),
        .Q({ap_CS_fsm_state2_3,Sobel_U0_n_35}),
        .\SRL_SIG_reg[0][0] (Sobel_U0_n_48),
        .\SRL_SIG_reg[0][1] (Sobel_U0_n_47),
        .\SRL_SIG_reg[0][2] (Sobel_U0_n_46),
        .\SRL_SIG_reg[0][3] (Sobel_U0_n_45),
        .\SRL_SIG_reg[0][4] (Sobel_U0_n_44),
        .\SRL_SIG_reg[0][5] (Sobel_U0_n_43),
        .\SRL_SIG_reg[0][6] (Sobel_U0_n_42),
        .\SRL_SIG_reg[0][7] (Sobel_U0_n_41),
        .\SRL_SIG_reg[0][7]_0 (Sobel_U0_n_49),
        .\ap_CS_fsm_reg[0]_0 (Sobel_U0_n_32),
        .\ap_CS_fsm_reg[0]_1 (Sobel_U0_n_40),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ce(ce_4),
        .img0_data_stream_0_s_full_n(img0_data_stream_0_s_full_n),
        .\mOutPtr_reg[0] (Sobel_U0_n_39),
        .\mOutPtr_reg[1] (Sobel_U0_n_37),
        .mid_img_data_stream_s_empty_n(mid_img_data_stream_s_empty_n),
        .ram_reg(Sobel_U0_n_36),
        .ram_reg_0(Sobel_U0_n_38),
        .ram_reg_1({mid_img_data_stream_s_U_n_2,mid_img_data_stream_s_U_n_3,mid_img_data_stream_s_U_n_4,mid_img_data_stream_s_U_n_5,mid_img_data_stream_s_U_n_6,mid_img_data_stream_s_U_n_7,mid_img_data_stream_s_U_n_8,mid_img_data_stream_s_U_n_9}),
        .ram_reg_2({mid_img_data_stream_s_U_n_26,mid_img_data_stream_s_U_n_27,mid_img_data_stream_s_U_n_28,mid_img_data_stream_s_U_n_29,mid_img_data_stream_s_U_n_30,mid_img_data_stream_s_U_n_31,mid_img_data_stream_s_U_n_32,mid_img_data_stream_s_U_n_33}),
        .ram_reg_3({mid_img_data_stream_s_U_n_10,mid_img_data_stream_s_U_n_11,mid_img_data_stream_s_U_n_12,mid_img_data_stream_s_U_n_13,mid_img_data_stream_s_U_n_14,mid_img_data_stream_s_U_n_15,mid_img_data_stream_s_U_n_16,mid_img_data_stream_s_U_n_17}),
        .ram_reg_4({mid_img_data_stream_s_U_n_18,mid_img_data_stream_s_U_n_19,mid_img_data_stream_s_U_n_20,mid_img_data_stream_s_U_n_21,mid_img_data_stream_s_U_n_22,mid_img_data_stream_s_U_n_23,mid_img_data_stream_s_U_n_24,mid_img_data_stream_s_U_n_25}),
        .\right_border_buf_0_10_fu_272_reg[7] (\grp_Filter2D_fu_18/k_buf_0_val_7_q0 ),
        .\right_border_buf_0_14_fu_288_reg[7] (\grp_Filter2D_fu_18/k_buf_0_val_8_q0 ),
        .\right_border_buf_0_5_fu_252_reg[7] (\grp_Filter2D_fu_18/k_buf_0_val_6_q0 ),
        .start_for_Duplicate77_U0_full_n(start_for_Duplicate77_U0_full_n),
        .start_for_Sobel_U0_empty_n(start_for_Sobel_U0_empty_n));
  VCC VCC
       (.P(\<const1> ));
  design_1_image_filter_1_0_fifo_w8_d2_A dup1_data_stream_0_s_U
       (.E(Duplicate_U0_n_0),
        .Q({dup1_data_stream_0_s_U_n_1,dup1_data_stream_0_s_U_n_2}),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ce(ce_2),
        .ce_0(ce_1),
        .dup1_data_stream_0_s_full_n(dup1_data_stream_0_s_full_n),
        .dup2_data_stream_0_s_empty_n(dup2_data_stream_0_s_empty_n),
        .dup3_data_stream_0_s_empty_n(dup3_data_stream_0_s_empty_n),
        .\exitcond_reg_163_reg[0] (dup1_data_stream_0_s_U_n_3),
        .output_img_data_stre_1_full_n(output_img_data_stre_1_full_n),
        .output_img_data_stre_2_full_n(output_img_data_stre_2_full_n),
        .output_img_data_stre_full_n(output_img_data_stre_full_n));
  design_1_image_filter_1_0_fifo_w8_d2_A_0 dup2_data_stream_0_s_U
       (.D({dup2_data_stream_0_s_U_n_10,dup2_data_stream_0_s_U_n_11,dup2_data_stream_0_s_U_n_12,dup2_data_stream_0_s_U_n_13,dup2_data_stream_0_s_U_n_14,dup2_data_stream_0_s_U_n_15,dup2_data_stream_0_s_U_n_16,dup2_data_stream_0_s_U_n_17}),
        .\SRL_SIG_reg[0][0] (dup2_data_stream_0_s_U_n_2),
        .\SRL_SIG_reg[0][0]_0 (img0_data_stream_0_s_U_n_2),
        .\SRL_SIG_reg[0][1] (dup2_data_stream_0_s_U_n_3),
        .\SRL_SIG_reg[0][1]_0 (img0_data_stream_0_s_U_n_3),
        .\SRL_SIG_reg[0][2] (dup2_data_stream_0_s_U_n_4),
        .\SRL_SIG_reg[0][2]_0 (img0_data_stream_0_s_U_n_4),
        .\SRL_SIG_reg[0][3] (dup2_data_stream_0_s_U_n_5),
        .\SRL_SIG_reg[0][3]_0 (img0_data_stream_0_s_U_n_5),
        .\SRL_SIG_reg[0][4] (dup2_data_stream_0_s_U_n_6),
        .\SRL_SIG_reg[0][4]_0 (img0_data_stream_0_s_U_n_6),
        .\SRL_SIG_reg[0][5] (dup2_data_stream_0_s_U_n_7),
        .\SRL_SIG_reg[0][5]_0 (img0_data_stream_0_s_U_n_7),
        .\SRL_SIG_reg[0][6] (dup2_data_stream_0_s_U_n_8),
        .\SRL_SIG_reg[0][6]_0 (img0_data_stream_0_s_U_n_8),
        .\SRL_SIG_reg[0][7] (dup2_data_stream_0_s_U_n_9),
        .\SRL_SIG_reg[0][7]_0 (img0_data_stream_0_s_U_n_9),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ce(ce_0),
        .ce_0(ce_2),
        .dup2_data_stream_0_s_empty_n(dup2_data_stream_0_s_empty_n),
        .dup2_data_stream_0_s_full_n(dup2_data_stream_0_s_full_n),
        .\mOutPtr_reg[0]_0 (temp_data_stream_0_s_U_n_3),
        .\mOutPtr_reg[1]_0 (temp_data_stream_0_s_U_n_2));
  design_1_image_filter_1_0_fifo_w8_d2_A_1 dup3_data_stream_0_s_U
       (.D({dup3_data_stream_0_s_U_n_2,dup3_data_stream_0_s_U_n_3,dup3_data_stream_0_s_U_n_4,dup3_data_stream_0_s_U_n_5,dup3_data_stream_0_s_U_n_6,dup3_data_stream_0_s_U_n_7,dup3_data_stream_0_s_U_n_8,dup3_data_stream_0_s_U_n_9}),
        .E(Duplicate_U0_n_0),
        .Q({dup1_data_stream_0_s_U_n_1,dup1_data_stream_0_s_U_n_2}),
        .\SRL_SIG_reg[0][0] (dup2_data_stream_0_s_U_n_2),
        .\SRL_SIG_reg[0][1] (dup2_data_stream_0_s_U_n_3),
        .\SRL_SIG_reg[0][2] (dup2_data_stream_0_s_U_n_4),
        .\SRL_SIG_reg[0][3] (dup2_data_stream_0_s_U_n_5),
        .\SRL_SIG_reg[0][4] (dup2_data_stream_0_s_U_n_6),
        .\SRL_SIG_reg[0][5] (dup2_data_stream_0_s_U_n_7),
        .\SRL_SIG_reg[0][6] (dup2_data_stream_0_s_U_n_8),
        .\SRL_SIG_reg[0][7] ({dup3_data_stream_0_s_U_n_10,dup3_data_stream_0_s_U_n_11,dup3_data_stream_0_s_U_n_12,dup3_data_stream_0_s_U_n_13,dup3_data_stream_0_s_U_n_14,dup3_data_stream_0_s_U_n_15,dup3_data_stream_0_s_U_n_16,dup3_data_stream_0_s_U_n_17}),
        .\SRL_SIG_reg[0][7]_0 (dup2_data_stream_0_s_U_n_9),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ce(ce_1),
        .ce_0(ce_2),
        .dup3_data_stream_0_s_empty_n(dup3_data_stream_0_s_empty_n),
        .dup3_data_stream_0_s_full_n(dup3_data_stream_0_s_full_n));
  design_1_image_filter_1_0_fifo_w8_d2_A_2 img0_data_stream_0_s_U
       (.\SRL_SIG_reg[0][0] (img0_data_stream_0_s_U_n_2),
        .\SRL_SIG_reg[0][1] (img0_data_stream_0_s_U_n_3),
        .\SRL_SIG_reg[0][2] (img0_data_stream_0_s_U_n_4),
        .\SRL_SIG_reg[0][3] (img0_data_stream_0_s_U_n_5),
        .\SRL_SIG_reg[0][4] (img0_data_stream_0_s_U_n_6),
        .\SRL_SIG_reg[0][5] (img0_data_stream_0_s_U_n_7),
        .\SRL_SIG_reg[0][6] (img0_data_stream_0_s_U_n_8),
        .\SRL_SIG_reg[0][7] (img0_data_stream_0_s_U_n_9),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ce(ce_4),
        .ce_0(ce_0),
        .img0_data_stream_0_s_empty_n(img0_data_stream_0_s_empty_n),
        .img0_data_stream_0_s_full_n(img0_data_stream_0_s_full_n),
        .\tmp_55_reg_2747_reg[8] (Sobel_U0_n_49),
        .\tmp_55_reg_2747_reg[8]_0 (Sobel_U0_n_41),
        .\tmp_55_reg_2747_reg[8]_1 (Sobel_U0_n_42),
        .\tmp_55_reg_2747_reg[8]_2 (Sobel_U0_n_43),
        .\tmp_55_reg_2747_reg[8]_3 (Sobel_U0_n_44),
        .\tmp_55_reg_2747_reg[8]_4 (Sobel_U0_n_45),
        .\tmp_55_reg_2747_reg[8]_5 (Sobel_U0_n_46),
        .\tmp_55_reg_2747_reg[8]_6 (Sobel_U0_n_47),
        .\tmp_55_reg_2747_reg[8]_7 (Sobel_U0_n_48));
  design_1_image_filter_1_0_fifo_w11_d2_A input_img_cols_V_c19_U
       (.E(CvtColor_U0_n_4),
        .\ap_CS_fsm_reg[0] (CvtColor_U0_n_5),
        .\ap_CS_fsm_reg[0]_0 (AXIvideo2Mat_U0_n_5),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .input_img_cols_V_c19_empty_n(input_img_cols_V_c19_empty_n),
        .input_img_cols_V_c19_full_n(input_img_cols_V_c19_full_n));
  design_1_image_filter_1_0_fifo_w11_d2_A_3 input_img_cols_V_c_U
       (.E(input_img_cols_V_c_U_n_2),
        .\ap_CS_fsm_reg[0] (input_img_cols_V_c_U_n_3),
        .\ap_CS_fsm_reg[0]_0 (AXIvideo2Mat_U0_n_5),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .input_img_cols_V_c19_full_n(input_img_cols_V_c19_full_n),
        .input_img_cols_V_c_empty_n(input_img_cols_V_c_empty_n),
        .input_img_cols_V_c_full_n(input_img_cols_V_c_full_n),
        .input_img_rows_V_c18_full_n(input_img_rows_V_c18_full_n),
        .input_img_rows_V_c_empty_n(input_img_rows_V_c_empty_n),
        .input_img_rows_V_c_full_n(input_img_rows_V_c_full_n),
        .internal_full_n_reg_0(input_img_rows_V_c_U_n_2),
        .internal_full_n_reg_1(start_for_CvtColokbM_U_n_4));
  design_1_image_filter_1_0_fifo_w8_d2_A_4 input_img_data_strea_1_U
       (.D(img_data_stream_0_V_din[15:8]),
        .E(CvtColor_U0_n_7),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1_reg(AXIvideo2Mat_U0_n_6),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .input_img_data_strea_1_empty_n(input_img_data_strea_1_empty_n),
        .input_img_data_strea_1_full_n(input_img_data_strea_1_full_n),
        .internal_empty_n4_out(internal_empty_n4_out),
        .p({input_img_data_strea_1_U_n_2,input_img_data_strea_1_U_n_3,input_img_data_strea_1_U_n_4,input_img_data_strea_1_U_n_5,input_img_data_strea_1_U_n_6,input_img_data_strea_1_U_n_7,input_img_data_strea_1_U_n_8,input_img_data_strea_1_U_n_9}),
        .\tmp_28_i_reg_298_reg[0] (CvtColor_U0_n_6));
  design_1_image_filter_1_0_fifo_w8_d2_A_5 input_img_data_strea_2_U
       (.B({input_img_data_strea_2_U_n_2,input_img_data_strea_2_U_n_3,input_img_data_strea_2_U_n_4,input_img_data_strea_2_U_n_5,input_img_data_strea_2_U_n_6,input_img_data_strea_2_U_n_7,input_img_data_strea_2_U_n_8,input_img_data_strea_2_U_n_9}),
        .D(img_data_stream_0_V_din[23:16]),
        .E(CvtColor_U0_n_7),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1_reg(AXIvideo2Mat_U0_n_6),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .input_img_data_strea_2_empty_n(input_img_data_strea_2_empty_n),
        .input_img_data_strea_2_full_n(input_img_data_strea_2_full_n),
        .internal_empty_n4_out(internal_empty_n4_out),
        .\tmp_28_i_reg_298_reg[0] (CvtColor_U0_n_6));
  design_1_image_filter_1_0_fifo_w8_d2_A_6 input_img_data_strea_U
       (.D({input_img_data_strea_U_n_2,input_img_data_strea_U_n_3,input_img_data_strea_U_n_4,input_img_data_strea_U_n_5,input_img_data_strea_U_n_6,input_img_data_strea_U_n_7,input_img_data_strea_U_n_8,input_img_data_strea_U_n_9}),
        .E(CvtColor_U0_n_7),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1_reg(AXIvideo2Mat_U0_n_6),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\axi_data_V_1_i_reg_236_reg[7] (img_data_stream_0_V_din[7:0]),
        .input_img_data_strea_empty_n(input_img_data_strea_empty_n),
        .input_img_data_strea_full_n(input_img_data_strea_full_n),
        .internal_empty_n4_out(internal_empty_n4_out),
        .\tmp_28_i_reg_298_reg[0] (CvtColor_U0_n_6));
  design_1_image_filter_1_0_fifo_w10_d2_A input_img_rows_V_c18_U
       (.E(CvtColor_U0_n_4),
        .\ap_CS_fsm_reg[0] (CvtColor_U0_n_5),
        .\ap_CS_fsm_reg[0]_0 (AXIvideo2Mat_U0_n_5),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .input_img_rows_V_c18_empty_n(input_img_rows_V_c18_empty_n),
        .input_img_rows_V_c18_full_n(input_img_rows_V_c18_full_n));
  design_1_image_filter_1_0_fifo_w10_d2_A_7 input_img_rows_V_c_U
       (.E(input_img_cols_V_c_U_n_2),
        .\ap_CS_fsm_reg[0] (AXIvideo2Mat_U0_n_5),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .input_img_cols_V_c_full_n(input_img_cols_V_c_full_n),
        .input_img_rows_V_c_empty_n(input_img_rows_V_c_empty_n),
        .input_img_rows_V_c_full_n(input_img_rows_V_c_full_n),
        .internal_full_n_reg_0(input_img_rows_V_c_U_n_2));
  design_1_image_filter_1_0_fifo_w8_d2_A_8 mid_img_data_stream_s_U
       (.D({CvtColor_U0_n_12,CvtColor_U0_n_13,CvtColor_U0_n_14,CvtColor_U0_n_15,CvtColor_U0_n_16,CvtColor_U0_n_17,CvtColor_U0_n_18,CvtColor_U0_n_19}),
        .DIADI(mid_img_data_stream_s_dout),
        .DOBDO(\grp_Filter2D_fu_18/k_buf_0_val_5_q0 ),
        .Q(ap_CS_fsm_state2_3),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(Sobel_U0_n_36),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ce(ce),
        .internal_empty_n_reg_0(Sobel_U0_n_37),
        .mid_img_data_stream_s_empty_n(mid_img_data_stream_s_empty_n),
        .mid_img_data_stream_s_full_n(mid_img_data_stream_s_full_n),
        .\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0] (Sobel_U0_n_38),
        .ram_reg({mid_img_data_stream_s_U_n_2,mid_img_data_stream_s_U_n_3,mid_img_data_stream_s_U_n_4,mid_img_data_stream_s_U_n_5,mid_img_data_stream_s_U_n_6,mid_img_data_stream_s_U_n_7,mid_img_data_stream_s_U_n_8,mid_img_data_stream_s_U_n_9}),
        .ram_reg_0({mid_img_data_stream_s_U_n_10,mid_img_data_stream_s_U_n_11,mid_img_data_stream_s_U_n_12,mid_img_data_stream_s_U_n_13,mid_img_data_stream_s_U_n_14,mid_img_data_stream_s_U_n_15,mid_img_data_stream_s_U_n_16,mid_img_data_stream_s_U_n_17}),
        .ram_reg_1({mid_img_data_stream_s_U_n_18,mid_img_data_stream_s_U_n_19,mid_img_data_stream_s_U_n_20,mid_img_data_stream_s_U_n_21,mid_img_data_stream_s_U_n_22,mid_img_data_stream_s_U_n_23,mid_img_data_stream_s_U_n_24,mid_img_data_stream_s_U_n_25}),
        .ram_reg_2({mid_img_data_stream_s_U_n_26,mid_img_data_stream_s_U_n_27,mid_img_data_stream_s_U_n_28,mid_img_data_stream_s_U_n_29,mid_img_data_stream_s_U_n_30,mid_img_data_stream_s_U_n_31,mid_img_data_stream_s_U_n_32,mid_img_data_stream_s_U_n_33}),
        .ram_reg_3(\grp_Filter2D_fu_18/k_buf_0_val_7_q0 ),
        .ram_reg_4(\grp_Filter2D_fu_18/k_buf_0_val_8_q0 ),
        .ram_reg_5(\grp_Filter2D_fu_18/k_buf_0_val_6_q0 ),
        .\tmp_s_reg_2511_reg[0] (Sobel_U0_n_39));
  design_1_image_filter_1_0_fifo_w8_d2_A_9 output_img_data_stre_1_U
       (.AXI_video_strm_V_data_V_1_sel_wr038_out(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .D(tmp_data_V_fu_204_p4[15:8]),
        .E(Mat2AXIvideo_U0_n_1),
        .\SRL_SIG_reg[0][7] ({dup2_data_stream_0_s_U_n_10,dup2_data_stream_0_s_U_n_11,dup2_data_stream_0_s_U_n_12,dup2_data_stream_0_s_U_n_13,dup2_data_stream_0_s_U_n_14,dup2_data_stream_0_s_U_n_15,dup2_data_stream_0_s_U_n_16,dup2_data_stream_0_s_U_n_17}),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ce(ce_2),
        .output_img_data_stre_1_empty_n(output_img_data_stre_1_empty_n),
        .output_img_data_stre_1_full_n(output_img_data_stre_1_full_n));
  design_1_image_filter_1_0_fifo_w8_d2_A_10 output_img_data_stre_2_U
       (.AXI_video_strm_V_data_V_1_sel_wr038_out(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .D(tmp_data_V_fu_204_p4[23:16]),
        .E(Mat2AXIvideo_U0_n_1),
        .\SRL_SIG_reg[0][7] ({dup3_data_stream_0_s_U_n_10,dup3_data_stream_0_s_U_n_11,dup3_data_stream_0_s_U_n_12,dup3_data_stream_0_s_U_n_13,dup3_data_stream_0_s_U_n_14,dup3_data_stream_0_s_U_n_15,dup3_data_stream_0_s_U_n_16,dup3_data_stream_0_s_U_n_17}),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ce(ce_2),
        .output_img_data_stre_2_empty_n(output_img_data_stre_2_empty_n),
        .output_img_data_stre_2_full_n(output_img_data_stre_2_full_n));
  design_1_image_filter_1_0_fifo_w8_d2_A_11 output_img_data_stre_U
       (.AXI_video_strm_V_data_V_1_sel_wr038_out(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .D(tmp_data_V_fu_204_p4[7:0]),
        .E(Mat2AXIvideo_U0_n_1),
        .\SRL_SIG_reg[0][7] ({dup3_data_stream_0_s_U_n_2,dup3_data_stream_0_s_U_n_3,dup3_data_stream_0_s_U_n_4,dup3_data_stream_0_s_U_n_5,dup3_data_stream_0_s_U_n_6,dup3_data_stream_0_s_U_n_7,dup3_data_stream_0_s_U_n_8,dup3_data_stream_0_s_U_n_9}),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ce(ce_2),
        .output_img_data_stre_empty_n(output_img_data_stre_empty_n),
        .output_img_data_stre_full_n(output_img_data_stre_full_n));
  design_1_image_filter_1_0_start_for_CvtColokbM start_for_CvtColokbM_U
       (.CO(tmp_i_fu_157_p2),
        .Q(Duplicate77_U0_n_2),
        .\ap_CS_fsm_reg[0] (start_for_CvtColokbM_U_n_3),
        .\ap_CS_fsm_reg[0]_0 (Merge_U0_n_2),
        .\ap_CS_fsm_reg[1] (CvtColor_U0_n_10),
        .\ap_CS_fsm_reg[1]_0 (ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .internal_empty_n_reg_0(start_for_Sobel_U0_U_n_2),
        .internal_empty_n_reg_1(CvtColor_U0_n_9),
        .internal_full_n_reg_0(start_for_Duplicamb6_U_n_3),
        .\mOutPtr_reg[0]_0 (start_for_CvtColokbM_U_n_4),
        .start_for_CvtColor_U0_empty_n(start_for_CvtColor_U0_empty_n),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_for_Sobel_U0_full_n(start_for_Sobel_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(CvtColor_U0_n_1));
  design_1_image_filter_1_0_start_for_DuplicalbW start_for_DuplicalbW_U
       (.\ap_CS_fsm_reg[1] (Duplicate77_U0_n_1),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(Duplicate77_U0_n_4),
        .\mOutPtr_reg[2] (start_for_DuplicalbW_U_n_2),
        .start_for_Duplicate77_U0_empty_n(start_for_Duplicate77_U0_empty_n),
        .start_for_Duplicate77_U0_full_n(start_for_Duplicate77_U0_full_n),
        .start_for_Duplicate_U0_full_n(start_for_Duplicate_U0_full_n),
        .start_for_Merge_U0_full_n(start_for_Merge_U0_full_n),
        .start_for_Sobel_U0_empty_n(start_for_Sobel_U0_empty_n),
        .start_once_reg_reg(Sobel_U0_n_32),
        .start_once_reg_reg_0(Duplicate77_U0_n_0));
  design_1_image_filter_1_0_start_for_Duplicamb6 start_for_Duplicamb6_U
       (.Q(Duplicate_U0_n_2),
        .\ap_CS_fsm_reg[0] (Mat2AXIvideo_U0_n_3),
        .ap_clk(ap_clk),
        .ap_idle(start_for_Duplicamb6_U_n_2),
        .ap_idle_0(start_for_Duplicamb6_U_n_3),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_DuplicalbW_U_n_2),
        .internal_empty_n_reg_1(Duplicate_U0_n_3),
        .start_for_Duplicate77_U0_empty_n(start_for_Duplicate77_U0_empty_n),
        .start_for_Duplicate_U0_empty_n(start_for_Duplicate_U0_empty_n),
        .start_for_Duplicate_U0_full_n(start_for_Duplicate_U0_full_n),
        .start_for_Mat2AXIvideo_U0_empty_n(start_for_Mat2AXIvideo_U0_empty_n),
        .start_for_Merge_U0_full_n(start_for_Merge_U0_full_n),
        .start_once_reg_reg(Duplicate77_U0_n_0));
  design_1_image_filter_1_0_start_for_Mat2AXIncg start_for_Mat2AXIncg_U
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_Merge_U0_U_n_2),
        .start_for_Mat2AXIvideo_U0_empty_n(start_for_Mat2AXIvideo_U0_empty_n),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_for_Merge_U0_empty_n(start_for_Merge_U0_empty_n),
        .start_once_reg_reg(Merge_U0_n_0),
        .\t_V_reg_143_reg[3] (ap_done));
  design_1_image_filter_1_0_start_for_Merge_U0 start_for_Merge_U0_U
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_DuplicalbW_U_n_2),
        .\mOutPtr_reg[1]_0 (start_for_Merge_U0_U_n_2),
        .start_for_Duplicate77_U0_empty_n(start_for_Duplicate77_U0_empty_n),
        .start_for_Duplicate_U0_full_n(start_for_Duplicate_U0_full_n),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_for_Merge_U0_empty_n(start_for_Merge_U0_empty_n),
        .start_for_Merge_U0_full_n(start_for_Merge_U0_full_n),
        .start_once_reg_reg(Duplicate77_U0_n_0),
        .start_once_reg_reg_0(Merge_U0_n_0),
        .\t_V_reg_108_reg[2] (Merge_U0_n_1));
  design_1_image_filter_1_0_start_for_Sobel_U0 start_for_Sobel_U0_U
       (.\ap_CS_fsm_reg[1] (Sobel_U0_n_40),
        .ap_clk(ap_clk),
        .ap_idle(start_for_Sobel_U0_U_n_2),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .start_for_CvtColor_U0_empty_n(start_for_CvtColor_U0_empty_n),
        .start_for_Duplicate77_U0_full_n(start_for_Duplicate77_U0_full_n),
        .start_for_Sobel_U0_empty_n(start_for_Sobel_U0_empty_n),
        .start_for_Sobel_U0_full_n(start_for_Sobel_U0_full_n),
        .start_once_reg_reg(CvtColor_U0_n_1),
        .start_once_reg_reg_0(Sobel_U0_n_32));
  design_1_image_filter_1_0_fifo_w8_d2_A_12 temp_data_stream_0_s_U
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ce(ce_0),
        .ce_0(ce_1),
        .\mOutPtr_reg[1]_0 (temp_data_stream_0_s_U_n_2),
        .\mOutPtr_reg[1]_1 (temp_data_stream_0_s_U_n_3),
        .temp_data_stream_0_s_empty_n(temp_data_stream_0_s_empty_n),
        .temp_data_stream_0_s_full_n(temp_data_stream_0_s_full_n));
endmodule

module design_1_image_filter_1_0_image_filter_mac_cud
   (P,
    E,
    ap_block_pp0_stage0_subdone3_in,
    \r_V_1_reg_327_reg[29] ,
    \SRL_SIG_reg[1][0] ,
    \r_V_1_reg_327_reg[29]_0 ,
    ap_clk,
    \SRL_SIG_reg[0][7] ,
    p,
    tmp_28_i_reg_298,
    Q,
    mid_img_data_stream_s_full_n,
    ap_enable_reg_pp0_iter4_reg,
    tmp_28_i_reg_298_pp0_iter3_reg,
    input_img_data_strea_empty_n,
    input_img_data_strea_2_empty_n,
    input_img_data_strea_1_empty_n,
    ap_enable_reg_pp0_iter1_reg,
    tmp_28_i_reg_298_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    tmp_75_fu_214_p3);
  output [8:0]P;
  output [0:0]E;
  output ap_block_pp0_stage0_subdone3_in;
  output \r_V_1_reg_327_reg[29] ;
  output \SRL_SIG_reg[1][0] ;
  output \r_V_1_reg_327_reg[29]_0 ;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input [28:0]p;
  input tmp_28_i_reg_298;
  input [0:0]Q;
  input mid_img_data_stream_s_full_n;
  input ap_enable_reg_pp0_iter4_reg;
  input tmp_28_i_reg_298_pp0_iter3_reg;
  input input_img_data_strea_empty_n;
  input input_img_data_strea_2_empty_n;
  input input_img_data_strea_1_empty_n;
  input ap_enable_reg_pp0_iter1_reg;
  input tmp_28_i_reg_298_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input tmp_75_fu_214_p3;

  wire [0:0]E;
  wire [8:0]P;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[1][0] ;
  wire ap_block_pp0_stage0_subdone3_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4_reg;
  wire input_img_data_strea_1_empty_n;
  wire input_img_data_strea_2_empty_n;
  wire input_img_data_strea_empty_n;
  wire mid_img_data_stream_s_full_n;
  wire [28:0]p;
  wire \r_V_1_reg_327_reg[29] ;
  wire \r_V_1_reg_327_reg[29]_0 ;
  wire tmp_28_i_reg_298;
  wire tmp_28_i_reg_298_pp0_iter2_reg;
  wire tmp_28_i_reg_298_pp0_iter3_reg;
  wire tmp_75_fu_214_p3;

  design_1_image_filter_1_0_image_filter_mac_cud_DSP48_1 image_filter_mac_cud_DSP48_1_U
       (.E(E),
        .P(P),
        .Q(Q),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] ),
        .ap_block_pp0_stage0_subdone3_in(ap_block_pp0_stage0_subdone3_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4_reg),
        .input_img_data_strea_1_empty_n(input_img_data_strea_1_empty_n),
        .input_img_data_strea_2_empty_n(input_img_data_strea_2_empty_n),
        .input_img_data_strea_empty_n(input_img_data_strea_empty_n),
        .mid_img_data_stream_s_full_n(mid_img_data_stream_s_full_n),
        .p_0(p),
        .\r_V_1_reg_327_reg[29] (\r_V_1_reg_327_reg[29] ),
        .\r_V_1_reg_327_reg[29]_0 (\r_V_1_reg_327_reg[29]_0 ),
        .tmp_28_i_reg_298(tmp_28_i_reg_298),
        .tmp_28_i_reg_298_pp0_iter2_reg(tmp_28_i_reg_298_pp0_iter2_reg),
        .tmp_28_i_reg_298_pp0_iter3_reg(tmp_28_i_reg_298_pp0_iter3_reg),
        .tmp_75_fu_214_p3(tmp_75_fu_214_p3));
endmodule

module design_1_image_filter_1_0_image_filter_mac_cud_DSP48_1
   (P,
    E,
    ap_block_pp0_stage0_subdone3_in,
    \r_V_1_reg_327_reg[29] ,
    \SRL_SIG_reg[1][0] ,
    \r_V_1_reg_327_reg[29]_0 ,
    ap_clk,
    \SRL_SIG_reg[0][7] ,
    p_0,
    tmp_28_i_reg_298,
    Q,
    mid_img_data_stream_s_full_n,
    ap_enable_reg_pp0_iter4_reg,
    tmp_28_i_reg_298_pp0_iter3_reg,
    input_img_data_strea_empty_n,
    input_img_data_strea_2_empty_n,
    input_img_data_strea_1_empty_n,
    ap_enable_reg_pp0_iter1_reg,
    tmp_28_i_reg_298_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    tmp_75_fu_214_p3);
  output [8:0]P;
  output [0:0]E;
  output ap_block_pp0_stage0_subdone3_in;
  output \r_V_1_reg_327_reg[29] ;
  output \SRL_SIG_reg[1][0] ;
  output \r_V_1_reg_327_reg[29]_0 ;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input [28:0]p_0;
  input tmp_28_i_reg_298;
  input [0:0]Q;
  input mid_img_data_stream_s_full_n;
  input ap_enable_reg_pp0_iter4_reg;
  input tmp_28_i_reg_298_pp0_iter3_reg;
  input input_img_data_strea_empty_n;
  input input_img_data_strea_2_empty_n;
  input input_img_data_strea_1_empty_n;
  input ap_enable_reg_pp0_iter1_reg;
  input tmp_28_i_reg_298_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input tmp_75_fu_214_p3;

  wire [0:0]E;
  wire [8:0]P;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[1][0] ;
  wire ap_block_pp0_stage0_subdone3_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4_reg;
  wire input_img_data_strea_1_empty_n;
  wire input_img_data_strea_2_empty_n;
  wire input_img_data_strea_empty_n;
  wire mid_img_data_stream_s_full_n;
  wire [28:0]p_0;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \r_V_1_reg_327_reg[29] ;
  wire \r_V_1_reg_327_reg[29]_0 ;
  wire tmp_28_i_reg_298;
  wire tmp_28_i_reg_298_pp0_iter2_reg;
  wire tmp_28_i_reg_298_pp0_iter3_reg;
  wire tmp_75_fu_214_p3;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h7F000000)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(input_img_data_strea_empty_n),
        .I1(input_img_data_strea_2_empty_n),
        .I2(input_img_data_strea_1_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(tmp_28_i_reg_298),
        .O(\SRL_SIG_reg[1][0] ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \mOutPtr[1]_i_3__1 
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(mid_img_data_stream_s_full_n),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(tmp_28_i_reg_298_pp0_iter3_reg),
        .O(\r_V_1_reg_327_reg[29] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\SRL_SIG_reg[0][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(ap_block_pp0_stage0_subdone3_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],P,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h20)) 
    p_i_1
       (.I0(tmp_28_i_reg_298),
        .I1(\r_V_1_reg_327_reg[29] ),
        .I2(Q),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_2
       (.I0(\r_V_1_reg_327_reg[29] ),
        .O(ap_block_pp0_stage0_subdone3_in));
  LUT5 #(
    .INIT(32'hFDFF2000)) 
    \r_V_1_reg_327[29]_i_1 
       (.I0(tmp_28_i_reg_298_pp0_iter2_reg),
        .I1(\r_V_1_reg_327_reg[29] ),
        .I2(P[8]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(tmp_75_fu_214_p3),
        .O(\r_V_1_reg_327_reg[29]_0 ));
endmodule

module design_1_image_filter_1_0_image_filter_mac_dEe
   (p,
    E,
    ap_block_pp0_stage0_subdone3_in,
    ap_clk,
    B,
    out,
    tmp_28_i_reg_298_pp0_iter1_reg,
    internal_full_n_reg);
  output [28:0]p;
  input [0:0]E;
  input ap_block_pp0_stage0_subdone3_in;
  input ap_clk;
  input [7:0]B;
  input [28:0]out;
  input tmp_28_i_reg_298_pp0_iter1_reg;
  input internal_full_n_reg;

  wire [7:0]B;
  wire [0:0]E;
  wire ap_block_pp0_stage0_subdone3_in;
  wire ap_clk;
  wire internal_full_n_reg;
  wire [28:0]out;
  wire [28:0]p;
  wire tmp_28_i_reg_298_pp0_iter1_reg;

  design_1_image_filter_1_0_image_filter_mac_dEe_DSP48_2 image_filter_mac_dEe_DSP48_2_U
       (.B(B),
        .E(E),
        .ap_block_pp0_stage0_subdone3_in(ap_block_pp0_stage0_subdone3_in),
        .ap_clk(ap_clk),
        .internal_full_n_reg(internal_full_n_reg),
        .out(out),
        .p_0(p),
        .tmp_28_i_reg_298_pp0_iter1_reg(tmp_28_i_reg_298_pp0_iter1_reg));
endmodule

module design_1_image_filter_1_0_image_filter_mac_dEe_DSP48_2
   (p_0,
    E,
    ap_block_pp0_stage0_subdone3_in,
    ap_clk,
    B,
    out,
    tmp_28_i_reg_298_pp0_iter1_reg,
    internal_full_n_reg);
  output [28:0]p_0;
  input [0:0]E;
  input ap_block_pp0_stage0_subdone3_in;
  input ap_clk;
  input [7:0]B;
  input [28:0]out;
  input tmp_28_i_reg_298_pp0_iter1_reg;
  input internal_full_n_reg;

  wire [7:0]B;
  wire [0:0]E;
  wire ap_block_pp0_stage0_subdone3_in;
  wire ap_clk;
  wire internal_full_n_reg;
  wire [28:0]out;
  wire [28:0]p_0;
  wire r_V_i_i_reg_3220;
  wire tmp_28_i_reg_298_pp0_iter1_reg;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(ap_block_pp0_stage0_subdone3_in),
        .CEC(r_V_i_i_reg_3220),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],p_0}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_3
       (.I0(tmp_28_i_reg_298_pp0_iter1_reg),
        .I1(internal_full_n_reg),
        .O(r_V_i_i_reg_3220));
endmodule

module design_1_image_filter_1_0_image_filter_mul_bkb
   (out,
    Q);
  output [28:0]out;
  input [7:0]Q;

  wire [7:0]Q;
  wire [28:0]out;

  design_1_image_filter_1_0_image_filter_mul_bkb_DSP48_0 image_filter_mul_bkb_DSP48_0_U
       (.Q(Q),
        .out(out));
endmodule

module design_1_image_filter_1_0_image_filter_mul_bkb_DSP48_0
   (out,
    Q);
  output [28:0]out;
  input [7:0]Q;

  (* RTL_KEEP = "true" *) wire [7:0]a_cvt;
  (* RTL_KEEP = "true" *) wire [21:0]b_cvt;
  wire in00_n_76;
  (* RTL_KEEP = "true" *) wire [28:0]p_cvt;
  wire NLW_in00_CARRYCASCOUT_UNCONNECTED;
  wire NLW_in00_MULTSIGNOUT_UNCONNECTED;
  wire NLW_in00_OVERFLOW_UNCONNECTED;
  wire NLW_in00_PATTERNBDETECT_UNCONNECTED;
  wire NLW_in00_PATTERNDETECT_UNCONNECTED;
  wire NLW_in00_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_in00_ACOUT_UNCONNECTED;
  wire [17:0]NLW_in00_BCOUT_UNCONNECTED;
  wire [3:0]NLW_in00_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_in00_P_UNCONNECTED;
  wire [47:0]NLW_in00_PCOUT_UNCONNECTED;

  assign a_cvt = Q[7:0];
  assign out[28:0] = p_cvt;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(b_cvt[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(b_cvt[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(b_cvt[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(b_cvt[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b1),
        .O(b_cvt[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(b_cvt[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b1),
        .O(b_cvt[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b1),
        .O(b_cvt[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(b_cvt[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b1),
        .O(b_cvt[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(b_cvt[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(b_cvt[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(b_cvt[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(b_cvt[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(b_cvt[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(b_cvt[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b1),
        .O(b_cvt[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(b_cvt[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(b_cvt[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(b_cvt[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b1),
        .O(b_cvt[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(b_cvt[12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    in00
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b_cvt}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_in00_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_cvt}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_in00_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_in00_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_in00_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_in00_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_in00_OVERFLOW_UNCONNECTED),
        .P({NLW_in00_P_UNCONNECTED[47:30],in00_n_76,p_cvt}),
        .PATTERNBDETECT(NLW_in00_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_in00_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_in00_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_in00_UNDERFLOW_UNCONNECTED));
endmodule

module design_1_image_filter_1_0_start_for_CvtColokbM
   (start_for_CvtColor_U0_full_n,
    start_for_CvtColor_U0_empty_n,
    ap_idle,
    \ap_CS_fsm_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    ap_clk,
    internal_full_n_reg_0,
    Q,
    \ap_CS_fsm_reg[0]_0 ,
    internal_empty_n_reg_0,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n,
    internal_empty_n_reg_1,
    ap_start,
    start_once_reg,
    start_for_Sobel_U0_full_n,
    start_once_reg_reg,
    \ap_CS_fsm_reg[1]_0 ,
    CO,
    ap_rst);
  output start_for_CvtColor_U0_full_n;
  output start_for_CvtColor_U0_empty_n;
  output ap_idle;
  output \ap_CS_fsm_reg[0] ;
  output \mOutPtr_reg[0]_0 ;
  input ap_clk;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input \ap_CS_fsm_reg[0]_0 ;
  input internal_empty_n_reg_0;
  input \ap_CS_fsm_reg[1] ;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input ap_start;
  input start_once_reg;
  input start_for_Sobel_U0_full_n;
  input start_once_reg_reg;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]CO;
  input ap_rst;

  wire [0:0]CO;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_start;
  wire internal_empty_n_i_1_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[1]_i_2_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_CvtColor_U0_empty_n;
  wire start_for_CvtColor_U0_full_n;
  wire start_for_Sobel_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;

  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ap_idle_INST_0
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg[0] ),
        .I4(internal_empty_n_reg_0),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(ap_idle));
  LUT3 #(
    .INIT(8'hA8)) 
    ap_idle_INST_0_i_3
       (.I0(start_for_CvtColor_U0_empty_n),
        .I1(start_for_Sobel_U0_full_n),
        .I2(start_once_reg_reg),
        .O(\ap_CS_fsm_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    ap_idle_INST_0_i_5
       (.I0(ap_start),
        .I1(start_for_CvtColor_U0_full_n),
        .I2(start_once_reg),
        .O(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(\mOutPtr[1]_i_2_n_0 ),
        .I4(start_for_CvtColor_U0_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(start_for_CvtColor_U0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(start_for_CvtColor_U0_full_n),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr[1]_i_2_n_0 ),
        .I5(internal_empty_n_reg_1),
        .O(internal_full_n_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(start_for_CvtColor_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDFDF20DF2020DF20)) 
    \mOutPtr[0]_i_1 
       (.I0(start_for_CvtColor_U0_empty_n),
        .I1(CO),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr[1]_i_2_n_0 ),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(CO),
        .I4(start_for_CvtColor_U0_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[1]_i_2 
       (.I0(start_for_CvtColor_U0_full_n),
        .I1(ap_start),
        .I2(start_once_reg),
        .O(\mOutPtr[1]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

module design_1_image_filter_1_0_start_for_DuplicalbW
   (start_for_Duplicate77_U0_full_n,
    start_for_Duplicate77_U0_empty_n,
    \mOutPtr_reg[2] ,
    ap_clk,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n,
    internal_empty_n_reg_0,
    start_for_Sobel_U0_empty_n,
    start_once_reg_reg,
    start_once_reg_reg_0,
    start_for_Merge_U0_full_n,
    start_for_Duplicate_U0_full_n,
    ap_rst);
  output start_for_Duplicate77_U0_full_n;
  output start_for_Duplicate77_U0_empty_n;
  output \mOutPtr_reg[2] ;
  input ap_clk;
  input \ap_CS_fsm_reg[1] ;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input start_for_Sobel_U0_empty_n;
  input start_once_reg_reg;
  input start_once_reg_reg_0;
  input start_for_Merge_U0_full_n;
  input start_for_Duplicate_U0_full_n;
  input ap_rst;

  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire internal_empty_n_i_1__10_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__10_n_0;
  wire internal_full_n_i_2__2_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[2] ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_Duplicate77_U0_empty_n;
  wire start_for_Duplicate77_U0_full_n;
  wire start_for_Duplicate_U0_full_n;
  wire start_for_Merge_U0_full_n;
  wire start_for_Sobel_U0_empty_n;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;

  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__10
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(internal_full_n_i_2__2_n_0),
        .I4(start_for_Duplicate77_U0_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_0),
        .Q(start_for_Duplicate77_U0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(start_for_Duplicate77_U0_full_n),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(internal_full_n_i_2__2_n_0),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__10_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    internal_full_n_i_2__2
       (.I0(start_for_Duplicate77_U0_full_n),
        .I1(start_for_Sobel_U0_empty_n),
        .I2(start_once_reg_reg),
        .O(internal_full_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_0),
        .Q(start_for_Duplicate77_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(start_for_Duplicate77_U0_empty_n),
        .I2(start_for_Duplicate77_U0_full_n),
        .I3(start_for_Sobel_U0_empty_n),
        .I4(start_once_reg_reg),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(start_once_reg_reg),
        .I2(start_for_Sobel_U0_empty_n),
        .I3(start_for_Duplicate77_U0_full_n),
        .I4(internal_empty_n_reg_0),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \mOutPtr[1]_i_2__8 
       (.I0(start_for_Duplicate77_U0_empty_n),
        .I1(start_once_reg_reg_0),
        .I2(start_for_Merge_U0_full_n),
        .I3(start_for_Duplicate_U0_full_n),
        .O(\mOutPtr_reg[2] ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

module design_1_image_filter_1_0_start_for_Duplicamb6
   (start_for_Duplicate_U0_empty_n,
    start_for_Duplicate_U0_full_n,
    ap_idle,
    ap_idle_0,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    Q,
    start_for_Mat2AXIvideo_U0_empty_n,
    \ap_CS_fsm_reg[0] ,
    start_for_Merge_U0_full_n,
    start_once_reg_reg,
    start_for_Duplicate77_U0_empty_n,
    ap_rst);
  output start_for_Duplicate_U0_empty_n;
  output start_for_Duplicate_U0_full_n;
  output ap_idle;
  output ap_idle_0;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input internal_empty_n_reg_1;
  input [0:0]Q;
  input start_for_Mat2AXIvideo_U0_empty_n;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input start_for_Merge_U0_full_n;
  input start_once_reg_reg;
  input start_for_Duplicate77_U0_empty_n;
  input ap_rst;

  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_idle;
  wire ap_idle_0;
  wire ap_rst;
  wire ap_rst_n;
  wire internal_empty_n_i_1__11_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__11_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_Duplicate77_U0_empty_n;
  wire start_for_Duplicate_U0_empty_n;
  wire start_for_Duplicate_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_empty_n;
  wire start_for_Merge_U0_full_n;
  wire start_once_reg_reg;

  LUT4 #(
    .INIT(16'h07FF)) 
    ap_idle_INST_0_i_1
       (.I0(start_for_Duplicate_U0_full_n),
        .I1(start_for_Merge_U0_full_n),
        .I2(start_once_reg_reg),
        .I3(start_for_Duplicate77_U0_empty_n),
        .O(ap_idle_0));
  LUT4 #(
    .INIT(16'hFBFF)) 
    ap_idle_INST_0_i_7
       (.I0(start_for_Duplicate_U0_empty_n),
        .I1(Q),
        .I2(start_for_Mat2AXIvideo_U0_empty_n),
        .I3(\ap_CS_fsm_reg[0] ),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__11
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(internal_empty_n_reg_1),
        .I3(internal_empty_n_reg_0),
        .I4(start_for_Duplicate_U0_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_0),
        .Q(start_for_Duplicate_U0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(start_for_Duplicate_U0_full_n),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n_reg_1),
        .O(internal_full_n_i_1__11_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_0),
        .Q(start_for_Duplicate_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h59555555A6AAAAAA)) 
    \mOutPtr[0]_i_1 
       (.I0(internal_empty_n_reg_1),
        .I1(start_for_Duplicate77_U0_empty_n),
        .I2(start_once_reg_reg),
        .I3(start_for_Merge_U0_full_n),
        .I4(start_for_Duplicate_U0_full_n),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(internal_empty_n_reg_0),
        .I2(internal_empty_n_reg_1),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule

module design_1_image_filter_1_0_start_for_Mat2AXIncg
   (start_for_Mat2AXIvideo_U0_full_n,
    start_for_Mat2AXIvideo_U0_empty_n,
    ap_clk,
    ap_rst_n,
    \t_V_reg_143_reg[3] ,
    start_for_Merge_U0_empty_n,
    start_once_reg_reg,
    internal_empty_n_reg_0,
    ap_rst);
  output start_for_Mat2AXIvideo_U0_full_n;
  output start_for_Mat2AXIvideo_U0_empty_n;
  input ap_clk;
  input ap_rst_n;
  input \t_V_reg_143_reg[3] ;
  input start_for_Merge_U0_empty_n;
  input start_once_reg_reg;
  input internal_empty_n_reg_0;
  input ap_rst;

  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire internal_empty_n_i_1__20_n_0;
  wire internal_empty_n_i_2__1_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__17_n_0;
  wire internal_full_n_i_2__5_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_2_n_0 ;
  wire start_for_Mat2AXIvideo_U0_empty_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_for_Merge_U0_empty_n;
  wire start_once_reg_reg;
  wire \t_V_reg_143_reg[3] ;

  LUT5 #(
    .INIT(32'hE000E0E0)) 
    internal_empty_n_i_1__20
       (.I0(start_for_Mat2AXIvideo_U0_empty_n),
        .I1(\mOutPtr[2]_i_2_n_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr[2]),
        .I4(internal_empty_n_i_2__1_n_0),
        .O(internal_empty_n_i_1__20_n_0));
  LUT6 #(
    .INIT(64'h0000000045000000)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr[0]),
        .I1(start_once_reg_reg),
        .I2(internal_empty_n_reg_0),
        .I3(start_for_Mat2AXIvideo_U0_empty_n),
        .I4(\t_V_reg_143_reg[3] ),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_0),
        .Q(start_for_Mat2AXIvideo_U0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCF8F8F8FFFCFCFCF)) 
    internal_full_n_i_1__17
       (.I0(internal_full_n_i_2__5_n_0),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(ap_rst_n),
        .I3(\t_V_reg_143_reg[3] ),
        .I4(start_for_Mat2AXIvideo_U0_empty_n),
        .I5(\mOutPtr[2]_i_2_n_0 ),
        .O(internal_full_n_i_1__17_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    internal_full_n_i_2__5
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_0),
        .Q(start_for_Mat2AXIvideo_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\t_V_reg_143_reg[3] ),
        .I1(start_for_Mat2AXIvideo_U0_empty_n),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .I3(start_for_Merge_U0_empty_n),
        .I4(start_once_reg_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg_reg),
        .I2(internal_empty_n_reg_0),
        .I3(start_for_Mat2AXIvideo_U0_empty_n),
        .I4(\t_V_reg_143_reg[3] ),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr[2]_i_2_n_0 ),
        .I3(start_for_Mat2AXIvideo_U0_empty_n),
        .I4(\t_V_reg_143_reg[3] ),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[2]_i_2 
       (.I0(start_for_Mat2AXIvideo_U0_full_n),
        .I1(start_for_Merge_U0_empty_n),
        .I2(start_once_reg_reg),
        .O(\mOutPtr[2]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst));
endmodule

module design_1_image_filter_1_0_start_for_Merge_U0
   (start_for_Merge_U0_full_n,
    start_for_Merge_U0_empty_n,
    \mOutPtr_reg[1]_0 ,
    ap_clk,
    start_for_Duplicate_U0_full_n,
    start_once_reg_reg,
    start_for_Duplicate77_U0_empty_n,
    \t_V_reg_108_reg[2] ,
    ap_rst_n,
    internal_empty_n_reg_0,
    start_for_Mat2AXIvideo_U0_full_n,
    start_once_reg_reg_0,
    ap_rst);
  output start_for_Merge_U0_full_n;
  output start_for_Merge_U0_empty_n;
  output \mOutPtr_reg[1]_0 ;
  input ap_clk;
  input start_for_Duplicate_U0_full_n;
  input start_once_reg_reg;
  input start_for_Duplicate77_U0_empty_n;
  input \t_V_reg_108_reg[2] ;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input start_for_Mat2AXIvideo_U0_full_n;
  input start_once_reg_reg_0;
  input ap_rst;

  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire internal_empty_n_i_1__19_n_0;
  wire internal_empty_n_i_2__0_n_0;
  wire internal_empty_n_i_3_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__12_n_0;
  wire internal_full_n_i_2__4_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[0]_i_2__0_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire start_for_Duplicate77_U0_empty_n;
  wire start_for_Duplicate_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_for_Merge_U0_empty_n;
  wire start_for_Merge_U0_full_n;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;
  wire \t_V_reg_108_reg[2] ;

  LUT5 #(
    .INIT(32'hE000E0E0)) 
    internal_empty_n_i_1__19
       (.I0(start_for_Merge_U0_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(ap_rst_n),
        .I3(mOutPtr[2]),
        .I4(internal_empty_n_i_2__0_n_0),
        .O(internal_empty_n_i_1__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h04)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_i_3_n_0),
        .I2(mOutPtr[1]),
        .O(internal_empty_n_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h4444044444444444)) 
    internal_empty_n_i_3
       (.I0(\t_V_reg_108_reg[2] ),
        .I1(start_for_Merge_U0_empty_n),
        .I2(start_for_Duplicate_U0_full_n),
        .I3(start_for_Merge_U0_full_n),
        .I4(start_once_reg_reg),
        .I5(start_for_Duplicate77_U0_empty_n),
        .O(internal_empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_0),
        .Q(start_for_Merge_U0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDFFD5DDD5DD)) 
    internal_full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(start_for_Merge_U0_full_n),
        .I2(internal_full_n_i_2__4_n_0),
        .I3(internal_empty_n_reg_0),
        .I4(\t_V_reg_108_reg[2] ),
        .I5(start_for_Merge_U0_empty_n),
        .O(internal_full_n_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    internal_full_n_i_2__4
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_0),
        .Q(start_for_Merge_U0_full_n),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr[0]_i_2__0_n_0 ),
        .I1(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800F7FF08000800)) 
    \mOutPtr[0]_i_2__0 
       (.I0(start_for_Duplicate_U0_full_n),
        .I1(start_for_Merge_U0_full_n),
        .I2(start_once_reg_reg),
        .I3(start_for_Duplicate77_U0_empty_n),
        .I4(\t_V_reg_108_reg[2] ),
        .I5(start_for_Merge_U0_empty_n),
        .O(\mOutPtr[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h7E778188)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_reg_0),
        .I2(\t_V_reg_108_reg[2] ),
        .I3(start_for_Merge_U0_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \mOutPtr[1]_i_2__5 
       (.I0(start_for_Merge_U0_empty_n),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(start_once_reg_reg_0),
        .O(\mOutPtr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h7FFE7F7F80018080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(internal_empty_n_reg_0),
        .I3(\t_V_reg_108_reg[2] ),
        .I4(start_for_Merge_U0_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst));
endmodule

module design_1_image_filter_1_0_start_for_Sobel_U0
   (start_for_Sobel_U0_full_n,
    start_for_Sobel_U0_empty_n,
    ap_idle,
    ap_clk,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n,
    start_for_CvtColor_U0_empty_n,
    start_once_reg_reg,
    start_for_Duplicate77_U0_full_n,
    start_once_reg_reg_0,
    ap_rst);
  output start_for_Sobel_U0_full_n;
  output start_for_Sobel_U0_empty_n;
  output ap_idle;
  input ap_clk;
  input \ap_CS_fsm_reg[1] ;
  input ap_rst_n;
  input start_for_CvtColor_U0_empty_n;
  input start_once_reg_reg;
  input start_for_Duplicate77_U0_full_n;
  input start_once_reg_reg_0;
  input ap_rst;

  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst;
  wire ap_rst_n;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_full_n_i_1__7_n_0;
  wire internal_full_n_i_2__1_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[1]_i_2__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_CvtColor_U0_empty_n;
  wire start_for_Duplicate77_U0_full_n;
  wire start_for_Sobel_U0_empty_n;
  wire start_for_Sobel_U0_full_n;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    ap_idle_INST_0_i_4
       (.I0(start_for_Sobel_U0_empty_n),
        .I1(start_for_Duplicate77_U0_full_n),
        .I2(start_once_reg_reg_0),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'hFFFEFF0000000000)) 
    internal_empty_n_i_1__7
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(internal_full_n_i_2__1_n_0),
        .I4(start_for_Sobel_U0_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(start_for_Sobel_U0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(start_for_Sobel_U0_full_n),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(internal_full_n_i_2__1_n_0),
        .I5(\mOutPtr[1]_i_2__3_n_0 ),
        .O(internal_full_n_i_1__7_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    internal_full_n_i_2__1
       (.I0(start_for_Sobel_U0_full_n),
        .I1(start_for_CvtColor_U0_empty_n),
        .I2(start_once_reg_reg),
        .O(internal_full_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(start_for_Sobel_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDD2DDD2222D222)) 
    \mOutPtr[0]_i_1 
       (.I0(start_for_Sobel_U0_empty_n),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(start_for_Sobel_U0_full_n),
        .I3(start_for_CvtColor_U0_empty_n),
        .I4(start_once_reg_reg),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(start_once_reg_reg),
        .I2(start_for_CvtColor_U0_empty_n),
        .I3(start_for_Sobel_U0_full_n),
        .I4(\mOutPtr[1]_i_2__3_n_0 ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[1]_i_2__3 
       (.I0(start_for_Sobel_U0_empty_n),
        .I1(\ap_CS_fsm_reg[1] ),
        .O(\mOutPtr[1]_i_2__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
