<rss version="2.0">
  <channel>
    <title>GitHub Verilog Languages Daily Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Daily Trending of Verilog Languages in GitHub</description>
    <pubDate>Sun, 12 Jan 2025 13:21:15 GMT</pubDate>
    <item>
      <title>vortexgpgpu/vortex</title>
      <link>https://github.com/vortexgpgpu/vortex</link>
      <description/>
      <guid>https://github.com/vortexgpgpu/vortex</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,331</stars>
      <forks>281</forks>
      <addStars>24</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2282163?s=40&amp;v=4</avatar>
          <name>tinebp</name>
          <url>https://github.com/tinebp</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/60236720?s=40&amp;v=4</avatar>
          <name>jaewon-lee-github</name>
          <url>https://github.com/jaewon-lee-github</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/44707773?s=40&amp;v=4</avatar>
          <name>SantoshSrivatsan24</name>
          <url>https://github.com/SantoshSrivatsan24</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/22665322?s=40&amp;v=4</avatar>
          <name>Udit8348</name>
          <url>https://github.com/Udit8348</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/42877662?s=40&amp;v=4</avatar>
          <name>MalikBurton</name>
          <url>https://github.com/MalikBurton</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>The-OpenROAD-Project/OpenROAD</title>
      <link>https://github.com/The-OpenROAD-Project/OpenROAD</link>
      <description>OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/</description>
      <guid>https://github.com/The-OpenROAD-Project/OpenROAD</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,720</stars>
      <forks>585</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/761514?s=40&amp;v=4</avatar>
          <name>maliberty</name>
          <url>https://github.com/maliberty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43450810?s=40&amp;v=4</avatar>
          <name>eder-matheus</name>
          <url>https://github.com/eder-matheus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/34749589?s=40&amp;v=4</avatar>
          <name>jjcherry56</name>
          <url>https://github.com/jjcherry56</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/46405338?s=40&amp;v=4</avatar>
          <name>gadfort</name>
          <url>https://github.com/gadfort</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/56893454?s=40&amp;v=4</avatar>
          <name>osamahammad21</name>
          <url>https://github.com/osamahammad21</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/cheshire</title>
      <link>https://github.com/pulp-platform/cheshire</link>
      <description>A minimal Linux-capable 64-bit RISC-V SoC built around CVA6</description>
      <guid>https://github.com/pulp-platform/cheshire</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>213</stars>
      <forks>52</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/49639136?s=40&amp;v=4</avatar>
          <name>paulsc96</name>
          <url>https://github.com/paulsc96</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/62642743?s=40&amp;v=4</avatar>
          <name>alex96295</name>
          <url>https://github.com/alex96295</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6498078?s=40&amp;v=4</avatar>
          <name>niwis</name>
          <url>https://github.com/niwis</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/65011851?s=40&amp;v=4</avatar>
          <name>thommythomaso</name>
          <url>https://github.com/thommythomaso</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6088584?s=40&amp;v=4</avatar>
          <name>micprog</name>
          <url>https://github.com/micprog</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>nvdla/hw</title>
      <link>https://github.com/nvdla/hw</link>
      <description>RTL, Cmodel, and testbench for NVDLA</description>
      <guid>https://github.com/nvdla/hw</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,787</stars>
      <forks>575</forks>
      <addStars>2</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/997975?s=40&amp;v=4</avatar>
          <name>zdraw</name>
          <url>https://github.com/zdraw</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/87427?s=40&amp;v=4</avatar>
          <name>jwise</name>
          <url>https://github.com/jwise</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/15686911?s=40&amp;v=4</avatar>
          <name>shallyou</name>
          <url>https://github.com/shallyou</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/32145820?s=40&amp;v=4</avatar>
          <name>nvdsmith</name>
          <url>https://github.com/nvdsmith</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/33321613?s=40&amp;v=4</avatar>
          <name>xalogic-linus</name>
          <url>https://github.com/xalogic-linus</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>efabless/caravel_user_project</title>
      <link>https://github.com/efabless/caravel_user_project</link>
      <description>https://caravel-user-project.readthedocs.io</description>
      <guid>https://github.com/efabless/caravel_user_project</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>187</stars>
      <forks>332</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/42048757?s=40&amp;v=4</avatar>
          <name>jeffdi</name>
          <url>https://github.com/jeffdi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/67271180?s=40&amp;v=4</avatar>
          <name>marwaneltoukhy</name>
          <url>https://github.com/marwaneltoukhy</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/25064257?s=40&amp;v=4</avatar>
          <name>Manarabdelaty</name>
          <url>https://github.com/Manarabdelaty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/12303699?s=40&amp;v=4</avatar>
          <name>kareefardi</name>
          <url>https://github.com/kareefardi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/47463234?s=40&amp;v=4</avatar>
          <name>a-omla</name>
          <url>https://github.com/a-omla</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>YosysHQ/picorv32</title>
      <link>https://github.com/YosysHQ/picorv32</link>
      <description>PicoRV32 - A Size-Optimized RISC-V CPU</description>
      <guid>https://github.com/YosysHQ/picorv32</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>3,211</stars>
      <forks>767</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/619764?s=40&amp;v=4</avatar>
          <name>cliffordwolf</name>
          <url>https://github.com/cliffordwolf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/70348?s=40&amp;v=4</avatar>
          <name>wallclimber21</name>
          <url>https://github.com/wallclimber21</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2194902?s=40&amp;v=4</avatar>
          <name>olofk</name>
          <url>https://github.com/olofk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3416?s=40&amp;v=4</avatar>
          <name>thoughtpolice</name>
          <url>https://github.com/thoughtpolice</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1768286?s=40&amp;v=4</avatar>
          <name>ldoolitt</name>
          <url>https://github.com/ldoolitt</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>aolofsson/oh</title>
      <link>https://github.com/aolofsson/oh</link>
      <description>Verilog library for ASIC and FPGA designers</description>
      <guid>https://github.com/aolofsson/oh</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,234</stars>
      <forks>290</forks>
      <addStars>2</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2229872?s=40&amp;v=4</avatar>
          <name>aolofsson</name>
          <url>https://github.com/aolofsson</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/794072?s=40&amp;v=4</avatar>
          <name>olajep</name>
          <url>https://github.com/olajep</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/4412459?s=40&amp;v=4</avatar>
          <name>nmoroze</name>
          <url>https://github.com/nmoroze</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3532618?s=40&amp;v=4</avatar>
          <name>peteasa</name>
          <url>https://github.com/peteasa</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1935518?s=40&amp;v=4</avatar>
          <name>wasserfuhr</name>
          <url>https://github.com/wasserfuhr</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>corundum/corundum</title>
      <link>https://github.com/corundum/corundum</link>
      <description>Open source FPGA-based NIC and platform for in-network compute</description>
      <guid>https://github.com/corundum/corundum</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,774</stars>
      <forks>427</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508807?s=40&amp;v=4</avatar>
          <name>alexforencich</name>
          <url>https://github.com/alexforencich</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/56249772?s=40&amp;v=4</avatar>
          <name>joft-mle</name>
          <url>https://github.com/joft-mle</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/10325586?s=40&amp;v=4</avatar>
          <name>Basseuph</name>
          <url>https://github.com/Basseuph</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/56433206?s=40&amp;v=4</avatar>
          <name>andreasbraun90</name>
          <url>https://github.com/andreasbraun90</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/37203263?s=40&amp;v=4</avatar>
          <name>minseongg</name>
          <url>https://github.com/minseongg</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>EttusResearch/uhd</title>
      <link>https://github.com/EttusResearch/uhd</link>
      <description>The USRPâ„¢ Hardware Driver Repository</description>
      <guid>https://github.com/EttusResearch/uhd</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,034</stars>
      <forks>671</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/184117?s=40&amp;v=4</avatar>
          <name>guruofquality</name>
          <url>https://github.com/guruofquality</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508035?s=40&amp;v=4</avatar>
          <name>mbr0wn</name>
          <url>https://github.com/mbr0wn</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5640322?s=40&amp;v=4</avatar>
          <name>michael-west</name>
          <url>https://github.com/michael-west</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/32272501?s=40&amp;v=4</avatar>
          <name>wordimont</name>
          <url>https://github.com/wordimont</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1406260?s=40&amp;v=4</avatar>
          <name>ncorgan</name>
          <url>https://github.com/ncorgan</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>