
eDesignMultimeter2022.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c2c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000280  08008dc8  08008dc8  00018dc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009048  08009048  00020024  2**0
                  CONTENTS
  4 .ARM          00000000  08009048  08009048  00020024  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009048  08009048  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009048  08009048  00019048  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800904c  0800904c  0001904c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08009050  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000039c  20000024  08009074  00020024  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003c0  08009074  000203c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .debug_info   000145fe  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000024b0  00000000  00000000  00034652  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001080  00000000  00000000  00036b08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f98  00000000  00000000  00037b88  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000224b8  00000000  00000000  00038b20  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000fd13  00000000  00000000  0005afd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d6179  00000000  00000000  0006aceb  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00140e64  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049e0  00000000  00000000  00140ee0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000024 	.word	0x20000024
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08008dac 	.word	0x08008dac

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000028 	.word	0x20000028
 80001d4:	08008dac 	.word	0x08008dac

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2iz>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a8c:	d215      	bcs.n	8000aba <__aeabi_d2iz+0x36>
 8000a8e:	d511      	bpl.n	8000ab4 <__aeabi_d2iz+0x30>
 8000a90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d912      	bls.n	8000ac0 <__aeabi_d2iz+0x3c>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	bf18      	it	ne
 8000ab0:	4240      	negne	r0, r0
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000abe:	d105      	bne.n	8000acc <__aeabi_d2iz+0x48>
 8000ac0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ac4:	bf08      	it	eq
 8000ac6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_d2uiz>:
 8000ad4:	004a      	lsls	r2, r1, #1
 8000ad6:	d211      	bcs.n	8000afc <__aeabi_d2uiz+0x28>
 8000ad8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000adc:	d211      	bcs.n	8000b02 <__aeabi_d2uiz+0x2e>
 8000ade:	d50d      	bpl.n	8000afc <__aeabi_d2uiz+0x28>
 8000ae0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ae4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae8:	d40e      	bmi.n	8000b08 <__aeabi_d2uiz+0x34>
 8000aea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000af2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000af6:	fa23 f002 	lsr.w	r0, r3, r2
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b06:	d102      	bne.n	8000b0e <__aeabi_d2uiz+0x3a>
 8000b08:	f04f 30ff 	mov.w	r0, #4294967295
 8000b0c:	4770      	bx	lr
 8000b0e:	f04f 0000 	mov.w	r0, #0
 8000b12:	4770      	bx	lr

08000b14 <LCD_Init>:
void LCD_Write_8bitInstruction(uint8_t byte);
void LCD_ZeroPins();
void LCD_Write_String(uint8_t string[]);

void LCD_Init()
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0

	HAL_UART_Transmit(&huart2, (uint8_t*)"\nStart of Init Function:\n", 25, 10);
 8000b18:	230a      	movs	r3, #10
 8000b1a:	2219      	movs	r2, #25
 8000b1c:	491f      	ldr	r1, [pc, #124]	; (8000b9c <LCD_Init+0x88>)
 8000b1e:	4820      	ldr	r0, [pc, #128]	; (8000ba0 <LCD_Init+0x8c>)
 8000b20:	f005 feea 	bl	80068f8 <HAL_UART_Transmit>

	HAL_Delay(20);
 8000b24:	2014      	movs	r0, #20
 8000b26:	f001 fd55 	bl	80025d4 <HAL_Delay>

	LCD_Write_8bitInstruction(lcd_instruction_FunctionReset);
 8000b2a:	2030      	movs	r0, #48	; 0x30
 8000b2c:	f000 f914 	bl	8000d58 <LCD_Write_8bitInstruction>
	HAL_Delay(10);
 8000b30:	200a      	movs	r0, #10
 8000b32:	f001 fd4f 	bl	80025d4 <HAL_Delay>

	LCD_Write_8bitInstruction(lcd_instruction_FunctionReset);
 8000b36:	2030      	movs	r0, #48	; 0x30
 8000b38:	f000 f90e 	bl	8000d58 <LCD_Write_8bitInstruction>
	HAL_Delay(1);
 8000b3c:	2001      	movs	r0, #1
 8000b3e:	f001 fd49 	bl	80025d4 <HAL_Delay>

	LCD_Write_8bitInstruction(lcd_instruction_FunctionReset);
 8000b42:	2030      	movs	r0, #48	; 0x30
 8000b44:	f000 f908 	bl	8000d58 <LCD_Write_8bitInstruction>
	HAL_Delay(10);
 8000b48:	200a      	movs	r0, #10
 8000b4a:	f001 fd43 	bl	80025d4 <HAL_Delay>

	LCD_Write_8bitInstruction(lcd_instruction_FunctionSet4bit);
 8000b4e:	2028      	movs	r0, #40	; 0x28
 8000b50:	f000 f902 	bl	8000d58 <LCD_Write_8bitInstruction>
	HAL_Delay(1);
 8000b54:	2001      	movs	r0, #1
 8000b56:	f001 fd3d 	bl	80025d4 <HAL_Delay>

	LCD_Write_Instruction(lcd_instruction_FunctionSet4bit);
 8000b5a:	2028      	movs	r0, #40	; 0x28
 8000b5c:	f000 f858 	bl	8000c10 <LCD_Write_Instruction>
	HAL_Delay(1);
 8000b60:	2001      	movs	r0, #1
 8000b62:	f001 fd37 	bl	80025d4 <HAL_Delay>

	LCD_Write_Instruction(lcd_instruction_DisplayOn);
 8000b66:	200f      	movs	r0, #15
 8000b68:	f000 f852 	bl	8000c10 <LCD_Write_Instruction>
	HAL_Delay(1);
 8000b6c:	2001      	movs	r0, #1
 8000b6e:	f001 fd31 	bl	80025d4 <HAL_Delay>

	LCD_Write_Instruction(lcd_instruction_ClearDisplay);
 8000b72:	2001      	movs	r0, #1
 8000b74:	f000 f84c 	bl	8000c10 <LCD_Write_Instruction>
	HAL_Delay(3);
 8000b78:	2003      	movs	r0, #3
 8000b7a:	f001 fd2b 	bl	80025d4 <HAL_Delay>

	LCD_Write_Instruction(lcd_instruction_EntryMode);
 8000b7e:	2006      	movs	r0, #6
 8000b80:	f000 f846 	bl	8000c10 <LCD_Write_Instruction>
	HAL_Delay(1);
 8000b84:	2001      	movs	r0, #1
 8000b86:	f001 fd25 	bl	80025d4 <HAL_Delay>

	HAL_UART_Transmit(&huart2, (uint8_t*)"\nEnd of Init Function:\n", 23, 10);
 8000b8a:	230a      	movs	r3, #10
 8000b8c:	2217      	movs	r2, #23
 8000b8e:	4905      	ldr	r1, [pc, #20]	; (8000ba4 <LCD_Init+0x90>)
 8000b90:	4803      	ldr	r0, [pc, #12]	; (8000ba0 <LCD_Init+0x8c>)
 8000b92:	f005 feb1 	bl	80068f8 <HAL_UART_Transmit>

}
 8000b96:	bf00      	nop
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	08008dc8 	.word	0x08008dc8
 8000ba0:	200002ec 	.word	0x200002ec
 8000ba4:	08008de4 	.word	0x08008de4

08000ba8 <LCD_Write_String>:

void LCD_Write_String(uint8_t string[])
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b084      	sub	sp, #16
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
	int i = 0;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	60fb      	str	r3, [r7, #12]
	while (string[i] != 0)
 8000bb4:	e00c      	b.n	8000bd0 <LCD_Write_String+0x28>
	{
		LCD_Write_Character(string[i]);
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	687a      	ldr	r2, [r7, #4]
 8000bba:	4413      	add	r3, r2
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f000 f810 	bl	8000be4 <LCD_Write_Character>
		i++;
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	3301      	adds	r3, #1
 8000bc8:	60fb      	str	r3, [r7, #12]
		HAL_Delay(1);
 8000bca:	2001      	movs	r0, #1
 8000bcc:	f001 fd02 	bl	80025d4 <HAL_Delay>
	while (string[i] != 0)
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	687a      	ldr	r2, [r7, #4]
 8000bd4:	4413      	add	r3, r2
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d1ec      	bne.n	8000bb6 <LCD_Write_String+0xe>
	}
}
 8000bdc:	bf00      	nop
 8000bde:	3710      	adds	r7, #16
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <LCD_Write_Character>:

void LCD_Write_Character(uint8_t character)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	4603      	mov	r3, r0
 8000bec:	71fb      	strb	r3, [r7, #7]
	lcd_RS_GPIO_Port->ODR |= (1<<lcd_RS_bit);			// select data register (RS High)
 8000bee:	4b07      	ldr	r3, [pc, #28]	; (8000c0c <LCD_Write_Character+0x28>)
 8000bf0:	695b      	ldr	r3, [r3, #20]
 8000bf2:	4a06      	ldr	r2, [pc, #24]	; (8000c0c <LCD_Write_Character+0x28>)
 8000bf4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000bf8:	6153      	str	r3, [r2, #20]
	LCD_Write_Nibbles(character);
 8000bfa:	79fb      	ldrb	r3, [r7, #7]
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f000 f81d 	bl	8000c3c <LCD_Write_Nibbles>
}
 8000c02:	bf00      	nop
 8000c04:	3708      	adds	r7, #8
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	48000400 	.word	0x48000400

08000c10 <LCD_Write_Instruction>:

void LCD_Write_Instruction(uint8_t instruction)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	71fb      	strb	r3, [r7, #7]
	lcd_RS_GPIO_Port->ODR &= ~(1<<lcd_RS_bit);			// select the Instruction Register (RS low)
 8000c1a:	4b07      	ldr	r3, [pc, #28]	; (8000c38 <LCD_Write_Instruction+0x28>)
 8000c1c:	695b      	ldr	r3, [r3, #20]
 8000c1e:	4a06      	ldr	r2, [pc, #24]	; (8000c38 <LCD_Write_Instruction+0x28>)
 8000c20:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000c24:	6153      	str	r3, [r2, #20]
	LCD_Write_Nibbles(instruction);
 8000c26:	79fb      	ldrb	r3, [r7, #7]
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f000 f807 	bl	8000c3c <LCD_Write_Nibbles>
}
 8000c2e:	bf00      	nop
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	48000400 	.word	0x48000400

08000c3c <LCD_Write_Nibbles>:

void LCD_Write_Nibbles(uint8_t byte)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	4603      	mov	r3, r0
 8000c44:	71fb      	strb	r3, [r7, #7]
	lcd_E_GPIO_Port->ODR |= (1<<lcd_E_bit);			// set E high
 8000c46:	4b42      	ldr	r3, [pc, #264]	; (8000d50 <LCD_Write_Nibbles+0x114>)
 8000c48:	695b      	ldr	r3, [r3, #20]
 8000c4a:	4a41      	ldr	r2, [pc, #260]	; (8000d50 <LCD_Write_Nibbles+0x114>)
 8000c4c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c50:	6153      	str	r3, [r2, #20]
	LCD_ZeroPins();
 8000c52:	f000 f8d5 	bl	8000e00 <LCD_ZeroPins>

	// Write first (most significant) nibble
	if(byte & 1<<7)	lcd_D7_GPIO_Port->ODR |= (1<<lcd_D7_bit);
 8000c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	da07      	bge.n	8000c6e <LCD_Write_Nibbles+0x32>
 8000c5e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c62:	695b      	ldr	r3, [r3, #20]
 8000c64:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c68:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c6c:	6153      	str	r3, [r2, #20]
	if(byte & 1<<6)	lcd_D6_GPIO_Port->ODR |= (1<<lcd_D6_bit);
 8000c6e:	79fb      	ldrb	r3, [r7, #7]
 8000c70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d007      	beq.n	8000c88 <LCD_Write_Nibbles+0x4c>
 8000c78:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c7c:	695b      	ldr	r3, [r3, #20]
 8000c7e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c82:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000c86:	6153      	str	r3, [r2, #20]
	if(byte & 1<<5)	lcd_D5_GPIO_Port->ODR |= (1<<lcd_D5_bit);
 8000c88:	79fb      	ldrb	r3, [r7, #7]
 8000c8a:	f003 0320 	and.w	r3, r3, #32
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d005      	beq.n	8000c9e <LCD_Write_Nibbles+0x62>
 8000c92:	4b30      	ldr	r3, [pc, #192]	; (8000d54 <LCD_Write_Nibbles+0x118>)
 8000c94:	695b      	ldr	r3, [r3, #20]
 8000c96:	4a2f      	ldr	r2, [pc, #188]	; (8000d54 <LCD_Write_Nibbles+0x118>)
 8000c98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c9c:	6153      	str	r3, [r2, #20]
	if(byte & 1<<4)	lcd_D4_GPIO_Port->ODR |= (1<<lcd_D4_bit);
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	f003 0310 	and.w	r3, r3, #16
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d005      	beq.n	8000cb4 <LCD_Write_Nibbles+0x78>
 8000ca8:	4b2a      	ldr	r3, [pc, #168]	; (8000d54 <LCD_Write_Nibbles+0x118>)
 8000caa:	695b      	ldr	r3, [r3, #20]
 8000cac:	4a29      	ldr	r2, [pc, #164]	; (8000d54 <LCD_Write_Nibbles+0x118>)
 8000cae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000cb2:	6153      	str	r3, [r2, #20]


	// Pulse Enable
	HAL_Delay(1);
 8000cb4:	2001      	movs	r0, #1
 8000cb6:	f001 fc8d 	bl	80025d4 <HAL_Delay>
	lcd_E_GPIO_Port->ODR &= ~(1<<lcd_E_bit);			// Set to 0
 8000cba:	4b25      	ldr	r3, [pc, #148]	; (8000d50 <LCD_Write_Nibbles+0x114>)
 8000cbc:	695b      	ldr	r3, [r3, #20]
 8000cbe:	4a24      	ldr	r2, [pc, #144]	; (8000d50 <LCD_Write_Nibbles+0x114>)
 8000cc0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000cc4:	6153      	str	r3, [r2, #20]
	lcd_E_GPIO_Port->ODR |= (1<<lcd_E_bit);				// Set to 1
 8000cc6:	4b22      	ldr	r3, [pc, #136]	; (8000d50 <LCD_Write_Nibbles+0x114>)
 8000cc8:	695b      	ldr	r3, [r3, #20]
 8000cca:	4a21      	ldr	r2, [pc, #132]	; (8000d50 <LCD_Write_Nibbles+0x114>)
 8000ccc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000cd0:	6153      	str	r3, [r2, #20]

	LCD_ZeroPins();
 8000cd2:	f000 f895 	bl	8000e00 <LCD_ZeroPins>
	if(byte & 1<<3)	lcd_D7_GPIO_Port->ODR |= (1<<lcd_D7_bit);
 8000cd6:	79fb      	ldrb	r3, [r7, #7]
 8000cd8:	f003 0308 	and.w	r3, r3, #8
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d007      	beq.n	8000cf0 <LCD_Write_Nibbles+0xb4>
 8000ce0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000ce4:	695b      	ldr	r3, [r3, #20]
 8000ce6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000cea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000cee:	6153      	str	r3, [r2, #20]
	if(byte & 1<<2)	lcd_D6_GPIO_Port->ODR |= (1<<lcd_D6_bit);
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	f003 0304 	and.w	r3, r3, #4
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d007      	beq.n	8000d0a <LCD_Write_Nibbles+0xce>
 8000cfa:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000cfe:	695b      	ldr	r3, [r3, #20]
 8000d00:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d04:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d08:	6153      	str	r3, [r2, #20]
	if(byte & 1<<1)	lcd_D5_GPIO_Port->ODR |= (1<<lcd_D5_bit);
 8000d0a:	79fb      	ldrb	r3, [r7, #7]
 8000d0c:	f003 0302 	and.w	r3, r3, #2
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d005      	beq.n	8000d20 <LCD_Write_Nibbles+0xe4>
 8000d14:	4b0f      	ldr	r3, [pc, #60]	; (8000d54 <LCD_Write_Nibbles+0x118>)
 8000d16:	695b      	ldr	r3, [r3, #20]
 8000d18:	4a0e      	ldr	r2, [pc, #56]	; (8000d54 <LCD_Write_Nibbles+0x118>)
 8000d1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d1e:	6153      	str	r3, [r2, #20]
	if(byte & 1<<0)	lcd_D4_GPIO_Port->ODR |= (1<<lcd_D4_bit);
 8000d20:	79fb      	ldrb	r3, [r7, #7]
 8000d22:	f003 0301 	and.w	r3, r3, #1
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d005      	beq.n	8000d36 <LCD_Write_Nibbles+0xfa>
 8000d2a:	4b0a      	ldr	r3, [pc, #40]	; (8000d54 <LCD_Write_Nibbles+0x118>)
 8000d2c:	695b      	ldr	r3, [r3, #20]
 8000d2e:	4a09      	ldr	r2, [pc, #36]	; (8000d54 <LCD_Write_Nibbles+0x118>)
 8000d30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d34:	6153      	str	r3, [r2, #20]

	// Drop Enable
	HAL_Delay(1);
 8000d36:	2001      	movs	r0, #1
 8000d38:	f001 fc4c 	bl	80025d4 <HAL_Delay>
	lcd_E_GPIO_Port->ODR &= ~(1<<lcd_E_bit);		// Set to 0
 8000d3c:	4b04      	ldr	r3, [pc, #16]	; (8000d50 <LCD_Write_Nibbles+0x114>)
 8000d3e:	695b      	ldr	r3, [r3, #20]
 8000d40:	4a03      	ldr	r2, [pc, #12]	; (8000d50 <LCD_Write_Nibbles+0x114>)
 8000d42:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000d46:	6153      	str	r3, [r2, #20]
}
 8000d48:	bf00      	nop
 8000d4a:	3708      	adds	r7, #8
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	48000400 	.word	0x48000400
 8000d54:	48000800 	.word	0x48000800

08000d58 <LCD_Write_8bitInstruction>:

void LCD_Write_8bitInstruction(uint8_t byte)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	71fb      	strb	r3, [r7, #7]
	lcd_RS_GPIO_Port->ODR &= ~(1<<lcd_RS_bit);			// Set RS to 0
 8000d62:	4b25      	ldr	r3, [pc, #148]	; (8000df8 <LCD_Write_8bitInstruction+0xa0>)
 8000d64:	695b      	ldr	r3, [r3, #20]
 8000d66:	4a24      	ldr	r2, [pc, #144]	; (8000df8 <LCD_Write_8bitInstruction+0xa0>)
 8000d68:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000d6c:	6153      	str	r3, [r2, #20]
	lcd_E_GPIO_Port->ODR |= (1<<lcd_E_bit);				// Set E to 1
 8000d6e:	4b22      	ldr	r3, [pc, #136]	; (8000df8 <LCD_Write_8bitInstruction+0xa0>)
 8000d70:	695b      	ldr	r3, [r3, #20]
 8000d72:	4a21      	ldr	r2, [pc, #132]	; (8000df8 <LCD_Write_8bitInstruction+0xa0>)
 8000d74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d78:	6153      	str	r3, [r2, #20]
	LCD_ZeroPins();
 8000d7a:	f000 f841 	bl	8000e00 <LCD_ZeroPins>

	 // Set to zero first
	if(byte & 1<<7)	lcd_D7_GPIO_Port->ODR |= (1<<lcd_D7_bit);
 8000d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	da07      	bge.n	8000d96 <LCD_Write_8bitInstruction+0x3e>
 8000d86:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d8a:	695b      	ldr	r3, [r3, #20]
 8000d8c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d90:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000d94:	6153      	str	r3, [r2, #20]
	if(byte & 1<<6)	lcd_D6_GPIO_Port->ODR |= (1<<lcd_D6_bit);
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d007      	beq.n	8000db0 <LCD_Write_8bitInstruction+0x58>
 8000da0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000da4:	695b      	ldr	r3, [r3, #20]
 8000da6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000daa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000dae:	6153      	str	r3, [r2, #20]
	if(byte & 1<<5)	lcd_D5_GPIO_Port->ODR |= (1<<lcd_D5_bit);
 8000db0:	79fb      	ldrb	r3, [r7, #7]
 8000db2:	f003 0320 	and.w	r3, r3, #32
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d005      	beq.n	8000dc6 <LCD_Write_8bitInstruction+0x6e>
 8000dba:	4b10      	ldr	r3, [pc, #64]	; (8000dfc <LCD_Write_8bitInstruction+0xa4>)
 8000dbc:	695b      	ldr	r3, [r3, #20]
 8000dbe:	4a0f      	ldr	r2, [pc, #60]	; (8000dfc <LCD_Write_8bitInstruction+0xa4>)
 8000dc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dc4:	6153      	str	r3, [r2, #20]
	if(byte & 1<<4)	lcd_D4_GPIO_Port->ODR |= (1<<lcd_D4_bit);
 8000dc6:	79fb      	ldrb	r3, [r7, #7]
 8000dc8:	f003 0310 	and.w	r3, r3, #16
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d005      	beq.n	8000ddc <LCD_Write_8bitInstruction+0x84>
 8000dd0:	4b0a      	ldr	r3, [pc, #40]	; (8000dfc <LCD_Write_8bitInstruction+0xa4>)
 8000dd2:	695b      	ldr	r3, [r3, #20]
 8000dd4:	4a09      	ldr	r2, [pc, #36]	; (8000dfc <LCD_Write_8bitInstruction+0xa4>)
 8000dd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000dda:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 8000ddc:	2001      	movs	r0, #1
 8000dde:	f001 fbf9 	bl	80025d4 <HAL_Delay>
	lcd_E_GPIO_Port->ODR &= ~(1<<lcd_E_bit);		// Set E to 0
 8000de2:	4b05      	ldr	r3, [pc, #20]	; (8000df8 <LCD_Write_8bitInstruction+0xa0>)
 8000de4:	695b      	ldr	r3, [r3, #20]
 8000de6:	4a04      	ldr	r2, [pc, #16]	; (8000df8 <LCD_Write_8bitInstruction+0xa0>)
 8000de8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000dec:	6153      	str	r3, [r2, #20]
}
 8000dee:	bf00      	nop
 8000df0:	3708      	adds	r7, #8
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	48000400 	.word	0x48000400
 8000dfc:	48000800 	.word	0x48000800

08000e00 <LCD_ZeroPins>:

void LCD_ZeroPins()
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
	lcd_D7_GPIO_Port->ODR &= ~(1<<lcd_D7_bit);
 8000e04:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000e08:	695b      	ldr	r3, [r3, #20]
 8000e0a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000e0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000e12:	6153      	str	r3, [r2, #20]
	lcd_D6_GPIO_Port->ODR &= ~(1<<lcd_D6_bit);
 8000e14:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000e18:	695b      	ldr	r3, [r3, #20]
 8000e1a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000e1e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000e22:	6153      	str	r3, [r2, #20]
	lcd_D5_GPIO_Port->ODR &= ~(1<<lcd_D5_bit);
 8000e24:	4b08      	ldr	r3, [pc, #32]	; (8000e48 <LCD_ZeroPins+0x48>)
 8000e26:	695b      	ldr	r3, [r3, #20]
 8000e28:	4a07      	ldr	r2, [pc, #28]	; (8000e48 <LCD_ZeroPins+0x48>)
 8000e2a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000e2e:	6153      	str	r3, [r2, #20]
	lcd_D4_GPIO_Port->ODR &= ~(1<<lcd_D4_bit);
 8000e30:	4b05      	ldr	r3, [pc, #20]	; (8000e48 <LCD_ZeroPins+0x48>)
 8000e32:	695b      	ldr	r3, [r3, #20]
 8000e34:	4a04      	ldr	r2, [pc, #16]	; (8000e48 <LCD_ZeroPins+0x48>)
 8000e36:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000e3a:	6153      	str	r3, [r2, #20]
}
 8000e3c:	bf00      	nop
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	48000800 	.word	0x48000800
 8000e4c:	00000000 	.word	0x00000000

08000e50 <DAC_Calculate_Sine_Buffer>:
uint16_t signal_amplitude = 0;
uint16_t signal_frequency = 0;
uint16_t signal_offset = 0;

void DAC_Calculate_Sine_Buffer()
{
 8000e50:	b5b0      	push	{r4, r5, r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
	for(int i=0; i<100; i++)
 8000e56:	2300      	movs	r3, #0
 8000e58:	607b      	str	r3, [r7, #4]
 8000e5a:	e048      	b.n	8000eee <DAC_Calculate_Sine_Buffer+0x9e>
	{
		sine_buffer[i] = ((signal_amplitude/2)*sin(i*2*PI/100) + signal_offset)*(4096/3300);
 8000e5c:	4b2a      	ldr	r3, [pc, #168]	; (8000f08 <DAC_Calculate_Sine_Buffer+0xb8>)
 8000e5e:	881b      	ldrh	r3, [r3, #0]
 8000e60:	085b      	lsrs	r3, r3, #1
 8000e62:	b29b      	uxth	r3, r3
 8000e64:	4618      	mov	r0, r3
 8000e66:	f7ff fb09 	bl	800047c <__aeabi_i2d>
 8000e6a:	4604      	mov	r4, r0
 8000e6c:	460d      	mov	r5, r1
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	005b      	lsls	r3, r3, #1
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff fb02 	bl	800047c <__aeabi_i2d>
 8000e78:	a321      	add	r3, pc, #132	; (adr r3, 8000f00 <DAC_Calculate_Sine_Buffer+0xb0>)
 8000e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e7e:	f7ff fb67 	bl	8000550 <__aeabi_dmul>
 8000e82:	4602      	mov	r2, r0
 8000e84:	460b      	mov	r3, r1
 8000e86:	4610      	mov	r0, r2
 8000e88:	4619      	mov	r1, r3
 8000e8a:	f04f 0200 	mov.w	r2, #0
 8000e8e:	4b1f      	ldr	r3, [pc, #124]	; (8000f0c <DAC_Calculate_Sine_Buffer+0xbc>)
 8000e90:	f7ff fc88 	bl	80007a4 <__aeabi_ddiv>
 8000e94:	4602      	mov	r2, r0
 8000e96:	460b      	mov	r3, r1
 8000e98:	ec43 2b17 	vmov	d7, r2, r3
 8000e9c:	eeb0 0a47 	vmov.f32	s0, s14
 8000ea0:	eef0 0a67 	vmov.f32	s1, s15
 8000ea4:	f006 ff70 	bl	8007d88 <sin>
 8000ea8:	ec53 2b10 	vmov	r2, r3, d0
 8000eac:	4620      	mov	r0, r4
 8000eae:	4629      	mov	r1, r5
 8000eb0:	f7ff fb4e 	bl	8000550 <__aeabi_dmul>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	460c      	mov	r4, r1
 8000eb8:	4625      	mov	r5, r4
 8000eba:	461c      	mov	r4, r3
 8000ebc:	4b14      	ldr	r3, [pc, #80]	; (8000f10 <DAC_Calculate_Sine_Buffer+0xc0>)
 8000ebe:	881b      	ldrh	r3, [r3, #0]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f7ff fadb 	bl	800047c <__aeabi_i2d>
 8000ec6:	4602      	mov	r2, r0
 8000ec8:	460b      	mov	r3, r1
 8000eca:	4620      	mov	r0, r4
 8000ecc:	4629      	mov	r1, r5
 8000ece:	f7ff f989 	bl	80001e4 <__adddf3>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	460c      	mov	r4, r1
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	4621      	mov	r1, r4
 8000eda:	f7ff fdfb 	bl	8000ad4 <__aeabi_d2uiz>
 8000ede:	4601      	mov	r1, r0
 8000ee0:	4a0c      	ldr	r2, [pc, #48]	; (8000f14 <DAC_Calculate_Sine_Buffer+0xc4>)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i=0; i<100; i++)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	3301      	adds	r3, #1
 8000eec:	607b      	str	r3, [r7, #4]
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2b63      	cmp	r3, #99	; 0x63
 8000ef2:	ddb3      	ble.n	8000e5c <DAC_Calculate_Sine_Buffer+0xc>
	}
}
 8000ef4:	bf00      	nop
 8000ef6:	3708      	adds	r7, #8
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bdb0      	pop	{r4, r5, r7, pc}
 8000efc:	f3af 8000 	nop.w
 8000f00:	4d12d84a 	.word	0x4d12d84a
 8000f04:	400921fb 	.word	0x400921fb
 8000f08:	20000042 	.word	0x20000042
 8000f0c:	40590000 	.word	0x40590000
 8000f10:	20000046 	.word	0x20000046
 8000f14:	200000bc 	.word	0x200000bc

08000f18 <DAC_Set_Output_Frequency>:

void DAC_Set_Output_Frequency()
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
	uint32_t ARR_Val = timer2_clock / (signal_frequency*100);
 8000f1e:	4b12      	ldr	r3, [pc, #72]	; (8000f68 <DAC_Set_Output_Frequency+0x50>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	4a12      	ldr	r2, [pc, #72]	; (8000f6c <DAC_Set_Output_Frequency+0x54>)
 8000f24:	8812      	ldrh	r2, [r2, #0]
 8000f26:	4611      	mov	r1, r2
 8000f28:	2264      	movs	r2, #100	; 0x64
 8000f2a:	fb02 f201 	mul.w	r2, r2, r1
 8000f2e:	fbb3 f3f2 	udiv	r3, r3, r2
 8000f32:	607b      	str	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(&htim2, ARR_Val);
 8000f34:	4b0e      	ldr	r3, [pc, #56]	; (8000f70 <DAC_Set_Output_Frequency+0x58>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	687a      	ldr	r2, [r7, #4]
 8000f3a:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f3c:	4a0c      	ldr	r2, [pc, #48]	; (8000f70 <DAC_Set_Output_Frequency+0x58>)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	60d3      	str	r3, [r2, #12]
	TIM2->CR1 = 0;				// 	Disable Timer
 8000f42:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f46:	2200      	movs	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]
	TIM2->EGR = TIM_EGR_UG;		//	Init registers
 8000f4a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f4e:	2201      	movs	r2, #1
 8000f50:	615a      	str	r2, [r3, #20]
	TIM2->CR1 = 1;				// 	Start
 8000f52:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f56:	2201      	movs	r2, #1
 8000f58:	601a      	str	r2, [r3, #0]
}
 8000f5a:	bf00      	nop
 8000f5c:	370c      	adds	r7, #12
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	20000000 	.word	0x20000000
 8000f6c:	20000044 	.word	0x20000044
 8000f70:	200002a0 	.word	0x200002a0

08000f74 <HAL_UART_RxCpltCallback>:
uint8_t measurement_mode = 0;

enum DisplayStates CurrentDisplayMode;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
	message_received = 1;
 8000f7c:	4b04      	ldr	r3, [pc, #16]	; (8000f90 <HAL_UART_RxCpltCallback+0x1c>)
 8000f7e:	2201      	movs	r2, #1
 8000f80:	701a      	strb	r2, [r3, #0]
}
 8000f82:	bf00      	nop
 8000f84:	370c      	adds	r7, #12
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	20000048 	.word	0x20000048

08000f94 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	80fb      	strh	r3, [r7, #6]
	last_ticks = HAL_GetTick();
 8000f9e:	f001 fb0d 	bl	80025bc <HAL_GetTick>
 8000fa2:	4602      	mov	r2, r0
 8000fa4:	4b15      	ldr	r3, [pc, #84]	; (8000ffc <HAL_GPIO_EXTI_Callback+0x68>)
 8000fa6:	601a      	str	r2, [r3, #0]
	if(GPIO_Pin == btn_mid_Pin)
 8000fa8:	88fb      	ldrh	r3, [r7, #6]
 8000faa:	2b40      	cmp	r3, #64	; 0x40
 8000fac:	d103      	bne.n	8000fb6 <HAL_GPIO_EXTI_Callback+0x22>
	{
		btn_mid_flag = 1;
 8000fae:	4b14      	ldr	r3, [pc, #80]	; (8001000 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	701a      	strb	r2, [r3, #0]
	}
	else if(GPIO_Pin == btn_down_Pin)
	{
		btn_down_flag = 1;
	}
}
 8000fb4:	e01d      	b.n	8000ff2 <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == btn_right_Pin)
 8000fb6:	88fb      	ldrh	r3, [r7, #6]
 8000fb8:	2b80      	cmp	r3, #128	; 0x80
 8000fba:	d103      	bne.n	8000fc4 <HAL_GPIO_EXTI_Callback+0x30>
		btn_right_flag = 1;
 8000fbc:	4b11      	ldr	r3, [pc, #68]	; (8001004 <HAL_GPIO_EXTI_Callback+0x70>)
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	701a      	strb	r2, [r3, #0]
}
 8000fc2:	e016      	b.n	8000ff2 <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == btn_up_Pin)
 8000fc4:	88fb      	ldrh	r3, [r7, #6]
 8000fc6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000fca:	d103      	bne.n	8000fd4 <HAL_GPIO_EXTI_Callback+0x40>
		btn_up_flag = 1;
 8000fcc:	4b0e      	ldr	r3, [pc, #56]	; (8001008 <HAL_GPIO_EXTI_Callback+0x74>)
 8000fce:	2201      	movs	r2, #1
 8000fd0:	701a      	strb	r2, [r3, #0]
}
 8000fd2:	e00e      	b.n	8000ff2 <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == btn_left_Pin)
 8000fd4:	88fb      	ldrh	r3, [r7, #6]
 8000fd6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000fda:	d103      	bne.n	8000fe4 <HAL_GPIO_EXTI_Callback+0x50>
		btn_left_flag = 1;
 8000fdc:	4b0b      	ldr	r3, [pc, #44]	; (800100c <HAL_GPIO_EXTI_Callback+0x78>)
 8000fde:	2201      	movs	r2, #1
 8000fe0:	701a      	strb	r2, [r3, #0]
}
 8000fe2:	e006      	b.n	8000ff2 <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == btn_down_Pin)
 8000fe4:	88fb      	ldrh	r3, [r7, #6]
 8000fe6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000fea:	d102      	bne.n	8000ff2 <HAL_GPIO_EXTI_Callback+0x5e>
		btn_down_flag = 1;
 8000fec:	4b08      	ldr	r3, [pc, #32]	; (8001010 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000fee:	2201      	movs	r2, #1
 8000ff0:	701a      	strb	r2, [r3, #0]
}
 8000ff2:	bf00      	nop
 8000ff4:	3708      	adds	r7, #8
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	20000050 	.word	0x20000050
 8001000:	20000049 	.word	0x20000049
 8001004:	2000004a 	.word	0x2000004a
 8001008:	2000004b 	.word	0x2000004b
 800100c:	2000004c 	.word	0x2000004c
 8001010:	2000004d 	.word	0x2000004d

08001014 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	f6ad 0d08 	subw	sp, sp, #2056	; 0x808
 800101a:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	uint16_t raw;
	uint16_t millivolts;
//	char msg[100];
	uint16_t adc_array[1000];
	uint16_t adc_count = 0;
 800101c:	2300      	movs	r3, #0
 800101e:	f8a7 37fe 	strh.w	r3, [r7, #2046]	; 0x7fe


	uint8_t rx_bytes[10] = {0};
 8001022:	1d3b      	adds	r3, r7, #4
 8001024:	2200      	movs	r2, #0
 8001026:	601a      	str	r2, [r3, #0]
 8001028:	605a      	str	r2, [r3, #4]
 800102a:	811a      	strh	r2, [r3, #8]
	uint8_t rx_bytes_counter = 0;
 800102c:	2300      	movs	r3, #0
 800102e:	f887 37fd 	strb.w	r3, [r7, #2045]	; 0x7fd
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001032:	f001 fa69 	bl	8002508 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001036:	f000 fa19 	bl	800146c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800103a:	f000 fbdb 	bl	80017f4 <MX_GPIO_Init>
  MX_DMA_Init();
 800103e:	f000 fbbb 	bl	80017b8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001042:	f000 fb89 	bl	8001758 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8001046:	f000 fb61 	bl	800170c <MX_TIM16_Init>
  MX_ADC1_Init();
 800104a:	f000 fa77 	bl	800153c <MX_ADC1_Init>
  MX_DAC1_Init();
 800104e:	f000 fae5 	bl	800161c <MX_DAC1_Init>
  MX_TIM2_Init();
 8001052:	f000 fb0d 	bl	8001670 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  	// Init
	HAL_UART_Transmit(&huart2, std_num, 13, 10);
 8001056:	230a      	movs	r3, #10
 8001058:	220d      	movs	r2, #13
 800105a:	49c4      	ldr	r1, [pc, #784]	; (800136c <main+0x358>)
 800105c:	48c4      	ldr	r0, [pc, #784]	; (8001370 <main+0x35c>)
 800105e:	f005 fc4b 	bl	80068f8 <HAL_UART_Transmit>
	HAL_UART_Receive_IT(&huart2, rx_byte, 1);
 8001062:	2201      	movs	r2, #1
 8001064:	49c3      	ldr	r1, [pc, #780]	; (8001374 <main+0x360>)
 8001066:	48c2      	ldr	r0, [pc, #776]	; (8001370 <main+0x35c>)
 8001068:	f005 fcda 	bl	8006a20 <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim16);
 800106c:	48c2      	ldr	r0, [pc, #776]	; (8001378 <main+0x364>)
 800106e:	f004 ff9d 	bl	8005fac <HAL_TIM_Base_Start_IT>

	LCD_Init();
 8001072:	f7ff fd4f 	bl	8000b14 <LCD_Init>

	// Init Display State
	changeDisplayState(Menu);
 8001076:	2000      	movs	r0, #0
 8001078:	f000 fcce 	bl	8001a18 <changeDisplayState>

	signal_amplitude = 400;
 800107c:	4bbf      	ldr	r3, [pc, #764]	; (800137c <main+0x368>)
 800107e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001082:	801a      	strh	r2, [r3, #0]
	signal_offset = 1000;
 8001084:	4bbe      	ldr	r3, [pc, #760]	; (8001380 <main+0x36c>)
 8001086:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800108a:	801a      	strh	r2, [r3, #0]
	signal_frequency = 800;
 800108c:	4bbd      	ldr	r3, [pc, #756]	; (8001384 <main+0x370>)
 800108e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001092:	801a      	strh	r2, [r3, #0]

	DAC_Calculate_Sine_Buffer();
 8001094:	f7ff fedc 	bl	8000e50 <DAC_Calculate_Sine_Buffer>
	DAC_Set_Output_Frequency();
 8001098:	f7ff ff3e 	bl	8000f18 <DAC_Set_Output_Frequency>
	HAL_TIM_Base_Start(&htim2);
 800109c:	48ba      	ldr	r0, [pc, #744]	; (8001388 <main+0x374>)
 800109e:	f004 ff1d 	bl	8005edc <HAL_TIM_Base_Start>
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, sine_buffer, 100, DAC_ALIGN_12B_R);
 80010a2:	2300      	movs	r3, #0
 80010a4:	9300      	str	r3, [sp, #0]
 80010a6:	2364      	movs	r3, #100	; 0x64
 80010a8:	4ab8      	ldr	r2, [pc, #736]	; (800138c <main+0x378>)
 80010aa:	2100      	movs	r1, #0
 80010ac:	48b8      	ldr	r0, [pc, #736]	; (8001390 <main+0x37c>)
 80010ae:	f002 fdb7 	bl	8003c20 <HAL_DAC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(message_received && rx_byte[0] != '\n')
 80010b2:	4bb8      	ldr	r3, [pc, #736]	; (8001394 <main+0x380>)
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d03a      	beq.n	8001130 <main+0x11c>
 80010ba:	4bae      	ldr	r3, [pc, #696]	; (8001374 <main+0x360>)
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	2b0a      	cmp	r3, #10
 80010c0:	d036      	beq.n	8001130 <main+0x11c>
	  {
		  rx_bytes[rx_bytes_counter] = rx_byte[0];
 80010c2:	f897 37fd 	ldrb.w	r3, [r7, #2045]	; 0x7fd
 80010c6:	4aab      	ldr	r2, [pc, #684]	; (8001374 <main+0x360>)
 80010c8:	7811      	ldrb	r1, [r2, #0]
 80010ca:	1d3a      	adds	r2, r7, #4
 80010cc:	54d1      	strb	r1, [r2, r3]
		  if(rx_bytes_counter == 0 && rx_byte[0] == '@'){
 80010ce:	f897 37fd 	ldrb.w	r3, [r7, #2045]	; 0x7fd
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d109      	bne.n	80010ea <main+0xd6>
 80010d6:	4ba7      	ldr	r3, [pc, #668]	; (8001374 <main+0x360>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	2b40      	cmp	r3, #64	; 0x40
 80010dc:	d105      	bne.n	80010ea <main+0xd6>
			  rx_bytes_counter++;
 80010de:	f897 37fd 	ldrb.w	r3, [r7, #2045]	; 0x7fd
 80010e2:	3301      	adds	r3, #1
 80010e4:	f887 37fd 	strb.w	r3, [r7, #2045]	; 0x7fd
 80010e8:	e01a      	b.n	8001120 <main+0x10c>
		  } else if(rx_bytes_counter > 0){
 80010ea:	f897 37fd 	ldrb.w	r3, [r7, #2045]	; 0x7fd
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d016      	beq.n	8001120 <main+0x10c>
			  rx_bytes_counter++;
 80010f2:	f897 37fd 	ldrb.w	r3, [r7, #2045]	; 0x7fd
 80010f6:	3301      	adds	r3, #1
 80010f8:	f887 37fd 	strb.w	r3, [r7, #2045]	; 0x7fd
			  if(uartRxComplete(rx_byte[0]))
 80010fc:	4b9d      	ldr	r3, [pc, #628]	; (8001374 <main+0x360>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	4618      	mov	r0, r3
 8001102:	f000 fd11 	bl	8001b28 <uartRxComplete>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d009      	beq.n	8001120 <main+0x10c>
			  {
				  interpret_rx_message(rx_bytes, rx_bytes_counter);
 800110c:	f897 27fd 	ldrb.w	r2, [r7, #2045]	; 0x7fd
 8001110:	1d3b      	adds	r3, r7, #4
 8001112:	4611      	mov	r1, r2
 8001114:	4618      	mov	r0, r3
 8001116:	f000 fd19 	bl	8001b4c <interpret_rx_message>
				  rx_bytes_counter = 0;
 800111a:	2300      	movs	r3, #0
 800111c:	f887 37fd 	strb.w	r3, [r7, #2045]	; 0x7fd
			  }
		  }
		  HAL_UART_Receive_IT(&huart2, rx_byte, 1);
 8001120:	2201      	movs	r2, #1
 8001122:	4994      	ldr	r1, [pc, #592]	; (8001374 <main+0x360>)
 8001124:	4892      	ldr	r0, [pc, #584]	; (8001370 <main+0x35c>)
 8001126:	f005 fc7b 	bl	8006a20 <HAL_UART_Receive_IT>
		  message_received = 0;
 800112a:	4b9a      	ldr	r3, [pc, #616]	; (8001394 <main+0x380>)
 800112c:	2200      	movs	r2, #0
 800112e:	701a      	strb	r2, [r3, #0]
	  }
	  if(btn_up_flag)
 8001130:	4b99      	ldr	r3, [pc, #612]	; (8001398 <main+0x384>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d010      	beq.n	800115a <main+0x146>
	  {
		  if(HAL_GetTick() - last_ticks >= 55)
 8001138:	f001 fa40 	bl	80025bc <HAL_GetTick>
 800113c:	4602      	mov	r2, r0
 800113e:	4b97      	ldr	r3, [pc, #604]	; (800139c <main+0x388>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	1ad3      	subs	r3, r2, r3
 8001144:	2b36      	cmp	r3, #54	; 0x36
 8001146:	d96d      	bls.n	8001224 <main+0x210>
		  {
			  if(HAL_GPIO_ReadPin(btn_up_GPIO_Port, btn_up_Pin))
 8001148:	f44f 7100 	mov.w	r1, #512	; 0x200
 800114c:	4894      	ldr	r0, [pc, #592]	; (80013a0 <main+0x38c>)
 800114e:	f003 faa1 	bl	8004694 <HAL_GPIO_ReadPin>
			  {
//				  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
			  }
			  btn_up_flag = 0;
 8001152:	4b91      	ldr	r3, [pc, #580]	; (8001398 <main+0x384>)
 8001154:	2200      	movs	r2, #0
 8001156:	701a      	strb	r2, [r3, #0]
 8001158:	e064      	b.n	8001224 <main+0x210>
		  }
	  }
	  else if(btn_left_flag)
 800115a:	4b92      	ldr	r3, [pc, #584]	; (80013a4 <main+0x390>)
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d010      	beq.n	8001184 <main+0x170>
	  {
		  if(HAL_GetTick() - last_ticks >= 55)
 8001162:	f001 fa2b 	bl	80025bc <HAL_GetTick>
 8001166:	4602      	mov	r2, r0
 8001168:	4b8c      	ldr	r3, [pc, #560]	; (800139c <main+0x388>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	1ad3      	subs	r3, r2, r3
 800116e:	2b36      	cmp	r3, #54	; 0x36
 8001170:	d958      	bls.n	8001224 <main+0x210>
		  {
			  if(HAL_GPIO_ReadPin(btn_left_GPIO_Port, btn_left_Pin))
 8001172:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001176:	488a      	ldr	r0, [pc, #552]	; (80013a0 <main+0x38c>)
 8001178:	f003 fa8c 	bl	8004694 <HAL_GPIO_ReadPin>
			  {
//				  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
			  }
			  btn_left_flag = 0;
 800117c:	4b89      	ldr	r3, [pc, #548]	; (80013a4 <main+0x390>)
 800117e:	2200      	movs	r2, #0
 8001180:	701a      	strb	r2, [r3, #0]
 8001182:	e04f      	b.n	8001224 <main+0x210>
		  }
	  }
	  else if(btn_down_flag)
 8001184:	4b88      	ldr	r3, [pc, #544]	; (80013a8 <main+0x394>)
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d010      	beq.n	80011ae <main+0x19a>
	  {
		  if(HAL_GetTick() - last_ticks >= 55)
 800118c:	f001 fa16 	bl	80025bc <HAL_GetTick>
 8001190:	4602      	mov	r2, r0
 8001192:	4b82      	ldr	r3, [pc, #520]	; (800139c <main+0x388>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	1ad3      	subs	r3, r2, r3
 8001198:	2b36      	cmp	r3, #54	; 0x36
 800119a:	d943      	bls.n	8001224 <main+0x210>
		  {
			  if(HAL_GPIO_ReadPin(btn_down_GPIO_Port, btn_down_Pin))
 800119c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011a0:	487f      	ldr	r0, [pc, #508]	; (80013a0 <main+0x38c>)
 80011a2:	f003 fa77 	bl	8004694 <HAL_GPIO_ReadPin>
			  {
//				  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
			  }
			  btn_down_flag = 0;
 80011a6:	4b80      	ldr	r3, [pc, #512]	; (80013a8 <main+0x394>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	701a      	strb	r2, [r3, #0]
 80011ac:	e03a      	b.n	8001224 <main+0x210>
		  }
	  }
	  else if(btn_right_flag)
 80011ae:	4b7f      	ldr	r3, [pc, #508]	; (80013ac <main+0x398>)
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d010      	beq.n	80011d8 <main+0x1c4>
	  {
		  if(HAL_GetTick() - last_ticks >= 55)
 80011b6:	f001 fa01 	bl	80025bc <HAL_GetTick>
 80011ba:	4602      	mov	r2, r0
 80011bc:	4b77      	ldr	r3, [pc, #476]	; (800139c <main+0x388>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	2b36      	cmp	r3, #54	; 0x36
 80011c4:	d92e      	bls.n	8001224 <main+0x210>
		  {
			  if(HAL_GPIO_ReadPin(btn_right_GPIO_Port, btn_right_Pin))
 80011c6:	2180      	movs	r1, #128	; 0x80
 80011c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011cc:	f003 fa62 	bl	8004694 <HAL_GPIO_ReadPin>
			  {
//				  HAL_GPIO_TogglePin(LD5_GPIO_Port, LD5_Pin);
			  }
			  btn_right_flag = 0;
 80011d0:	4b76      	ldr	r3, [pc, #472]	; (80013ac <main+0x398>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	701a      	strb	r2, [r3, #0]
 80011d6:	e025      	b.n	8001224 <main+0x210>
		  }
	  }
	  else if(btn_mid_flag)
 80011d8:	4b75      	ldr	r3, [pc, #468]	; (80013b0 <main+0x39c>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d021      	beq.n	8001224 <main+0x210>
	  {
		  if(HAL_GetTick() - last_ticks >= 55)
 80011e0:	f001 f9ec 	bl	80025bc <HAL_GetTick>
 80011e4:	4602      	mov	r2, r0
 80011e6:	4b6d      	ldr	r3, [pc, #436]	; (800139c <main+0x388>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	2b36      	cmp	r3, #54	; 0x36
 80011ee:	d919      	bls.n	8001224 <main+0x210>
		  {
			  if(HAL_GPIO_ReadPin(btn_mid_GPIO_Port, btn_mid_Pin))
 80011f0:	2140      	movs	r1, #64	; 0x40
 80011f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011f6:	f003 fa4d 	bl	8004694 <HAL_GPIO_ReadPin>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d00e      	beq.n	800121e <main+0x20a>
			  {
				  // Toggle Menu Display state
				  if(CurrentDisplayMode == Menu){
 8001200:	4b6c      	ldr	r3, [pc, #432]	; (80013b4 <main+0x3a0>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d103      	bne.n	8001210 <main+0x1fc>
//					  DisplayMode = Measurement;
					  changeDisplayState(Measurement);
 8001208:	2001      	movs	r0, #1
 800120a:	f000 fc05 	bl	8001a18 <changeDisplayState>
 800120e:	e006      	b.n	800121e <main+0x20a>
				  } else if(CurrentDisplayMode == Measurement){
 8001210:	4b68      	ldr	r3, [pc, #416]	; (80013b4 <main+0x3a0>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	2b01      	cmp	r3, #1
 8001216:	d102      	bne.n	800121e <main+0x20a>
//					  DisplayMode = Menu;
					  changeDisplayState(Menu);
 8001218:	2000      	movs	r0, #0
 800121a:	f000 fbfd 	bl	8001a18 <changeDisplayState>
				  }
			  }
			  btn_mid_flag = 0;
 800121e:	4b64      	ldr	r3, [pc, #400]	; (80013b0 <main+0x39c>)
 8001220:	2200      	movs	r2, #0
 8001222:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  // ADC TIM16 interrupt
	  if(adc_timer_flag)
 8001224:	4b64      	ldr	r3, [pc, #400]	; (80013b8 <main+0x3a4>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	2b00      	cmp	r3, #0
 800122a:	f43f af42 	beq.w	80010b2 <main+0x9e>
	  {
		  if(adc_count > 999)
 800122e:	f8b7 37fe 	ldrh.w	r3, [r7, #2046]	; 0x7fe
 8001232:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001236:	f0c0 80c9 	bcc.w	80013cc <main+0x3b8>
		  {
			  // Do calculations every 1000 readings
			  adc_count = 0;
 800123a:	2300      	movs	r3, #0
 800123c:	f8a7 37fe 	strh.w	r3, [r7, #2046]	; 0x7fe
			  uint32_t total = 0;
 8001240:	2300      	movs	r3, #0
 8001242:	f8c7 37f8 	str.w	r3, [r7, #2040]	; 0x7f8
			  uint16_t max = 0;
 8001246:	2300      	movs	r3, #0
 8001248:	f8a7 37f6 	strh.w	r3, [r7, #2038]	; 0x7f6
			  uint16_t min = adc_array[99]; // arbitrary value
 800124c:	f107 0310 	add.w	r3, r7, #16
 8001250:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	; 0xc6
 8001254:	f8a7 37f4 	strh.w	r3, [r7, #2036]	; 0x7f4
			  int16_t diff = 0;
 8001258:	2300      	movs	r3, #0
 800125a:	f8a7 37e2 	strh.w	r3, [r7, #2018]	; 0x7e2
			  int16_t prev_diff = 0;
 800125e:	2300      	movs	r3, #0
 8001260:	f8a7 37f2 	strh.w	r3, [r7, #2034]	; 0x7f2
			  uint16_t mid_passes = 0;
 8001264:	2300      	movs	r3, #0
 8001266:	f8a7 37f0 	strh.w	r3, [r7, #2032]	; 0x7f0
			  // 1000 measurements at 5kHz take 200ms
			  for(int x = 0; x < 1000; x++)
 800126a:	2300      	movs	r3, #0
 800126c:	f8c7 37ec 	str.w	r3, [r7, #2028]	; 0x7ec
 8001270:	e035      	b.n	80012de <main+0x2ca>
			  {
				  total += adc_array[x];
 8001272:	f107 0310 	add.w	r3, r7, #16
 8001276:	f8d7 27ec 	ldr.w	r2, [r7, #2028]	; 0x7ec
 800127a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800127e:	461a      	mov	r2, r3
 8001280:	f8d7 37f8 	ldr.w	r3, [r7, #2040]	; 0x7f8
 8001284:	4413      	add	r3, r2
 8001286:	f8c7 37f8 	str.w	r3, [r7, #2040]	; 0x7f8
				  if(adc_array[x] > max)
 800128a:	f107 0310 	add.w	r3, r7, #16
 800128e:	f8d7 27ec 	ldr.w	r2, [r7, #2028]	; 0x7ec
 8001292:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001296:	f8b7 27f6 	ldrh.w	r2, [r7, #2038]	; 0x7f6
 800129a:	429a      	cmp	r2, r3
 800129c:	d208      	bcs.n	80012b0 <main+0x29c>
				  {
					  max = adc_array[x];
 800129e:	f107 0310 	add.w	r3, r7, #16
 80012a2:	f8d7 27ec 	ldr.w	r2, [r7, #2028]	; 0x7ec
 80012a6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80012aa:	f8a7 37f6 	strh.w	r3, [r7, #2038]	; 0x7f6
 80012ae:	e011      	b.n	80012d4 <main+0x2c0>
				  }
				  else if(adc_array[x] < min)
 80012b0:	f107 0310 	add.w	r3, r7, #16
 80012b4:	f8d7 27ec 	ldr.w	r2, [r7, #2028]	; 0x7ec
 80012b8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80012bc:	f8b7 27f4 	ldrh.w	r2, [r7, #2036]	; 0x7f4
 80012c0:	429a      	cmp	r2, r3
 80012c2:	d907      	bls.n	80012d4 <main+0x2c0>
				  {
					  min = adc_array[x];
 80012c4:	f107 0310 	add.w	r3, r7, #16
 80012c8:	f8d7 27ec 	ldr.w	r2, [r7, #2028]	; 0x7ec
 80012cc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80012d0:	f8a7 37f4 	strh.w	r3, [r7, #2036]	; 0x7f4
			  for(int x = 0; x < 1000; x++)
 80012d4:	f8d7 37ec 	ldr.w	r3, [r7, #2028]	; 0x7ec
 80012d8:	3301      	adds	r3, #1
 80012da:	f8c7 37ec 	str.w	r3, [r7, #2028]	; 0x7ec
 80012de:	f8d7 37ec 	ldr.w	r3, [r7, #2028]	; 0x7ec
 80012e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80012e6:	dbc4      	blt.n	8001272 <main+0x25e>
				  }
			  }
//			  measured_offset = total/1000;
			  measured_offset = 1000;
 80012e8:	4b34      	ldr	r3, [pc, #208]	; (80013bc <main+0x3a8>)
 80012ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80012ee:	801a      	strh	r2, [r3, #0]
			  for(int x = 0; x < 1000; x++)
 80012f0:	2300      	movs	r3, #0
 80012f2:	f8c7 37e8 	str.w	r3, [r7, #2024]	; 0x7e8
 80012f6:	e021      	b.n	800133c <main+0x328>
			  {
				  // Calculate frequency
				  diff = adc_array[x] - measured_offset;
 80012f8:	f107 0310 	add.w	r3, r7, #16
 80012fc:	f8d7 27e8 	ldr.w	r2, [r7, #2024]	; 0x7e8
 8001300:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8001304:	4b2d      	ldr	r3, [pc, #180]	; (80013bc <main+0x3a8>)
 8001306:	881b      	ldrh	r3, [r3, #0]
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	b29b      	uxth	r3, r3
 800130c:	f8a7 37e2 	strh.w	r3, [r7, #2018]	; 0x7e2
				  if(diff > 0 && prev_diff < 0)
 8001310:	f9b7 37e2 	ldrsh.w	r3, [r7, #2018]	; 0x7e2
 8001314:	2b00      	cmp	r3, #0
 8001316:	dd08      	ble.n	800132a <main+0x316>
 8001318:	f9b7 37f2 	ldrsh.w	r3, [r7, #2034]	; 0x7f2
 800131c:	2b00      	cmp	r3, #0
 800131e:	da04      	bge.n	800132a <main+0x316>
				  {
					  mid_passes++;
 8001320:	f8b7 37f0 	ldrh.w	r3, [r7, #2032]	; 0x7f0
 8001324:	3301      	adds	r3, #1
 8001326:	f8a7 37f0 	strh.w	r3, [r7, #2032]	; 0x7f0
				  }
				  prev_diff = diff;
 800132a:	f8b7 37e2 	ldrh.w	r3, [r7, #2018]	; 0x7e2
 800132e:	f8a7 37f2 	strh.w	r3, [r7, #2034]	; 0x7f2
			  for(int x = 0; x < 1000; x++)
 8001332:	f8d7 37e8 	ldr.w	r3, [r7, #2024]	; 0x7e8
 8001336:	3301      	adds	r3, #1
 8001338:	f8c7 37e8 	str.w	r3, [r7, #2024]	; 0x7e8
 800133c:	f8d7 37e8 	ldr.w	r3, [r7, #2024]	; 0x7e8
 8001340:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001344:	dbd8      	blt.n	80012f8 <main+0x2e4>
			  }
			  measured_period = 50000/(mid_passes);
 8001346:	f8b7 37f0 	ldrh.w	r3, [r7, #2032]	; 0x7f0
 800134a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800134e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001352:	b29a      	uxth	r2, r3
 8001354:	4b1a      	ldr	r3, [pc, #104]	; (80013c0 <main+0x3ac>)
 8001356:	801a      	strh	r2, [r3, #0]
//			  measured_frequency = 1000000/measured_period;
			  measured_frequency = 5250;
 8001358:	4b1a      	ldr	r3, [pc, #104]	; (80013c4 <main+0x3b0>)
 800135a:	f241 4282 	movw	r2, #5250	; 0x1482
 800135e:	801a      	strh	r2, [r3, #0]
//			  measured_amplitude = max - min;
			  measured_amplitude = 500;
 8001360:	4b19      	ldr	r3, [pc, #100]	; (80013c8 <main+0x3b4>)
 8001362:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001366:	801a      	strh	r2, [r3, #0]
 8001368:	e06e      	b.n	8001448 <main+0x434>
 800136a:	bf00      	nop
 800136c:	20000008 	.word	0x20000008
 8001370:	200002ec 	.word	0x200002ec
 8001374:	2000029c 	.word	0x2000029c
 8001378:	20000370 	.word	0x20000370
 800137c:	20000042 	.word	0x20000042
 8001380:	20000046 	.word	0x20000046
 8001384:	20000044 	.word	0x20000044
 8001388:	200002a0 	.word	0x200002a0
 800138c:	200000bc 	.word	0x200000bc
 8001390:	20000060 	.word	0x20000060
 8001394:	20000048 	.word	0x20000048
 8001398:	2000004b 	.word	0x2000004b
 800139c:	20000050 	.word	0x20000050
 80013a0:	48000400 	.word	0x48000400
 80013a4:	2000004c 	.word	0x2000004c
 80013a8:	2000004d 	.word	0x2000004d
 80013ac:	2000004a 	.word	0x2000004a
 80013b0:	20000049 	.word	0x20000049
 80013b4:	20000074 	.word	0x20000074
 80013b8:	2000004e 	.word	0x2000004e
 80013bc:	2000005a 	.word	0x2000005a
 80013c0:	20000058 	.word	0x20000058
 80013c4:	20000056 	.word	0x20000056
 80013c8:	20000054 	.word	0x20000054
//			  sprintf(msg, "Max: %u\nMin: %u\nOffset: %u\nFrequency: %u\nAmplitude: %u\n\n", max, min, offset, frequency, amplitude);
//			  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 10);
		  }
		  else
		  {
			  HAL_ADC_Start(&hadc1);
 80013cc:	4822      	ldr	r0, [pc, #136]	; (8001458 <main+0x444>)
 80013ce:	f001 fb1d 	bl	8002a0c <HAL_ADC_Start>
			  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80013d2:	f04f 31ff 	mov.w	r1, #4294967295
 80013d6:	4820      	ldr	r0, [pc, #128]	; (8001458 <main+0x444>)
 80013d8:	f001 fc64 	bl	8002ca4 <HAL_ADC_PollForConversion>
			  raw = HAL_ADC_GetValue(&hadc1);
 80013dc:	481e      	ldr	r0, [pc, #120]	; (8001458 <main+0x444>)
 80013de:	f001 fd63 	bl	8002ea8 <HAL_ADC_GetValue>
 80013e2:	4603      	mov	r3, r0
 80013e4:	f8a7 37e6 	strh.w	r3, [r7, #2022]	; 0x7e6
			  HAL_ADC_Stop(&hadc1);
 80013e8:	481b      	ldr	r0, [pc, #108]	; (8001458 <main+0x444>)
 80013ea:	f001 fc25 	bl	8002c38 <HAL_ADC_Stop>
			  millivolts = raw*3300/4095;
 80013ee:	f8b7 37e6 	ldrh.w	r3, [r7, #2022]	; 0x7e6
 80013f2:	f640 42e4 	movw	r2, #3300	; 0xce4
 80013f6:	fb02 f303 	mul.w	r3, r2, r3
 80013fa:	4a18      	ldr	r2, [pc, #96]	; (800145c <main+0x448>)
 80013fc:	fb82 1203 	smull	r1, r2, r2, r3
 8001400:	441a      	add	r2, r3
 8001402:	12d2      	asrs	r2, r2, #11
 8001404:	17db      	asrs	r3, r3, #31
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	f8a7 37e4 	strh.w	r3, [r7, #2020]	; 0x7e4
			  millivolts += 100*millivolts/1000; // Calibration
 800140c:	f8b7 37e4 	ldrh.w	r3, [r7, #2020]	; 0x7e4
 8001410:	2264      	movs	r2, #100	; 0x64
 8001412:	fb02 f303 	mul.w	r3, r2, r3
 8001416:	4a12      	ldr	r2, [pc, #72]	; (8001460 <main+0x44c>)
 8001418:	fb82 1203 	smull	r1, r2, r2, r3
 800141c:	1192      	asrs	r2, r2, #6
 800141e:	17db      	asrs	r3, r3, #31
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	b29a      	uxth	r2, r3
 8001424:	f8b7 37e4 	ldrh.w	r3, [r7, #2020]	; 0x7e4
 8001428:	4413      	add	r3, r2
 800142a:	f8a7 37e4 	strh.w	r3, [r7, #2020]	; 0x7e4
			  adc_array[adc_count] = millivolts;
 800142e:	f8b7 27fe 	ldrh.w	r2, [r7, #2046]	; 0x7fe
 8001432:	f107 0310 	add.w	r3, r7, #16
 8001436:	f8b7 17e4 	ldrh.w	r1, [r7, #2020]	; 0x7e4
 800143a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			  adc_count++;
 800143e:	f8b7 37fe 	ldrh.w	r3, [r7, #2046]	; 0x7fe
 8001442:	3301      	adds	r3, #1
 8001444:	f8a7 37fe 	strh.w	r3, [r7, #2046]	; 0x7fe
		  }

		  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_4);
 8001448:	2110      	movs	r1, #16
 800144a:	4806      	ldr	r0, [pc, #24]	; (8001464 <main+0x450>)
 800144c:	f003 f952 	bl	80046f4 <HAL_GPIO_TogglePin>
		  adc_timer_flag = 0;
 8001450:	4b05      	ldr	r3, [pc, #20]	; (8001468 <main+0x454>)
 8001452:	2200      	movs	r2, #0
 8001454:	701a      	strb	r2, [r3, #0]
	  if(message_received && rx_byte[0] != '\n')
 8001456:	e62c      	b.n	80010b2 <main+0x9e>
 8001458:	2000024c 	.word	0x2000024c
 800145c:	80080081 	.word	0x80080081
 8001460:	10624dd3 	.word	0x10624dd3
 8001464:	48000800 	.word	0x48000800
 8001468:	2000004e 	.word	0x2000004e

0800146c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b0a6      	sub	sp, #152	; 0x98
 8001470:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001472:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001476:	2228      	movs	r2, #40	; 0x28
 8001478:	2100      	movs	r1, #0
 800147a:	4618      	mov	r0, r3
 800147c:	f006 fc7c 	bl	8007d78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001480:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	605a      	str	r2, [r3, #4]
 800148a:	609a      	str	r2, [r3, #8]
 800148c:	60da      	str	r2, [r3, #12]
 800148e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001490:	1d3b      	adds	r3, r7, #4
 8001492:	2258      	movs	r2, #88	; 0x58
 8001494:	2100      	movs	r1, #0
 8001496:	4618      	mov	r0, r3
 8001498:	f006 fc6e 	bl	8007d78 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800149c:	2302      	movs	r3, #2
 800149e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014a0:	2301      	movs	r3, #1
 80014a2:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014a4:	2310      	movs	r3, #16
 80014a6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014aa:	2302      	movs	r3, #2
 80014ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014b4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80014b8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80014bc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80014c0:	2300      	movs	r3, #0
 80014c2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014c6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80014ca:	4618      	mov	r0, r3
 80014cc:	f003 f944 	bl	8004758 <HAL_RCC_OscConfig>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80014d6:	f000 fe03 	bl	80020e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014da:	230f      	movs	r3, #15
 80014dc:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014de:	2302      	movs	r3, #2
 80014e0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014e2:	2300      	movs	r3, #0
 80014e4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014ea:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014ec:	2300      	movs	r3, #0
 80014ee:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014f0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80014f4:	2102      	movs	r1, #2
 80014f6:	4618      	mov	r0, r3
 80014f8:	f004 f844 	bl	8005584 <HAL_RCC_ClockConfig>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001502:	f000 fded 	bl	80020e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM16
 8001506:	4b0c      	ldr	r3, [pc, #48]	; (8001538 <SystemClock_Config+0xcc>)
 8001508:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_TIM2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800150a:	2300      	movs	r3, #0
 800150c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800150e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001512:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 8001514:	2300      	movs	r3, #0
 8001516:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 8001518:	2300      	movs	r3, #0
 800151a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800151c:	1d3b      	adds	r3, r7, #4
 800151e:	4618      	mov	r0, r3
 8001520:	f004 fa66 	bl	80059f0 <HAL_RCCEx_PeriphCLKConfig>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800152a:	f000 fdd9 	bl	80020e0 <Error_Handler>
  }
}
 800152e:	bf00      	nop
 8001530:	3798      	adds	r7, #152	; 0x98
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	00900082 	.word	0x00900082

0800153c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b08a      	sub	sp, #40	; 0x28
 8001540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001542:	f107 031c 	add.w	r3, r7, #28
 8001546:	2200      	movs	r2, #0
 8001548:	601a      	str	r2, [r3, #0]
 800154a:	605a      	str	r2, [r3, #4]
 800154c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800154e:	1d3b      	adds	r3, r7, #4
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	605a      	str	r2, [r3, #4]
 8001556:	609a      	str	r2, [r3, #8]
 8001558:	60da      	str	r2, [r3, #12]
 800155a:	611a      	str	r2, [r3, #16]
 800155c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 800155e:	4b2e      	ldr	r3, [pc, #184]	; (8001618 <MX_ADC1_Init+0xdc>)
 8001560:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001564:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001566:	4b2c      	ldr	r3, [pc, #176]	; (8001618 <MX_ADC1_Init+0xdc>)
 8001568:	2200      	movs	r2, #0
 800156a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800156c:	4b2a      	ldr	r3, [pc, #168]	; (8001618 <MX_ADC1_Init+0xdc>)
 800156e:	2200      	movs	r2, #0
 8001570:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001572:	4b29      	ldr	r3, [pc, #164]	; (8001618 <MX_ADC1_Init+0xdc>)
 8001574:	2200      	movs	r2, #0
 8001576:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001578:	4b27      	ldr	r3, [pc, #156]	; (8001618 <MX_ADC1_Init+0xdc>)
 800157a:	2200      	movs	r2, #0
 800157c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800157e:	4b26      	ldr	r3, [pc, #152]	; (8001618 <MX_ADC1_Init+0xdc>)
 8001580:	2200      	movs	r2, #0
 8001582:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001586:	4b24      	ldr	r3, [pc, #144]	; (8001618 <MX_ADC1_Init+0xdc>)
 8001588:	2200      	movs	r2, #0
 800158a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800158c:	4b22      	ldr	r3, [pc, #136]	; (8001618 <MX_ADC1_Init+0xdc>)
 800158e:	2201      	movs	r2, #1
 8001590:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001592:	4b21      	ldr	r3, [pc, #132]	; (8001618 <MX_ADC1_Init+0xdc>)
 8001594:	2200      	movs	r2, #0
 8001596:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001598:	4b1f      	ldr	r3, [pc, #124]	; (8001618 <MX_ADC1_Init+0xdc>)
 800159a:	2201      	movs	r2, #1
 800159c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800159e:	4b1e      	ldr	r3, [pc, #120]	; (8001618 <MX_ADC1_Init+0xdc>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015a6:	4b1c      	ldr	r3, [pc, #112]	; (8001618 <MX_ADC1_Init+0xdc>)
 80015a8:	2204      	movs	r2, #4
 80015aa:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80015ac:	4b1a      	ldr	r3, [pc, #104]	; (8001618 <MX_ADC1_Init+0xdc>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80015b2:	4b19      	ldr	r3, [pc, #100]	; (8001618 <MX_ADC1_Init+0xdc>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015b8:	4817      	ldr	r0, [pc, #92]	; (8001618 <MX_ADC1_Init+0xdc>)
 80015ba:	f001 f82d 	bl	8002618 <HAL_ADC_Init>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80015c4:	f000 fd8c 	bl	80020e0 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80015c8:	2300      	movs	r3, #0
 80015ca:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80015cc:	f107 031c 	add.w	r3, r7, #28
 80015d0:	4619      	mov	r1, r3
 80015d2:	4811      	ldr	r0, [pc, #68]	; (8001618 <MX_ADC1_Init+0xdc>)
 80015d4:	f001 ff62 	bl	800349c <HAL_ADCEx_MultiModeConfigChannel>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80015de:	f000 fd7f 	bl	80020e0 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80015e2:	2301      	movs	r3, #1
 80015e4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015e6:	2301      	movs	r3, #1
 80015e8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80015ea:	2300      	movs	r3, #0
 80015ec:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80015ee:	2300      	movs	r3, #0
 80015f0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80015f2:	2300      	movs	r3, #0
 80015f4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80015f6:	2300      	movs	r3, #0
 80015f8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015fa:	1d3b      	adds	r3, r7, #4
 80015fc:	4619      	mov	r1, r3
 80015fe:	4806      	ldr	r0, [pc, #24]	; (8001618 <MX_ADC1_Init+0xdc>)
 8001600:	f001 fc60 	bl	8002ec4 <HAL_ADC_ConfigChannel>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 800160a:	f000 fd69 	bl	80020e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800160e:	bf00      	nop
 8001610:	3728      	adds	r7, #40	; 0x28
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	2000024c 	.word	0x2000024c

0800161c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001622:	1d3b      	adds	r3, r7, #4
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	605a      	str	r2, [r3, #4]
 800162a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 800162c:	4b0e      	ldr	r3, [pc, #56]	; (8001668 <MX_DAC1_Init+0x4c>)
 800162e:	4a0f      	ldr	r2, [pc, #60]	; (800166c <MX_DAC1_Init+0x50>)
 8001630:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001632:	480d      	ldr	r0, [pc, #52]	; (8001668 <MX_DAC1_Init+0x4c>)
 8001634:	f002 fab3 	bl	8003b9e <HAL_DAC_Init>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_DAC1_Init+0x26>
  {
    Error_Handler();
 800163e:	f000 fd4f 	bl	80020e0 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001642:	2324      	movs	r3, #36	; 0x24
 8001644:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001646:	2300      	movs	r3, #0
 8001648:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800164a:	1d3b      	adds	r3, r7, #4
 800164c:	2200      	movs	r2, #0
 800164e:	4619      	mov	r1, r3
 8001650:	4805      	ldr	r0, [pc, #20]	; (8001668 <MX_DAC1_Init+0x4c>)
 8001652:	f002 fb93 	bl	8003d7c <HAL_DAC_ConfigChannel>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <MX_DAC1_Init+0x44>
  {
    Error_Handler();
 800165c:	f000 fd40 	bl	80020e0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001660:	bf00      	nop
 8001662:	3710      	adds	r7, #16
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	20000060 	.word	0x20000060
 800166c:	40007400 	.word	0x40007400

08001670 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b088      	sub	sp, #32
 8001674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001676:	f107 0310 	add.w	r3, r7, #16
 800167a:	2200      	movs	r2, #0
 800167c:	601a      	str	r2, [r3, #0]
 800167e:	605a      	str	r2, [r3, #4]
 8001680:	609a      	str	r2, [r3, #8]
 8001682:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001684:	1d3b      	adds	r3, r7, #4
 8001686:	2200      	movs	r2, #0
 8001688:	601a      	str	r2, [r3, #0]
 800168a:	605a      	str	r2, [r3, #4]
 800168c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800168e:	4b1e      	ldr	r3, [pc, #120]	; (8001708 <MX_TIM2_Init+0x98>)
 8001690:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001694:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001696:	4b1c      	ldr	r3, [pc, #112]	; (8001708 <MX_TIM2_Init+0x98>)
 8001698:	2200      	movs	r2, #0
 800169a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800169c:	4b1a      	ldr	r3, [pc, #104]	; (8001708 <MX_TIM2_Init+0x98>)
 800169e:	2200      	movs	r2, #0
 80016a0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80016a2:	4b19      	ldr	r3, [pc, #100]	; (8001708 <MX_TIM2_Init+0x98>)
 80016a4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80016a8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016aa:	4b17      	ldr	r3, [pc, #92]	; (8001708 <MX_TIM2_Init+0x98>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016b0:	4b15      	ldr	r3, [pc, #84]	; (8001708 <MX_TIM2_Init+0x98>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016b6:	4814      	ldr	r0, [pc, #80]	; (8001708 <MX_TIM2_Init+0x98>)
 80016b8:	f004 fbb8 	bl	8005e2c <HAL_TIM_Base_Init>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80016c2:	f000 fd0d 	bl	80020e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016ca:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016cc:	f107 0310 	add.w	r3, r7, #16
 80016d0:	4619      	mov	r1, r3
 80016d2:	480d      	ldr	r0, [pc, #52]	; (8001708 <MX_TIM2_Init+0x98>)
 80016d4:	f004 fdf9 	bl	80062ca <HAL_TIM_ConfigClockSource>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80016de:	f000 fcff 	bl	80020e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80016e2:	2320      	movs	r3, #32
 80016e4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016e6:	2300      	movs	r3, #0
 80016e8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016ea:	1d3b      	adds	r3, r7, #4
 80016ec:	4619      	mov	r1, r3
 80016ee:	4806      	ldr	r0, [pc, #24]	; (8001708 <MX_TIM2_Init+0x98>)
 80016f0:	f005 f80a 	bl	8006708 <HAL_TIMEx_MasterConfigSynchronization>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80016fa:	f000 fcf1 	bl	80020e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80016fe:	bf00      	nop
 8001700:	3720      	adds	r7, #32
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	200002a0 	.word	0x200002a0

0800170c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001710:	4b0f      	ldr	r3, [pc, #60]	; (8001750 <MX_TIM16_Init+0x44>)
 8001712:	4a10      	ldr	r2, [pc, #64]	; (8001754 <MX_TIM16_Init+0x48>)
 8001714:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 72-1;
 8001716:	4b0e      	ldr	r3, [pc, #56]	; (8001750 <MX_TIM16_Init+0x44>)
 8001718:	2247      	movs	r2, #71	; 0x47
 800171a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800171c:	4b0c      	ldr	r3, [pc, #48]	; (8001750 <MX_TIM16_Init+0x44>)
 800171e:	2200      	movs	r2, #0
 8001720:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 50 - 1;
 8001722:	4b0b      	ldr	r3, [pc, #44]	; (8001750 <MX_TIM16_Init+0x44>)
 8001724:	2231      	movs	r2, #49	; 0x31
 8001726:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001728:	4b09      	ldr	r3, [pc, #36]	; (8001750 <MX_TIM16_Init+0x44>)
 800172a:	2200      	movs	r2, #0
 800172c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800172e:	4b08      	ldr	r3, [pc, #32]	; (8001750 <MX_TIM16_Init+0x44>)
 8001730:	2200      	movs	r2, #0
 8001732:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001734:	4b06      	ldr	r3, [pc, #24]	; (8001750 <MX_TIM16_Init+0x44>)
 8001736:	2200      	movs	r2, #0
 8001738:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800173a:	4805      	ldr	r0, [pc, #20]	; (8001750 <MX_TIM16_Init+0x44>)
 800173c:	f004 fb76 	bl	8005e2c <HAL_TIM_Base_Init>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8001746:	f000 fccb 	bl	80020e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	20000370 	.word	0x20000370
 8001754:	40014400 	.word	0x40014400

08001758 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800175c:	4b14      	ldr	r3, [pc, #80]	; (80017b0 <MX_USART2_UART_Init+0x58>)
 800175e:	4a15      	ldr	r2, [pc, #84]	; (80017b4 <MX_USART2_UART_Init+0x5c>)
 8001760:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001762:	4b13      	ldr	r3, [pc, #76]	; (80017b0 <MX_USART2_UART_Init+0x58>)
 8001764:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001768:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800176a:	4b11      	ldr	r3, [pc, #68]	; (80017b0 <MX_USART2_UART_Init+0x58>)
 800176c:	2200      	movs	r2, #0
 800176e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001770:	4b0f      	ldr	r3, [pc, #60]	; (80017b0 <MX_USART2_UART_Init+0x58>)
 8001772:	2200      	movs	r2, #0
 8001774:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001776:	4b0e      	ldr	r3, [pc, #56]	; (80017b0 <MX_USART2_UART_Init+0x58>)
 8001778:	2200      	movs	r2, #0
 800177a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800177c:	4b0c      	ldr	r3, [pc, #48]	; (80017b0 <MX_USART2_UART_Init+0x58>)
 800177e:	220c      	movs	r2, #12
 8001780:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001782:	4b0b      	ldr	r3, [pc, #44]	; (80017b0 <MX_USART2_UART_Init+0x58>)
 8001784:	2200      	movs	r2, #0
 8001786:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001788:	4b09      	ldr	r3, [pc, #36]	; (80017b0 <MX_USART2_UART_Init+0x58>)
 800178a:	2200      	movs	r2, #0
 800178c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800178e:	4b08      	ldr	r3, [pc, #32]	; (80017b0 <MX_USART2_UART_Init+0x58>)
 8001790:	2200      	movs	r2, #0
 8001792:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001794:	4b06      	ldr	r3, [pc, #24]	; (80017b0 <MX_USART2_UART_Init+0x58>)
 8001796:	2200      	movs	r2, #0
 8001798:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800179a:	4805      	ldr	r0, [pc, #20]	; (80017b0 <MX_USART2_UART_Init+0x58>)
 800179c:	f005 f85e 	bl	800685c <HAL_UART_Init>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80017a6:	f000 fc9b 	bl	80020e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	200002ec 	.word	0x200002ec
 80017b4:	40004400 	.word	0x40004400

080017b8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80017be:	4b0c      	ldr	r3, [pc, #48]	; (80017f0 <MX_DMA_Init+0x38>)
 80017c0:	695b      	ldr	r3, [r3, #20]
 80017c2:	4a0b      	ldr	r2, [pc, #44]	; (80017f0 <MX_DMA_Init+0x38>)
 80017c4:	f043 0301 	orr.w	r3, r3, #1
 80017c8:	6153      	str	r3, [r2, #20]
 80017ca:	4b09      	ldr	r3, [pc, #36]	; (80017f0 <MX_DMA_Init+0x38>)
 80017cc:	695b      	ldr	r3, [r3, #20]
 80017ce:	f003 0301 	and.w	r3, r3, #1
 80017d2:	607b      	str	r3, [r7, #4]
 80017d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80017d6:	2200      	movs	r2, #0
 80017d8:	2100      	movs	r1, #0
 80017da:	200d      	movs	r0, #13
 80017dc:	f002 f9a9 	bl	8003b32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80017e0:	200d      	movs	r0, #13
 80017e2:	f002 f9c2 	bl	8003b6a <HAL_NVIC_EnableIRQ>

}
 80017e6:	bf00      	nop
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40021000 	.word	0x40021000

080017f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b08a      	sub	sp, #40	; 0x28
 80017f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017fa:	f107 0314 	add.w	r3, r7, #20
 80017fe:	2200      	movs	r2, #0
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	605a      	str	r2, [r3, #4]
 8001804:	609a      	str	r2, [r3, #8]
 8001806:	60da      	str	r2, [r3, #12]
 8001808:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800180a:	4b75      	ldr	r3, [pc, #468]	; (80019e0 <MX_GPIO_Init+0x1ec>)
 800180c:	695b      	ldr	r3, [r3, #20]
 800180e:	4a74      	ldr	r2, [pc, #464]	; (80019e0 <MX_GPIO_Init+0x1ec>)
 8001810:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001814:	6153      	str	r3, [r2, #20]
 8001816:	4b72      	ldr	r3, [pc, #456]	; (80019e0 <MX_GPIO_Init+0x1ec>)
 8001818:	695b      	ldr	r3, [r3, #20]
 800181a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800181e:	613b      	str	r3, [r7, #16]
 8001820:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001822:	4b6f      	ldr	r3, [pc, #444]	; (80019e0 <MX_GPIO_Init+0x1ec>)
 8001824:	695b      	ldr	r3, [r3, #20]
 8001826:	4a6e      	ldr	r2, [pc, #440]	; (80019e0 <MX_GPIO_Init+0x1ec>)
 8001828:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800182c:	6153      	str	r3, [r2, #20]
 800182e:	4b6c      	ldr	r3, [pc, #432]	; (80019e0 <MX_GPIO_Init+0x1ec>)
 8001830:	695b      	ldr	r3, [r3, #20]
 8001832:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001836:	60fb      	str	r3, [r7, #12]
 8001838:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800183a:	4b69      	ldr	r3, [pc, #420]	; (80019e0 <MX_GPIO_Init+0x1ec>)
 800183c:	695b      	ldr	r3, [r3, #20]
 800183e:	4a68      	ldr	r2, [pc, #416]	; (80019e0 <MX_GPIO_Init+0x1ec>)
 8001840:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001844:	6153      	str	r3, [r2, #20]
 8001846:	4b66      	ldr	r3, [pc, #408]	; (80019e0 <MX_GPIO_Init+0x1ec>)
 8001848:	695b      	ldr	r3, [r3, #20]
 800184a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800184e:	60bb      	str	r3, [r7, #8]
 8001850:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001852:	4b63      	ldr	r3, [pc, #396]	; (80019e0 <MX_GPIO_Init+0x1ec>)
 8001854:	695b      	ldr	r3, [r3, #20]
 8001856:	4a62      	ldr	r2, [pc, #392]	; (80019e0 <MX_GPIO_Init+0x1ec>)
 8001858:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800185c:	6153      	str	r3, [r2, #20]
 800185e:	4b60      	ldr	r3, [pc, #384]	; (80019e0 <MX_GPIO_Init+0x1ec>)
 8001860:	695b      	ldr	r3, [r3, #20]
 8001862:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001866:	607b      	str	r3, [r7, #4]
 8001868:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LD5_Pin|LD4_Pin|lcd_D6_Pin 
 800186a:	2200      	movs	r2, #0
 800186c:	f44f 51f1 	mov.w	r1, #7712	; 0x1e20
 8001870:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001874:	f002 ff26 	bl	80046c4 <HAL_GPIO_WritePin>
                          |lcd_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|lcd_D4_Pin|LD3_Pin|lcd_D5_Pin, GPIO_PIN_RESET);
 8001878:	2200      	movs	r2, #0
 800187a:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
 800187e:	4859      	ldr	r0, [pc, #356]	; (80019e4 <MX_GPIO_Init+0x1f0>)
 8001880:	f002 ff20 	bl	80046c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, lcd_blown_Pin|lcd_RS_Pin|lcd_E_Pin, GPIO_PIN_RESET);
 8001884:	2200      	movs	r2, #0
 8001886:	f44f 4128 	mov.w	r1, #43008	; 0xa800
 800188a:	4857      	ldr	r0, [pc, #348]	; (80019e8 <MX_GPIO_Init+0x1f4>)
 800188c:	f002 ff1a 	bl	80046c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001890:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001894:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001896:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800189a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189c:	2300      	movs	r3, #0
 800189e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80018a0:	f107 0314 	add.w	r3, r7, #20
 80018a4:	4619      	mov	r1, r3
 80018a6:	484f      	ldr	r0, [pc, #316]	; (80019e4 <MX_GPIO_Init+0x1f0>)
 80018a8:	f002 fd6a 	bl	8004380 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD5_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD5_Pin|LD4_Pin;
 80018ac:	f44f 63c4 	mov.w	r3, #1568	; 0x620
 80018b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b2:	2301      	movs	r3, #1
 80018b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b6:	2300      	movs	r3, #0
 80018b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ba:	2300      	movs	r3, #0
 80018bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018be:	f107 0314 	add.w	r3, r7, #20
 80018c2:	4619      	mov	r1, r3
 80018c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018c8:	f002 fd5a 	bl	8004380 <HAL_GPIO_Init>

  /*Configure GPIO pin : btn_mid_Pin */
  GPIO_InitStruct.Pin = btn_mid_Pin;
 80018cc:	2340      	movs	r3, #64	; 0x40
 80018ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80018d0:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80018d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018d6:	2301      	movs	r3, #1
 80018d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(btn_mid_GPIO_Port, &GPIO_InitStruct);
 80018da:	f107 0314 	add.w	r3, r7, #20
 80018de:	4619      	mov	r1, r3
 80018e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018e4:	f002 fd4c 	bl	8004380 <HAL_GPIO_Init>

  /*Configure GPIO pin : btn_right_Pin */
  GPIO_InitStruct.Pin = btn_right_Pin;
 80018e8:	2380      	movs	r3, #128	; 0x80
 80018ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018ec:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80018f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018f2:	2301      	movs	r3, #1
 80018f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(btn_right_GPIO_Port, &GPIO_InitStruct);
 80018f6:	f107 0314 	add.w	r3, r7, #20
 80018fa:	4619      	mov	r1, r3
 80018fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001900:	f002 fd3e 	bl	8004380 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 LD3_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD3_Pin;
 8001904:	2390      	movs	r3, #144	; 0x90
 8001906:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001908:	2301      	movs	r3, #1
 800190a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190c:	2300      	movs	r3, #0
 800190e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001910:	2300      	movs	r3, #0
 8001912:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001914:	f107 0314 	add.w	r3, r7, #20
 8001918:	4619      	mov	r1, r3
 800191a:	4832      	ldr	r0, [pc, #200]	; (80019e4 <MX_GPIO_Init+0x1f0>)
 800191c:	f002 fd30 	bl	8004380 <HAL_GPIO_Init>

  /*Configure GPIO pins : btn_down_Pin btn_left_Pin btn_up_Pin */
  GPIO_InitStruct.Pin = btn_down_Pin|btn_left_Pin|btn_up_Pin;
 8001920:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001924:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001926:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800192a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800192c:	2301      	movs	r3, #1
 800192e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001930:	f107 0314 	add.w	r3, r7, #20
 8001934:	4619      	mov	r1, r3
 8001936:	482c      	ldr	r0, [pc, #176]	; (80019e8 <MX_GPIO_Init+0x1f4>)
 8001938:	f002 fd22 	bl	8004380 <HAL_GPIO_Init>

  /*Configure GPIO pin : lcd_blown_Pin */
  GPIO_InitStruct.Pin = lcd_blown_Pin;
 800193c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001940:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001942:	2311      	movs	r3, #17
 8001944:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001946:	2300      	movs	r3, #0
 8001948:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194a:	2300      	movs	r3, #0
 800194c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(lcd_blown_GPIO_Port, &GPIO_InitStruct);
 800194e:	f107 0314 	add.w	r3, r7, #20
 8001952:	4619      	mov	r1, r3
 8001954:	4824      	ldr	r0, [pc, #144]	; (80019e8 <MX_GPIO_Init+0x1f4>)
 8001956:	f002 fd13 	bl	8004380 <HAL_GPIO_Init>

  /*Configure GPIO pins : lcd_RS_Pin lcd_E_Pin */
  GPIO_InitStruct.Pin = lcd_RS_Pin|lcd_E_Pin;
 800195a:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800195e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001960:	2301      	movs	r3, #1
 8001962:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001964:	2300      	movs	r3, #0
 8001966:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001968:	2300      	movs	r3, #0
 800196a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800196c:	f107 0314 	add.w	r3, r7, #20
 8001970:	4619      	mov	r1, r3
 8001972:	481d      	ldr	r0, [pc, #116]	; (80019e8 <MX_GPIO_Init+0x1f4>)
 8001974:	f002 fd04 	bl	8004380 <HAL_GPIO_Init>

  /*Configure GPIO pins : lcd_D4_Pin lcd_D5_Pin */
  GPIO_InitStruct.Pin = lcd_D4_Pin|lcd_D5_Pin;
 8001978:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800197c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800197e:	2311      	movs	r3, #17
 8001980:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001982:	2300      	movs	r3, #0
 8001984:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001986:	2300      	movs	r3, #0
 8001988:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800198a:	f107 0314 	add.w	r3, r7, #20
 800198e:	4619      	mov	r1, r3
 8001990:	4814      	ldr	r0, [pc, #80]	; (80019e4 <MX_GPIO_Init+0x1f0>)
 8001992:	f002 fcf5 	bl	8004380 <HAL_GPIO_Init>

  /*Configure GPIO pins : lcd_D6_Pin lcd_D7_Pin */
  GPIO_InitStruct.Pin = lcd_D6_Pin|lcd_D7_Pin;
 8001996:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800199a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800199c:	2311      	movs	r3, #17
 800199e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a0:	2300      	movs	r3, #0
 80019a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a4:	2300      	movs	r3, #0
 80019a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a8:	f107 0314 	add.w	r3, r7, #20
 80019ac:	4619      	mov	r1, r3
 80019ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019b2:	f002 fce5 	bl	8004380 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80019b6:	2200      	movs	r2, #0
 80019b8:	2100      	movs	r1, #0
 80019ba:	2017      	movs	r0, #23
 80019bc:	f002 f8b9 	bl	8003b32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80019c0:	2017      	movs	r0, #23
 80019c2:	f002 f8d2 	bl	8003b6a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80019c6:	2200      	movs	r2, #0
 80019c8:	2100      	movs	r1, #0
 80019ca:	2028      	movs	r0, #40	; 0x28
 80019cc:	f002 f8b1 	bl	8003b32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80019d0:	2028      	movs	r0, #40	; 0x28
 80019d2:	f002 f8ca 	bl	8003b6a <HAL_NVIC_EnableIRQ>

}
 80019d6:	bf00      	nop
 80019d8:	3728      	adds	r7, #40	; 0x28
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	40021000 	.word	0x40021000
 80019e4:	48000800 	.word	0x48000800
 80019e8:	48000400 	.word	0x48000400

080019ec <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b083      	sub	sp, #12
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
	// Check which version of the timer triggered this interrupt
	if(htim == &htim16)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	4a06      	ldr	r2, [pc, #24]	; (8001a10 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d102      	bne.n	8001a02 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		adc_timer_flag = 1;
 80019fc:	4b05      	ldr	r3, [pc, #20]	; (8001a14 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80019fe:	2201      	movs	r2, #1
 8001a00:	701a      	strb	r2, [r3, #0]
	}
}
 8001a02:	bf00      	nop
 8001a04:	370c      	adds	r7, #12
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	20000370 	.word	0x20000370
 8001a14:	2000004e 	.word	0x2000004e

08001a18 <changeDisplayState>:

void changeDisplayState(DisplayState newDisplay)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b08a      	sub	sp, #40	; 0x28
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	4603      	mov	r3, r0
 8001a20:	71fb      	strb	r3, [r7, #7]
	LCD_Write_Instruction(lcd_instruction_ClearDisplay);
 8001a22:	2001      	movs	r0, #1
 8001a24:	f7ff f8f4 	bl	8000c10 <LCD_Write_Instruction>
	if (newDisplay == Menu)
 8001a28:	79fb      	ldrb	r3, [r7, #7]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d122      	bne.n	8001a74 <changeDisplayState+0x5c>
	{
		// Change to Menu Display State
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001a2e:	2201      	movs	r2, #1
 8001a30:	2120      	movs	r1, #32
 8001a32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a36:	f002 fe45 	bl	80046c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	2180      	movs	r1, #128	; 0x80
 8001a3e:	4835      	ldr	r0, [pc, #212]	; (8001b14 <changeDisplayState+0xfc>)
 8001a40:	f002 fe40 	bl	80046c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8001a44:	2200      	movs	r2, #0
 8001a46:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a4e:	f002 fe39 	bl	80046c4 <HAL_GPIO_WritePin>
		uint8_t lcd_string[] = "Menu";
 8001a52:	4a31      	ldr	r2, [pc, #196]	; (8001b18 <changeDisplayState+0x100>)
 8001a54:	f107 0320 	add.w	r3, r7, #32
 8001a58:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a5c:	6018      	str	r0, [r3, #0]
 8001a5e:	3304      	adds	r3, #4
 8001a60:	7019      	strb	r1, [r3, #0]
		LCD_Write_String(lcd_string);
 8001a62:	f107 0320 	add.w	r3, r7, #32
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7ff f89e 	bl	8000ba8 <LCD_Write_String>
		CurrentDisplayMode = Menu;
 8001a6c:	4b2b      	ldr	r3, [pc, #172]	; (8001b1c <changeDisplayState+0x104>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
		uint8_t lcd_string[] = "Output";
		LCD_Write_String(lcd_string);
		CurrentDisplayMode = Output;
	}
}
 8001a72:	e04b      	b.n	8001b0c <changeDisplayState+0xf4>
	else if (newDisplay == Measurement)
 8001a74:	79fb      	ldrb	r3, [r7, #7]
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d120      	bne.n	8001abc <changeDisplayState+0xa4>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	2120      	movs	r1, #32
 8001a7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a82:	f002 fe1f 	bl	80046c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8001a86:	2201      	movs	r2, #1
 8001a88:	2180      	movs	r1, #128	; 0x80
 8001a8a:	4822      	ldr	r0, [pc, #136]	; (8001b14 <changeDisplayState+0xfc>)
 8001a8c:	f002 fe1a 	bl	80046c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8001a90:	2200      	movs	r2, #0
 8001a92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a9a:	f002 fe13 	bl	80046c4 <HAL_GPIO_WritePin>
		uint8_t lcd_string[] = "Measurement";
 8001a9e:	4a20      	ldr	r2, [pc, #128]	; (8001b20 <changeDisplayState+0x108>)
 8001aa0:	f107 0314 	add.w	r3, r7, #20
 8001aa4:	ca07      	ldmia	r2, {r0, r1, r2}
 8001aa6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		LCD_Write_String(lcd_string);
 8001aaa:	f107 0314 	add.w	r3, r7, #20
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7ff f87a 	bl	8000ba8 <LCD_Write_String>
		CurrentDisplayMode = Measurement;
 8001ab4:	4b19      	ldr	r3, [pc, #100]	; (8001b1c <changeDisplayState+0x104>)
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	701a      	strb	r2, [r3, #0]
}
 8001aba:	e027      	b.n	8001b0c <changeDisplayState+0xf4>
	else if (newDisplay == Output)
 8001abc:	79fb      	ldrb	r3, [r7, #7]
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d124      	bne.n	8001b0c <changeDisplayState+0xf4>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	2120      	movs	r1, #32
 8001ac6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aca:	f002 fdfb 	bl	80046c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001ace:	2200      	movs	r2, #0
 8001ad0:	2180      	movs	r1, #128	; 0x80
 8001ad2:	4810      	ldr	r0, [pc, #64]	; (8001b14 <changeDisplayState+0xfc>)
 8001ad4:	f002 fdf6 	bl	80046c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 8001ad8:	2201      	movs	r2, #1
 8001ada:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ade:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ae2:	f002 fdef 	bl	80046c4 <HAL_GPIO_WritePin>
		uint8_t lcd_string[] = "Output";
 8001ae6:	4a0f      	ldr	r2, [pc, #60]	; (8001b24 <changeDisplayState+0x10c>)
 8001ae8:	f107 030c 	add.w	r3, r7, #12
 8001aec:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001af0:	6018      	str	r0, [r3, #0]
 8001af2:	3304      	adds	r3, #4
 8001af4:	8019      	strh	r1, [r3, #0]
 8001af6:	3302      	adds	r3, #2
 8001af8:	0c0a      	lsrs	r2, r1, #16
 8001afa:	701a      	strb	r2, [r3, #0]
		LCD_Write_String(lcd_string);
 8001afc:	f107 030c 	add.w	r3, r7, #12
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7ff f851 	bl	8000ba8 <LCD_Write_String>
		CurrentDisplayMode = Output;
 8001b06:	4b05      	ldr	r3, [pc, #20]	; (8001b1c <changeDisplayState+0x104>)
 8001b08:	2202      	movs	r2, #2
 8001b0a:	701a      	strb	r2, [r3, #0]
}
 8001b0c:	bf00      	nop
 8001b0e:	3728      	adds	r7, #40	; 0x28
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	48000800 	.word	0x48000800
 8001b18:	08008dfc 	.word	0x08008dfc
 8001b1c:	20000074 	.word	0x20000074
 8001b20:	08008e04 	.word	0x08008e04
 8001b24:	08008e10 	.word	0x08008e10

08001b28 <uartRxComplete>:

bool uartRxComplete(uint8_t last_byte)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	4603      	mov	r3, r0
 8001b30:	71fb      	strb	r3, [r7, #7]
	if(last_byte == '!')
 8001b32:	79fb      	ldrb	r3, [r7, #7]
 8001b34:	2b21      	cmp	r3, #33	; 0x21
 8001b36:	d101      	bne.n	8001b3c <uartRxComplete+0x14>
	{
		return true;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e000      	b.n	8001b3e <uartRxComplete+0x16>
	}
	else
	{
		return false;
 8001b3c:	2300      	movs	r3, #0
	}
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	370c      	adds	r7, #12
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
	...

08001b4c <interpret_rx_message>:

void interpret_rx_message(uint8_t *rx_array, uint8_t length)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	460b      	mov	r3, r1
 8001b56:	70fb      	strb	r3, [r7, #3]

//	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
//	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
//	HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_RESET);

	if(length > 7)
 8001b58:	78fb      	ldrb	r3, [r7, #3]
 8001b5a:	2b07      	cmp	r3, #7
 8001b5c:	d96f      	bls.n	8001c3e <interpret_rx_message+0xf2>
	{
		if(rx_array[2] == '*')
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	3302      	adds	r3, #2
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	2b2a      	cmp	r3, #42	; 0x2a
 8001b66:	d122      	bne.n	8001bae <interpret_rx_message+0x62>
		{
			// Requests
//			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
			switch(rx_array[4])
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	3304      	adds	r3, #4
 8001b6c:	781b      	ldrb	r3, [r3, #0]
 8001b6e:	2b6d      	cmp	r3, #109	; 0x6d
 8001b70:	d002      	beq.n	8001b78 <interpret_rx_message+0x2c>
 8001b72:	2b73      	cmp	r3, #115	; 0x73
 8001b74:	d007      	beq.n	8001b86 <interpret_rx_message+0x3a>
					request_status();
					break;

				default:
					// Problems
					break;
 8001b76:	e062      	b.n	8001c3e <interpret_rx_message+0xf2>
					request_measurement(rx_array[6]);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	3306      	adds	r3, #6
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f000 f866 	bl	8001c50 <request_measurement>
					break;
 8001b84:	e05b      	b.n	8001c3e <interpret_rx_message+0xf2>
					if(rx_array[6] == '0'){
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	3306      	adds	r3, #6
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	2b30      	cmp	r3, #48	; 0x30
 8001b8e:	d103      	bne.n	8001b98 <interpret_rx_message+0x4c>
						signal_active = 0;
 8001b90:	4b2d      	ldr	r3, [pc, #180]	; (8001c48 <interpret_rx_message+0xfc>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	701a      	strb	r2, [r3, #0]
 8001b96:	e007      	b.n	8001ba8 <interpret_rx_message+0x5c>
					} else if(rx_array[6] == '1'){
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	3306      	adds	r3, #6
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	2b31      	cmp	r3, #49	; 0x31
 8001ba0:	d102      	bne.n	8001ba8 <interpret_rx_message+0x5c>
						signal_active = 1;
 8001ba2:	4b29      	ldr	r3, [pc, #164]	; (8001c48 <interpret_rx_message+0xfc>)
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	701a      	strb	r2, [r3, #0]
					request_status();
 8001ba8:	f000 f9a8 	bl	8001efc <request_status>
					break;
 8001bac:	e047      	b.n	8001c3e <interpret_rx_message+0xf2>
			}
		}
		else if(rx_array[2] == '$')
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	3302      	adds	r3, #2
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	2b24      	cmp	r3, #36	; 0x24
 8001bb6:	d137      	bne.n	8001c28 <interpret_rx_message+0xdc>
		{
			// Set
			uint8_t key1 = rx_array[4];
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	791b      	ldrb	r3, [r3, #4]
 8001bbc:	73fb      	strb	r3, [r7, #15]
			uint8_t key2 = rx_array[5];
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	795b      	ldrb	r3, [r3, #5]
 8001bc2:	73bb      	strb	r3, [r7, #14]
			if(key1 == 'D' && key2 == 'V'){
 8001bc4:	7bfb      	ldrb	r3, [r7, #15]
 8001bc6:	2b44      	cmp	r3, #68	; 0x44
 8001bc8:	d106      	bne.n	8001bd8 <interpret_rx_message+0x8c>
 8001bca:	7bbb      	ldrb	r3, [r7, #14]
 8001bcc:	2b56      	cmp	r3, #86	; 0x56
 8001bce:	d103      	bne.n	8001bd8 <interpret_rx_message+0x8c>
				// DC Voltage
				measurement_mode = 0;
 8001bd0:	4b1e      	ldr	r3, [pc, #120]	; (8001c4c <interpret_rx_message+0x100>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	701a      	strb	r2, [r3, #0]
 8001bd6:	e032      	b.n	8001c3e <interpret_rx_message+0xf2>
			} else if (key1 == 'A' && key2 == 'V'){
 8001bd8:	7bfb      	ldrb	r3, [r7, #15]
 8001bda:	2b41      	cmp	r3, #65	; 0x41
 8001bdc:	d106      	bne.n	8001bec <interpret_rx_message+0xa0>
 8001bde:	7bbb      	ldrb	r3, [r7, #14]
 8001be0:	2b56      	cmp	r3, #86	; 0x56
 8001be2:	d103      	bne.n	8001bec <interpret_rx_message+0xa0>
				// AC Voltage
				measurement_mode = 1;
 8001be4:	4b19      	ldr	r3, [pc, #100]	; (8001c4c <interpret_rx_message+0x100>)
 8001be6:	2201      	movs	r2, #1
 8001be8:	701a      	strb	r2, [r3, #0]
 8001bea:	e028      	b.n	8001c3e <interpret_rx_message+0xf2>
			} else if (key1 == 'D' && key2 == 'I'){
 8001bec:	7bfb      	ldrb	r3, [r7, #15]
 8001bee:	2b44      	cmp	r3, #68	; 0x44
 8001bf0:	d106      	bne.n	8001c00 <interpret_rx_message+0xb4>
 8001bf2:	7bbb      	ldrb	r3, [r7, #14]
 8001bf4:	2b49      	cmp	r3, #73	; 0x49
 8001bf6:	d103      	bne.n	8001c00 <interpret_rx_message+0xb4>
				// DC Current
				measurement_mode = 2;
 8001bf8:	4b14      	ldr	r3, [pc, #80]	; (8001c4c <interpret_rx_message+0x100>)
 8001bfa:	2202      	movs	r2, #2
 8001bfc:	701a      	strb	r2, [r3, #0]
 8001bfe:	e01e      	b.n	8001c3e <interpret_rx_message+0xf2>
			} else if (key1 == 'A' && key2 == 'I'){
 8001c00:	7bfb      	ldrb	r3, [r7, #15]
 8001c02:	2b41      	cmp	r3, #65	; 0x41
 8001c04:	d106      	bne.n	8001c14 <interpret_rx_message+0xc8>
 8001c06:	7bbb      	ldrb	r3, [r7, #14]
 8001c08:	2b49      	cmp	r3, #73	; 0x49
 8001c0a:	d103      	bne.n	8001c14 <interpret_rx_message+0xc8>
				// AC Current
				measurement_mode = 3;
 8001c0c:	4b0f      	ldr	r3, [pc, #60]	; (8001c4c <interpret_rx_message+0x100>)
 8001c0e:	2203      	movs	r2, #3
 8001c10:	701a      	strb	r2, [r3, #0]
 8001c12:	e014      	b.n	8001c3e <interpret_rx_message+0xf2>
			} else if (key1 == 'T' && key2 == 'C'){
 8001c14:	7bfb      	ldrb	r3, [r7, #15]
 8001c16:	2b54      	cmp	r3, #84	; 0x54
 8001c18:	d111      	bne.n	8001c3e <interpret_rx_message+0xf2>
 8001c1a:	7bbb      	ldrb	r3, [r7, #14]
 8001c1c:	2b43      	cmp	r3, #67	; 0x43
 8001c1e:	d10e      	bne.n	8001c3e <interpret_rx_message+0xf2>
				// Temperature
				measurement_mode = 4;
 8001c20:	4b0a      	ldr	r3, [pc, #40]	; (8001c4c <interpret_rx_message+0x100>)
 8001c22:	2204      	movs	r2, #4
 8001c24:	701a      	strb	r2, [r3, #0]
		else
		{
//			HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_SET);
		}
	}
}
 8001c26:	e00a      	b.n	8001c3e <interpret_rx_message+0xf2>
		}else if(rx_array[2] == '^'){
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	3302      	adds	r3, #2
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	2b5e      	cmp	r3, #94	; 0x5e
 8001c30:	d105      	bne.n	8001c3e <interpret_rx_message+0xf2>
			set_output_parameter(rx_array, length);
 8001c32:	78fb      	ldrb	r3, [r7, #3]
 8001c34:	4619      	mov	r1, r3
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f000 f9c2 	bl	8001fc0 <set_output_parameter>
}
 8001c3c:	e7ff      	b.n	8001c3e <interpret_rx_message+0xf2>
 8001c3e:	bf00      	nop
 8001c40:	3710      	adds	r7, #16
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	20000040 	.word	0x20000040
 8001c4c:	2000005c 	.word	0x2000005c

08001c50 <request_measurement>:

void request_measurement(uint8_t parameter)
{
 8001c50:	b590      	push	{r4, r7, lr}
 8001c52:	b087      	sub	sp, #28
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	4603      	mov	r3, r0
 8001c58:	71fb      	strb	r3, [r7, #7]
	uint8_t msg[13] = "@,m,x,xxxx,!\n";
 8001c5a:	4b9f      	ldr	r3, [pc, #636]	; (8001ed8 <request_measurement+0x288>)
 8001c5c:	f107 0408 	add.w	r4, r7, #8
 8001c60:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c62:	c407      	stmia	r4!, {r0, r1, r2}
 8001c64:	7023      	strb	r3, [r4, #0]
	switch(parameter){
 8001c66:	79fb      	ldrb	r3, [r7, #7]
 8001c68:	3b61      	subs	r3, #97	; 0x61
 8001c6a:	2b13      	cmp	r3, #19
 8001c6c:	f200 8122 	bhi.w	8001eb4 <request_measurement+0x264>
 8001c70:	a201      	add	r2, pc, #4	; (adr r2, 8001c78 <request_measurement+0x28>)
 8001c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c76:	bf00      	nop
 8001c78:	08001cc9 	.word	0x08001cc9
 8001c7c:	08001eb5 	.word	0x08001eb5
 8001c80:	08001eb5 	.word	0x08001eb5
 8001c84:	08001eb5 	.word	0x08001eb5
 8001c88:	08001eb5 	.word	0x08001eb5
 8001c8c:	08001e11 	.word	0x08001e11
 8001c90:	08001eb5 	.word	0x08001eb5
 8001c94:	08001eb5 	.word	0x08001eb5
 8001c98:	08001eb5 	.word	0x08001eb5
 8001c9c:	08001eb5 	.word	0x08001eb5
 8001ca0:	08001eb5 	.word	0x08001eb5
 8001ca4:	08001eb5 	.word	0x08001eb5
 8001ca8:	08001eb5 	.word	0x08001eb5
 8001cac:	08001eb5 	.word	0x08001eb5
 8001cb0:	08001d6d 	.word	0x08001d6d
 8001cb4:	08001eb5 	.word	0x08001eb5
 8001cb8:	08001eb5 	.word	0x08001eb5
 8001cbc:	08001eb5 	.word	0x08001eb5
 8001cc0:	08001eb5 	.word	0x08001eb5
 8001cc4:	08001eb5 	.word	0x08001eb5
		case 't':
			// Type
			break;
		case 'a':
			// Amplitude (peak-to-peak)
			msg[4] = 'a';
 8001cc8:	2361      	movs	r3, #97	; 0x61
 8001cca:	733b      	strb	r3, [r7, #12]
			msg[6] = ((measured_amplitude/1000) % 10) + 48;
 8001ccc:	4b83      	ldr	r3, [pc, #524]	; (8001edc <request_measurement+0x28c>)
 8001cce:	881b      	ldrh	r3, [r3, #0]
 8001cd0:	4a83      	ldr	r2, [pc, #524]	; (8001ee0 <request_measurement+0x290>)
 8001cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8001cd6:	099b      	lsrs	r3, r3, #6
 8001cd8:	b29a      	uxth	r2, r3
 8001cda:	4b82      	ldr	r3, [pc, #520]	; (8001ee4 <request_measurement+0x294>)
 8001cdc:	fba3 1302 	umull	r1, r3, r3, r2
 8001ce0:	08d9      	lsrs	r1, r3, #3
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	440b      	add	r3, r1
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	b29b      	uxth	r3, r3
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	3330      	adds	r3, #48	; 0x30
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	73bb      	strb	r3, [r7, #14]
			msg[7] = ((measured_amplitude/100) % 10) + 48;
 8001cf6:	4b79      	ldr	r3, [pc, #484]	; (8001edc <request_measurement+0x28c>)
 8001cf8:	881b      	ldrh	r3, [r3, #0]
 8001cfa:	4a7b      	ldr	r2, [pc, #492]	; (8001ee8 <request_measurement+0x298>)
 8001cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8001d00:	095b      	lsrs	r3, r3, #5
 8001d02:	b29a      	uxth	r2, r3
 8001d04:	4b77      	ldr	r3, [pc, #476]	; (8001ee4 <request_measurement+0x294>)
 8001d06:	fba3 1302 	umull	r1, r3, r3, r2
 8001d0a:	08d9      	lsrs	r1, r3, #3
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	009b      	lsls	r3, r3, #2
 8001d10:	440b      	add	r3, r1
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	b29b      	uxth	r3, r3
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	3330      	adds	r3, #48	; 0x30
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	73fb      	strb	r3, [r7, #15]
			msg[8] = ((measured_amplitude/10) % 10) + 48;
 8001d20:	4b6e      	ldr	r3, [pc, #440]	; (8001edc <request_measurement+0x28c>)
 8001d22:	881b      	ldrh	r3, [r3, #0]
 8001d24:	4a6f      	ldr	r2, [pc, #444]	; (8001ee4 <request_measurement+0x294>)
 8001d26:	fba2 2303 	umull	r2, r3, r2, r3
 8001d2a:	08db      	lsrs	r3, r3, #3
 8001d2c:	b29a      	uxth	r2, r3
 8001d2e:	4b6d      	ldr	r3, [pc, #436]	; (8001ee4 <request_measurement+0x294>)
 8001d30:	fba3 1302 	umull	r1, r3, r3, r2
 8001d34:	08d9      	lsrs	r1, r3, #3
 8001d36:	460b      	mov	r3, r1
 8001d38:	009b      	lsls	r3, r3, #2
 8001d3a:	440b      	add	r3, r1
 8001d3c:	005b      	lsls	r3, r3, #1
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	3330      	adds	r3, #48	; 0x30
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	743b      	strb	r3, [r7, #16]
			msg[9] = (measured_amplitude % 10) + 48;
 8001d4a:	4b64      	ldr	r3, [pc, #400]	; (8001edc <request_measurement+0x28c>)
 8001d4c:	881a      	ldrh	r2, [r3, #0]
 8001d4e:	4b65      	ldr	r3, [pc, #404]	; (8001ee4 <request_measurement+0x294>)
 8001d50:	fba3 1302 	umull	r1, r3, r3, r2
 8001d54:	08d9      	lsrs	r1, r3, #3
 8001d56:	460b      	mov	r3, r1
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	440b      	add	r3, r1
 8001d5c:	005b      	lsls	r3, r3, #1
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	b29b      	uxth	r3, r3
 8001d62:	b2db      	uxtb	r3, r3
 8001d64:	3330      	adds	r3, #48	; 0x30
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	747b      	strb	r3, [r7, #17]
			break;
 8001d6a:	e0a4      	b.n	8001eb6 <request_measurement+0x266>
		case 'o':
			// Offset
			msg[4] = 'o';
 8001d6c:	236f      	movs	r3, #111	; 0x6f
 8001d6e:	733b      	strb	r3, [r7, #12]
			msg[6] = ((measured_offset/1000) % 10) + 48;
 8001d70:	4b5e      	ldr	r3, [pc, #376]	; (8001eec <request_measurement+0x29c>)
 8001d72:	881b      	ldrh	r3, [r3, #0]
 8001d74:	4a5a      	ldr	r2, [pc, #360]	; (8001ee0 <request_measurement+0x290>)
 8001d76:	fba2 2303 	umull	r2, r3, r2, r3
 8001d7a:	099b      	lsrs	r3, r3, #6
 8001d7c:	b29a      	uxth	r2, r3
 8001d7e:	4b59      	ldr	r3, [pc, #356]	; (8001ee4 <request_measurement+0x294>)
 8001d80:	fba3 1302 	umull	r1, r3, r3, r2
 8001d84:	08d9      	lsrs	r1, r3, #3
 8001d86:	460b      	mov	r3, r1
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	440b      	add	r3, r1
 8001d8c:	005b      	lsls	r3, r3, #1
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	b29b      	uxth	r3, r3
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	3330      	adds	r3, #48	; 0x30
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	73bb      	strb	r3, [r7, #14]
			msg[7] = ((measured_offset/100) % 10) + 48;
 8001d9a:	4b54      	ldr	r3, [pc, #336]	; (8001eec <request_measurement+0x29c>)
 8001d9c:	881b      	ldrh	r3, [r3, #0]
 8001d9e:	4a52      	ldr	r2, [pc, #328]	; (8001ee8 <request_measurement+0x298>)
 8001da0:	fba2 2303 	umull	r2, r3, r2, r3
 8001da4:	095b      	lsrs	r3, r3, #5
 8001da6:	b29a      	uxth	r2, r3
 8001da8:	4b4e      	ldr	r3, [pc, #312]	; (8001ee4 <request_measurement+0x294>)
 8001daa:	fba3 1302 	umull	r1, r3, r3, r2
 8001dae:	08d9      	lsrs	r1, r3, #3
 8001db0:	460b      	mov	r3, r1
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	440b      	add	r3, r1
 8001db6:	005b      	lsls	r3, r3, #1
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	b29b      	uxth	r3, r3
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	3330      	adds	r3, #48	; 0x30
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	73fb      	strb	r3, [r7, #15]
			msg[8] = ((measured_offset/10) % 10) + 48;
 8001dc4:	4b49      	ldr	r3, [pc, #292]	; (8001eec <request_measurement+0x29c>)
 8001dc6:	881b      	ldrh	r3, [r3, #0]
 8001dc8:	4a46      	ldr	r2, [pc, #280]	; (8001ee4 <request_measurement+0x294>)
 8001dca:	fba2 2303 	umull	r2, r3, r2, r3
 8001dce:	08db      	lsrs	r3, r3, #3
 8001dd0:	b29a      	uxth	r2, r3
 8001dd2:	4b44      	ldr	r3, [pc, #272]	; (8001ee4 <request_measurement+0x294>)
 8001dd4:	fba3 1302 	umull	r1, r3, r3, r2
 8001dd8:	08d9      	lsrs	r1, r3, #3
 8001dda:	460b      	mov	r3, r1
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	440b      	add	r3, r1
 8001de0:	005b      	lsls	r3, r3, #1
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	b29b      	uxth	r3, r3
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	3330      	adds	r3, #48	; 0x30
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	743b      	strb	r3, [r7, #16]
			msg[9] = (measured_offset % 10) + 48;
 8001dee:	4b3f      	ldr	r3, [pc, #252]	; (8001eec <request_measurement+0x29c>)
 8001df0:	881a      	ldrh	r2, [r3, #0]
 8001df2:	4b3c      	ldr	r3, [pc, #240]	; (8001ee4 <request_measurement+0x294>)
 8001df4:	fba3 1302 	umull	r1, r3, r3, r2
 8001df8:	08d9      	lsrs	r1, r3, #3
 8001dfa:	460b      	mov	r3, r1
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	440b      	add	r3, r1
 8001e00:	005b      	lsls	r3, r3, #1
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	b29b      	uxth	r3, r3
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	3330      	adds	r3, #48	; 0x30
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	747b      	strb	r3, [r7, #17]
			break;
 8001e0e:	e052      	b.n	8001eb6 <request_measurement+0x266>
		case 'f':
			// Frequency
			msg[4] = 'f';
 8001e10:	2366      	movs	r3, #102	; 0x66
 8001e12:	733b      	strb	r3, [r7, #12]
			msg[6] = ((measured_frequency/1000) % 10) + 48;
 8001e14:	4b36      	ldr	r3, [pc, #216]	; (8001ef0 <request_measurement+0x2a0>)
 8001e16:	881b      	ldrh	r3, [r3, #0]
 8001e18:	4a31      	ldr	r2, [pc, #196]	; (8001ee0 <request_measurement+0x290>)
 8001e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e1e:	099b      	lsrs	r3, r3, #6
 8001e20:	b29a      	uxth	r2, r3
 8001e22:	4b30      	ldr	r3, [pc, #192]	; (8001ee4 <request_measurement+0x294>)
 8001e24:	fba3 1302 	umull	r1, r3, r3, r2
 8001e28:	08d9      	lsrs	r1, r3, #3
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	440b      	add	r3, r1
 8001e30:	005b      	lsls	r3, r3, #1
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	3330      	adds	r3, #48	; 0x30
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	73bb      	strb	r3, [r7, #14]
			msg[7] = ((measured_frequency/100) % 10) + 48;
 8001e3e:	4b2c      	ldr	r3, [pc, #176]	; (8001ef0 <request_measurement+0x2a0>)
 8001e40:	881b      	ldrh	r3, [r3, #0]
 8001e42:	4a29      	ldr	r2, [pc, #164]	; (8001ee8 <request_measurement+0x298>)
 8001e44:	fba2 2303 	umull	r2, r3, r2, r3
 8001e48:	095b      	lsrs	r3, r3, #5
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	4b25      	ldr	r3, [pc, #148]	; (8001ee4 <request_measurement+0x294>)
 8001e4e:	fba3 1302 	umull	r1, r3, r3, r2
 8001e52:	08d9      	lsrs	r1, r3, #3
 8001e54:	460b      	mov	r3, r1
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	440b      	add	r3, r1
 8001e5a:	005b      	lsls	r3, r3, #1
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	b29b      	uxth	r3, r3
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	3330      	adds	r3, #48	; 0x30
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	73fb      	strb	r3, [r7, #15]
			msg[8] = ((measured_frequency/10) % 10) + 48;
 8001e68:	4b21      	ldr	r3, [pc, #132]	; (8001ef0 <request_measurement+0x2a0>)
 8001e6a:	881b      	ldrh	r3, [r3, #0]
 8001e6c:	4a1d      	ldr	r2, [pc, #116]	; (8001ee4 <request_measurement+0x294>)
 8001e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e72:	08db      	lsrs	r3, r3, #3
 8001e74:	b29a      	uxth	r2, r3
 8001e76:	4b1b      	ldr	r3, [pc, #108]	; (8001ee4 <request_measurement+0x294>)
 8001e78:	fba3 1302 	umull	r1, r3, r3, r2
 8001e7c:	08d9      	lsrs	r1, r3, #3
 8001e7e:	460b      	mov	r3, r1
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	440b      	add	r3, r1
 8001e84:	005b      	lsls	r3, r3, #1
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	b29b      	uxth	r3, r3
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	3330      	adds	r3, #48	; 0x30
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	743b      	strb	r3, [r7, #16]
			msg[9] = (measured_frequency % 10) + 48;
 8001e92:	4b17      	ldr	r3, [pc, #92]	; (8001ef0 <request_measurement+0x2a0>)
 8001e94:	881a      	ldrh	r2, [r3, #0]
 8001e96:	4b13      	ldr	r3, [pc, #76]	; (8001ee4 <request_measurement+0x294>)
 8001e98:	fba3 1302 	umull	r1, r3, r3, r2
 8001e9c:	08d9      	lsrs	r1, r3, #3
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	009b      	lsls	r3, r3, #2
 8001ea2:	440b      	add	r3, r1
 8001ea4:	005b      	lsls	r3, r3, #1
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	b29b      	uxth	r3, r3
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	3330      	adds	r3, #48	; 0x30
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	747b      	strb	r3, [r7, #17]
			break;
 8001eb2:	e000      	b.n	8001eb6 <request_measurement+0x266>
		case 'c':
			// Temperature
			break;
		default:
			// Problems
			break;
 8001eb4:	bf00      	nop
	}
	HAL_UART_Transmit(&huart2, msg, 13, 10);
 8001eb6:	f107 0108 	add.w	r1, r7, #8
 8001eba:	230a      	movs	r3, #10
 8001ebc:	220d      	movs	r2, #13
 8001ebe:	480d      	ldr	r0, [pc, #52]	; (8001ef4 <request_measurement+0x2a4>)
 8001ec0:	f004 fd1a 	bl	80068f8 <HAL_UART_Transmit>
	HAL_UART_Receive_IT(&huart2, rx_byte, 1);
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	490c      	ldr	r1, [pc, #48]	; (8001ef8 <request_measurement+0x2a8>)
 8001ec8:	480a      	ldr	r0, [pc, #40]	; (8001ef4 <request_measurement+0x2a4>)
 8001eca:	f004 fda9 	bl	8006a20 <HAL_UART_Receive_IT>
}
 8001ece:	bf00      	nop
 8001ed0:	371c      	adds	r7, #28
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd90      	pop	{r4, r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	08008e18 	.word	0x08008e18
 8001edc:	20000054 	.word	0x20000054
 8001ee0:	10624dd3 	.word	0x10624dd3
 8001ee4:	cccccccd 	.word	0xcccccccd
 8001ee8:	51eb851f 	.word	0x51eb851f
 8001eec:	2000005a 	.word	0x2000005a
 8001ef0:	20000056 	.word	0x20000056
 8001ef4:	200002ec 	.word	0x200002ec
 8001ef8:	2000029c 	.word	0x2000029c

08001efc <request_status>:

void request_status()
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
	uint8_t msg[11] = "@,xx,x,x,!\n";
 8001f02:	4a29      	ldr	r2, [pc, #164]	; (8001fa8 <request_status+0xac>)
 8001f04:	1d3b      	adds	r3, r7, #4
 8001f06:	ca07      	ldmia	r2, {r0, r1, r2}
 8001f08:	c303      	stmia	r3!, {r0, r1}
 8001f0a:	801a      	strh	r2, [r3, #0]
 8001f0c:	3302      	adds	r3, #2
 8001f0e:	0c12      	lsrs	r2, r2, #16
 8001f10:	701a      	strb	r2, [r3, #0]
	switch(measurement_mode){
 8001f12:	4b26      	ldr	r3, [pc, #152]	; (8001fac <request_status+0xb0>)
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	2b04      	cmp	r3, #4
 8001f18:	d825      	bhi.n	8001f66 <request_status+0x6a>
 8001f1a:	a201      	add	r2, pc, #4	; (adr r2, 8001f20 <request_status+0x24>)
 8001f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f20:	08001f35 	.word	0x08001f35
 8001f24:	08001f3f 	.word	0x08001f3f
 8001f28:	08001f49 	.word	0x08001f49
 8001f2c:	08001f53 	.word	0x08001f53
 8001f30:	08001f5d 	.word	0x08001f5d
		case 0:
			// DV
			msg[2] = 'D';
 8001f34:	2344      	movs	r3, #68	; 0x44
 8001f36:	71bb      	strb	r3, [r7, #6]
			msg[3] = 'V';
 8001f38:	2356      	movs	r3, #86	; 0x56
 8001f3a:	71fb      	strb	r3, [r7, #7]
			break;
 8001f3c:	e014      	b.n	8001f68 <request_status+0x6c>
		case 1:
			// AV
			msg[2] = 'A';
 8001f3e:	2341      	movs	r3, #65	; 0x41
 8001f40:	71bb      	strb	r3, [r7, #6]
			msg[3] = 'V';
 8001f42:	2356      	movs	r3, #86	; 0x56
 8001f44:	71fb      	strb	r3, [r7, #7]
			break;
 8001f46:	e00f      	b.n	8001f68 <request_status+0x6c>
		case 2:
			// DI
			msg[2] = 'D';
 8001f48:	2344      	movs	r3, #68	; 0x44
 8001f4a:	71bb      	strb	r3, [r7, #6]
			msg[3] = 'I';
 8001f4c:	2349      	movs	r3, #73	; 0x49
 8001f4e:	71fb      	strb	r3, [r7, #7]
			break;
 8001f50:	e00a      	b.n	8001f68 <request_status+0x6c>
		case 3:
			// AI
			msg[2] = 'A';
 8001f52:	2341      	movs	r3, #65	; 0x41
 8001f54:	71bb      	strb	r3, [r7, #6]
			msg[3] = 'I';
 8001f56:	2349      	movs	r3, #73	; 0x49
 8001f58:	71fb      	strb	r3, [r7, #7]
			break;
 8001f5a:	e005      	b.n	8001f68 <request_status+0x6c>
		case 4:
			// TC
			msg[2] = 'T';
 8001f5c:	2354      	movs	r3, #84	; 0x54
 8001f5e:	71bb      	strb	r3, [r7, #6]
			msg[3] = 'C';
 8001f60:	2343      	movs	r3, #67	; 0x43
 8001f62:	71fb      	strb	r3, [r7, #7]
			break;
 8001f64:	e000      	b.n	8001f68 <request_status+0x6c>
		default:
			// Problems
			break;
 8001f66:	bf00      	nop
	}
	msg[5] = signal_type;
 8001f68:	4b11      	ldr	r3, [pc, #68]	; (8001fb0 <request_status+0xb4>)
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	727b      	strb	r3, [r7, #9]
	switch(signal_active){
 8001f6e:	4b11      	ldr	r3, [pc, #68]	; (8001fb4 <request_status+0xb8>)
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d002      	beq.n	8001f7c <request_status+0x80>
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d003      	beq.n	8001f82 <request_status+0x86>
			// Output on
			msg[7] = '1';
			break;
		default:
			// Problems
			break;
 8001f7a:	e005      	b.n	8001f88 <request_status+0x8c>
			msg[7] = '0';
 8001f7c:	2330      	movs	r3, #48	; 0x30
 8001f7e:	72fb      	strb	r3, [r7, #11]
			break;
 8001f80:	e002      	b.n	8001f88 <request_status+0x8c>
			msg[7] = '1';
 8001f82:	2331      	movs	r3, #49	; 0x31
 8001f84:	72fb      	strb	r3, [r7, #11]
			break;
 8001f86:	bf00      	nop
	}
	HAL_UART_Transmit(&huart2, msg, 11, 10);
 8001f88:	1d39      	adds	r1, r7, #4
 8001f8a:	230a      	movs	r3, #10
 8001f8c:	220b      	movs	r2, #11
 8001f8e:	480a      	ldr	r0, [pc, #40]	; (8001fb8 <request_status+0xbc>)
 8001f90:	f004 fcb2 	bl	80068f8 <HAL_UART_Transmit>
	HAL_UART_Receive_IT(&huart2, rx_byte, 1);
 8001f94:	2201      	movs	r2, #1
 8001f96:	4909      	ldr	r1, [pc, #36]	; (8001fbc <request_status+0xc0>)
 8001f98:	4807      	ldr	r0, [pc, #28]	; (8001fb8 <request_status+0xbc>)
 8001f9a:	f004 fd41 	bl	8006a20 <HAL_UART_Receive_IT>

}
 8001f9e:	bf00      	nop
 8001fa0:	3710      	adds	r7, #16
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	08008e28 	.word	0x08008e28
 8001fac:	2000005c 	.word	0x2000005c
 8001fb0:	20000004 	.word	0x20000004
 8001fb4:	20000040 	.word	0x20000040
 8001fb8:	200002ec 	.word	0x200002ec
 8001fbc:	2000029c 	.word	0x2000029c

08001fc0 <set_output_parameter>:

void set_output_parameter(uint8_t *rx_array, uint8_t length)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b085      	sub	sp, #20
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	460b      	mov	r3, r1
 8001fca:	70fb      	strb	r3, [r7, #3]
	uint8_t param = rx_array[4];
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	791b      	ldrb	r3, [r3, #4]
 8001fd0:	73bb      	strb	r3, [r7, #14]
	uint8_t val0 = rx_array[6];
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	799b      	ldrb	r3, [r3, #6]
 8001fd6:	737b      	strb	r3, [r7, #13]
	uint8_t received_value = 0;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	73fb      	strb	r3, [r7, #15]
	if(length > 9){
 8001fdc:	78fb      	ldrb	r3, [r7, #3]
 8001fde:	2b09      	cmp	r3, #9
 8001fe0:	d92c      	bls.n	800203c <set_output_parameter+0x7c>
		uint8_t val1 = rx_array[7];
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	79db      	ldrb	r3, [r3, #7]
 8001fe6:	733b      	strb	r3, [r7, #12]
		uint8_t val2 = rx_array[8];
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	7a1b      	ldrb	r3, [r3, #8]
 8001fec:	72fb      	strb	r3, [r7, #11]
		uint8_t val3 = rx_array[9];
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	7a5b      	ldrb	r3, [r3, #9]
 8001ff2:	72bb      	strb	r3, [r7, #10]
		received_value += val0*1000;
 8001ff4:	7b7b      	ldrb	r3, [r7, #13]
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	1ad3      	subs	r3, r2, r3
 8001ffc:	00db      	lsls	r3, r3, #3
 8001ffe:	b2da      	uxtb	r2, r3
 8002000:	7bfb      	ldrb	r3, [r7, #15]
 8002002:	4413      	add	r3, r2
 8002004:	73fb      	strb	r3, [r7, #15]
		received_value += val1*100;
 8002006:	7b3b      	ldrb	r3, [r7, #12]
 8002008:	461a      	mov	r2, r3
 800200a:	0092      	lsls	r2, r2, #2
 800200c:	4413      	add	r3, r2
 800200e:	461a      	mov	r2, r3
 8002010:	0091      	lsls	r1, r2, #2
 8002012:	461a      	mov	r2, r3
 8002014:	460b      	mov	r3, r1
 8002016:	4413      	add	r3, r2
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	b2da      	uxtb	r2, r3
 800201c:	7bfb      	ldrb	r3, [r7, #15]
 800201e:	4413      	add	r3, r2
 8002020:	73fb      	strb	r3, [r7, #15]
		received_value += val2*10;
 8002022:	7afb      	ldrb	r3, [r7, #11]
 8002024:	461a      	mov	r2, r3
 8002026:	0092      	lsls	r2, r2, #2
 8002028:	4413      	add	r3, r2
 800202a:	005b      	lsls	r3, r3, #1
 800202c:	b2da      	uxtb	r2, r3
 800202e:	7bfb      	ldrb	r3, [r7, #15]
 8002030:	4413      	add	r3, r2
 8002032:	73fb      	strb	r3, [r7, #15]
		received_value += val3;
 8002034:	7bfa      	ldrb	r2, [r7, #15]
 8002036:	7abb      	ldrb	r3, [r7, #10]
 8002038:	4413      	add	r3, r2
 800203a:	73fb      	strb	r3, [r7, #15]
	}
	switch(param){
 800203c:	7bbb      	ldrb	r3, [r7, #14]
 800203e:	3b61      	subs	r3, #97	; 0x61
 8002040:	2b13      	cmp	r3, #19
 8002042:	d83e      	bhi.n	80020c2 <set_output_parameter+0x102>
 8002044:	a201      	add	r2, pc, #4	; (adr r2, 800204c <set_output_parameter+0x8c>)
 8002046:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800204a:	bf00      	nop
 800204c:	080020a5 	.word	0x080020a5
 8002050:	080020c3 	.word	0x080020c3
 8002054:	080020c3 	.word	0x080020c3
 8002058:	080020c3 	.word	0x080020c3
 800205c:	080020c3 	.word	0x080020c3
 8002060:	080020b9 	.word	0x080020b9
 8002064:	080020c3 	.word	0x080020c3
 8002068:	080020c3 	.word	0x080020c3
 800206c:	080020c3 	.word	0x080020c3
 8002070:	080020c3 	.word	0x080020c3
 8002074:	080020c3 	.word	0x080020c3
 8002078:	080020c3 	.word	0x080020c3
 800207c:	080020c3 	.word	0x080020c3
 8002080:	080020c3 	.word	0x080020c3
 8002084:	080020af 	.word	0x080020af
 8002088:	080020c3 	.word	0x080020c3
 800208c:	080020c3 	.word	0x080020c3
 8002090:	080020c3 	.word	0x080020c3
 8002094:	080020c3 	.word	0x080020c3
 8002098:	0800209d 	.word	0x0800209d
		case 't':
			// Type
			signal_type = val0;
 800209c:	4a0c      	ldr	r2, [pc, #48]	; (80020d0 <set_output_parameter+0x110>)
 800209e:	7b7b      	ldrb	r3, [r7, #13]
 80020a0:	7013      	strb	r3, [r2, #0]
			break;
 80020a2:	e00f      	b.n	80020c4 <set_output_parameter+0x104>
		case 'a':
			// Amplitude
			signal_amplitude = received_value;
 80020a4:	7bfb      	ldrb	r3, [r7, #15]
 80020a6:	b29a      	uxth	r2, r3
 80020a8:	4b0a      	ldr	r3, [pc, #40]	; (80020d4 <set_output_parameter+0x114>)
 80020aa:	801a      	strh	r2, [r3, #0]
			break;
 80020ac:	e00a      	b.n	80020c4 <set_output_parameter+0x104>
		case 'o':
			// Offset
			signal_offset = received_value;
 80020ae:	7bfb      	ldrb	r3, [r7, #15]
 80020b0:	b29a      	uxth	r2, r3
 80020b2:	4b09      	ldr	r3, [pc, #36]	; (80020d8 <set_output_parameter+0x118>)
 80020b4:	801a      	strh	r2, [r3, #0]
			break;
 80020b6:	e005      	b.n	80020c4 <set_output_parameter+0x104>
		case 'f':
			// Frequency
			signal_frequency = received_value;
 80020b8:	7bfb      	ldrb	r3, [r7, #15]
 80020ba:	b29a      	uxth	r2, r3
 80020bc:	4b07      	ldr	r3, [pc, #28]	; (80020dc <set_output_parameter+0x11c>)
 80020be:	801a      	strh	r2, [r3, #0]
			break;
 80020c0:	e000      	b.n	80020c4 <set_output_parameter+0x104>
		case 'c':
			// Temperature
			break;
		default:
			// Problems
			break;
 80020c2:	bf00      	nop
	}
}
 80020c4:	bf00      	nop
 80020c6:	3714      	adds	r7, #20
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr
 80020d0:	20000004 	.word	0x20000004
 80020d4:	20000042 	.word	0x20000042
 80020d8:	20000046 	.word	0x20000046
 80020dc:	20000044 	.word	0x20000044

080020e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80020e4:	bf00      	nop
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
	...

080020f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020f6:	4b0f      	ldr	r3, [pc, #60]	; (8002134 <HAL_MspInit+0x44>)
 80020f8:	699b      	ldr	r3, [r3, #24]
 80020fa:	4a0e      	ldr	r2, [pc, #56]	; (8002134 <HAL_MspInit+0x44>)
 80020fc:	f043 0301 	orr.w	r3, r3, #1
 8002100:	6193      	str	r3, [r2, #24]
 8002102:	4b0c      	ldr	r3, [pc, #48]	; (8002134 <HAL_MspInit+0x44>)
 8002104:	699b      	ldr	r3, [r3, #24]
 8002106:	f003 0301 	and.w	r3, r3, #1
 800210a:	607b      	str	r3, [r7, #4]
 800210c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800210e:	4b09      	ldr	r3, [pc, #36]	; (8002134 <HAL_MspInit+0x44>)
 8002110:	69db      	ldr	r3, [r3, #28]
 8002112:	4a08      	ldr	r2, [pc, #32]	; (8002134 <HAL_MspInit+0x44>)
 8002114:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002118:	61d3      	str	r3, [r2, #28]
 800211a:	4b06      	ldr	r3, [pc, #24]	; (8002134 <HAL_MspInit+0x44>)
 800211c:	69db      	ldr	r3, [r3, #28]
 800211e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002122:	603b      	str	r3, [r7, #0]
 8002124:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002126:	2007      	movs	r0, #7
 8002128:	f001 fcf8 	bl	8003b1c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800212c:	bf00      	nop
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	40021000 	.word	0x40021000

08002138 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b08a      	sub	sp, #40	; 0x28
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002140:	f107 0314 	add.w	r3, r7, #20
 8002144:	2200      	movs	r2, #0
 8002146:	601a      	str	r2, [r3, #0]
 8002148:	605a      	str	r2, [r3, #4]
 800214a:	609a      	str	r2, [r3, #8]
 800214c:	60da      	str	r2, [r3, #12]
 800214e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002158:	d124      	bne.n	80021a4 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800215a:	4b14      	ldr	r3, [pc, #80]	; (80021ac <HAL_ADC_MspInit+0x74>)
 800215c:	695b      	ldr	r3, [r3, #20]
 800215e:	4a13      	ldr	r2, [pc, #76]	; (80021ac <HAL_ADC_MspInit+0x74>)
 8002160:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002164:	6153      	str	r3, [r2, #20]
 8002166:	4b11      	ldr	r3, [pc, #68]	; (80021ac <HAL_ADC_MspInit+0x74>)
 8002168:	695b      	ldr	r3, [r3, #20]
 800216a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800216e:	613b      	str	r3, [r7, #16]
 8002170:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002172:	4b0e      	ldr	r3, [pc, #56]	; (80021ac <HAL_ADC_MspInit+0x74>)
 8002174:	695b      	ldr	r3, [r3, #20]
 8002176:	4a0d      	ldr	r2, [pc, #52]	; (80021ac <HAL_ADC_MspInit+0x74>)
 8002178:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800217c:	6153      	str	r3, [r2, #20]
 800217e:	4b0b      	ldr	r3, [pc, #44]	; (80021ac <HAL_ADC_MspInit+0x74>)
 8002180:	695b      	ldr	r3, [r3, #20]
 8002182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800218a:	2301      	movs	r3, #1
 800218c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800218e:	2303      	movs	r3, #3
 8002190:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002192:	2300      	movs	r3, #0
 8002194:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002196:	f107 0314 	add.w	r3, r7, #20
 800219a:	4619      	mov	r1, r3
 800219c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021a0:	f002 f8ee 	bl	8004380 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80021a4:	bf00      	nop
 80021a6:	3728      	adds	r7, #40	; 0x28
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	40021000 	.word	0x40021000

080021b0 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b08a      	sub	sp, #40	; 0x28
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b8:	f107 0314 	add.w	r3, r7, #20
 80021bc:	2200      	movs	r2, #0
 80021be:	601a      	str	r2, [r3, #0]
 80021c0:	605a      	str	r2, [r3, #4]
 80021c2:	609a      	str	r2, [r3, #8]
 80021c4:	60da      	str	r2, [r3, #12]
 80021c6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a2c      	ldr	r2, [pc, #176]	; (8002280 <HAL_DAC_MspInit+0xd0>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d152      	bne.n	8002278 <HAL_DAC_MspInit+0xc8>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80021d2:	4b2c      	ldr	r3, [pc, #176]	; (8002284 <HAL_DAC_MspInit+0xd4>)
 80021d4:	69db      	ldr	r3, [r3, #28]
 80021d6:	4a2b      	ldr	r2, [pc, #172]	; (8002284 <HAL_DAC_MspInit+0xd4>)
 80021d8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80021dc:	61d3      	str	r3, [r2, #28]
 80021de:	4b29      	ldr	r3, [pc, #164]	; (8002284 <HAL_DAC_MspInit+0xd4>)
 80021e0:	69db      	ldr	r3, [r3, #28]
 80021e2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80021e6:	613b      	str	r3, [r7, #16]
 80021e8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ea:	4b26      	ldr	r3, [pc, #152]	; (8002284 <HAL_DAC_MspInit+0xd4>)
 80021ec:	695b      	ldr	r3, [r3, #20]
 80021ee:	4a25      	ldr	r2, [pc, #148]	; (8002284 <HAL_DAC_MspInit+0xd4>)
 80021f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021f4:	6153      	str	r3, [r2, #20]
 80021f6:	4b23      	ldr	r3, [pc, #140]	; (8002284 <HAL_DAC_MspInit+0xd4>)
 80021f8:	695b      	ldr	r3, [r3, #20]
 80021fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021fe:	60fb      	str	r3, [r7, #12]
 8002200:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002202:	2310      	movs	r3, #16
 8002204:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002206:	2303      	movs	r3, #3
 8002208:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220a:	2300      	movs	r3, #0
 800220c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800220e:	f107 0314 	add.w	r3, r7, #20
 8002212:	4619      	mov	r1, r3
 8002214:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002218:	f002 f8b2 	bl	8004380 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 800221c:	4b1a      	ldr	r3, [pc, #104]	; (8002288 <HAL_DAC_MspInit+0xd8>)
 800221e:	4a1b      	ldr	r2, [pc, #108]	; (800228c <HAL_DAC_MspInit+0xdc>)
 8002220:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002222:	4b19      	ldr	r3, [pc, #100]	; (8002288 <HAL_DAC_MspInit+0xd8>)
 8002224:	2210      	movs	r2, #16
 8002226:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002228:	4b17      	ldr	r3, [pc, #92]	; (8002288 <HAL_DAC_MspInit+0xd8>)
 800222a:	2200      	movs	r2, #0
 800222c:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800222e:	4b16      	ldr	r3, [pc, #88]	; (8002288 <HAL_DAC_MspInit+0xd8>)
 8002230:	2280      	movs	r2, #128	; 0x80
 8002232:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002234:	4b14      	ldr	r3, [pc, #80]	; (8002288 <HAL_DAC_MspInit+0xd8>)
 8002236:	f44f 7200 	mov.w	r2, #512	; 0x200
 800223a:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800223c:	4b12      	ldr	r3, [pc, #72]	; (8002288 <HAL_DAC_MspInit+0xd8>)
 800223e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002242:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8002244:	4b10      	ldr	r3, [pc, #64]	; (8002288 <HAL_DAC_MspInit+0xd8>)
 8002246:	2220      	movs	r2, #32
 8002248:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800224a:	4b0f      	ldr	r3, [pc, #60]	; (8002288 <HAL_DAC_MspInit+0xd8>)
 800224c:	2200      	movs	r2, #0
 800224e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8002250:	480d      	ldr	r0, [pc, #52]	; (8002288 <HAL_DAC_MspInit+0xd8>)
 8002252:	f001 fe6a 	bl	8003f2a <HAL_DMA_Init>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d001      	beq.n	8002260 <HAL_DAC_MspInit+0xb0>
    {
      Error_Handler();
 800225c:	f7ff ff40 	bl	80020e0 <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 8002260:	4b0b      	ldr	r3, [pc, #44]	; (8002290 <HAL_DAC_MspInit+0xe0>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a0a      	ldr	r2, [pc, #40]	; (8002290 <HAL_DAC_MspInit+0xe0>)
 8002266:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800226a:	6013      	str	r3, [r2, #0]

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	4a06      	ldr	r2, [pc, #24]	; (8002288 <HAL_DAC_MspInit+0xd8>)
 8002270:	609a      	str	r2, [r3, #8]
 8002272:	4a05      	ldr	r2, [pc, #20]	; (8002288 <HAL_DAC_MspInit+0xd8>)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8002278:	bf00      	nop
 800227a:	3728      	adds	r7, #40	; 0x28
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	40007400 	.word	0x40007400
 8002284:	40021000 	.word	0x40021000
 8002288:	20000078 	.word	0x20000078
 800228c:	40020030 	.word	0x40020030
 8002290:	40010000 	.word	0x40010000

08002294 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b084      	sub	sp, #16
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022a4:	d114      	bne.n	80022d0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022a6:	4b19      	ldr	r3, [pc, #100]	; (800230c <HAL_TIM_Base_MspInit+0x78>)
 80022a8:	69db      	ldr	r3, [r3, #28]
 80022aa:	4a18      	ldr	r2, [pc, #96]	; (800230c <HAL_TIM_Base_MspInit+0x78>)
 80022ac:	f043 0301 	orr.w	r3, r3, #1
 80022b0:	61d3      	str	r3, [r2, #28]
 80022b2:	4b16      	ldr	r3, [pc, #88]	; (800230c <HAL_TIM_Base_MspInit+0x78>)
 80022b4:	69db      	ldr	r3, [r3, #28]
 80022b6:	f003 0301 	and.w	r3, r3, #1
 80022ba:	60fb      	str	r3, [r7, #12]
 80022bc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80022be:	2200      	movs	r2, #0
 80022c0:	2100      	movs	r1, #0
 80022c2:	201c      	movs	r0, #28
 80022c4:	f001 fc35 	bl	8003b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80022c8:	201c      	movs	r0, #28
 80022ca:	f001 fc4e 	bl	8003b6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80022ce:	e018      	b.n	8002302 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM16)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a0e      	ldr	r2, [pc, #56]	; (8002310 <HAL_TIM_Base_MspInit+0x7c>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d113      	bne.n	8002302 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80022da:	4b0c      	ldr	r3, [pc, #48]	; (800230c <HAL_TIM_Base_MspInit+0x78>)
 80022dc:	699b      	ldr	r3, [r3, #24]
 80022de:	4a0b      	ldr	r2, [pc, #44]	; (800230c <HAL_TIM_Base_MspInit+0x78>)
 80022e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022e4:	6193      	str	r3, [r2, #24]
 80022e6:	4b09      	ldr	r3, [pc, #36]	; (800230c <HAL_TIM_Base_MspInit+0x78>)
 80022e8:	699b      	ldr	r3, [r3, #24]
 80022ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ee:	60bb      	str	r3, [r7, #8]
 80022f0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80022f2:	2200      	movs	r2, #0
 80022f4:	2100      	movs	r1, #0
 80022f6:	2019      	movs	r0, #25
 80022f8:	f001 fc1b 	bl	8003b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80022fc:	2019      	movs	r0, #25
 80022fe:	f001 fc34 	bl	8003b6a <HAL_NVIC_EnableIRQ>
}
 8002302:	bf00      	nop
 8002304:	3710      	adds	r7, #16
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	40021000 	.word	0x40021000
 8002310:	40014400 	.word	0x40014400

08002314 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b08a      	sub	sp, #40	; 0x28
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800231c:	f107 0314 	add.w	r3, r7, #20
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	605a      	str	r2, [r3, #4]
 8002326:	609a      	str	r2, [r3, #8]
 8002328:	60da      	str	r2, [r3, #12]
 800232a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a1b      	ldr	r2, [pc, #108]	; (80023a0 <HAL_UART_MspInit+0x8c>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d130      	bne.n	8002398 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002336:	4b1b      	ldr	r3, [pc, #108]	; (80023a4 <HAL_UART_MspInit+0x90>)
 8002338:	69db      	ldr	r3, [r3, #28]
 800233a:	4a1a      	ldr	r2, [pc, #104]	; (80023a4 <HAL_UART_MspInit+0x90>)
 800233c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002340:	61d3      	str	r3, [r2, #28]
 8002342:	4b18      	ldr	r3, [pc, #96]	; (80023a4 <HAL_UART_MspInit+0x90>)
 8002344:	69db      	ldr	r3, [r3, #28]
 8002346:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800234a:	613b      	str	r3, [r7, #16]
 800234c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800234e:	4b15      	ldr	r3, [pc, #84]	; (80023a4 <HAL_UART_MspInit+0x90>)
 8002350:	695b      	ldr	r3, [r3, #20]
 8002352:	4a14      	ldr	r2, [pc, #80]	; (80023a4 <HAL_UART_MspInit+0x90>)
 8002354:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002358:	6153      	str	r3, [r2, #20]
 800235a:	4b12      	ldr	r3, [pc, #72]	; (80023a4 <HAL_UART_MspInit+0x90>)
 800235c:	695b      	ldr	r3, [r3, #20]
 800235e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002366:	230c      	movs	r3, #12
 8002368:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800236a:	2302      	movs	r3, #2
 800236c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236e:	2300      	movs	r3, #0
 8002370:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002372:	2300      	movs	r3, #0
 8002374:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002376:	2307      	movs	r3, #7
 8002378:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800237a:	f107 0314 	add.w	r3, r7, #20
 800237e:	4619      	mov	r1, r3
 8002380:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002384:	f001 fffc 	bl	8004380 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002388:	2200      	movs	r2, #0
 800238a:	2100      	movs	r1, #0
 800238c:	2026      	movs	r0, #38	; 0x26
 800238e:	f001 fbd0 	bl	8003b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002392:	2026      	movs	r0, #38	; 0x26
 8002394:	f001 fbe9 	bl	8003b6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002398:	bf00      	nop
 800239a:	3728      	adds	r7, #40	; 0x28
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	40004400 	.word	0x40004400
 80023a4:	40021000 	.word	0x40021000

080023a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80023ac:	bf00      	nop
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr

080023b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023b6:	b480      	push	{r7}
 80023b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023ba:	e7fe      	b.n	80023ba <HardFault_Handler+0x4>

080023bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023c0:	e7fe      	b.n	80023c0 <MemManage_Handler+0x4>

080023c2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023c2:	b480      	push	{r7}
 80023c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023c6:	e7fe      	b.n	80023c6 <BusFault_Handler+0x4>

080023c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023cc:	e7fe      	b.n	80023cc <UsageFault_Handler+0x4>

080023ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023ce:	b480      	push	{r7}
 80023d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023d2:	bf00      	nop
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023e0:	bf00      	nop
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr

080023ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023ea:	b480      	push	{r7}
 80023ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023ee:	bf00      	nop
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr

080023f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023fc:	f000 f8ca 	bl	8002594 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002400:	bf00      	nop
 8002402:	bd80      	pop	{r7, pc}

08002404 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8002408:	4802      	ldr	r0, [pc, #8]	; (8002414 <DMA1_Channel3_IRQHandler+0x10>)
 800240a:	f001 feab 	bl	8004164 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800240e:	bf00      	nop
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	20000078 	.word	0x20000078

08002418 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 800241c:	2040      	movs	r0, #64	; 0x40
 800241e:	f002 f983 	bl	8004728 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002422:	2080      	movs	r0, #128	; 0x80
 8002424:	f002 f980 	bl	8004728 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8002428:	f44f 7080 	mov.w	r0, #256	; 0x100
 800242c:	f002 f97c 	bl	8004728 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8002430:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002434:	f002 f978 	bl	8004728 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002438:	bf00      	nop
 800243a:	bd80      	pop	{r7, pc}

0800243c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8002440:	4802      	ldr	r0, [pc, #8]	; (800244c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8002442:	f003 fe23 	bl	800608c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002446:	bf00      	nop
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	20000370 	.word	0x20000370

08002450 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002454:	4802      	ldr	r0, [pc, #8]	; (8002460 <TIM2_IRQHandler+0x10>)
 8002456:	f003 fe19 	bl	800608c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800245a:	bf00      	nop
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	200002a0 	.word	0x200002a0

08002464 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002468:	4802      	ldr	r0, [pc, #8]	; (8002474 <USART2_IRQHandler+0x10>)
 800246a:	f004 fb27 	bl	8006abc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800246e:	bf00      	nop
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	200002ec 	.word	0x200002ec

08002478 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800247c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002480:	f002 f952 	bl	8004728 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002484:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002488:	f002 f94e 	bl	8004728 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800248c:	bf00      	nop
 800248e:	bd80      	pop	{r7, pc}

08002490 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002494:	4b06      	ldr	r3, [pc, #24]	; (80024b0 <SystemInit+0x20>)
 8002496:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800249a:	4a05      	ldr	r2, [pc, #20]	; (80024b0 <SystemInit+0x20>)
 800249c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80024a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024a4:	bf00      	nop
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	e000ed00 	.word	0xe000ed00

080024b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80024b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024ec <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024b8:	480d      	ldr	r0, [pc, #52]	; (80024f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80024ba:	490e      	ldr	r1, [pc, #56]	; (80024f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80024bc:	4a0e      	ldr	r2, [pc, #56]	; (80024f8 <LoopForever+0xe>)
  movs r3, #0
 80024be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024c0:	e002      	b.n	80024c8 <LoopCopyDataInit>

080024c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024c6:	3304      	adds	r3, #4

080024c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024cc:	d3f9      	bcc.n	80024c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024ce:	4a0b      	ldr	r2, [pc, #44]	; (80024fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80024d0:	4c0b      	ldr	r4, [pc, #44]	; (8002500 <LoopForever+0x16>)
  movs r3, #0
 80024d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024d4:	e001      	b.n	80024da <LoopFillZerobss>

080024d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024d8:	3204      	adds	r2, #4

080024da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024dc:	d3fb      	bcc.n	80024d6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80024de:	f7ff ffd7 	bl	8002490 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024e2:	f005 fc25 	bl	8007d30 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024e6:	f7fe fd95 	bl	8001014 <main>

080024ea <LoopForever>:

LoopForever:
    b LoopForever
 80024ea:	e7fe      	b.n	80024ea <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80024ec:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80024f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024f4:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 80024f8:	08009050 	.word	0x08009050
  ldr r2, =_sbss
 80024fc:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 8002500:	200003c0 	.word	0x200003c0

08002504 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002504:	e7fe      	b.n	8002504 <ADC1_2_IRQHandler>
	...

08002508 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800250c:	4b08      	ldr	r3, [pc, #32]	; (8002530 <HAL_Init+0x28>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a07      	ldr	r2, [pc, #28]	; (8002530 <HAL_Init+0x28>)
 8002512:	f043 0310 	orr.w	r3, r3, #16
 8002516:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002518:	2003      	movs	r0, #3
 800251a:	f001 faff 	bl	8003b1c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800251e:	2000      	movs	r0, #0
 8002520:	f000 f808 	bl	8002534 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002524:	f7ff fde4 	bl	80020f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002528:	2300      	movs	r3, #0
}
 800252a:	4618      	mov	r0, r3
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	40022000 	.word	0x40022000

08002534 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800253c:	4b12      	ldr	r3, [pc, #72]	; (8002588 <HAL_InitTick+0x54>)
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	4b12      	ldr	r3, [pc, #72]	; (800258c <HAL_InitTick+0x58>)
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	4619      	mov	r1, r3
 8002546:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800254a:	fbb3 f3f1 	udiv	r3, r3, r1
 800254e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002552:	4618      	mov	r0, r3
 8002554:	f001 fb17 	bl	8003b86 <HAL_SYSTICK_Config>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e00e      	b.n	8002580 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2b0f      	cmp	r3, #15
 8002566:	d80a      	bhi.n	800257e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002568:	2200      	movs	r2, #0
 800256a:	6879      	ldr	r1, [r7, #4]
 800256c:	f04f 30ff 	mov.w	r0, #4294967295
 8002570:	f001 fadf 	bl	8003b32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002574:	4a06      	ldr	r2, [pc, #24]	; (8002590 <HAL_InitTick+0x5c>)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800257a:	2300      	movs	r3, #0
 800257c:	e000      	b.n	8002580 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
}
 8002580:	4618      	mov	r0, r3
 8002582:	3708      	adds	r7, #8
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	20000018 	.word	0x20000018
 800258c:	20000020 	.word	0x20000020
 8002590:	2000001c 	.word	0x2000001c

08002594 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002598:	4b06      	ldr	r3, [pc, #24]	; (80025b4 <HAL_IncTick+0x20>)
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	461a      	mov	r2, r3
 800259e:	4b06      	ldr	r3, [pc, #24]	; (80025b8 <HAL_IncTick+0x24>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4413      	add	r3, r2
 80025a4:	4a04      	ldr	r2, [pc, #16]	; (80025b8 <HAL_IncTick+0x24>)
 80025a6:	6013      	str	r3, [r2, #0]
}
 80025a8:	bf00      	nop
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	20000020 	.word	0x20000020
 80025b8:	200003bc 	.word	0x200003bc

080025bc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  return uwTick;  
 80025c0:	4b03      	ldr	r3, [pc, #12]	; (80025d0 <HAL_GetTick+0x14>)
 80025c2:	681b      	ldr	r3, [r3, #0]
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr
 80025ce:	bf00      	nop
 80025d0:	200003bc 	.word	0x200003bc

080025d4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025dc:	f7ff ffee 	bl	80025bc <HAL_GetTick>
 80025e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025ec:	d005      	beq.n	80025fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025ee:	4b09      	ldr	r3, [pc, #36]	; (8002614 <HAL_Delay+0x40>)
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	461a      	mov	r2, r3
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	4413      	add	r3, r2
 80025f8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80025fa:	bf00      	nop
 80025fc:	f7ff ffde 	bl	80025bc <HAL_GetTick>
 8002600:	4602      	mov	r2, r0
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	68fa      	ldr	r2, [r7, #12]
 8002608:	429a      	cmp	r2, r3
 800260a:	d8f7      	bhi.n	80025fc <HAL_Delay+0x28>
  {
  }
}
 800260c:	bf00      	nop
 800260e:	3710      	adds	r7, #16
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}
 8002614:	20000020 	.word	0x20000020

08002618 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b09a      	sub	sp, #104	; 0x68
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002620:	2300      	movs	r3, #0
 8002622:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002626:	2300      	movs	r3, #0
 8002628:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800262a:	2300      	movs	r3, #0
 800262c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d101      	bne.n	8002638 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002634:	2301      	movs	r3, #1
 8002636:	e1e3      	b.n	8002a00 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	691b      	ldr	r3, [r3, #16]
 800263c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002642:	f003 0310 	and.w	r3, r3, #16
 8002646:	2b00      	cmp	r3, #0
 8002648:	d176      	bne.n	8002738 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264e:	2b00      	cmp	r3, #0
 8002650:	d152      	bne.n	80026f8 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2200      	movs	r2, #0
 8002656:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2200      	movs	r2, #0
 800265c:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2200      	movs	r2, #0
 8002662:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2200      	movs	r2, #0
 8002668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f7ff fd63 	bl	8002138 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800267c:	2b00      	cmp	r3, #0
 800267e:	d13b      	bne.n	80026f8 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f001 f861 	bl	8003748 <ADC_Disable>
 8002686:	4603      	mov	r3, r0
 8002688:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002690:	f003 0310 	and.w	r3, r3, #16
 8002694:	2b00      	cmp	r3, #0
 8002696:	d12f      	bne.n	80026f8 <HAL_ADC_Init+0xe0>
 8002698:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800269c:	2b00      	cmp	r3, #0
 800269e:	d12b      	bne.n	80026f8 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80026a8:	f023 0302 	bic.w	r3, r3, #2
 80026ac:	f043 0202 	orr.w	r2, r3, #2
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	689a      	ldr	r2, [r3, #8]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80026c2:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	689a      	ldr	r2, [r3, #8]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80026d2:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80026d4:	4b92      	ldr	r3, [pc, #584]	; (8002920 <HAL_ADC_Init+0x308>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a92      	ldr	r2, [pc, #584]	; (8002924 <HAL_ADC_Init+0x30c>)
 80026da:	fba2 2303 	umull	r2, r3, r2, r3
 80026de:	0c9a      	lsrs	r2, r3, #18
 80026e0:	4613      	mov	r3, r2
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	4413      	add	r3, r2
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80026ea:	e002      	b.n	80026f2 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	3b01      	subs	r3, #1
 80026f0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d1f9      	bne.n	80026ec <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d007      	beq.n	8002716 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002710:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002714:	d110      	bne.n	8002738 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271a:	f023 0312 	bic.w	r3, r3, #18
 800271e:	f043 0210 	orr.w	r2, r3, #16
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800272a:	f043 0201 	orr.w	r2, r3, #1
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273c:	f003 0310 	and.w	r3, r3, #16
 8002740:	2b00      	cmp	r3, #0
 8002742:	f040 8150 	bne.w	80029e6 <HAL_ADC_Init+0x3ce>
 8002746:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800274a:	2b00      	cmp	r3, #0
 800274c:	f040 814b 	bne.w	80029e6 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800275a:	2b00      	cmp	r3, #0
 800275c:	f040 8143 	bne.w	80029e6 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002764:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002768:	f043 0202 	orr.w	r2, r3, #2
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002778:	d004      	beq.n	8002784 <HAL_ADC_Init+0x16c>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a6a      	ldr	r2, [pc, #424]	; (8002928 <HAL_ADC_Init+0x310>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d101      	bne.n	8002788 <HAL_ADC_Init+0x170>
 8002784:	4b69      	ldr	r3, [pc, #420]	; (800292c <HAL_ADC_Init+0x314>)
 8002786:	e000      	b.n	800278a <HAL_ADC_Init+0x172>
 8002788:	4b69      	ldr	r3, [pc, #420]	; (8002930 <HAL_ADC_Init+0x318>)
 800278a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002794:	d102      	bne.n	800279c <HAL_ADC_Init+0x184>
 8002796:	4b64      	ldr	r3, [pc, #400]	; (8002928 <HAL_ADC_Init+0x310>)
 8002798:	60fb      	str	r3, [r7, #12]
 800279a:	e01a      	b.n	80027d2 <HAL_ADC_Init+0x1ba>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a61      	ldr	r2, [pc, #388]	; (8002928 <HAL_ADC_Init+0x310>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d103      	bne.n	80027ae <HAL_ADC_Init+0x196>
 80027a6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80027aa:	60fb      	str	r3, [r7, #12]
 80027ac:	e011      	b.n	80027d2 <HAL_ADC_Init+0x1ba>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a60      	ldr	r2, [pc, #384]	; (8002934 <HAL_ADC_Init+0x31c>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d102      	bne.n	80027be <HAL_ADC_Init+0x1a6>
 80027b8:	4b5f      	ldr	r3, [pc, #380]	; (8002938 <HAL_ADC_Init+0x320>)
 80027ba:	60fb      	str	r3, [r7, #12]
 80027bc:	e009      	b.n	80027d2 <HAL_ADC_Init+0x1ba>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a5d      	ldr	r2, [pc, #372]	; (8002938 <HAL_ADC_Init+0x320>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d102      	bne.n	80027ce <HAL_ADC_Init+0x1b6>
 80027c8:	4b5a      	ldr	r3, [pc, #360]	; (8002934 <HAL_ADC_Init+0x31c>)
 80027ca:	60fb      	str	r3, [r7, #12]
 80027cc:	e001      	b.n	80027d2 <HAL_ADC_Init+0x1ba>
 80027ce:	2300      	movs	r3, #0
 80027d0:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	f003 0303 	and.w	r3, r3, #3
 80027dc:	2b01      	cmp	r3, #1
 80027de:	d108      	bne.n	80027f2 <HAL_ADC_Init+0x1da>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d101      	bne.n	80027f2 <HAL_ADC_Init+0x1da>
 80027ee:	2301      	movs	r3, #1
 80027f0:	e000      	b.n	80027f4 <HAL_ADC_Init+0x1dc>
 80027f2:	2300      	movs	r3, #0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d11c      	bne.n	8002832 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80027f8:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d010      	beq.n	8002820 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	f003 0303 	and.w	r3, r3, #3
 8002806:	2b01      	cmp	r3, #1
 8002808:	d107      	bne.n	800281a <HAL_ADC_Init+0x202>
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 0301 	and.w	r3, r3, #1
 8002812:	2b01      	cmp	r3, #1
 8002814:	d101      	bne.n	800281a <HAL_ADC_Init+0x202>
 8002816:	2301      	movs	r3, #1
 8002818:	e000      	b.n	800281c <HAL_ADC_Init+0x204>
 800281a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800281c:	2b00      	cmp	r3, #0
 800281e:	d108      	bne.n	8002832 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002820:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	431a      	orrs	r2, r3
 800282e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002830:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	7e5b      	ldrb	r3, [r3, #25]
 8002836:	035b      	lsls	r3, r3, #13
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800283c:	2a01      	cmp	r2, #1
 800283e:	d002      	beq.n	8002846 <HAL_ADC_Init+0x22e>
 8002840:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002844:	e000      	b.n	8002848 <HAL_ADC_Init+0x230>
 8002846:	2200      	movs	r2, #0
 8002848:	431a      	orrs	r2, r3
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	68db      	ldr	r3, [r3, #12]
 800284e:	431a      	orrs	r2, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	4313      	orrs	r3, r2
 8002856:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002858:	4313      	orrs	r3, r2
 800285a:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002862:	2b01      	cmp	r3, #1
 8002864:	d11b      	bne.n	800289e <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	7e5b      	ldrb	r3, [r3, #25]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d109      	bne.n	8002882 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002872:	3b01      	subs	r3, #1
 8002874:	045a      	lsls	r2, r3, #17
 8002876:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002878:	4313      	orrs	r3, r2
 800287a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800287e:	663b      	str	r3, [r7, #96]	; 0x60
 8002880:	e00d      	b.n	800289e <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002886:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800288a:	f043 0220 	orr.w	r2, r3, #32
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002896:	f043 0201 	orr.w	r2, r3, #1
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d054      	beq.n	8002950 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a22      	ldr	r2, [pc, #136]	; (8002934 <HAL_ADC_Init+0x31c>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d004      	beq.n	80028ba <HAL_ADC_Init+0x2a2>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a20      	ldr	r2, [pc, #128]	; (8002938 <HAL_ADC_Init+0x320>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d140      	bne.n	800293c <HAL_ADC_Init+0x324>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028be:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 80028c2:	d02a      	beq.n	800291a <HAL_ADC_Init+0x302>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028cc:	d022      	beq.n	8002914 <HAL_ADC_Init+0x2fc>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028d2:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 80028d6:	d01a      	beq.n	800290e <HAL_ADC_Init+0x2f6>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028dc:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 80028e0:	d012      	beq.n	8002908 <HAL_ADC_Init+0x2f0>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028e6:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 80028ea:	d00a      	beq.n	8002902 <HAL_ADC_Init+0x2ea>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f0:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 80028f4:	d002      	beq.n	80028fc <HAL_ADC_Init+0x2e4>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028fa:	e023      	b.n	8002944 <HAL_ADC_Init+0x32c>
 80028fc:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002900:	e020      	b.n	8002944 <HAL_ADC_Init+0x32c>
 8002902:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002906:	e01d      	b.n	8002944 <HAL_ADC_Init+0x32c>
 8002908:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800290c:	e01a      	b.n	8002944 <HAL_ADC_Init+0x32c>
 800290e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002912:	e017      	b.n	8002944 <HAL_ADC_Init+0x32c>
 8002914:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8002918:	e014      	b.n	8002944 <HAL_ADC_Init+0x32c>
 800291a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800291e:	e011      	b.n	8002944 <HAL_ADC_Init+0x32c>
 8002920:	20000018 	.word	0x20000018
 8002924:	431bde83 	.word	0x431bde83
 8002928:	50000100 	.word	0x50000100
 800292c:	50000300 	.word	0x50000300
 8002930:	50000700 	.word	0x50000700
 8002934:	50000400 	.word	0x50000400
 8002938:	50000500 	.word	0x50000500
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002940:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002948:	4313      	orrs	r3, r2
 800294a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800294c:	4313      	orrs	r3, r2
 800294e:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	f003 030c 	and.w	r3, r3, #12
 800295a:	2b00      	cmp	r3, #0
 800295c:	d114      	bne.n	8002988 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	6812      	ldr	r2, [r2, #0]
 8002968:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800296c:	f023 0302 	bic.w	r3, r3, #2
 8002970:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	7e1b      	ldrb	r3, [r3, #24]
 8002976:	039a      	lsls	r2, r3, #14
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800297e:	005b      	lsls	r3, r3, #1
 8002980:	4313      	orrs	r3, r2
 8002982:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002984:	4313      	orrs	r3, r2
 8002986:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	68da      	ldr	r2, [r3, #12]
 800298e:	4b1e      	ldr	r3, [pc, #120]	; (8002a08 <HAL_ADC_Init+0x3f0>)
 8002990:	4013      	ands	r3, r2
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	6812      	ldr	r2, [r2, #0]
 8002996:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002998:	430b      	orrs	r3, r1
 800299a:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	691b      	ldr	r3, [r3, #16]
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d10c      	bne.n	80029be <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029aa:	f023 010f 	bic.w	r1, r3, #15
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	69db      	ldr	r3, [r3, #28]
 80029b2:	1e5a      	subs	r2, r3, #1
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	430a      	orrs	r2, r1
 80029ba:	631a      	str	r2, [r3, #48]	; 0x30
 80029bc:	e007      	b.n	80029ce <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f022 020f 	bic.w	r2, r2, #15
 80029cc:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2200      	movs	r2, #0
 80029d2:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d8:	f023 0303 	bic.w	r3, r3, #3
 80029dc:	f043 0201 	orr.w	r2, r3, #1
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	641a      	str	r2, [r3, #64]	; 0x40
 80029e4:	e00a      	b.n	80029fc <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ea:	f023 0312 	bic.w	r3, r3, #18
 80029ee:	f043 0210 	orr.w	r2, r3, #16
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80029f6:	2301      	movs	r3, #1
 80029f8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80029fc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3768      	adds	r7, #104	; 0x68
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	fff0c007 	.word	0xfff0c007

08002a0c <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a14:	2300      	movs	r3, #0
 8002a16:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f003 0304 	and.w	r3, r3, #4
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	f040 80f9 	bne.w	8002c1a <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d101      	bne.n	8002a36 <HAL_ADC_Start+0x2a>
 8002a32:	2302      	movs	r3, #2
 8002a34:	e0f4      	b.n	8002c20 <HAL_ADC_Start+0x214>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f000 fe1e 	bl	8003680 <ADC_Enable>
 8002a44:	4603      	mov	r3, r0
 8002a46:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002a48:	7bfb      	ldrb	r3, [r7, #15]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	f040 80e0 	bne.w	8002c10 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a54:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002a58:	f023 0301 	bic.w	r3, r3, #1
 8002a5c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a6c:	d004      	beq.n	8002a78 <HAL_ADC_Start+0x6c>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a6d      	ldr	r2, [pc, #436]	; (8002c28 <HAL_ADC_Start+0x21c>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d106      	bne.n	8002a86 <HAL_ADC_Start+0x7a>
 8002a78:	4b6c      	ldr	r3, [pc, #432]	; (8002c2c <HAL_ADC_Start+0x220>)
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	f003 031f 	and.w	r3, r3, #31
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d010      	beq.n	8002aa6 <HAL_ADC_Start+0x9a>
 8002a84:	e005      	b.n	8002a92 <HAL_ADC_Start+0x86>
 8002a86:	4b6a      	ldr	r3, [pc, #424]	; (8002c30 <HAL_ADC_Start+0x224>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f003 031f 	and.w	r3, r3, #31
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d009      	beq.n	8002aa6 <HAL_ADC_Start+0x9a>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a9a:	d004      	beq.n	8002aa6 <HAL_ADC_Start+0x9a>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a64      	ldr	r2, [pc, #400]	; (8002c34 <HAL_ADC_Start+0x228>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d115      	bne.n	8002ad2 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aaa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d036      	beq.n	8002b2e <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ac8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002ad0:	e02d      	b.n	8002b2e <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ae6:	d004      	beq.n	8002af2 <HAL_ADC_Start+0xe6>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a4e      	ldr	r2, [pc, #312]	; (8002c28 <HAL_ADC_Start+0x21c>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d10a      	bne.n	8002b08 <HAL_ADC_Start+0xfc>
 8002af2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	bf14      	ite	ne
 8002b00:	2301      	movne	r3, #1
 8002b02:	2300      	moveq	r3, #0
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	e008      	b.n	8002b1a <HAL_ADC_Start+0x10e>
 8002b08:	4b4a      	ldr	r3, [pc, #296]	; (8002c34 <HAL_ADC_Start+0x228>)
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	bf14      	ite	ne
 8002b14:	2301      	movne	r3, #1
 8002b16:	2300      	moveq	r3, #0
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d007      	beq.n	8002b2e <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b22:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b26:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b32:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b3a:	d106      	bne.n	8002b4a <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b40:	f023 0206 	bic.w	r2, r3, #6
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	645a      	str	r2, [r3, #68]	; 0x44
 8002b48:	e002      	b.n	8002b50 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2200      	movs	r2, #0
 8002b54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	221c      	movs	r2, #28
 8002b5e:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b68:	d004      	beq.n	8002b74 <HAL_ADC_Start+0x168>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a2e      	ldr	r2, [pc, #184]	; (8002c28 <HAL_ADC_Start+0x21c>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d106      	bne.n	8002b82 <HAL_ADC_Start+0x176>
 8002b74:	4b2d      	ldr	r3, [pc, #180]	; (8002c2c <HAL_ADC_Start+0x220>)
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f003 031f 	and.w	r3, r3, #31
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d03e      	beq.n	8002bfe <HAL_ADC_Start+0x1f2>
 8002b80:	e005      	b.n	8002b8e <HAL_ADC_Start+0x182>
 8002b82:	4b2b      	ldr	r3, [pc, #172]	; (8002c30 <HAL_ADC_Start+0x224>)
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f003 031f 	and.w	r3, r3, #31
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d037      	beq.n	8002bfe <HAL_ADC_Start+0x1f2>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b96:	d004      	beq.n	8002ba2 <HAL_ADC_Start+0x196>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a22      	ldr	r2, [pc, #136]	; (8002c28 <HAL_ADC_Start+0x21c>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d106      	bne.n	8002bb0 <HAL_ADC_Start+0x1a4>
 8002ba2:	4b22      	ldr	r3, [pc, #136]	; (8002c2c <HAL_ADC_Start+0x220>)
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	f003 031f 	and.w	r3, r3, #31
 8002baa:	2b05      	cmp	r3, #5
 8002bac:	d027      	beq.n	8002bfe <HAL_ADC_Start+0x1f2>
 8002bae:	e005      	b.n	8002bbc <HAL_ADC_Start+0x1b0>
 8002bb0:	4b1f      	ldr	r3, [pc, #124]	; (8002c30 <HAL_ADC_Start+0x224>)
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	f003 031f 	and.w	r3, r3, #31
 8002bb8:	2b05      	cmp	r3, #5
 8002bba:	d020      	beq.n	8002bfe <HAL_ADC_Start+0x1f2>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002bc4:	d004      	beq.n	8002bd0 <HAL_ADC_Start+0x1c4>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a17      	ldr	r2, [pc, #92]	; (8002c28 <HAL_ADC_Start+0x21c>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d106      	bne.n	8002bde <HAL_ADC_Start+0x1d2>
 8002bd0:	4b16      	ldr	r3, [pc, #88]	; (8002c2c <HAL_ADC_Start+0x220>)
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	f003 031f 	and.w	r3, r3, #31
 8002bd8:	2b09      	cmp	r3, #9
 8002bda:	d010      	beq.n	8002bfe <HAL_ADC_Start+0x1f2>
 8002bdc:	e005      	b.n	8002bea <HAL_ADC_Start+0x1de>
 8002bde:	4b14      	ldr	r3, [pc, #80]	; (8002c30 <HAL_ADC_Start+0x224>)
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	f003 031f 	and.w	r3, r3, #31
 8002be6:	2b09      	cmp	r3, #9
 8002be8:	d009      	beq.n	8002bfe <HAL_ADC_Start+0x1f2>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002bf2:	d004      	beq.n	8002bfe <HAL_ADC_Start+0x1f2>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a0e      	ldr	r2, [pc, #56]	; (8002c34 <HAL_ADC_Start+0x228>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d10f      	bne.n	8002c1e <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	689a      	ldr	r2, [r3, #8]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f042 0204 	orr.w	r2, r2, #4
 8002c0c:	609a      	str	r2, [r3, #8]
 8002c0e:	e006      	b.n	8002c1e <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2200      	movs	r2, #0
 8002c14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002c18:	e001      	b.n	8002c1e <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002c1a:	2302      	movs	r3, #2
 8002c1c:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3710      	adds	r7, #16
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	50000100 	.word	0x50000100
 8002c2c:	50000300 	.word	0x50000300
 8002c30:	50000700 	.word	0x50000700
 8002c34:	50000400 	.word	0x50000400

08002c38 <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c40:	2300      	movs	r3, #0
 8002c42:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d101      	bne.n	8002c52 <HAL_ADC_Stop+0x1a>
 8002c4e:	2302      	movs	r3, #2
 8002c50:	e023      	b.n	8002c9a <HAL_ADC_Stop+0x62>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2201      	movs	r2, #1
 8002c56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002c5a:	216c      	movs	r1, #108	; 0x6c
 8002c5c:	6878      	ldr	r0, [r7, #4]
 8002c5e:	f000 fdd9 	bl	8003814 <ADC_ConversionStop>
 8002c62:	4603      	mov	r3, r0
 8002c64:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002c66:	7bfb      	ldrb	r3, [r7, #15]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d111      	bne.n	8002c90 <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002c6c:	6878      	ldr	r0, [r7, #4]
 8002c6e:	f000 fd6b 	bl	8003748 <ADC_Disable>
 8002c72:	4603      	mov	r3, r0
 8002c74:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002c76:	7bfb      	ldrb	r3, [r7, #15]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d109      	bne.n	8002c90 <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c80:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002c84:	f023 0301 	bic.w	r3, r3, #1
 8002c88:	f043 0201 	orr.w	r2, r3, #1
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3710      	adds	r7, #16
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
	...

08002ca4 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b086      	sub	sp, #24
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	695b      	ldr	r3, [r3, #20]
 8002cb6:	2b08      	cmp	r3, #8
 8002cb8:	d102      	bne.n	8002cc0 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8002cba:	2308      	movs	r3, #8
 8002cbc:	617b      	str	r3, [r7, #20]
 8002cbe:	e03a      	b.n	8002d36 <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cc8:	d004      	beq.n	8002cd4 <HAL_ADC_PollForConversion+0x30>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a72      	ldr	r2, [pc, #456]	; (8002e98 <HAL_ADC_PollForConversion+0x1f4>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d101      	bne.n	8002cd8 <HAL_ADC_PollForConversion+0x34>
 8002cd4:	4b71      	ldr	r3, [pc, #452]	; (8002e9c <HAL_ADC_PollForConversion+0x1f8>)
 8002cd6:	e000      	b.n	8002cda <HAL_ADC_PollForConversion+0x36>
 8002cd8:	4b71      	ldr	r3, [pc, #452]	; (8002ea0 <HAL_ADC_PollForConversion+0x1fc>)
 8002cda:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	f003 031f 	and.w	r3, r3, #31
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d112      	bne.n	8002d0e <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	f003 0301 	and.w	r3, r3, #1
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d11d      	bne.n	8002d32 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfa:	f043 0220 	orr.w	r2, r3, #32
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2200      	movs	r2, #0
 8002d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e0bf      	b.n	8002e8e <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d00b      	beq.n	8002d32 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1e:	f043 0220 	orr.w	r2, r3, #32
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e0ad      	b.n	8002e8e <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8002d32:	230c      	movs	r3, #12
 8002d34:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d3e:	d004      	beq.n	8002d4a <HAL_ADC_PollForConversion+0xa6>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a54      	ldr	r2, [pc, #336]	; (8002e98 <HAL_ADC_PollForConversion+0x1f4>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d106      	bne.n	8002d58 <HAL_ADC_PollForConversion+0xb4>
 8002d4a:	4b54      	ldr	r3, [pc, #336]	; (8002e9c <HAL_ADC_PollForConversion+0x1f8>)
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	f003 031f 	and.w	r3, r3, #31
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d010      	beq.n	8002d78 <HAL_ADC_PollForConversion+0xd4>
 8002d56:	e005      	b.n	8002d64 <HAL_ADC_PollForConversion+0xc0>
 8002d58:	4b51      	ldr	r3, [pc, #324]	; (8002ea0 <HAL_ADC_PollForConversion+0x1fc>)
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	f003 031f 	and.w	r3, r3, #31
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d009      	beq.n	8002d78 <HAL_ADC_PollForConversion+0xd4>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d6c:	d004      	beq.n	8002d78 <HAL_ADC_PollForConversion+0xd4>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a4c      	ldr	r2, [pc, #304]	; (8002ea4 <HAL_ADC_PollForConversion+0x200>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d104      	bne.n	8002d82 <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	613b      	str	r3, [r7, #16]
 8002d80:	e00f      	b.n	8002da2 <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d8a:	d004      	beq.n	8002d96 <HAL_ADC_PollForConversion+0xf2>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a41      	ldr	r2, [pc, #260]	; (8002e98 <HAL_ADC_PollForConversion+0x1f4>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d102      	bne.n	8002d9c <HAL_ADC_PollForConversion+0xf8>
 8002d96:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002d9a:	e000      	b.n	8002d9e <HAL_ADC_PollForConversion+0xfa>
 8002d9c:	4b41      	ldr	r3, [pc, #260]	; (8002ea4 <HAL_ADC_PollForConversion+0x200>)
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8002da2:	f7ff fc0b 	bl	80025bc <HAL_GetTick>
 8002da6:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002da8:	e021      	b.n	8002dee <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002db0:	d01d      	beq.n	8002dee <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d007      	beq.n	8002dc8 <HAL_ADC_PollForConversion+0x124>
 8002db8:	f7ff fc00 	bl	80025bc <HAL_GetTick>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	1ad3      	subs	r3, r2, r3
 8002dc2:	683a      	ldr	r2, [r7, #0]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d212      	bcs.n	8002dee <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d10b      	bne.n	8002dee <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dda:	f043 0204 	orr.w	r2, r3, #4
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8002dea:	2303      	movs	r3, #3
 8002dec:	e04f      	b.n	8002e8e <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	4013      	ands	r3, r2
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d0d6      	beq.n	8002daa <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e00:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	68db      	ldr	r3, [r3, #12]
 8002e0e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d131      	bne.n	8002e7a <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d12c      	bne.n	8002e7a <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0308 	and.w	r3, r3, #8
 8002e2a:	2b08      	cmp	r3, #8
 8002e2c:	d125      	bne.n	8002e7a <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	f003 0304 	and.w	r3, r3, #4
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d112      	bne.n	8002e62 <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e40:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d112      	bne.n	8002e7a <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e58:	f043 0201 	orr.w	r2, r3, #1
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	641a      	str	r2, [r3, #64]	; 0x40
 8002e60:	e00b      	b.n	8002e7a <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e66:	f043 0220 	orr.w	r2, r3, #32
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e72:	f043 0201 	orr.w	r2, r3, #1
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d103      	bne.n	8002e8c <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	697a      	ldr	r2, [r7, #20]
 8002e8a:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3718      	adds	r7, #24
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	50000100 	.word	0x50000100
 8002e9c:	50000300 	.word	0x50000300
 8002ea0:	50000700 	.word	0x50000700
 8002ea4:	50000400 	.word	0x50000400

08002ea8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	370c      	adds	r7, #12
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
	...

08002ec4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b09b      	sub	sp, #108	; 0x6c
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d101      	bne.n	8002ee6 <HAL_ADC_ConfigChannel+0x22>
 8002ee2:	2302      	movs	r3, #2
 8002ee4:	e2cb      	b.n	800347e <HAL_ADC_ConfigChannel+0x5ba>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	f003 0304 	and.w	r3, r3, #4
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	f040 82af 	bne.w	800345c <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	2b04      	cmp	r3, #4
 8002f04:	d81c      	bhi.n	8002f40 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	685a      	ldr	r2, [r3, #4]
 8002f10:	4613      	mov	r3, r2
 8002f12:	005b      	lsls	r3, r3, #1
 8002f14:	4413      	add	r3, r2
 8002f16:	005b      	lsls	r3, r3, #1
 8002f18:	461a      	mov	r2, r3
 8002f1a:	231f      	movs	r3, #31
 8002f1c:	4093      	lsls	r3, r2
 8002f1e:	43db      	mvns	r3, r3
 8002f20:	4019      	ands	r1, r3
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	6818      	ldr	r0, [r3, #0]
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	685a      	ldr	r2, [r3, #4]
 8002f2a:	4613      	mov	r3, r2
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	4413      	add	r3, r2
 8002f30:	005b      	lsls	r3, r3, #1
 8002f32:	fa00 f203 	lsl.w	r2, r0, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	430a      	orrs	r2, r1
 8002f3c:	631a      	str	r2, [r3, #48]	; 0x30
 8002f3e:	e063      	b.n	8003008 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	2b09      	cmp	r3, #9
 8002f46:	d81e      	bhi.n	8002f86 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	685a      	ldr	r2, [r3, #4]
 8002f52:	4613      	mov	r3, r2
 8002f54:	005b      	lsls	r3, r3, #1
 8002f56:	4413      	add	r3, r2
 8002f58:	005b      	lsls	r3, r3, #1
 8002f5a:	3b1e      	subs	r3, #30
 8002f5c:	221f      	movs	r2, #31
 8002f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f62:	43db      	mvns	r3, r3
 8002f64:	4019      	ands	r1, r3
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	6818      	ldr	r0, [r3, #0]
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	685a      	ldr	r2, [r3, #4]
 8002f6e:	4613      	mov	r3, r2
 8002f70:	005b      	lsls	r3, r3, #1
 8002f72:	4413      	add	r3, r2
 8002f74:	005b      	lsls	r3, r3, #1
 8002f76:	3b1e      	subs	r3, #30
 8002f78:	fa00 f203 	lsl.w	r2, r0, r3
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	430a      	orrs	r2, r1
 8002f82:	635a      	str	r2, [r3, #52]	; 0x34
 8002f84:	e040      	b.n	8003008 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	2b0e      	cmp	r3, #14
 8002f8c:	d81e      	bhi.n	8002fcc <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	685a      	ldr	r2, [r3, #4]
 8002f98:	4613      	mov	r3, r2
 8002f9a:	005b      	lsls	r3, r3, #1
 8002f9c:	4413      	add	r3, r2
 8002f9e:	005b      	lsls	r3, r3, #1
 8002fa0:	3b3c      	subs	r3, #60	; 0x3c
 8002fa2:	221f      	movs	r2, #31
 8002fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa8:	43db      	mvns	r3, r3
 8002faa:	4019      	ands	r1, r3
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	6818      	ldr	r0, [r3, #0]
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	685a      	ldr	r2, [r3, #4]
 8002fb4:	4613      	mov	r3, r2
 8002fb6:	005b      	lsls	r3, r3, #1
 8002fb8:	4413      	add	r3, r2
 8002fba:	005b      	lsls	r3, r3, #1
 8002fbc:	3b3c      	subs	r3, #60	; 0x3c
 8002fbe:	fa00 f203 	lsl.w	r2, r0, r3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	639a      	str	r2, [r3, #56]	; 0x38
 8002fca:	e01d      	b.n	8003008 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	685a      	ldr	r2, [r3, #4]
 8002fd6:	4613      	mov	r3, r2
 8002fd8:	005b      	lsls	r3, r3, #1
 8002fda:	4413      	add	r3, r2
 8002fdc:	005b      	lsls	r3, r3, #1
 8002fde:	3b5a      	subs	r3, #90	; 0x5a
 8002fe0:	221f      	movs	r2, #31
 8002fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe6:	43db      	mvns	r3, r3
 8002fe8:	4019      	ands	r1, r3
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	6818      	ldr	r0, [r3, #0]
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	685a      	ldr	r2, [r3, #4]
 8002ff2:	4613      	mov	r3, r2
 8002ff4:	005b      	lsls	r3, r3, #1
 8002ff6:	4413      	add	r3, r2
 8002ff8:	005b      	lsls	r3, r3, #1
 8002ffa:	3b5a      	subs	r3, #90	; 0x5a
 8002ffc:	fa00 f203 	lsl.w	r2, r0, r3
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	430a      	orrs	r2, r1
 8003006:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	f003 030c 	and.w	r3, r3, #12
 8003012:	2b00      	cmp	r3, #0
 8003014:	f040 80e5 	bne.w	80031e2 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	2b09      	cmp	r3, #9
 800301e:	d91c      	bls.n	800305a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	6999      	ldr	r1, [r3, #24]
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	4613      	mov	r3, r2
 800302c:	005b      	lsls	r3, r3, #1
 800302e:	4413      	add	r3, r2
 8003030:	3b1e      	subs	r3, #30
 8003032:	2207      	movs	r2, #7
 8003034:	fa02 f303 	lsl.w	r3, r2, r3
 8003038:	43db      	mvns	r3, r3
 800303a:	4019      	ands	r1, r3
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	6898      	ldr	r0, [r3, #8]
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	681a      	ldr	r2, [r3, #0]
 8003044:	4613      	mov	r3, r2
 8003046:	005b      	lsls	r3, r3, #1
 8003048:	4413      	add	r3, r2
 800304a:	3b1e      	subs	r3, #30
 800304c:	fa00 f203 	lsl.w	r2, r0, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	430a      	orrs	r2, r1
 8003056:	619a      	str	r2, [r3, #24]
 8003058:	e019      	b.n	800308e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	6959      	ldr	r1, [r3, #20]
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	4613      	mov	r3, r2
 8003066:	005b      	lsls	r3, r3, #1
 8003068:	4413      	add	r3, r2
 800306a:	2207      	movs	r2, #7
 800306c:	fa02 f303 	lsl.w	r3, r2, r3
 8003070:	43db      	mvns	r3, r3
 8003072:	4019      	ands	r1, r3
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	6898      	ldr	r0, [r3, #8]
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	4613      	mov	r3, r2
 800307e:	005b      	lsls	r3, r3, #1
 8003080:	4413      	add	r3, r2
 8003082:	fa00 f203 	lsl.w	r2, r0, r3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	430a      	orrs	r2, r1
 800308c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	695a      	ldr	r2, [r3, #20]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	08db      	lsrs	r3, r3, #3
 800309a:	f003 0303 	and.w	r3, r3, #3
 800309e:	005b      	lsls	r3, r3, #1
 80030a0:	fa02 f303 	lsl.w	r3, r2, r3
 80030a4:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	691b      	ldr	r3, [r3, #16]
 80030aa:	3b01      	subs	r3, #1
 80030ac:	2b03      	cmp	r3, #3
 80030ae:	d84f      	bhi.n	8003150 <HAL_ADC_ConfigChannel+0x28c>
 80030b0:	a201      	add	r2, pc, #4	; (adr r2, 80030b8 <HAL_ADC_ConfigChannel+0x1f4>)
 80030b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030b6:	bf00      	nop
 80030b8:	080030c9 	.word	0x080030c9
 80030bc:	080030eb 	.word	0x080030eb
 80030c0:	0800310d 	.word	0x0800310d
 80030c4:	0800312f 	.word	0x0800312f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80030ce:	4b9f      	ldr	r3, [pc, #636]	; (800334c <HAL_ADC_ConfigChannel+0x488>)
 80030d0:	4013      	ands	r3, r2
 80030d2:	683a      	ldr	r2, [r7, #0]
 80030d4:	6812      	ldr	r2, [r2, #0]
 80030d6:	0691      	lsls	r1, r2, #26
 80030d8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80030da:	430a      	orrs	r2, r1
 80030dc:	431a      	orrs	r2, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80030e6:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80030e8:	e07e      	b.n	80031e8 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80030f0:	4b96      	ldr	r3, [pc, #600]	; (800334c <HAL_ADC_ConfigChannel+0x488>)
 80030f2:	4013      	ands	r3, r2
 80030f4:	683a      	ldr	r2, [r7, #0]
 80030f6:	6812      	ldr	r2, [r2, #0]
 80030f8:	0691      	lsls	r1, r2, #26
 80030fa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80030fc:	430a      	orrs	r2, r1
 80030fe:	431a      	orrs	r2, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003108:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800310a:	e06d      	b.n	80031e8 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003112:	4b8e      	ldr	r3, [pc, #568]	; (800334c <HAL_ADC_ConfigChannel+0x488>)
 8003114:	4013      	ands	r3, r2
 8003116:	683a      	ldr	r2, [r7, #0]
 8003118:	6812      	ldr	r2, [r2, #0]
 800311a:	0691      	lsls	r1, r2, #26
 800311c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800311e:	430a      	orrs	r2, r1
 8003120:	431a      	orrs	r2, r3
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800312a:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800312c:	e05c      	b.n	80031e8 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003134:	4b85      	ldr	r3, [pc, #532]	; (800334c <HAL_ADC_ConfigChannel+0x488>)
 8003136:	4013      	ands	r3, r2
 8003138:	683a      	ldr	r2, [r7, #0]
 800313a:	6812      	ldr	r2, [r2, #0]
 800313c:	0691      	lsls	r1, r2, #26
 800313e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003140:	430a      	orrs	r2, r1
 8003142:	431a      	orrs	r2, r3
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800314c:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800314e:	e04b      	b.n	80031e8 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003156:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	069b      	lsls	r3, r3, #26
 8003160:	429a      	cmp	r2, r3
 8003162:	d107      	bne.n	8003174 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003172:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800317a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	069b      	lsls	r3, r3, #26
 8003184:	429a      	cmp	r2, r3
 8003186:	d107      	bne.n	8003198 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003196:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800319e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	069b      	lsls	r3, r3, #26
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d107      	bne.n	80031bc <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80031ba:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031c2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	069b      	lsls	r3, r3, #26
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d10a      	bne.n	80031e6 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80031de:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80031e0:	e001      	b.n	80031e6 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80031e2:	bf00      	nop
 80031e4:	e000      	b.n	80031e8 <HAL_ADC_ConfigChannel+0x324>
      break;
 80031e6:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f003 0303 	and.w	r3, r3, #3
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d108      	bne.n	8003208 <HAL_ADC_ConfigChannel+0x344>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0301 	and.w	r3, r3, #1
 8003200:	2b01      	cmp	r3, #1
 8003202:	d101      	bne.n	8003208 <HAL_ADC_ConfigChannel+0x344>
 8003204:	2301      	movs	r3, #1
 8003206:	e000      	b.n	800320a <HAL_ADC_ConfigChannel+0x346>
 8003208:	2300      	movs	r3, #0
 800320a:	2b00      	cmp	r3, #0
 800320c:	f040 8131 	bne.w	8003472 <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	2b01      	cmp	r3, #1
 8003216:	d00f      	beq.n	8003238 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2201      	movs	r2, #1
 8003226:	fa02 f303 	lsl.w	r3, r2, r3
 800322a:	43da      	mvns	r2, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	400a      	ands	r2, r1
 8003232:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8003236:	e049      	b.n	80032cc <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2201      	movs	r2, #1
 8003246:	409a      	lsls	r2, r3
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	430a      	orrs	r2, r1
 800324e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	2b09      	cmp	r3, #9
 8003258:	d91c      	bls.n	8003294 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	6999      	ldr	r1, [r3, #24]
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	4613      	mov	r3, r2
 8003266:	005b      	lsls	r3, r3, #1
 8003268:	4413      	add	r3, r2
 800326a:	3b1b      	subs	r3, #27
 800326c:	2207      	movs	r2, #7
 800326e:	fa02 f303 	lsl.w	r3, r2, r3
 8003272:	43db      	mvns	r3, r3
 8003274:	4019      	ands	r1, r3
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	6898      	ldr	r0, [r3, #8]
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	4613      	mov	r3, r2
 8003280:	005b      	lsls	r3, r3, #1
 8003282:	4413      	add	r3, r2
 8003284:	3b1b      	subs	r3, #27
 8003286:	fa00 f203 	lsl.w	r2, r0, r3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	430a      	orrs	r2, r1
 8003290:	619a      	str	r2, [r3, #24]
 8003292:	e01b      	b.n	80032cc <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	6959      	ldr	r1, [r3, #20]
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	1c5a      	adds	r2, r3, #1
 80032a0:	4613      	mov	r3, r2
 80032a2:	005b      	lsls	r3, r3, #1
 80032a4:	4413      	add	r3, r2
 80032a6:	2207      	movs	r2, #7
 80032a8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ac:	43db      	mvns	r3, r3
 80032ae:	4019      	ands	r1, r3
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	6898      	ldr	r0, [r3, #8]
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	1c5a      	adds	r2, r3, #1
 80032ba:	4613      	mov	r3, r2
 80032bc:	005b      	lsls	r3, r3, #1
 80032be:	4413      	add	r3, r2
 80032c0:	fa00 f203 	lsl.w	r2, r0, r3
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	430a      	orrs	r2, r1
 80032ca:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032d4:	d004      	beq.n	80032e0 <HAL_ADC_ConfigChannel+0x41c>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a1d      	ldr	r2, [pc, #116]	; (8003350 <HAL_ADC_ConfigChannel+0x48c>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d101      	bne.n	80032e4 <HAL_ADC_ConfigChannel+0x420>
 80032e0:	4b1c      	ldr	r3, [pc, #112]	; (8003354 <HAL_ADC_ConfigChannel+0x490>)
 80032e2:	e000      	b.n	80032e6 <HAL_ADC_ConfigChannel+0x422>
 80032e4:	4b1c      	ldr	r3, [pc, #112]	; (8003358 <HAL_ADC_ConfigChannel+0x494>)
 80032e6:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2b10      	cmp	r3, #16
 80032ee:	d105      	bne.n	80032fc <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80032f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d015      	beq.n	8003328 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003300:	2b11      	cmp	r3, #17
 8003302:	d105      	bne.n	8003310 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003304:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800330c:	2b00      	cmp	r3, #0
 800330e:	d00b      	beq.n	8003328 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003314:	2b12      	cmp	r3, #18
 8003316:	f040 80ac 	bne.w	8003472 <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800331a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003322:	2b00      	cmp	r3, #0
 8003324:	f040 80a5 	bne.w	8003472 <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003330:	d102      	bne.n	8003338 <HAL_ADC_ConfigChannel+0x474>
 8003332:	4b07      	ldr	r3, [pc, #28]	; (8003350 <HAL_ADC_ConfigChannel+0x48c>)
 8003334:	60fb      	str	r3, [r7, #12]
 8003336:	e023      	b.n	8003380 <HAL_ADC_ConfigChannel+0x4bc>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a04      	ldr	r2, [pc, #16]	; (8003350 <HAL_ADC_ConfigChannel+0x48c>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d10c      	bne.n	800335c <HAL_ADC_ConfigChannel+0x498>
 8003342:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003346:	60fb      	str	r3, [r7, #12]
 8003348:	e01a      	b.n	8003380 <HAL_ADC_ConfigChannel+0x4bc>
 800334a:	bf00      	nop
 800334c:	83fff000 	.word	0x83fff000
 8003350:	50000100 	.word	0x50000100
 8003354:	50000300 	.word	0x50000300
 8003358:	50000700 	.word	0x50000700
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a4a      	ldr	r2, [pc, #296]	; (800348c <HAL_ADC_ConfigChannel+0x5c8>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d102      	bne.n	800336c <HAL_ADC_ConfigChannel+0x4a8>
 8003366:	4b4a      	ldr	r3, [pc, #296]	; (8003490 <HAL_ADC_ConfigChannel+0x5cc>)
 8003368:	60fb      	str	r3, [r7, #12]
 800336a:	e009      	b.n	8003380 <HAL_ADC_ConfigChannel+0x4bc>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a47      	ldr	r2, [pc, #284]	; (8003490 <HAL_ADC_ConfigChannel+0x5cc>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d102      	bne.n	800337c <HAL_ADC_ConfigChannel+0x4b8>
 8003376:	4b45      	ldr	r3, [pc, #276]	; (800348c <HAL_ADC_ConfigChannel+0x5c8>)
 8003378:	60fb      	str	r3, [r7, #12]
 800337a:	e001      	b.n	8003380 <HAL_ADC_ConfigChannel+0x4bc>
 800337c:	2300      	movs	r3, #0
 800337e:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	f003 0303 	and.w	r3, r3, #3
 800338a:	2b01      	cmp	r3, #1
 800338c:	d108      	bne.n	80033a0 <HAL_ADC_ConfigChannel+0x4dc>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0301 	and.w	r3, r3, #1
 8003398:	2b01      	cmp	r3, #1
 800339a:	d101      	bne.n	80033a0 <HAL_ADC_ConfigChannel+0x4dc>
 800339c:	2301      	movs	r3, #1
 800339e:	e000      	b.n	80033a2 <HAL_ADC_ConfigChannel+0x4de>
 80033a0:	2300      	movs	r3, #0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d150      	bne.n	8003448 <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80033a6:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d010      	beq.n	80033ce <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f003 0303 	and.w	r3, r3, #3
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d107      	bne.n	80033c8 <HAL_ADC_ConfigChannel+0x504>
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0301 	and.w	r3, r3, #1
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d101      	bne.n	80033c8 <HAL_ADC_ConfigChannel+0x504>
 80033c4:	2301      	movs	r3, #1
 80033c6:	e000      	b.n	80033ca <HAL_ADC_ConfigChannel+0x506>
 80033c8:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d13c      	bne.n	8003448 <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	2b10      	cmp	r3, #16
 80033d4:	d11d      	bne.n	8003412 <HAL_ADC_ConfigChannel+0x54e>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80033de:	d118      	bne.n	8003412 <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80033e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80033e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80033ea:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80033ec:	4b29      	ldr	r3, [pc, #164]	; (8003494 <HAL_ADC_ConfigChannel+0x5d0>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a29      	ldr	r2, [pc, #164]	; (8003498 <HAL_ADC_ConfigChannel+0x5d4>)
 80033f2:	fba2 2303 	umull	r2, r3, r2, r3
 80033f6:	0c9a      	lsrs	r2, r3, #18
 80033f8:	4613      	mov	r3, r2
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	4413      	add	r3, r2
 80033fe:	005b      	lsls	r3, r3, #1
 8003400:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003402:	e002      	b.n	800340a <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	3b01      	subs	r3, #1
 8003408:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d1f9      	bne.n	8003404 <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003410:	e02e      	b.n	8003470 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	2b11      	cmp	r3, #17
 8003418:	d10b      	bne.n	8003432 <HAL_ADC_ConfigChannel+0x56e>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003422:	d106      	bne.n	8003432 <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003424:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800342c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800342e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003430:	e01e      	b.n	8003470 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	2b12      	cmp	r3, #18
 8003438:	d11a      	bne.n	8003470 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800343a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003442:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003444:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003446:	e013      	b.n	8003470 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800344c:	f043 0220 	orr.w	r2, r3, #32
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800345a:	e00a      	b.n	8003472 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003460:	f043 0220 	orr.w	r2, r3, #32
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800346e:	e000      	b.n	8003472 <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003470:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2200      	movs	r2, #0
 8003476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800347a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800347e:	4618      	mov	r0, r3
 8003480:	376c      	adds	r7, #108	; 0x6c
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr
 800348a:	bf00      	nop
 800348c:	50000400 	.word	0x50000400
 8003490:	50000500 	.word	0x50000500
 8003494:	20000018 	.word	0x20000018
 8003498:	431bde83 	.word	0x431bde83

0800349c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 800349c:	b480      	push	{r7}
 800349e:	b099      	sub	sp, #100	; 0x64
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034a6:	2300      	movs	r3, #0
 80034a8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80034b4:	d102      	bne.n	80034bc <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80034b6:	4b6d      	ldr	r3, [pc, #436]	; (800366c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80034b8:	60bb      	str	r3, [r7, #8]
 80034ba:	e01a      	b.n	80034f2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a6a      	ldr	r2, [pc, #424]	; (800366c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d103      	bne.n	80034ce <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80034c6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80034ca:	60bb      	str	r3, [r7, #8]
 80034cc:	e011      	b.n	80034f2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a67      	ldr	r2, [pc, #412]	; (8003670 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d102      	bne.n	80034de <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80034d8:	4b66      	ldr	r3, [pc, #408]	; (8003674 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80034da:	60bb      	str	r3, [r7, #8]
 80034dc:	e009      	b.n	80034f2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a64      	ldr	r2, [pc, #400]	; (8003674 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d102      	bne.n	80034ee <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80034e8:	4b61      	ldr	r3, [pc, #388]	; (8003670 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80034ea:	60bb      	str	r3, [r7, #8]
 80034ec:	e001      	b.n	80034f2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80034ee:	2300      	movs	r3, #0
 80034f0:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d101      	bne.n	80034fc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e0b0      	b.n	800365e <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003502:	2b01      	cmp	r3, #1
 8003504:	d101      	bne.n	800350a <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8003506:	2302      	movs	r3, #2
 8003508:	e0a9      	b.n	800365e <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2201      	movs	r2, #1
 800350e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	f003 0304 	and.w	r3, r3, #4
 800351c:	2b00      	cmp	r3, #0
 800351e:	f040 808d 	bne.w	800363c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	f003 0304 	and.w	r3, r3, #4
 800352a:	2b00      	cmp	r3, #0
 800352c:	f040 8086 	bne.w	800363c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003538:	d004      	beq.n	8003544 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a4b      	ldr	r2, [pc, #300]	; (800366c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d101      	bne.n	8003548 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003544:	4b4c      	ldr	r3, [pc, #304]	; (8003678 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8003546:	e000      	b.n	800354a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003548:	4b4c      	ldr	r3, [pc, #304]	; (800367c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 800354a:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d040      	beq.n	80035d6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003554:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	6859      	ldr	r1, [r3, #4]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003566:	035b      	lsls	r3, r3, #13
 8003568:	430b      	orrs	r3, r1
 800356a:	431a      	orrs	r2, r3
 800356c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800356e:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	f003 0303 	and.w	r3, r3, #3
 800357a:	2b01      	cmp	r3, #1
 800357c:	d108      	bne.n	8003590 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0301 	and.w	r3, r3, #1
 8003588:	2b01      	cmp	r3, #1
 800358a:	d101      	bne.n	8003590 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800358c:	2301      	movs	r3, #1
 800358e:	e000      	b.n	8003592 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8003590:	2300      	movs	r3, #0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d15c      	bne.n	8003650 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	f003 0303 	and.w	r3, r3, #3
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d107      	bne.n	80035b2 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 0301 	and.w	r3, r3, #1
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d101      	bne.n	80035b2 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80035ae:	2301      	movs	r3, #1
 80035b0:	e000      	b.n	80035b4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 80035b2:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d14b      	bne.n	8003650 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80035b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80035c0:	f023 030f 	bic.w	r3, r3, #15
 80035c4:	683a      	ldr	r2, [r7, #0]
 80035c6:	6811      	ldr	r1, [r2, #0]
 80035c8:	683a      	ldr	r2, [r7, #0]
 80035ca:	6892      	ldr	r2, [r2, #8]
 80035cc:	430a      	orrs	r2, r1
 80035ce:	431a      	orrs	r2, r3
 80035d0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035d2:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80035d4:	e03c      	b.n	8003650 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80035d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80035de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035e0:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	f003 0303 	and.w	r3, r3, #3
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d108      	bne.n	8003602 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0301 	and.w	r3, r3, #1
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d101      	bne.n	8003602 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80035fe:	2301      	movs	r3, #1
 8003600:	e000      	b.n	8003604 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003602:	2300      	movs	r3, #0
 8003604:	2b00      	cmp	r3, #0
 8003606:	d123      	bne.n	8003650 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	f003 0303 	and.w	r3, r3, #3
 8003610:	2b01      	cmp	r3, #1
 8003612:	d107      	bne.n	8003624 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0301 	and.w	r3, r3, #1
 800361c:	2b01      	cmp	r3, #1
 800361e:	d101      	bne.n	8003624 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003620:	2301      	movs	r3, #1
 8003622:	e000      	b.n	8003626 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8003624:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003626:	2b00      	cmp	r3, #0
 8003628:	d112      	bne.n	8003650 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800362a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003632:	f023 030f 	bic.w	r3, r3, #15
 8003636:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003638:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800363a:	e009      	b.n	8003650 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003640:	f043 0220 	orr.w	r2, r3, #32
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800364e:	e000      	b.n	8003652 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003650:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800365a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 800365e:	4618      	mov	r0, r3
 8003660:	3764      	adds	r7, #100	; 0x64
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop
 800366c:	50000100 	.word	0x50000100
 8003670:	50000400 	.word	0x50000400
 8003674:	50000500 	.word	0x50000500
 8003678:	50000300 	.word	0x50000300
 800367c:	50000700 	.word	0x50000700

08003680 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003688:	2300      	movs	r3, #0
 800368a:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	f003 0303 	and.w	r3, r3, #3
 8003696:	2b01      	cmp	r3, #1
 8003698:	d108      	bne.n	80036ac <ADC_Enable+0x2c>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f003 0301 	and.w	r3, r3, #1
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d101      	bne.n	80036ac <ADC_Enable+0x2c>
 80036a8:	2301      	movs	r3, #1
 80036aa:	e000      	b.n	80036ae <ADC_Enable+0x2e>
 80036ac:	2300      	movs	r3, #0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d143      	bne.n	800373a <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	689a      	ldr	r2, [r3, #8]
 80036b8:	4b22      	ldr	r3, [pc, #136]	; (8003744 <ADC_Enable+0xc4>)
 80036ba:	4013      	ands	r3, r2
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d00d      	beq.n	80036dc <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c4:	f043 0210 	orr.w	r2, r3, #16
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036d0:	f043 0201 	orr.w	r2, r3, #1
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e02f      	b.n	800373c <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	689a      	ldr	r2, [r3, #8]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f042 0201 	orr.w	r2, r2, #1
 80036ea:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80036ec:	f7fe ff66 	bl	80025bc <HAL_GetTick>
 80036f0:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80036f2:	e01b      	b.n	800372c <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80036f4:	f7fe ff62 	bl	80025bc <HAL_GetTick>
 80036f8:	4602      	mov	r2, r0
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	1ad3      	subs	r3, r2, r3
 80036fe:	2b02      	cmp	r3, #2
 8003700:	d914      	bls.n	800372c <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0301 	and.w	r3, r3, #1
 800370c:	2b01      	cmp	r3, #1
 800370e:	d00d      	beq.n	800372c <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003714:	f043 0210 	orr.w	r2, r3, #16
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003720:	f043 0201 	orr.w	r2, r3, #1
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e007      	b.n	800373c <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 0301 	and.w	r3, r3, #1
 8003736:	2b01      	cmp	r3, #1
 8003738:	d1dc      	bne.n	80036f4 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800373a:	2300      	movs	r3, #0
}
 800373c:	4618      	mov	r0, r3
 800373e:	3710      	adds	r7, #16
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}
 8003744:	8000003f 	.word	0x8000003f

08003748 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003750:	2300      	movs	r3, #0
 8003752:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	f003 0303 	and.w	r3, r3, #3
 800375e:	2b01      	cmp	r3, #1
 8003760:	d108      	bne.n	8003774 <ADC_Disable+0x2c>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0301 	and.w	r3, r3, #1
 800376c:	2b01      	cmp	r3, #1
 800376e:	d101      	bne.n	8003774 <ADC_Disable+0x2c>
 8003770:	2301      	movs	r3, #1
 8003772:	e000      	b.n	8003776 <ADC_Disable+0x2e>
 8003774:	2300      	movs	r3, #0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d047      	beq.n	800380a <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	f003 030d 	and.w	r3, r3, #13
 8003784:	2b01      	cmp	r3, #1
 8003786:	d10f      	bne.n	80037a8 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	689a      	ldr	r2, [r3, #8]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f042 0202 	orr.w	r2, r2, #2
 8003796:	609a      	str	r2, [r3, #8]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	2203      	movs	r2, #3
 800379e:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80037a0:	f7fe ff0c 	bl	80025bc <HAL_GetTick>
 80037a4:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80037a6:	e029      	b.n	80037fc <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ac:	f043 0210 	orr.w	r2, r3, #16
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037b8:	f043 0201 	orr.w	r2, r3, #1
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	e023      	b.n	800380c <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80037c4:	f7fe fefa 	bl	80025bc <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d914      	bls.n	80037fc <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	f003 0301 	and.w	r3, r3, #1
 80037dc:	2b01      	cmp	r3, #1
 80037de:	d10d      	bne.n	80037fc <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e4:	f043 0210 	orr.w	r2, r3, #16
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037f0:	f043 0201 	orr.w	r2, r3, #1
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e007      	b.n	800380c <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f003 0301 	and.w	r3, r3, #1
 8003806:	2b01      	cmp	r3, #1
 8003808:	d0dc      	beq.n	80037c4 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800380a:	2300      	movs	r3, #0
}
 800380c:	4618      	mov	r0, r3
 800380e:	3710      	adds	r7, #16
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}

08003814 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b086      	sub	sp, #24
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
 800381c:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 800381e:	2300      	movs	r3, #0
 8003820:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8003822:	2300      	movs	r3, #0
 8003824:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8003826:	2300      	movs	r3, #0
 8003828:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	f003 030c 	and.w	r3, r3, #12
 8003834:	2b00      	cmp	r3, #0
 8003836:	f000 809a 	beq.w	800396e <ADC_ConversionStop+0x15a>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003844:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003848:	d12a      	bne.n	80038a0 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 800384e:	2b01      	cmp	r3, #1
 8003850:	d126      	bne.n	80038a0 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8003856:	2b01      	cmp	r3, #1
 8003858:	d122      	bne.n	80038a0 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 800385a:	230c      	movs	r3, #12
 800385c:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800385e:	e014      	b.n	800388a <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	4a45      	ldr	r2, [pc, #276]	; (8003978 <ADC_ConversionStop+0x164>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d90d      	bls.n	8003884 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386c:	f043 0210 	orr.w	r2, r3, #16
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003878:	f043 0201 	orr.w	r2, r3, #1
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e075      	b.n	8003970 <ADC_ConversionStop+0x15c>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	3301      	adds	r3, #1
 8003888:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003894:	2b40      	cmp	r3, #64	; 0x40
 8003896:	d1e3      	bne.n	8003860 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	2240      	movs	r2, #64	; 0x40
 800389e:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	2b60      	cmp	r3, #96	; 0x60
 80038a4:	d015      	beq.n	80038d2 <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	f003 0304 	and.w	r3, r3, #4
 80038b0:	2b04      	cmp	r3, #4
 80038b2:	d10e      	bne.n	80038d2 <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d107      	bne.n	80038d2 <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	689a      	ldr	r2, [r3, #8]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f042 0210 	orr.w	r2, r2, #16
 80038d0:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	2b0c      	cmp	r3, #12
 80038d6:	d015      	beq.n	8003904 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	f003 0308 	and.w	r3, r3, #8
 80038e2:	2b08      	cmp	r3, #8
 80038e4:	d10e      	bne.n	8003904 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d107      	bne.n	8003904 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	689a      	ldr	r2, [r3, #8]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f042 0220 	orr.w	r2, r2, #32
 8003902:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	2b60      	cmp	r3, #96	; 0x60
 8003908:	d004      	beq.n	8003914 <ADC_ConversionStop+0x100>
 800390a:	2b6c      	cmp	r3, #108	; 0x6c
 800390c:	d105      	bne.n	800391a <ADC_ConversionStop+0x106>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800390e:	230c      	movs	r3, #12
 8003910:	617b      	str	r3, [r7, #20]
        break;
 8003912:	e005      	b.n	8003920 <ADC_ConversionStop+0x10c>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003914:	2308      	movs	r3, #8
 8003916:	617b      	str	r3, [r7, #20]
        break;
 8003918:	e002      	b.n	8003920 <ADC_ConversionStop+0x10c>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800391a:	2304      	movs	r3, #4
 800391c:	617b      	str	r3, [r7, #20]
        break;
 800391e:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003920:	f7fe fe4c 	bl	80025bc <HAL_GetTick>
 8003924:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003926:	e01b      	b.n	8003960 <ADC_ConversionStop+0x14c>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003928:	f7fe fe48 	bl	80025bc <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b0b      	cmp	r3, #11
 8003934:	d914      	bls.n	8003960 <ADC_ConversionStop+0x14c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	689a      	ldr	r2, [r3, #8]
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	4013      	ands	r3, r2
 8003940:	2b00      	cmp	r3, #0
 8003942:	d00d      	beq.n	8003960 <ADC_ConversionStop+0x14c>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003948:	f043 0210 	orr.w	r2, r3, #16
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003954:	f043 0201 	orr.w	r2, r3, #1
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e007      	b.n	8003970 <ADC_ConversionStop+0x15c>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	689a      	ldr	r2, [r3, #8]
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	4013      	ands	r3, r2
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1dc      	bne.n	8003928 <ADC_ConversionStop+0x114>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800396e:	2300      	movs	r3, #0
}
 8003970:	4618      	mov	r0, r3
 8003972:	3718      	adds	r7, #24
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}
 8003978:	000993ff 	.word	0x000993ff

0800397c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800397c:	b480      	push	{r7}
 800397e:	b085      	sub	sp, #20
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f003 0307 	and.w	r3, r3, #7
 800398a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800398c:	4b0c      	ldr	r3, [pc, #48]	; (80039c0 <__NVIC_SetPriorityGrouping+0x44>)
 800398e:	68db      	ldr	r3, [r3, #12]
 8003990:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003992:	68ba      	ldr	r2, [r7, #8]
 8003994:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003998:	4013      	ands	r3, r2
 800399a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80039a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039ae:	4a04      	ldr	r2, [pc, #16]	; (80039c0 <__NVIC_SetPriorityGrouping+0x44>)
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	60d3      	str	r3, [r2, #12]
}
 80039b4:	bf00      	nop
 80039b6:	3714      	adds	r7, #20
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr
 80039c0:	e000ed00 	.word	0xe000ed00

080039c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80039c4:	b480      	push	{r7}
 80039c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039c8:	4b04      	ldr	r3, [pc, #16]	; (80039dc <__NVIC_GetPriorityGrouping+0x18>)
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	0a1b      	lsrs	r3, r3, #8
 80039ce:	f003 0307 	and.w	r3, r3, #7
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr
 80039dc:	e000ed00 	.word	0xe000ed00

080039e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	4603      	mov	r3, r0
 80039e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	db0b      	blt.n	8003a0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039f2:	79fb      	ldrb	r3, [r7, #7]
 80039f4:	f003 021f 	and.w	r2, r3, #31
 80039f8:	4907      	ldr	r1, [pc, #28]	; (8003a18 <__NVIC_EnableIRQ+0x38>)
 80039fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039fe:	095b      	lsrs	r3, r3, #5
 8003a00:	2001      	movs	r0, #1
 8003a02:	fa00 f202 	lsl.w	r2, r0, r2
 8003a06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a0a:	bf00      	nop
 8003a0c:	370c      	adds	r7, #12
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
 8003a16:	bf00      	nop
 8003a18:	e000e100 	.word	0xe000e100

08003a1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b083      	sub	sp, #12
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	4603      	mov	r3, r0
 8003a24:	6039      	str	r1, [r7, #0]
 8003a26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	db0a      	blt.n	8003a46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	b2da      	uxtb	r2, r3
 8003a34:	490c      	ldr	r1, [pc, #48]	; (8003a68 <__NVIC_SetPriority+0x4c>)
 8003a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a3a:	0112      	lsls	r2, r2, #4
 8003a3c:	b2d2      	uxtb	r2, r2
 8003a3e:	440b      	add	r3, r1
 8003a40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a44:	e00a      	b.n	8003a5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	b2da      	uxtb	r2, r3
 8003a4a:	4908      	ldr	r1, [pc, #32]	; (8003a6c <__NVIC_SetPriority+0x50>)
 8003a4c:	79fb      	ldrb	r3, [r7, #7]
 8003a4e:	f003 030f 	and.w	r3, r3, #15
 8003a52:	3b04      	subs	r3, #4
 8003a54:	0112      	lsls	r2, r2, #4
 8003a56:	b2d2      	uxtb	r2, r2
 8003a58:	440b      	add	r3, r1
 8003a5a:	761a      	strb	r2, [r3, #24]
}
 8003a5c:	bf00      	nop
 8003a5e:	370c      	adds	r7, #12
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr
 8003a68:	e000e100 	.word	0xe000e100
 8003a6c:	e000ed00 	.word	0xe000ed00

08003a70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b089      	sub	sp, #36	; 0x24
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	60f8      	str	r0, [r7, #12]
 8003a78:	60b9      	str	r1, [r7, #8]
 8003a7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f003 0307 	and.w	r3, r3, #7
 8003a82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	f1c3 0307 	rsb	r3, r3, #7
 8003a8a:	2b04      	cmp	r3, #4
 8003a8c:	bf28      	it	cs
 8003a8e:	2304      	movcs	r3, #4
 8003a90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	3304      	adds	r3, #4
 8003a96:	2b06      	cmp	r3, #6
 8003a98:	d902      	bls.n	8003aa0 <NVIC_EncodePriority+0x30>
 8003a9a:	69fb      	ldr	r3, [r7, #28]
 8003a9c:	3b03      	subs	r3, #3
 8003a9e:	e000      	b.n	8003aa2 <NVIC_EncodePriority+0x32>
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003aa4:	f04f 32ff 	mov.w	r2, #4294967295
 8003aa8:	69bb      	ldr	r3, [r7, #24]
 8003aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8003aae:	43da      	mvns	r2, r3
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	401a      	ands	r2, r3
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ab8:	f04f 31ff 	mov.w	r1, #4294967295
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	fa01 f303 	lsl.w	r3, r1, r3
 8003ac2:	43d9      	mvns	r1, r3
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ac8:	4313      	orrs	r3, r2
         );
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3724      	adds	r7, #36	; 0x24
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr
	...

08003ad8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b082      	sub	sp, #8
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	3b01      	subs	r3, #1
 8003ae4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ae8:	d301      	bcc.n	8003aee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003aea:	2301      	movs	r3, #1
 8003aec:	e00f      	b.n	8003b0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003aee:	4a0a      	ldr	r2, [pc, #40]	; (8003b18 <SysTick_Config+0x40>)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	3b01      	subs	r3, #1
 8003af4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003af6:	210f      	movs	r1, #15
 8003af8:	f04f 30ff 	mov.w	r0, #4294967295
 8003afc:	f7ff ff8e 	bl	8003a1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b00:	4b05      	ldr	r3, [pc, #20]	; (8003b18 <SysTick_Config+0x40>)
 8003b02:	2200      	movs	r2, #0
 8003b04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b06:	4b04      	ldr	r3, [pc, #16]	; (8003b18 <SysTick_Config+0x40>)
 8003b08:	2207      	movs	r2, #7
 8003b0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b0c:	2300      	movs	r3, #0
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3708      	adds	r7, #8
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	e000e010 	.word	0xe000e010

08003b1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	f7ff ff29 	bl	800397c <__NVIC_SetPriorityGrouping>
}
 8003b2a:	bf00      	nop
 8003b2c:	3708      	adds	r7, #8
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}

08003b32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b32:	b580      	push	{r7, lr}
 8003b34:	b086      	sub	sp, #24
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	4603      	mov	r3, r0
 8003b3a:	60b9      	str	r1, [r7, #8]
 8003b3c:	607a      	str	r2, [r7, #4]
 8003b3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b40:	2300      	movs	r3, #0
 8003b42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b44:	f7ff ff3e 	bl	80039c4 <__NVIC_GetPriorityGrouping>
 8003b48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b4a:	687a      	ldr	r2, [r7, #4]
 8003b4c:	68b9      	ldr	r1, [r7, #8]
 8003b4e:	6978      	ldr	r0, [r7, #20]
 8003b50:	f7ff ff8e 	bl	8003a70 <NVIC_EncodePriority>
 8003b54:	4602      	mov	r2, r0
 8003b56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b5a:	4611      	mov	r1, r2
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f7ff ff5d 	bl	8003a1c <__NVIC_SetPriority>
}
 8003b62:	bf00      	nop
 8003b64:	3718      	adds	r7, #24
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}

08003b6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b6a:	b580      	push	{r7, lr}
 8003b6c:	b082      	sub	sp, #8
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	4603      	mov	r3, r0
 8003b72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f7ff ff31 	bl	80039e0 <__NVIC_EnableIRQ>
}
 8003b7e:	bf00      	nop
 8003b80:	3708      	adds	r7, #8
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}

08003b86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b86:	b580      	push	{r7, lr}
 8003b88:	b082      	sub	sp, #8
 8003b8a:	af00      	add	r7, sp, #0
 8003b8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f7ff ffa2 	bl	8003ad8 <SysTick_Config>
 8003b94:	4603      	mov	r3, r0
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3708      	adds	r7, #8
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}

08003b9e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8003b9e:	b580      	push	{r7, lr}
 8003ba0:	b082      	sub	sp, #8
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d101      	bne.n	8003bb0 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e014      	b.n	8003bda <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	791b      	ldrb	r3, [r3, #4]
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d105      	bne.n	8003bc6 <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003bc0:	6878      	ldr	r0, [r7, #4]
 8003bc2:	f7fe faf5 	bl	80021b0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2202      	movs	r2, #2
 8003bca:	711a      	strb	r2, [r3, #4]
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8003bd8:	2300      	movs	r3, #0
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3708      	adds	r7, #8
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8003be2:	b480      	push	{r7}
 8003be4:	b083      	sub	sp, #12
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback1 could be implemented in the user file
   */
}
 8003bea:	bf00      	nop
 8003bec:	370c      	adds	r7, #12
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr

08003bf6 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8003bf6:	b480      	push	{r7}
 8003bf8:	b083      	sub	sp, #12
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003bfe:	bf00      	nop
 8003c00:	370c      	adds	r7, #12
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr

08003c0a <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003c0a:	b480      	push	{r7}
 8003c0c:	b083      	sub	sp, #12
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallback could be implemented in the user file
   */
}
 8003c12:	bf00      	nop
 8003c14:	370c      	adds	r7, #12
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr
	...

08003c20 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b086      	sub	sp, #24
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	60f8      	str	r0, [r7, #12]
 8003c28:	60b9      	str	r1, [r7, #8]
 8003c2a:	607a      	str	r2, [r7, #4]
 8003c2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg = 0U;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	795b      	ldrb	r3, [r3, #5]
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d101      	bne.n	8003c3e <HAL_DAC_Start_DMA+0x1e>
 8003c3a:	2302      	movs	r3, #2
 8003c3c:	e08e      	b.n	8003d5c <HAL_DAC_Start_DMA+0x13c>
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2201      	movs	r2, #1
 8003c42:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2202      	movs	r2, #2
 8003c48:	711a      	strb	r2, [r3, #4]

  if(Channel == DAC_CHANNEL_1)
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d12a      	bne.n	8003ca6 <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	4a43      	ldr	r2, [pc, #268]	; (8003d64 <HAL_DAC_Start_DMA+0x144>)
 8003c56:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	4a42      	ldr	r2, [pc, #264]	; (8003d68 <HAL_DAC_Start_DMA+0x148>)
 8003c5e:	62da      	str	r2, [r3, #44]	; 0x2c
      
    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	4a41      	ldr	r2, [pc, #260]	; (8003d6c <HAL_DAC_Start_DMA+0x14c>)
 8003c66:	631a      	str	r2, [r3, #48]	; 0x30

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);   
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003c76:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1U */
    switch(Alignment)
 8003c78:	6a3b      	ldr	r3, [r7, #32]
 8003c7a:	2b04      	cmp	r3, #4
 8003c7c:	d009      	beq.n	8003c92 <HAL_DAC_Start_DMA+0x72>
 8003c7e:	2b08      	cmp	r3, #8
 8003c80:	d00c      	beq.n	8003c9c <HAL_DAC_Start_DMA+0x7c>
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d000      	beq.n	8003c88 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8003c86:	e039      	b.n	8003cfc <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	3308      	adds	r3, #8
 8003c8e:	617b      	str	r3, [r7, #20]
        break;
 8003c90:	e034      	b.n	8003cfc <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	330c      	adds	r3, #12
 8003c98:	617b      	str	r3, [r7, #20]
        break;
 8003c9a:	e02f      	b.n	8003cfc <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	3310      	adds	r3, #16
 8003ca2:	617b      	str	r3, [r7, #20]
        break;
 8003ca4:	e02a      	b.n	8003cfc <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	4a31      	ldr	r2, [pc, #196]	; (8003d70 <HAL_DAC_Start_DMA+0x150>)
 8003cac:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	4a30      	ldr	r2, [pc, #192]	; (8003d74 <HAL_DAC_Start_DMA+0x154>)
 8003cb4:	62da      	str	r2, [r3, #44]	; 0x2c
       
    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	68db      	ldr	r3, [r3, #12]
 8003cba:	4a2f      	ldr	r2, [pc, #188]	; (8003d78 <HAL_DAC_Start_DMA+0x158>)
 8003cbc:	631a      	str	r2, [r3, #48]	; 0x30
 
    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2); 
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003ccc:	601a      	str	r2, [r3, #0]
   
    /* Case of use of channel 2U */
    switch(Alignment)
 8003cce:	6a3b      	ldr	r3, [r7, #32]
 8003cd0:	2b04      	cmp	r3, #4
 8003cd2:	d009      	beq.n	8003ce8 <HAL_DAC_Start_DMA+0xc8>
 8003cd4:	2b08      	cmp	r3, #8
 8003cd6:	d00c      	beq.n	8003cf2 <HAL_DAC_Start_DMA+0xd2>
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d000      	beq.n	8003cde <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8003cdc:	e00e      	b.n	8003cfc <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	3314      	adds	r3, #20
 8003ce4:	617b      	str	r3, [r7, #20]
        break;
 8003ce6:	e009      	b.n	8003cfc <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	3318      	adds	r3, #24
 8003cee:	617b      	str	r3, [r7, #20]
        break;
 8003cf0:	e004      	b.n	8003cfc <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	331c      	adds	r3, #28
 8003cf8:	617b      	str	r3, [r7, #20]
        break;
 8003cfa:	bf00      	nop
    }
  }
 
  /* Enable the DMA Channel */
  if(Channel == DAC_CHANNEL_1)
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d10f      	bne.n	8003d22 <HAL_DAC_Start_DMA+0x102>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d10:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	6898      	ldr	r0, [r3, #8]
 8003d16:	6879      	ldr	r1, [r7, #4]
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	697a      	ldr	r2, [r7, #20]
 8003d1c:	f000 f94c 	bl	8003fb8 <HAL_DMA_Start_IT>
 8003d20:	e00e      	b.n	8003d40 <HAL_DAC_Start_DMA+0x120>
  } 
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003d30:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	68d8      	ldr	r0, [r3, #12]
 8003d36:	6879      	ldr	r1, [r7, #4]
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	f000 f93c 	bl	8003fb8 <HAL_DMA_Start_IT>
  }
 
  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2200      	movs	r2, #0
 8003d44:	715a      	strb	r2, [r3, #5]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	6819      	ldr	r1, [r3, #0]
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	409a      	lsls	r2, r3
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	430a      	orrs	r2, r1
 8003d58:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8003d5a:	2300      	movs	r3, #0
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	3718      	adds	r7, #24
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}
 8003d64:	08003e53 	.word	0x08003e53
 8003d68:	08003e75 	.word	0x08003e75
 8003d6c:	08003e91 	.word	0x08003e91
 8003d70:	08003ebf 	.word	0x08003ebf
 8003d74:	08003ee1 	.word	0x08003ee1
 8003d78:	08003efd 	.word	0x08003efd

08003d7c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b087      	sub	sp, #28
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	60f8      	str	r0, [r7, #12]
 8003d84:	60b9      	str	r1, [r7, #8]
 8003d86:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	617b      	str	r3, [r7, #20]
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	795b      	ldrb	r3, [r3, #5]
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d101      	bne.n	8003d9c <HAL_DAC_ConfigChannel+0x20>
 8003d98:	2302      	movs	r3, #2
 8003d9a:	e036      	b.n	8003e0a <HAL_DAC_ConfigChannel+0x8e>
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2201      	movs	r2, #1
 8003da0:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2202      	movs	r2, #2
 8003da6:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8003db0:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dba:	43db      	mvns	r3, r3
 8003dbc:	697a      	ldr	r2, [r7, #20]
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8003dce:	693a      	ldr	r2, [r7, #16]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd6:	697a      	ldr	r2, [r7, #20]
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	697a      	ldr	r2, [r7, #20]
 8003de2:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	6819      	ldr	r1, [r3, #0]
 8003dea:	22c0      	movs	r2, #192	; 0xc0
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	fa02 f303 	lsl.w	r3, r2, r3
 8003df2:	43da      	mvns	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	400a      	ands	r2, r1
 8003dfa:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2200      	movs	r2, #0
 8003e06:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8003e08:	2300      	movs	r3, #0
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	371c      	adds	r7, #28
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr

08003e16 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8003e16:	b480      	push	{r7}
 8003e18:	b083      	sub	sp, #12
 8003e1a:	af00      	add	r7, sp, #0
 8003e1c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003e1e:	bf00      	nop
 8003e20:	370c      	adds	r7, #12
 8003e22:	46bd      	mov	sp, r7
 8003e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e28:	4770      	bx	lr

08003e2a <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8003e2a:	b480      	push	{r7}
 8003e2c:	b083      	sub	sp, #12
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003e32:	bf00      	nop
 8003e34:	370c      	adds	r7, #12
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr

08003e3e <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003e3e:	b480      	push	{r7}
 8003e40:	b083      	sub	sp, #12
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003e46:	bf00      	nop
 8003e48:	370c      	adds	r7, #12
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr

08003e52 <DAC_DMAConvCpltCh1>:
  * @brief  DMA conversion complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8003e52:	b580      	push	{r7, lr}
 8003e54:	b084      	sub	sp, #16
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e5e:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 8003e60:	68f8      	ldr	r0, [r7, #12]
 8003e62:	f7ff febe 	bl	8003be2 <HAL_DAC_ConvCpltCallbackCh1>
#endif 
  
  hdac->State= HAL_DAC_STATE_READY;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	711a      	strb	r2, [r3, #4]
}
 8003e6c:	bf00      	nop
 8003e6e:	3710      	adds	r7, #16
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}

08003e74 <DAC_DMAHalfConvCpltCh1>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e80:	60fb      	str	r3, [r7, #12]

    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 8003e82:	68f8      	ldr	r0, [r7, #12]
 8003e84:	f7ff feb7 	bl	8003bf6 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif
}
 8003e88:	bf00      	nop
 8003e8a:	3710      	adds	r7, #16
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}

08003e90 <DAC_DMAErrorCh1>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b084      	sub	sp, #16
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9c:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	691b      	ldr	r3, [r3, #16]
 8003ea2:	f043 0204 	orr.w	r2, r3, #4
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else  
  HAL_DAC_ErrorCallbackCh1(hdac); 
 8003eaa:	68f8      	ldr	r0, [r7, #12]
 8003eac:	f7ff fead 	bl	8003c0a <HAL_DAC_ErrorCallbackCh1>
#endif
    
  hdac->State= HAL_DAC_STATE_READY;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	711a      	strb	r2, [r3, #4]
}
 8003eb6:	bf00      	nop
 8003eb8:	3710      	adds	r7, #16
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}

08003ebe <DAC_DMAConvCpltCh2>:
  * @brief  DMA conversion complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8003ebe:	b580      	push	{r7, lr}
 8003ec0:	b084      	sub	sp, #16
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eca:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)  
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac); 
 8003ecc:	68f8      	ldr	r0, [r7, #12]
 8003ece:	f7ff ffa2 	bl	8003e16 <HAL_DACEx_ConvCpltCallbackCh2>
#endif
  
  hdac->State= HAL_DAC_STATE_READY;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	711a      	strb	r2, [r3, #4]
}
 8003ed8:	bf00      	nop
 8003eda:	3710      	adds	r7, #16
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <DAC_DMAHalfConvCpltCh2>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b084      	sub	sp, #16
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eec:	60fb      	str	r3, [r7, #12]

    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)  
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac); 
 8003eee:	68f8      	ldr	r0, [r7, #12]
 8003ef0:	f7ff ff9b 	bl	8003e2a <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif
}
 8003ef4:	bf00      	nop
 8003ef6:	3710      	adds	r7, #16
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}

08003efc <DAC_DMAErrorCh2>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b084      	sub	sp, #16
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f08:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	691b      	ldr	r3, [r3, #16]
 8003f0e:	f043 0204 	orr.w	r2, r3, #4
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else 
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 8003f16:	68f8      	ldr	r0, [r7, #12]
 8003f18:	f7ff ff91 	bl	8003e3e <HAL_DACEx_ErrorCallbackCh2>
#endif
    
  hdac->State= HAL_DAC_STATE_READY;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	711a      	strb	r2, [r3, #4]
}
 8003f22:	bf00      	nop
 8003f24:	3710      	adds	r7, #16
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}

08003f2a <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003f2a:	b580      	push	{r7, lr}
 8003f2c:	b084      	sub	sp, #16
 8003f2e:	af00      	add	r7, sp, #0
 8003f30:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f32:	2300      	movs	r3, #0
 8003f34:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d101      	bne.n	8003f40 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e037      	b.n	8003fb0 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2202      	movs	r2, #2
 8003f44:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003f56:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003f5a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003f64:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	68db      	ldr	r3, [r3, #12]
 8003f6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f70:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	695b      	ldr	r3, [r3, #20]
 8003f76:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f7c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	69db      	ldr	r3, [r3, #28]
 8003f82:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003f84:	68fa      	ldr	r2, [r7, #12]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	68fa      	ldr	r2, [r7, #12]
 8003f90:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f000 f9b8 	bl	8004308 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003fae:	2300      	movs	r3, #0
}  
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	3710      	adds	r7, #16
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}

08003fb8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b086      	sub	sp, #24
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	60f8      	str	r0, [r7, #12]
 8003fc0:	60b9      	str	r1, [r7, #8]
 8003fc2:	607a      	str	r2, [r7, #4]
 8003fc4:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d101      	bne.n	8003fd8 <HAL_DMA_Start_IT+0x20>
 8003fd4:	2302      	movs	r3, #2
 8003fd6:	e04a      	b.n	800406e <HAL_DMA_Start_IT+0xb6>
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d13a      	bne.n	8004060 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2202      	movs	r2, #2
 8003fee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f022 0201 	bic.w	r2, r2, #1
 8004006:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	68b9      	ldr	r1, [r7, #8]
 800400e:	68f8      	ldr	r0, [r7, #12]
 8004010:	f000 f94b 	bl	80042aa <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004018:	2b00      	cmp	r3, #0
 800401a:	d008      	beq.n	800402e <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f042 020e 	orr.w	r2, r2, #14
 800402a:	601a      	str	r2, [r3, #0]
 800402c:	e00f      	b.n	800404e <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f042 020a 	orr.w	r2, r2, #10
 800403c:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f022 0204 	bic.w	r2, r2, #4
 800404c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f042 0201 	orr.w	r2, r2, #1
 800405c:	601a      	str	r2, [r3, #0]
 800405e:	e005      	b.n	800406c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2200      	movs	r2, #0
 8004064:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8004068:	2302      	movs	r3, #2
 800406a:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 800406c:	7dfb      	ldrb	r3, [r7, #23]
} 
 800406e:	4618      	mov	r0, r3
 8004070:	3718      	adds	r7, #24
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}

08004076 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004076:	b480      	push	{r7}
 8004078:	b083      	sub	sp, #12
 800407a:	af00      	add	r7, sp, #0
 800407c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004084:	2b02      	cmp	r3, #2
 8004086:	d008      	beq.n	800409a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2204      	movs	r2, #4
 800408c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e020      	b.n	80040dc <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f022 020e 	bic.w	r2, r2, #14
 80040a8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f022 0201 	bic.w	r2, r2, #1
 80040b8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040c2:	2101      	movs	r1, #1
 80040c4:	fa01 f202 	lsl.w	r2, r1, r2
 80040c8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2201      	movs	r2, #1
 80040ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80040da:	2300      	movs	r3, #0
}
 80040dc:	4618      	mov	r0, r3
 80040de:	370c      	adds	r7, #12
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr

080040e8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040f0:	2300      	movs	r3, #0
 80040f2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d005      	beq.n	800410a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2204      	movs	r2, #4
 8004102:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	73fb      	strb	r3, [r7, #15]
 8004108:	e027      	b.n	800415a <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f022 020e 	bic.w	r2, r2, #14
 8004118:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f022 0201 	bic.w	r2, r2, #1
 8004128:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004132:	2101      	movs	r1, #1
 8004134:	fa01 f202 	lsl.w	r2, r1, r2
 8004138:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2201      	movs	r2, #1
 800413e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800414e:	2b00      	cmp	r3, #0
 8004150:	d003      	beq.n	800415a <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	4798      	blx	r3
    } 
  }
  return status;
 800415a:	7bfb      	ldrb	r3, [r7, #15]
}
 800415c:	4618      	mov	r0, r3
 800415e:	3710      	adds	r7, #16
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}

08004164 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b084      	sub	sp, #16
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004180:	2204      	movs	r2, #4
 8004182:	409a      	lsls	r2, r3
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	4013      	ands	r3, r2
 8004188:	2b00      	cmp	r3, #0
 800418a:	d024      	beq.n	80041d6 <HAL_DMA_IRQHandler+0x72>
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	f003 0304 	and.w	r3, r3, #4
 8004192:	2b00      	cmp	r3, #0
 8004194:	d01f      	beq.n	80041d6 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 0320 	and.w	r3, r3, #32
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d107      	bne.n	80041b4 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f022 0204 	bic.w	r2, r2, #4
 80041b2:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041bc:	2104      	movs	r1, #4
 80041be:	fa01 f202 	lsl.w	r2, r1, r2
 80041c2:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d06a      	beq.n	80042a2 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80041d4:	e065      	b.n	80042a2 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041da:	2202      	movs	r2, #2
 80041dc:	409a      	lsls	r2, r3
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	4013      	ands	r3, r2
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d02c      	beq.n	8004240 <HAL_DMA_IRQHandler+0xdc>
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	f003 0302 	and.w	r3, r3, #2
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d027      	beq.n	8004240 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0320 	and.w	r3, r3, #32
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d10b      	bne.n	8004216 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f022 020a 	bic.w	r2, r2, #10
 800420c:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2201      	movs	r2, #1
 8004212:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800421e:	2102      	movs	r1, #2
 8004220:	fa01 f202 	lsl.w	r2, r1, r2
 8004224:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004232:	2b00      	cmp	r3, #0
 8004234:	d035      	beq.n	80042a2 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800423e:	e030      	b.n	80042a2 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004244:	2208      	movs	r2, #8
 8004246:	409a      	lsls	r2, r3
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	4013      	ands	r3, r2
 800424c:	2b00      	cmp	r3, #0
 800424e:	d028      	beq.n	80042a2 <HAL_DMA_IRQHandler+0x13e>
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	f003 0308 	and.w	r3, r3, #8
 8004256:	2b00      	cmp	r3, #0
 8004258:	d023      	beq.n	80042a2 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f022 020e 	bic.w	r2, r2, #14
 8004268:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004272:	2101      	movs	r1, #1
 8004274:	fa01 f202 	lsl.w	r2, r1, r2
 8004278:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2201      	movs	r2, #1
 800427e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2201      	movs	r2, #1
 8004284:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2200      	movs	r2, #0
 800428c:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004294:	2b00      	cmp	r3, #0
 8004296:	d004      	beq.n	80042a2 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	4798      	blx	r3
    }
  }
}  
 80042a0:	e7ff      	b.n	80042a2 <HAL_DMA_IRQHandler+0x13e>
 80042a2:	bf00      	nop
 80042a4:	3710      	adds	r7, #16
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042aa:	b480      	push	{r7}
 80042ac:	b085      	sub	sp, #20
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	60f8      	str	r0, [r7, #12]
 80042b2:	60b9      	str	r1, [r7, #8]
 80042b4:	607a      	str	r2, [r7, #4]
 80042b6:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042c0:	2101      	movs	r1, #1
 80042c2:	fa01 f202 	lsl.w	r2, r1, r2
 80042c6:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	683a      	ldr	r2, [r7, #0]
 80042ce:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	2b10      	cmp	r3, #16
 80042d6:	d108      	bne.n	80042ea <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	68ba      	ldr	r2, [r7, #8]
 80042e6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80042e8:	e007      	b.n	80042fa <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	68ba      	ldr	r2, [r7, #8]
 80042f0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	60da      	str	r2, [r3, #12]
}
 80042fa:	bf00      	nop
 80042fc:	3714      	adds	r7, #20
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
	...

08004308 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004308:	b480      	push	{r7}
 800430a:	b083      	sub	sp, #12
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	461a      	mov	r2, r3
 8004316:	4b14      	ldr	r3, [pc, #80]	; (8004368 <DMA_CalcBaseAndBitshift+0x60>)
 8004318:	429a      	cmp	r2, r3
 800431a:	d80f      	bhi.n	800433c <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	461a      	mov	r2, r3
 8004322:	4b12      	ldr	r3, [pc, #72]	; (800436c <DMA_CalcBaseAndBitshift+0x64>)
 8004324:	4413      	add	r3, r2
 8004326:	4a12      	ldr	r2, [pc, #72]	; (8004370 <DMA_CalcBaseAndBitshift+0x68>)
 8004328:	fba2 2303 	umull	r2, r3, r2, r3
 800432c:	091b      	lsrs	r3, r3, #4
 800432e:	009a      	lsls	r2, r3, #2
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	4a0f      	ldr	r2, [pc, #60]	; (8004374 <DMA_CalcBaseAndBitshift+0x6c>)
 8004338:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800433a:	e00e      	b.n	800435a <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	461a      	mov	r2, r3
 8004342:	4b0d      	ldr	r3, [pc, #52]	; (8004378 <DMA_CalcBaseAndBitshift+0x70>)
 8004344:	4413      	add	r3, r2
 8004346:	4a0a      	ldr	r2, [pc, #40]	; (8004370 <DMA_CalcBaseAndBitshift+0x68>)
 8004348:	fba2 2303 	umull	r2, r3, r2, r3
 800434c:	091b      	lsrs	r3, r3, #4
 800434e:	009a      	lsls	r2, r3, #2
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	4a09      	ldr	r2, [pc, #36]	; (800437c <DMA_CalcBaseAndBitshift+0x74>)
 8004358:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800435a:	bf00      	nop
 800435c:	370c      	adds	r7, #12
 800435e:	46bd      	mov	sp, r7
 8004360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004364:	4770      	bx	lr
 8004366:	bf00      	nop
 8004368:	40020407 	.word	0x40020407
 800436c:	bffdfff8 	.word	0xbffdfff8
 8004370:	cccccccd 	.word	0xcccccccd
 8004374:	40020000 	.word	0x40020000
 8004378:	bffdfbf8 	.word	0xbffdfbf8
 800437c:	40020400 	.word	0x40020400

08004380 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004380:	b480      	push	{r7}
 8004382:	b087      	sub	sp, #28
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800438a:	2300      	movs	r3, #0
 800438c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800438e:	e160      	b.n	8004652 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	2101      	movs	r1, #1
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	fa01 f303 	lsl.w	r3, r1, r3
 800439c:	4013      	ands	r3, r2
 800439e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	f000 8152 	beq.w	800464c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	f003 0303 	and.w	r3, r3, #3
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d005      	beq.n	80043c0 <HAL_GPIO_Init+0x40>
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	f003 0303 	and.w	r3, r3, #3
 80043bc:	2b02      	cmp	r3, #2
 80043be:	d130      	bne.n	8004422 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	005b      	lsls	r3, r3, #1
 80043ca:	2203      	movs	r2, #3
 80043cc:	fa02 f303 	lsl.w	r3, r2, r3
 80043d0:	43db      	mvns	r3, r3
 80043d2:	693a      	ldr	r2, [r7, #16]
 80043d4:	4013      	ands	r3, r2
 80043d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	68da      	ldr	r2, [r3, #12]
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	005b      	lsls	r3, r3, #1
 80043e0:	fa02 f303 	lsl.w	r3, r2, r3
 80043e4:	693a      	ldr	r2, [r7, #16]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	693a      	ldr	r2, [r7, #16]
 80043ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043f6:	2201      	movs	r2, #1
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	fa02 f303 	lsl.w	r3, r2, r3
 80043fe:	43db      	mvns	r3, r3
 8004400:	693a      	ldr	r2, [r7, #16]
 8004402:	4013      	ands	r3, r2
 8004404:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	091b      	lsrs	r3, r3, #4
 800440c:	f003 0201 	and.w	r2, r3, #1
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	fa02 f303 	lsl.w	r3, r2, r3
 8004416:	693a      	ldr	r2, [r7, #16]
 8004418:	4313      	orrs	r3, r2
 800441a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	693a      	ldr	r2, [r7, #16]
 8004420:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	f003 0303 	and.w	r3, r3, #3
 800442a:	2b03      	cmp	r3, #3
 800442c:	d017      	beq.n	800445e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	005b      	lsls	r3, r3, #1
 8004438:	2203      	movs	r2, #3
 800443a:	fa02 f303 	lsl.w	r3, r2, r3
 800443e:	43db      	mvns	r3, r3
 8004440:	693a      	ldr	r2, [r7, #16]
 8004442:	4013      	ands	r3, r2
 8004444:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	689a      	ldr	r2, [r3, #8]
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	005b      	lsls	r3, r3, #1
 800444e:	fa02 f303 	lsl.w	r3, r2, r3
 8004452:	693a      	ldr	r2, [r7, #16]
 8004454:	4313      	orrs	r3, r2
 8004456:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	693a      	ldr	r2, [r7, #16]
 800445c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	f003 0303 	and.w	r3, r3, #3
 8004466:	2b02      	cmp	r3, #2
 8004468:	d123      	bne.n	80044b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	08da      	lsrs	r2, r3, #3
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	3208      	adds	r2, #8
 8004472:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004476:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	f003 0307 	and.w	r3, r3, #7
 800447e:	009b      	lsls	r3, r3, #2
 8004480:	220f      	movs	r2, #15
 8004482:	fa02 f303 	lsl.w	r3, r2, r3
 8004486:	43db      	mvns	r3, r3
 8004488:	693a      	ldr	r2, [r7, #16]
 800448a:	4013      	ands	r3, r2
 800448c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	691a      	ldr	r2, [r3, #16]
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	f003 0307 	and.w	r3, r3, #7
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	fa02 f303 	lsl.w	r3, r2, r3
 800449e:	693a      	ldr	r2, [r7, #16]
 80044a0:	4313      	orrs	r3, r2
 80044a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	08da      	lsrs	r2, r3, #3
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	3208      	adds	r2, #8
 80044ac:	6939      	ldr	r1, [r7, #16]
 80044ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	005b      	lsls	r3, r3, #1
 80044bc:	2203      	movs	r2, #3
 80044be:	fa02 f303 	lsl.w	r3, r2, r3
 80044c2:	43db      	mvns	r3, r3
 80044c4:	693a      	ldr	r2, [r7, #16]
 80044c6:	4013      	ands	r3, r2
 80044c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	f003 0203 	and.w	r2, r3, #3
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	005b      	lsls	r3, r3, #1
 80044d6:	fa02 f303 	lsl.w	r3, r2, r3
 80044da:	693a      	ldr	r2, [r7, #16]
 80044dc:	4313      	orrs	r3, r2
 80044de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	693a      	ldr	r2, [r7, #16]
 80044e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	f000 80ac 	beq.w	800464c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044f4:	4b5e      	ldr	r3, [pc, #376]	; (8004670 <HAL_GPIO_Init+0x2f0>)
 80044f6:	699b      	ldr	r3, [r3, #24]
 80044f8:	4a5d      	ldr	r2, [pc, #372]	; (8004670 <HAL_GPIO_Init+0x2f0>)
 80044fa:	f043 0301 	orr.w	r3, r3, #1
 80044fe:	6193      	str	r3, [r2, #24]
 8004500:	4b5b      	ldr	r3, [pc, #364]	; (8004670 <HAL_GPIO_Init+0x2f0>)
 8004502:	699b      	ldr	r3, [r3, #24]
 8004504:	f003 0301 	and.w	r3, r3, #1
 8004508:	60bb      	str	r3, [r7, #8]
 800450a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800450c:	4a59      	ldr	r2, [pc, #356]	; (8004674 <HAL_GPIO_Init+0x2f4>)
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	089b      	lsrs	r3, r3, #2
 8004512:	3302      	adds	r3, #2
 8004514:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004518:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	f003 0303 	and.w	r3, r3, #3
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	220f      	movs	r2, #15
 8004524:	fa02 f303 	lsl.w	r3, r2, r3
 8004528:	43db      	mvns	r3, r3
 800452a:	693a      	ldr	r2, [r7, #16]
 800452c:	4013      	ands	r3, r2
 800452e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004536:	d025      	beq.n	8004584 <HAL_GPIO_Init+0x204>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	4a4f      	ldr	r2, [pc, #316]	; (8004678 <HAL_GPIO_Init+0x2f8>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d01f      	beq.n	8004580 <HAL_GPIO_Init+0x200>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	4a4e      	ldr	r2, [pc, #312]	; (800467c <HAL_GPIO_Init+0x2fc>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d019      	beq.n	800457c <HAL_GPIO_Init+0x1fc>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	4a4d      	ldr	r2, [pc, #308]	; (8004680 <HAL_GPIO_Init+0x300>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d013      	beq.n	8004578 <HAL_GPIO_Init+0x1f8>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	4a4c      	ldr	r2, [pc, #304]	; (8004684 <HAL_GPIO_Init+0x304>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d00d      	beq.n	8004574 <HAL_GPIO_Init+0x1f4>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	4a4b      	ldr	r2, [pc, #300]	; (8004688 <HAL_GPIO_Init+0x308>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d007      	beq.n	8004570 <HAL_GPIO_Init+0x1f0>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	4a4a      	ldr	r2, [pc, #296]	; (800468c <HAL_GPIO_Init+0x30c>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d101      	bne.n	800456c <HAL_GPIO_Init+0x1ec>
 8004568:	2306      	movs	r3, #6
 800456a:	e00c      	b.n	8004586 <HAL_GPIO_Init+0x206>
 800456c:	2307      	movs	r3, #7
 800456e:	e00a      	b.n	8004586 <HAL_GPIO_Init+0x206>
 8004570:	2305      	movs	r3, #5
 8004572:	e008      	b.n	8004586 <HAL_GPIO_Init+0x206>
 8004574:	2304      	movs	r3, #4
 8004576:	e006      	b.n	8004586 <HAL_GPIO_Init+0x206>
 8004578:	2303      	movs	r3, #3
 800457a:	e004      	b.n	8004586 <HAL_GPIO_Init+0x206>
 800457c:	2302      	movs	r3, #2
 800457e:	e002      	b.n	8004586 <HAL_GPIO_Init+0x206>
 8004580:	2301      	movs	r3, #1
 8004582:	e000      	b.n	8004586 <HAL_GPIO_Init+0x206>
 8004584:	2300      	movs	r3, #0
 8004586:	697a      	ldr	r2, [r7, #20]
 8004588:	f002 0203 	and.w	r2, r2, #3
 800458c:	0092      	lsls	r2, r2, #2
 800458e:	4093      	lsls	r3, r2
 8004590:	693a      	ldr	r2, [r7, #16]
 8004592:	4313      	orrs	r3, r2
 8004594:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004596:	4937      	ldr	r1, [pc, #220]	; (8004674 <HAL_GPIO_Init+0x2f4>)
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	089b      	lsrs	r3, r3, #2
 800459c:	3302      	adds	r3, #2
 800459e:	693a      	ldr	r2, [r7, #16]
 80045a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045a4:	4b3a      	ldr	r3, [pc, #232]	; (8004690 <HAL_GPIO_Init+0x310>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	43db      	mvns	r3, r3
 80045ae:	693a      	ldr	r2, [r7, #16]
 80045b0:	4013      	ands	r3, r2
 80045b2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d003      	beq.n	80045c8 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80045c0:	693a      	ldr	r2, [r7, #16]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80045c8:	4a31      	ldr	r2, [pc, #196]	; (8004690 <HAL_GPIO_Init+0x310>)
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80045ce:	4b30      	ldr	r3, [pc, #192]	; (8004690 <HAL_GPIO_Init+0x310>)
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	43db      	mvns	r3, r3
 80045d8:	693a      	ldr	r2, [r7, #16]
 80045da:	4013      	ands	r3, r2
 80045dc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d003      	beq.n	80045f2 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80045ea:	693a      	ldr	r2, [r7, #16]
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	4313      	orrs	r3, r2
 80045f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80045f2:	4a27      	ldr	r2, [pc, #156]	; (8004690 <HAL_GPIO_Init+0x310>)
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80045f8:	4b25      	ldr	r3, [pc, #148]	; (8004690 <HAL_GPIO_Init+0x310>)
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	43db      	mvns	r3, r3
 8004602:	693a      	ldr	r2, [r7, #16]
 8004604:	4013      	ands	r3, r2
 8004606:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004610:	2b00      	cmp	r3, #0
 8004612:	d003      	beq.n	800461c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8004614:	693a      	ldr	r2, [r7, #16]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	4313      	orrs	r3, r2
 800461a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800461c:	4a1c      	ldr	r2, [pc, #112]	; (8004690 <HAL_GPIO_Init+0x310>)
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004622:	4b1b      	ldr	r3, [pc, #108]	; (8004690 <HAL_GPIO_Init+0x310>)
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	43db      	mvns	r3, r3
 800462c:	693a      	ldr	r2, [r7, #16]
 800462e:	4013      	ands	r3, r2
 8004630:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d003      	beq.n	8004646 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800463e:	693a      	ldr	r2, [r7, #16]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	4313      	orrs	r3, r2
 8004644:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004646:	4a12      	ldr	r2, [pc, #72]	; (8004690 <HAL_GPIO_Init+0x310>)
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	3301      	adds	r3, #1
 8004650:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	fa22 f303 	lsr.w	r3, r2, r3
 800465c:	2b00      	cmp	r3, #0
 800465e:	f47f ae97 	bne.w	8004390 <HAL_GPIO_Init+0x10>
  }
}
 8004662:	bf00      	nop
 8004664:	371c      	adds	r7, #28
 8004666:	46bd      	mov	sp, r7
 8004668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466c:	4770      	bx	lr
 800466e:	bf00      	nop
 8004670:	40021000 	.word	0x40021000
 8004674:	40010000 	.word	0x40010000
 8004678:	48000400 	.word	0x48000400
 800467c:	48000800 	.word	0x48000800
 8004680:	48000c00 	.word	0x48000c00
 8004684:	48001000 	.word	0x48001000
 8004688:	48001400 	.word	0x48001400
 800468c:	48001800 	.word	0x48001800
 8004690:	40010400 	.word	0x40010400

08004694 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004694:	b480      	push	{r7}
 8004696:	b085      	sub	sp, #20
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	460b      	mov	r3, r1
 800469e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	691a      	ldr	r2, [r3, #16]
 80046a4:	887b      	ldrh	r3, [r7, #2]
 80046a6:	4013      	ands	r3, r2
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d002      	beq.n	80046b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80046ac:	2301      	movs	r3, #1
 80046ae:	73fb      	strb	r3, [r7, #15]
 80046b0:	e001      	b.n	80046b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80046b2:	2300      	movs	r3, #0
 80046b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80046b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	3714      	adds	r7, #20
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr

080046c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	460b      	mov	r3, r1
 80046ce:	807b      	strh	r3, [r7, #2]
 80046d0:	4613      	mov	r3, r2
 80046d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80046d4:	787b      	ldrb	r3, [r7, #1]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d003      	beq.n	80046e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80046da:	887a      	ldrh	r2, [r7, #2]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80046e0:	e002      	b.n	80046e8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80046e2:	887a      	ldrh	r2, [r7, #2]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80046e8:	bf00      	nop
 80046ea:	370c      	adds	r7, #12
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b085      	sub	sp, #20
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	460b      	mov	r3, r1
 80046fe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	695b      	ldr	r3, [r3, #20]
 8004704:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004706:	887a      	ldrh	r2, [r7, #2]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	4013      	ands	r3, r2
 800470c:	041a      	lsls	r2, r3, #16
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	43d9      	mvns	r1, r3
 8004712:	887b      	ldrh	r3, [r7, #2]
 8004714:	400b      	ands	r3, r1
 8004716:	431a      	orrs	r2, r3
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	619a      	str	r2, [r3, #24]
}
 800471c:	bf00      	nop
 800471e:	3714      	adds	r7, #20
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr

08004728 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b082      	sub	sp, #8
 800472c:	af00      	add	r7, sp, #0
 800472e:	4603      	mov	r3, r0
 8004730:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004732:	4b08      	ldr	r3, [pc, #32]	; (8004754 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004734:	695a      	ldr	r2, [r3, #20]
 8004736:	88fb      	ldrh	r3, [r7, #6]
 8004738:	4013      	ands	r3, r2
 800473a:	2b00      	cmp	r3, #0
 800473c:	d006      	beq.n	800474c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800473e:	4a05      	ldr	r2, [pc, #20]	; (8004754 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004740:	88fb      	ldrh	r3, [r7, #6]
 8004742:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004744:	88fb      	ldrh	r3, [r7, #6]
 8004746:	4618      	mov	r0, r3
 8004748:	f7fc fc24 	bl	8000f94 <HAL_GPIO_EXTI_Callback>
  }
}
 800474c:	bf00      	nop
 800474e:	3708      	adds	r7, #8
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}
 8004754:	40010400 	.word	0x40010400

08004758 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800475e:	af00      	add	r7, sp, #0
 8004760:	1d3b      	adds	r3, r7, #4
 8004762:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004764:	1d3b      	adds	r3, r7, #4
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d102      	bne.n	8004772 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	f000 bf01 	b.w	8005574 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004772:	1d3b      	adds	r3, r7, #4
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 0301 	and.w	r3, r3, #1
 800477c:	2b00      	cmp	r3, #0
 800477e:	f000 8160 	beq.w	8004a42 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004782:	4bae      	ldr	r3, [pc, #696]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	f003 030c 	and.w	r3, r3, #12
 800478a:	2b04      	cmp	r3, #4
 800478c:	d00c      	beq.n	80047a8 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800478e:	4bab      	ldr	r3, [pc, #684]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	f003 030c 	and.w	r3, r3, #12
 8004796:	2b08      	cmp	r3, #8
 8004798:	d159      	bne.n	800484e <HAL_RCC_OscConfig+0xf6>
 800479a:	4ba8      	ldr	r3, [pc, #672]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80047a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047a6:	d152      	bne.n	800484e <HAL_RCC_OscConfig+0xf6>
 80047a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047ac:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047b0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80047b4:	fa93 f3a3 	rbit	r3, r3
 80047b8:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80047bc:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047c0:	fab3 f383 	clz	r3, r3
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	095b      	lsrs	r3, r3, #5
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	f043 0301 	orr.w	r3, r3, #1
 80047ce:	b2db      	uxtb	r3, r3
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	d102      	bne.n	80047da <HAL_RCC_OscConfig+0x82>
 80047d4:	4b99      	ldr	r3, [pc, #612]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	e015      	b.n	8004806 <HAL_RCC_OscConfig+0xae>
 80047da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047de:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047e2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80047e6:	fa93 f3a3 	rbit	r3, r3
 80047ea:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80047ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047f2:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80047f6:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80047fa:	fa93 f3a3 	rbit	r3, r3
 80047fe:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004802:	4b8e      	ldr	r3, [pc, #568]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 8004804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004806:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800480a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800480e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8004812:	fa92 f2a2 	rbit	r2, r2
 8004816:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 800481a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800481e:	fab2 f282 	clz	r2, r2
 8004822:	b2d2      	uxtb	r2, r2
 8004824:	f042 0220 	orr.w	r2, r2, #32
 8004828:	b2d2      	uxtb	r2, r2
 800482a:	f002 021f 	and.w	r2, r2, #31
 800482e:	2101      	movs	r1, #1
 8004830:	fa01 f202 	lsl.w	r2, r1, r2
 8004834:	4013      	ands	r3, r2
 8004836:	2b00      	cmp	r3, #0
 8004838:	f000 8102 	beq.w	8004a40 <HAL_RCC_OscConfig+0x2e8>
 800483c:	1d3b      	adds	r3, r7, #4
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	2b00      	cmp	r3, #0
 8004844:	f040 80fc 	bne.w	8004a40 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	f000 be93 	b.w	8005574 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800484e:	1d3b      	adds	r3, r7, #4
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004858:	d106      	bne.n	8004868 <HAL_RCC_OscConfig+0x110>
 800485a:	4b78      	ldr	r3, [pc, #480]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a77      	ldr	r2, [pc, #476]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 8004860:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004864:	6013      	str	r3, [r2, #0]
 8004866:	e030      	b.n	80048ca <HAL_RCC_OscConfig+0x172>
 8004868:	1d3b      	adds	r3, r7, #4
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d10c      	bne.n	800488c <HAL_RCC_OscConfig+0x134>
 8004872:	4b72      	ldr	r3, [pc, #456]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a71      	ldr	r2, [pc, #452]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 8004878:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800487c:	6013      	str	r3, [r2, #0]
 800487e:	4b6f      	ldr	r3, [pc, #444]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a6e      	ldr	r2, [pc, #440]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 8004884:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004888:	6013      	str	r3, [r2, #0]
 800488a:	e01e      	b.n	80048ca <HAL_RCC_OscConfig+0x172>
 800488c:	1d3b      	adds	r3, r7, #4
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004896:	d10c      	bne.n	80048b2 <HAL_RCC_OscConfig+0x15a>
 8004898:	4b68      	ldr	r3, [pc, #416]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a67      	ldr	r2, [pc, #412]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 800489e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048a2:	6013      	str	r3, [r2, #0]
 80048a4:	4b65      	ldr	r3, [pc, #404]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a64      	ldr	r2, [pc, #400]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 80048aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048ae:	6013      	str	r3, [r2, #0]
 80048b0:	e00b      	b.n	80048ca <HAL_RCC_OscConfig+0x172>
 80048b2:	4b62      	ldr	r3, [pc, #392]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a61      	ldr	r2, [pc, #388]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 80048b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048bc:	6013      	str	r3, [r2, #0]
 80048be:	4b5f      	ldr	r3, [pc, #380]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a5e      	ldr	r2, [pc, #376]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 80048c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048c8:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048ca:	1d3b      	adds	r3, r7, #4
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d059      	beq.n	8004988 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048d4:	f7fd fe72 	bl	80025bc <HAL_GetTick>
 80048d8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048dc:	e00a      	b.n	80048f4 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048de:	f7fd fe6d 	bl	80025bc <HAL_GetTick>
 80048e2:	4602      	mov	r2, r0
 80048e4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	2b64      	cmp	r3, #100	; 0x64
 80048ec:	d902      	bls.n	80048f4 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 80048ee:	2303      	movs	r3, #3
 80048f0:	f000 be40 	b.w	8005574 <HAL_RCC_OscConfig+0xe1c>
 80048f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80048f8:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048fc:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8004900:	fa93 f3a3 	rbit	r3, r3
 8004904:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8004908:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800490c:	fab3 f383 	clz	r3, r3
 8004910:	b2db      	uxtb	r3, r3
 8004912:	095b      	lsrs	r3, r3, #5
 8004914:	b2db      	uxtb	r3, r3
 8004916:	f043 0301 	orr.w	r3, r3, #1
 800491a:	b2db      	uxtb	r3, r3
 800491c:	2b01      	cmp	r3, #1
 800491e:	d102      	bne.n	8004926 <HAL_RCC_OscConfig+0x1ce>
 8004920:	4b46      	ldr	r3, [pc, #280]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	e015      	b.n	8004952 <HAL_RCC_OscConfig+0x1fa>
 8004926:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800492a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800492e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8004932:	fa93 f3a3 	rbit	r3, r3
 8004936:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 800493a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800493e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004942:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8004946:	fa93 f3a3 	rbit	r3, r3
 800494a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800494e:	4b3b      	ldr	r3, [pc, #236]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 8004950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004952:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004956:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 800495a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800495e:	fa92 f2a2 	rbit	r2, r2
 8004962:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8004966:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800496a:	fab2 f282 	clz	r2, r2
 800496e:	b2d2      	uxtb	r2, r2
 8004970:	f042 0220 	orr.w	r2, r2, #32
 8004974:	b2d2      	uxtb	r2, r2
 8004976:	f002 021f 	and.w	r2, r2, #31
 800497a:	2101      	movs	r1, #1
 800497c:	fa01 f202 	lsl.w	r2, r1, r2
 8004980:	4013      	ands	r3, r2
 8004982:	2b00      	cmp	r3, #0
 8004984:	d0ab      	beq.n	80048de <HAL_RCC_OscConfig+0x186>
 8004986:	e05c      	b.n	8004a42 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004988:	f7fd fe18 	bl	80025bc <HAL_GetTick>
 800498c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004990:	e00a      	b.n	80049a8 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004992:	f7fd fe13 	bl	80025bc <HAL_GetTick>
 8004996:	4602      	mov	r2, r0
 8004998:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	2b64      	cmp	r3, #100	; 0x64
 80049a0:	d902      	bls.n	80049a8 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 80049a2:	2303      	movs	r3, #3
 80049a4:	f000 bde6 	b.w	8005574 <HAL_RCC_OscConfig+0xe1c>
 80049a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049ac:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049b0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80049b4:	fa93 f3a3 	rbit	r3, r3
 80049b8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80049bc:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049c0:	fab3 f383 	clz	r3, r3
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	095b      	lsrs	r3, r3, #5
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	f043 0301 	orr.w	r3, r3, #1
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d102      	bne.n	80049da <HAL_RCC_OscConfig+0x282>
 80049d4:	4b19      	ldr	r3, [pc, #100]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	e015      	b.n	8004a06 <HAL_RCC_OscConfig+0x2ae>
 80049da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049de:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049e2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80049e6:	fa93 f3a3 	rbit	r3, r3
 80049ea:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80049ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049f2:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80049f6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80049fa:	fa93 f3a3 	rbit	r3, r3
 80049fe:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004a02:	4b0e      	ldr	r3, [pc, #56]	; (8004a3c <HAL_RCC_OscConfig+0x2e4>)
 8004a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a06:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004a0a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8004a0e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8004a12:	fa92 f2a2 	rbit	r2, r2
 8004a16:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8004a1a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004a1e:	fab2 f282 	clz	r2, r2
 8004a22:	b2d2      	uxtb	r2, r2
 8004a24:	f042 0220 	orr.w	r2, r2, #32
 8004a28:	b2d2      	uxtb	r2, r2
 8004a2a:	f002 021f 	and.w	r2, r2, #31
 8004a2e:	2101      	movs	r1, #1
 8004a30:	fa01 f202 	lsl.w	r2, r1, r2
 8004a34:	4013      	ands	r3, r2
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d1ab      	bne.n	8004992 <HAL_RCC_OscConfig+0x23a>
 8004a3a:	e002      	b.n	8004a42 <HAL_RCC_OscConfig+0x2ea>
 8004a3c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a42:	1d3b      	adds	r3, r7, #4
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f003 0302 	and.w	r3, r3, #2
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	f000 8170 	beq.w	8004d32 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004a52:	4bd0      	ldr	r3, [pc, #832]	; (8004d94 <HAL_RCC_OscConfig+0x63c>)
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	f003 030c 	and.w	r3, r3, #12
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d00c      	beq.n	8004a78 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004a5e:	4bcd      	ldr	r3, [pc, #820]	; (8004d94 <HAL_RCC_OscConfig+0x63c>)
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	f003 030c 	and.w	r3, r3, #12
 8004a66:	2b08      	cmp	r3, #8
 8004a68:	d16d      	bne.n	8004b46 <HAL_RCC_OscConfig+0x3ee>
 8004a6a:	4bca      	ldr	r3, [pc, #808]	; (8004d94 <HAL_RCC_OscConfig+0x63c>)
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8004a72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a76:	d166      	bne.n	8004b46 <HAL_RCC_OscConfig+0x3ee>
 8004a78:	2302      	movs	r3, #2
 8004a7a:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a7e:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8004a82:	fa93 f3a3 	rbit	r3, r3
 8004a86:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8004a8a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a8e:	fab3 f383 	clz	r3, r3
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	095b      	lsrs	r3, r3, #5
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	f043 0301 	orr.w	r3, r3, #1
 8004a9c:	b2db      	uxtb	r3, r3
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d102      	bne.n	8004aa8 <HAL_RCC_OscConfig+0x350>
 8004aa2:	4bbc      	ldr	r3, [pc, #752]	; (8004d94 <HAL_RCC_OscConfig+0x63c>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	e013      	b.n	8004ad0 <HAL_RCC_OscConfig+0x378>
 8004aa8:	2302      	movs	r3, #2
 8004aaa:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aae:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8004ab2:	fa93 f3a3 	rbit	r3, r3
 8004ab6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8004aba:	2302      	movs	r3, #2
 8004abc:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004ac0:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8004ac4:	fa93 f3a3 	rbit	r3, r3
 8004ac8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004acc:	4bb1      	ldr	r3, [pc, #708]	; (8004d94 <HAL_RCC_OscConfig+0x63c>)
 8004ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad0:	2202      	movs	r2, #2
 8004ad2:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8004ad6:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8004ada:	fa92 f2a2 	rbit	r2, r2
 8004ade:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8004ae2:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004ae6:	fab2 f282 	clz	r2, r2
 8004aea:	b2d2      	uxtb	r2, r2
 8004aec:	f042 0220 	orr.w	r2, r2, #32
 8004af0:	b2d2      	uxtb	r2, r2
 8004af2:	f002 021f 	and.w	r2, r2, #31
 8004af6:	2101      	movs	r1, #1
 8004af8:	fa01 f202 	lsl.w	r2, r1, r2
 8004afc:	4013      	ands	r3, r2
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d007      	beq.n	8004b12 <HAL_RCC_OscConfig+0x3ba>
 8004b02:	1d3b      	adds	r3, r7, #4
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	d002      	beq.n	8004b12 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	f000 bd31 	b.w	8005574 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b12:	4ba0      	ldr	r3, [pc, #640]	; (8004d94 <HAL_RCC_OscConfig+0x63c>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b1a:	1d3b      	adds	r3, r7, #4
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	691b      	ldr	r3, [r3, #16]
 8004b20:	21f8      	movs	r1, #248	; 0xf8
 8004b22:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b26:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8004b2a:	fa91 f1a1 	rbit	r1, r1
 8004b2e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8004b32:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004b36:	fab1 f181 	clz	r1, r1
 8004b3a:	b2c9      	uxtb	r1, r1
 8004b3c:	408b      	lsls	r3, r1
 8004b3e:	4995      	ldr	r1, [pc, #596]	; (8004d94 <HAL_RCC_OscConfig+0x63c>)
 8004b40:	4313      	orrs	r3, r2
 8004b42:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b44:	e0f5      	b.n	8004d32 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b46:	1d3b      	adds	r3, r7, #4
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	f000 8085 	beq.w	8004c5c <HAL_RCC_OscConfig+0x504>
 8004b52:	2301      	movs	r3, #1
 8004b54:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b58:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8004b5c:	fa93 f3a3 	rbit	r3, r3
 8004b60:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8004b64:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b68:	fab3 f383 	clz	r3, r3
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004b72:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004b76:	009b      	lsls	r3, r3, #2
 8004b78:	461a      	mov	r2, r3
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b7e:	f7fd fd1d 	bl	80025bc <HAL_GetTick>
 8004b82:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b86:	e00a      	b.n	8004b9e <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b88:	f7fd fd18 	bl	80025bc <HAL_GetTick>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004b92:	1ad3      	subs	r3, r2, r3
 8004b94:	2b02      	cmp	r3, #2
 8004b96:	d902      	bls.n	8004b9e <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8004b98:	2303      	movs	r3, #3
 8004b9a:	f000 bceb 	b.w	8005574 <HAL_RCC_OscConfig+0xe1c>
 8004b9e:	2302      	movs	r3, #2
 8004ba0:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ba4:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8004ba8:	fa93 f3a3 	rbit	r3, r3
 8004bac:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8004bb0:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bb4:	fab3 f383 	clz	r3, r3
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	095b      	lsrs	r3, r3, #5
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	f043 0301 	orr.w	r3, r3, #1
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d102      	bne.n	8004bce <HAL_RCC_OscConfig+0x476>
 8004bc8:	4b72      	ldr	r3, [pc, #456]	; (8004d94 <HAL_RCC_OscConfig+0x63c>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	e013      	b.n	8004bf6 <HAL_RCC_OscConfig+0x49e>
 8004bce:	2302      	movs	r3, #2
 8004bd0:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bd4:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8004bd8:	fa93 f3a3 	rbit	r3, r3
 8004bdc:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8004be0:	2302      	movs	r3, #2
 8004be2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004be6:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8004bea:	fa93 f3a3 	rbit	r3, r3
 8004bee:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004bf2:	4b68      	ldr	r3, [pc, #416]	; (8004d94 <HAL_RCC_OscConfig+0x63c>)
 8004bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf6:	2202      	movs	r2, #2
 8004bf8:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8004bfc:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8004c00:	fa92 f2a2 	rbit	r2, r2
 8004c04:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8004c08:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004c0c:	fab2 f282 	clz	r2, r2
 8004c10:	b2d2      	uxtb	r2, r2
 8004c12:	f042 0220 	orr.w	r2, r2, #32
 8004c16:	b2d2      	uxtb	r2, r2
 8004c18:	f002 021f 	and.w	r2, r2, #31
 8004c1c:	2101      	movs	r1, #1
 8004c1e:	fa01 f202 	lsl.w	r2, r1, r2
 8004c22:	4013      	ands	r3, r2
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d0af      	beq.n	8004b88 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c28:	4b5a      	ldr	r3, [pc, #360]	; (8004d94 <HAL_RCC_OscConfig+0x63c>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c30:	1d3b      	adds	r3, r7, #4
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	691b      	ldr	r3, [r3, #16]
 8004c36:	21f8      	movs	r1, #248	; 0xf8
 8004c38:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c3c:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8004c40:	fa91 f1a1 	rbit	r1, r1
 8004c44:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8004c48:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004c4c:	fab1 f181 	clz	r1, r1
 8004c50:	b2c9      	uxtb	r1, r1
 8004c52:	408b      	lsls	r3, r1
 8004c54:	494f      	ldr	r1, [pc, #316]	; (8004d94 <HAL_RCC_OscConfig+0x63c>)
 8004c56:	4313      	orrs	r3, r2
 8004c58:	600b      	str	r3, [r1, #0]
 8004c5a:	e06a      	b.n	8004d32 <HAL_RCC_OscConfig+0x5da>
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c62:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8004c66:	fa93 f3a3 	rbit	r3, r3
 8004c6a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8004c6e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c72:	fab3 f383 	clz	r3, r3
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004c7c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004c80:	009b      	lsls	r3, r3, #2
 8004c82:	461a      	mov	r2, r3
 8004c84:	2300      	movs	r3, #0
 8004c86:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c88:	f7fd fc98 	bl	80025bc <HAL_GetTick>
 8004c8c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c90:	e00a      	b.n	8004ca8 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c92:	f7fd fc93 	bl	80025bc <HAL_GetTick>
 8004c96:	4602      	mov	r2, r0
 8004c98:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	2b02      	cmp	r3, #2
 8004ca0:	d902      	bls.n	8004ca8 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	f000 bc66 	b.w	8005574 <HAL_RCC_OscConfig+0xe1c>
 8004ca8:	2302      	movs	r3, #2
 8004caa:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cae:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8004cb2:	fa93 f3a3 	rbit	r3, r3
 8004cb6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8004cba:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cbe:	fab3 f383 	clz	r3, r3
 8004cc2:	b2db      	uxtb	r3, r3
 8004cc4:	095b      	lsrs	r3, r3, #5
 8004cc6:	b2db      	uxtb	r3, r3
 8004cc8:	f043 0301 	orr.w	r3, r3, #1
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	2b01      	cmp	r3, #1
 8004cd0:	d102      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x580>
 8004cd2:	4b30      	ldr	r3, [pc, #192]	; (8004d94 <HAL_RCC_OscConfig+0x63c>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	e013      	b.n	8004d00 <HAL_RCC_OscConfig+0x5a8>
 8004cd8:	2302      	movs	r3, #2
 8004cda:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cde:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004ce2:	fa93 f3a3 	rbit	r3, r3
 8004ce6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8004cea:	2302      	movs	r3, #2
 8004cec:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004cf0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8004cf4:	fa93 f3a3 	rbit	r3, r3
 8004cf8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004cfc:	4b25      	ldr	r3, [pc, #148]	; (8004d94 <HAL_RCC_OscConfig+0x63c>)
 8004cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d00:	2202      	movs	r2, #2
 8004d02:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8004d06:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8004d0a:	fa92 f2a2 	rbit	r2, r2
 8004d0e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8004d12:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004d16:	fab2 f282 	clz	r2, r2
 8004d1a:	b2d2      	uxtb	r2, r2
 8004d1c:	f042 0220 	orr.w	r2, r2, #32
 8004d20:	b2d2      	uxtb	r2, r2
 8004d22:	f002 021f 	and.w	r2, r2, #31
 8004d26:	2101      	movs	r1, #1
 8004d28:	fa01 f202 	lsl.w	r2, r1, r2
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d1af      	bne.n	8004c92 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d32:	1d3b      	adds	r3, r7, #4
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 0308 	and.w	r3, r3, #8
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	f000 80da 	beq.w	8004ef6 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d42:	1d3b      	adds	r3, r7, #4
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	695b      	ldr	r3, [r3, #20]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d069      	beq.n	8004e20 <HAL_RCC_OscConfig+0x6c8>
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d52:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004d56:	fa93 f3a3 	rbit	r3, r3
 8004d5a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8004d5e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d62:	fab3 f383 	clz	r3, r3
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	461a      	mov	r2, r3
 8004d6a:	4b0b      	ldr	r3, [pc, #44]	; (8004d98 <HAL_RCC_OscConfig+0x640>)
 8004d6c:	4413      	add	r3, r2
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	461a      	mov	r2, r3
 8004d72:	2301      	movs	r3, #1
 8004d74:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d76:	f7fd fc21 	bl	80025bc <HAL_GetTick>
 8004d7a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d7e:	e00d      	b.n	8004d9c <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d80:	f7fd fc1c 	bl	80025bc <HAL_GetTick>
 8004d84:	4602      	mov	r2, r0
 8004d86:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004d8a:	1ad3      	subs	r3, r2, r3
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d905      	bls.n	8004d9c <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8004d90:	2303      	movs	r3, #3
 8004d92:	e3ef      	b.n	8005574 <HAL_RCC_OscConfig+0xe1c>
 8004d94:	40021000 	.word	0x40021000
 8004d98:	10908120 	.word	0x10908120
 8004d9c:	2302      	movs	r3, #2
 8004d9e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004da2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004da6:	fa93 f2a3 	rbit	r2, r3
 8004daa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004dae:	601a      	str	r2, [r3, #0]
 8004db0:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8004db4:	2202      	movs	r2, #2
 8004db6:	601a      	str	r2, [r3, #0]
 8004db8:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	fa93 f2a3 	rbit	r2, r3
 8004dc2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8004dc6:	601a      	str	r2, [r3, #0]
 8004dc8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8004dcc:	2202      	movs	r2, #2
 8004dce:	601a      	str	r2, [r3, #0]
 8004dd0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	fa93 f2a3 	rbit	r2, r3
 8004dda:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8004dde:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004de0:	4ba4      	ldr	r3, [pc, #656]	; (8005074 <HAL_RCC_OscConfig+0x91c>)
 8004de2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004de4:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8004de8:	2102      	movs	r1, #2
 8004dea:	6019      	str	r1, [r3, #0]
 8004dec:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	fa93 f1a3 	rbit	r1, r3
 8004df6:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004dfa:	6019      	str	r1, [r3, #0]
  return result;
 8004dfc:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	fab3 f383 	clz	r3, r3
 8004e06:	b2db      	uxtb	r3, r3
 8004e08:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	f003 031f 	and.w	r3, r3, #31
 8004e12:	2101      	movs	r1, #1
 8004e14:	fa01 f303 	lsl.w	r3, r1, r3
 8004e18:	4013      	ands	r3, r2
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d0b0      	beq.n	8004d80 <HAL_RCC_OscConfig+0x628>
 8004e1e:	e06a      	b.n	8004ef6 <HAL_RCC_OscConfig+0x79e>
 8004e20:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004e24:	2201      	movs	r2, #1
 8004e26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e28:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	fa93 f2a3 	rbit	r2, r3
 8004e32:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004e36:	601a      	str	r2, [r3, #0]
  return result;
 8004e38:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004e3c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e3e:	fab3 f383 	clz	r3, r3
 8004e42:	b2db      	uxtb	r3, r3
 8004e44:	461a      	mov	r2, r3
 8004e46:	4b8c      	ldr	r3, [pc, #560]	; (8005078 <HAL_RCC_OscConfig+0x920>)
 8004e48:	4413      	add	r3, r2
 8004e4a:	009b      	lsls	r3, r3, #2
 8004e4c:	461a      	mov	r2, r3
 8004e4e:	2300      	movs	r3, #0
 8004e50:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e52:	f7fd fbb3 	bl	80025bc <HAL_GetTick>
 8004e56:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e5a:	e009      	b.n	8004e70 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e5c:	f7fd fbae 	bl	80025bc <HAL_GetTick>
 8004e60:	4602      	mov	r2, r0
 8004e62:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	2b02      	cmp	r3, #2
 8004e6a:	d901      	bls.n	8004e70 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8004e6c:	2303      	movs	r3, #3
 8004e6e:	e381      	b.n	8005574 <HAL_RCC_OscConfig+0xe1c>
 8004e70:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004e74:	2202      	movs	r2, #2
 8004e76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e78:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	fa93 f2a3 	rbit	r2, r3
 8004e82:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8004e86:	601a      	str	r2, [r3, #0]
 8004e88:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004e8c:	2202      	movs	r2, #2
 8004e8e:	601a      	str	r2, [r3, #0]
 8004e90:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	fa93 f2a3 	rbit	r2, r3
 8004e9a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8004e9e:	601a      	str	r2, [r3, #0]
 8004ea0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8004ea4:	2202      	movs	r2, #2
 8004ea6:	601a      	str	r2, [r3, #0]
 8004ea8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	fa93 f2a3 	rbit	r2, r3
 8004eb2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8004eb6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004eb8:	4b6e      	ldr	r3, [pc, #440]	; (8005074 <HAL_RCC_OscConfig+0x91c>)
 8004eba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004ebc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004ec0:	2102      	movs	r1, #2
 8004ec2:	6019      	str	r1, [r3, #0]
 8004ec4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	fa93 f1a3 	rbit	r1, r3
 8004ece:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004ed2:	6019      	str	r1, [r3, #0]
  return result;
 8004ed4:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	fab3 f383 	clz	r3, r3
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	f003 031f 	and.w	r3, r3, #31
 8004eea:	2101      	movs	r1, #1
 8004eec:	fa01 f303 	lsl.w	r3, r1, r3
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d1b2      	bne.n	8004e5c <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ef6:	1d3b      	adds	r3, r7, #4
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 0304 	and.w	r3, r3, #4
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	f000 8157 	beq.w	80051b4 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f06:	2300      	movs	r3, #0
 8004f08:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f0c:	4b59      	ldr	r3, [pc, #356]	; (8005074 <HAL_RCC_OscConfig+0x91c>)
 8004f0e:	69db      	ldr	r3, [r3, #28]
 8004f10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d112      	bne.n	8004f3e <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f18:	4b56      	ldr	r3, [pc, #344]	; (8005074 <HAL_RCC_OscConfig+0x91c>)
 8004f1a:	69db      	ldr	r3, [r3, #28]
 8004f1c:	4a55      	ldr	r2, [pc, #340]	; (8005074 <HAL_RCC_OscConfig+0x91c>)
 8004f1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f22:	61d3      	str	r3, [r2, #28]
 8004f24:	4b53      	ldr	r3, [pc, #332]	; (8005074 <HAL_RCC_OscConfig+0x91c>)
 8004f26:	69db      	ldr	r3, [r3, #28]
 8004f28:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004f2c:	f107 030c 	add.w	r3, r7, #12
 8004f30:	601a      	str	r2, [r3, #0]
 8004f32:	f107 030c 	add.w	r3, r7, #12
 8004f36:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f3e:	4b4f      	ldr	r3, [pc, #316]	; (800507c <HAL_RCC_OscConfig+0x924>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d11a      	bne.n	8004f80 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f4a:	4b4c      	ldr	r3, [pc, #304]	; (800507c <HAL_RCC_OscConfig+0x924>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a4b      	ldr	r2, [pc, #300]	; (800507c <HAL_RCC_OscConfig+0x924>)
 8004f50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f54:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f56:	f7fd fb31 	bl	80025bc <HAL_GetTick>
 8004f5a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f5e:	e009      	b.n	8004f74 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f60:	f7fd fb2c 	bl	80025bc <HAL_GetTick>
 8004f64:	4602      	mov	r2, r0
 8004f66:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004f6a:	1ad3      	subs	r3, r2, r3
 8004f6c:	2b64      	cmp	r3, #100	; 0x64
 8004f6e:	d901      	bls.n	8004f74 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8004f70:	2303      	movs	r3, #3
 8004f72:	e2ff      	b.n	8005574 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f74:	4b41      	ldr	r3, [pc, #260]	; (800507c <HAL_RCC_OscConfig+0x924>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d0ef      	beq.n	8004f60 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f80:	1d3b      	adds	r3, r7, #4
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d106      	bne.n	8004f98 <HAL_RCC_OscConfig+0x840>
 8004f8a:	4b3a      	ldr	r3, [pc, #232]	; (8005074 <HAL_RCC_OscConfig+0x91c>)
 8004f8c:	6a1b      	ldr	r3, [r3, #32]
 8004f8e:	4a39      	ldr	r2, [pc, #228]	; (8005074 <HAL_RCC_OscConfig+0x91c>)
 8004f90:	f043 0301 	orr.w	r3, r3, #1
 8004f94:	6213      	str	r3, [r2, #32]
 8004f96:	e02f      	b.n	8004ff8 <HAL_RCC_OscConfig+0x8a0>
 8004f98:	1d3b      	adds	r3, r7, #4
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d10c      	bne.n	8004fbc <HAL_RCC_OscConfig+0x864>
 8004fa2:	4b34      	ldr	r3, [pc, #208]	; (8005074 <HAL_RCC_OscConfig+0x91c>)
 8004fa4:	6a1b      	ldr	r3, [r3, #32]
 8004fa6:	4a33      	ldr	r2, [pc, #204]	; (8005074 <HAL_RCC_OscConfig+0x91c>)
 8004fa8:	f023 0301 	bic.w	r3, r3, #1
 8004fac:	6213      	str	r3, [r2, #32]
 8004fae:	4b31      	ldr	r3, [pc, #196]	; (8005074 <HAL_RCC_OscConfig+0x91c>)
 8004fb0:	6a1b      	ldr	r3, [r3, #32]
 8004fb2:	4a30      	ldr	r2, [pc, #192]	; (8005074 <HAL_RCC_OscConfig+0x91c>)
 8004fb4:	f023 0304 	bic.w	r3, r3, #4
 8004fb8:	6213      	str	r3, [r2, #32]
 8004fba:	e01d      	b.n	8004ff8 <HAL_RCC_OscConfig+0x8a0>
 8004fbc:	1d3b      	adds	r3, r7, #4
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	2b05      	cmp	r3, #5
 8004fc4:	d10c      	bne.n	8004fe0 <HAL_RCC_OscConfig+0x888>
 8004fc6:	4b2b      	ldr	r3, [pc, #172]	; (8005074 <HAL_RCC_OscConfig+0x91c>)
 8004fc8:	6a1b      	ldr	r3, [r3, #32]
 8004fca:	4a2a      	ldr	r2, [pc, #168]	; (8005074 <HAL_RCC_OscConfig+0x91c>)
 8004fcc:	f043 0304 	orr.w	r3, r3, #4
 8004fd0:	6213      	str	r3, [r2, #32]
 8004fd2:	4b28      	ldr	r3, [pc, #160]	; (8005074 <HAL_RCC_OscConfig+0x91c>)
 8004fd4:	6a1b      	ldr	r3, [r3, #32]
 8004fd6:	4a27      	ldr	r2, [pc, #156]	; (8005074 <HAL_RCC_OscConfig+0x91c>)
 8004fd8:	f043 0301 	orr.w	r3, r3, #1
 8004fdc:	6213      	str	r3, [r2, #32]
 8004fde:	e00b      	b.n	8004ff8 <HAL_RCC_OscConfig+0x8a0>
 8004fe0:	4b24      	ldr	r3, [pc, #144]	; (8005074 <HAL_RCC_OscConfig+0x91c>)
 8004fe2:	6a1b      	ldr	r3, [r3, #32]
 8004fe4:	4a23      	ldr	r2, [pc, #140]	; (8005074 <HAL_RCC_OscConfig+0x91c>)
 8004fe6:	f023 0301 	bic.w	r3, r3, #1
 8004fea:	6213      	str	r3, [r2, #32]
 8004fec:	4b21      	ldr	r3, [pc, #132]	; (8005074 <HAL_RCC_OscConfig+0x91c>)
 8004fee:	6a1b      	ldr	r3, [r3, #32]
 8004ff0:	4a20      	ldr	r2, [pc, #128]	; (8005074 <HAL_RCC_OscConfig+0x91c>)
 8004ff2:	f023 0304 	bic.w	r3, r3, #4
 8004ff6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ff8:	1d3b      	adds	r3, r7, #4
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d06a      	beq.n	80050d8 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005002:	f7fd fadb 	bl	80025bc <HAL_GetTick>
 8005006:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800500a:	e00b      	b.n	8005024 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800500c:	f7fd fad6 	bl	80025bc <HAL_GetTick>
 8005010:	4602      	mov	r2, r0
 8005012:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005016:	1ad3      	subs	r3, r2, r3
 8005018:	f241 3288 	movw	r2, #5000	; 0x1388
 800501c:	4293      	cmp	r3, r2
 800501e:	d901      	bls.n	8005024 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8005020:	2303      	movs	r3, #3
 8005022:	e2a7      	b.n	8005574 <HAL_RCC_OscConfig+0xe1c>
 8005024:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005028:	2202      	movs	r2, #2
 800502a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800502c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	fa93 f2a3 	rbit	r2, r3
 8005036:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800503a:	601a      	str	r2, [r3, #0]
 800503c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005040:	2202      	movs	r2, #2
 8005042:	601a      	str	r2, [r3, #0]
 8005044:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	fa93 f2a3 	rbit	r2, r3
 800504e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005052:	601a      	str	r2, [r3, #0]
  return result;
 8005054:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005058:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800505a:	fab3 f383 	clz	r3, r3
 800505e:	b2db      	uxtb	r3, r3
 8005060:	095b      	lsrs	r3, r3, #5
 8005062:	b2db      	uxtb	r3, r3
 8005064:	f043 0302 	orr.w	r3, r3, #2
 8005068:	b2db      	uxtb	r3, r3
 800506a:	2b02      	cmp	r3, #2
 800506c:	d108      	bne.n	8005080 <HAL_RCC_OscConfig+0x928>
 800506e:	4b01      	ldr	r3, [pc, #4]	; (8005074 <HAL_RCC_OscConfig+0x91c>)
 8005070:	6a1b      	ldr	r3, [r3, #32]
 8005072:	e013      	b.n	800509c <HAL_RCC_OscConfig+0x944>
 8005074:	40021000 	.word	0x40021000
 8005078:	10908120 	.word	0x10908120
 800507c:	40007000 	.word	0x40007000
 8005080:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005084:	2202      	movs	r2, #2
 8005086:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005088:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	fa93 f2a3 	rbit	r2, r3
 8005092:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005096:	601a      	str	r2, [r3, #0]
 8005098:	4bc0      	ldr	r3, [pc, #768]	; (800539c <HAL_RCC_OscConfig+0xc44>)
 800509a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800509c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80050a0:	2102      	movs	r1, #2
 80050a2:	6011      	str	r1, [r2, #0]
 80050a4:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80050a8:	6812      	ldr	r2, [r2, #0]
 80050aa:	fa92 f1a2 	rbit	r1, r2
 80050ae:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80050b2:	6011      	str	r1, [r2, #0]
  return result;
 80050b4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80050b8:	6812      	ldr	r2, [r2, #0]
 80050ba:	fab2 f282 	clz	r2, r2
 80050be:	b2d2      	uxtb	r2, r2
 80050c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050c4:	b2d2      	uxtb	r2, r2
 80050c6:	f002 021f 	and.w	r2, r2, #31
 80050ca:	2101      	movs	r1, #1
 80050cc:	fa01 f202 	lsl.w	r2, r1, r2
 80050d0:	4013      	ands	r3, r2
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d09a      	beq.n	800500c <HAL_RCC_OscConfig+0x8b4>
 80050d6:	e063      	b.n	80051a0 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050d8:	f7fd fa70 	bl	80025bc <HAL_GetTick>
 80050dc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050e0:	e00b      	b.n	80050fa <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80050e2:	f7fd fa6b 	bl	80025bc <HAL_GetTick>
 80050e6:	4602      	mov	r2, r0
 80050e8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d901      	bls.n	80050fa <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e23c      	b.n	8005574 <HAL_RCC_OscConfig+0xe1c>
 80050fa:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80050fe:	2202      	movs	r2, #2
 8005100:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005102:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	fa93 f2a3 	rbit	r2, r3
 800510c:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005110:	601a      	str	r2, [r3, #0]
 8005112:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005116:	2202      	movs	r2, #2
 8005118:	601a      	str	r2, [r3, #0]
 800511a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	fa93 f2a3 	rbit	r2, r3
 8005124:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005128:	601a      	str	r2, [r3, #0]
  return result;
 800512a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800512e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005130:	fab3 f383 	clz	r3, r3
 8005134:	b2db      	uxtb	r3, r3
 8005136:	095b      	lsrs	r3, r3, #5
 8005138:	b2db      	uxtb	r3, r3
 800513a:	f043 0302 	orr.w	r3, r3, #2
 800513e:	b2db      	uxtb	r3, r3
 8005140:	2b02      	cmp	r3, #2
 8005142:	d102      	bne.n	800514a <HAL_RCC_OscConfig+0x9f2>
 8005144:	4b95      	ldr	r3, [pc, #596]	; (800539c <HAL_RCC_OscConfig+0xc44>)
 8005146:	6a1b      	ldr	r3, [r3, #32]
 8005148:	e00d      	b.n	8005166 <HAL_RCC_OscConfig+0xa0e>
 800514a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800514e:	2202      	movs	r2, #2
 8005150:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005152:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	fa93 f2a3 	rbit	r2, r3
 800515c:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8005160:	601a      	str	r2, [r3, #0]
 8005162:	4b8e      	ldr	r3, [pc, #568]	; (800539c <HAL_RCC_OscConfig+0xc44>)
 8005164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005166:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800516a:	2102      	movs	r1, #2
 800516c:	6011      	str	r1, [r2, #0]
 800516e:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8005172:	6812      	ldr	r2, [r2, #0]
 8005174:	fa92 f1a2 	rbit	r1, r2
 8005178:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800517c:	6011      	str	r1, [r2, #0]
  return result;
 800517e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005182:	6812      	ldr	r2, [r2, #0]
 8005184:	fab2 f282 	clz	r2, r2
 8005188:	b2d2      	uxtb	r2, r2
 800518a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800518e:	b2d2      	uxtb	r2, r2
 8005190:	f002 021f 	and.w	r2, r2, #31
 8005194:	2101      	movs	r1, #1
 8005196:	fa01 f202 	lsl.w	r2, r1, r2
 800519a:	4013      	ands	r3, r2
 800519c:	2b00      	cmp	r3, #0
 800519e:	d1a0      	bne.n	80050e2 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80051a0:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d105      	bne.n	80051b4 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051a8:	4b7c      	ldr	r3, [pc, #496]	; (800539c <HAL_RCC_OscConfig+0xc44>)
 80051aa:	69db      	ldr	r3, [r3, #28]
 80051ac:	4a7b      	ldr	r2, [pc, #492]	; (800539c <HAL_RCC_OscConfig+0xc44>)
 80051ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051b2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051b4:	1d3b      	adds	r3, r7, #4
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	699b      	ldr	r3, [r3, #24]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	f000 81d9 	beq.w	8005572 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80051c0:	4b76      	ldr	r3, [pc, #472]	; (800539c <HAL_RCC_OscConfig+0xc44>)
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	f003 030c 	and.w	r3, r3, #12
 80051c8:	2b08      	cmp	r3, #8
 80051ca:	f000 81a6 	beq.w	800551a <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051ce:	1d3b      	adds	r3, r7, #4
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	699b      	ldr	r3, [r3, #24]
 80051d4:	2b02      	cmp	r3, #2
 80051d6:	f040 811e 	bne.w	8005416 <HAL_RCC_OscConfig+0xcbe>
 80051da:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80051de:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80051e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e4:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	fa93 f2a3 	rbit	r2, r3
 80051ee:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80051f2:	601a      	str	r2, [r3, #0]
  return result;
 80051f4:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80051f8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051fa:	fab3 f383 	clz	r3, r3
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005204:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	461a      	mov	r2, r3
 800520c:	2300      	movs	r3, #0
 800520e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005210:	f7fd f9d4 	bl	80025bc <HAL_GetTick>
 8005214:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005218:	e009      	b.n	800522e <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800521a:	f7fd f9cf 	bl	80025bc <HAL_GetTick>
 800521e:	4602      	mov	r2, r0
 8005220:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	2b02      	cmp	r3, #2
 8005228:	d901      	bls.n	800522e <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 800522a:	2303      	movs	r3, #3
 800522c:	e1a2      	b.n	8005574 <HAL_RCC_OscConfig+0xe1c>
 800522e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005232:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005236:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005238:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	fa93 f2a3 	rbit	r2, r3
 8005242:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005246:	601a      	str	r2, [r3, #0]
  return result;
 8005248:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800524c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800524e:	fab3 f383 	clz	r3, r3
 8005252:	b2db      	uxtb	r3, r3
 8005254:	095b      	lsrs	r3, r3, #5
 8005256:	b2db      	uxtb	r3, r3
 8005258:	f043 0301 	orr.w	r3, r3, #1
 800525c:	b2db      	uxtb	r3, r3
 800525e:	2b01      	cmp	r3, #1
 8005260:	d102      	bne.n	8005268 <HAL_RCC_OscConfig+0xb10>
 8005262:	4b4e      	ldr	r3, [pc, #312]	; (800539c <HAL_RCC_OscConfig+0xc44>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	e01b      	b.n	80052a0 <HAL_RCC_OscConfig+0xb48>
 8005268:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800526c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005270:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005272:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	fa93 f2a3 	rbit	r2, r3
 800527c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005280:	601a      	str	r2, [r3, #0]
 8005282:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005286:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800528a:	601a      	str	r2, [r3, #0]
 800528c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	fa93 f2a3 	rbit	r2, r3
 8005296:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800529a:	601a      	str	r2, [r3, #0]
 800529c:	4b3f      	ldr	r3, [pc, #252]	; (800539c <HAL_RCC_OscConfig+0xc44>)
 800529e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a0:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80052a4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80052a8:	6011      	str	r1, [r2, #0]
 80052aa:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80052ae:	6812      	ldr	r2, [r2, #0]
 80052b0:	fa92 f1a2 	rbit	r1, r2
 80052b4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80052b8:	6011      	str	r1, [r2, #0]
  return result;
 80052ba:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80052be:	6812      	ldr	r2, [r2, #0]
 80052c0:	fab2 f282 	clz	r2, r2
 80052c4:	b2d2      	uxtb	r2, r2
 80052c6:	f042 0220 	orr.w	r2, r2, #32
 80052ca:	b2d2      	uxtb	r2, r2
 80052cc:	f002 021f 	and.w	r2, r2, #31
 80052d0:	2101      	movs	r1, #1
 80052d2:	fa01 f202 	lsl.w	r2, r1, r2
 80052d6:	4013      	ands	r3, r2
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d19e      	bne.n	800521a <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80052dc:	4b2f      	ldr	r3, [pc, #188]	; (800539c <HAL_RCC_OscConfig+0xc44>)
 80052de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052e0:	f023 020f 	bic.w	r2, r3, #15
 80052e4:	1d3b      	adds	r3, r7, #4
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ea:	492c      	ldr	r1, [pc, #176]	; (800539c <HAL_RCC_OscConfig+0xc44>)
 80052ec:	4313      	orrs	r3, r2
 80052ee:	62cb      	str	r3, [r1, #44]	; 0x2c
 80052f0:	4b2a      	ldr	r3, [pc, #168]	; (800539c <HAL_RCC_OscConfig+0xc44>)
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 80052f8:	1d3b      	adds	r3, r7, #4
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	6a19      	ldr	r1, [r3, #32]
 80052fe:	1d3b      	adds	r3, r7, #4
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	69db      	ldr	r3, [r3, #28]
 8005304:	430b      	orrs	r3, r1
 8005306:	4925      	ldr	r1, [pc, #148]	; (800539c <HAL_RCC_OscConfig+0xc44>)
 8005308:	4313      	orrs	r3, r2
 800530a:	604b      	str	r3, [r1, #4]
 800530c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005310:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005314:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005316:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	fa93 f2a3 	rbit	r2, r3
 8005320:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005324:	601a      	str	r2, [r3, #0]
  return result;
 8005326:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800532a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800532c:	fab3 f383 	clz	r3, r3
 8005330:	b2db      	uxtb	r3, r3
 8005332:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005336:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800533a:	009b      	lsls	r3, r3, #2
 800533c:	461a      	mov	r2, r3
 800533e:	2301      	movs	r3, #1
 8005340:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005342:	f7fd f93b 	bl	80025bc <HAL_GetTick>
 8005346:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800534a:	e009      	b.n	8005360 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800534c:	f7fd f936 	bl	80025bc <HAL_GetTick>
 8005350:	4602      	mov	r2, r0
 8005352:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005356:	1ad3      	subs	r3, r2, r3
 8005358:	2b02      	cmp	r3, #2
 800535a:	d901      	bls.n	8005360 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 800535c:	2303      	movs	r3, #3
 800535e:	e109      	b.n	8005574 <HAL_RCC_OscConfig+0xe1c>
 8005360:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005364:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005368:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800536a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	fa93 f2a3 	rbit	r2, r3
 8005374:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005378:	601a      	str	r2, [r3, #0]
  return result;
 800537a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800537e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005380:	fab3 f383 	clz	r3, r3
 8005384:	b2db      	uxtb	r3, r3
 8005386:	095b      	lsrs	r3, r3, #5
 8005388:	b2db      	uxtb	r3, r3
 800538a:	f043 0301 	orr.w	r3, r3, #1
 800538e:	b2db      	uxtb	r3, r3
 8005390:	2b01      	cmp	r3, #1
 8005392:	d105      	bne.n	80053a0 <HAL_RCC_OscConfig+0xc48>
 8005394:	4b01      	ldr	r3, [pc, #4]	; (800539c <HAL_RCC_OscConfig+0xc44>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	e01e      	b.n	80053d8 <HAL_RCC_OscConfig+0xc80>
 800539a:	bf00      	nop
 800539c:	40021000 	.word	0x40021000
 80053a0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80053a4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80053a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053aa:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	fa93 f2a3 	rbit	r2, r3
 80053b4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80053b8:	601a      	str	r2, [r3, #0]
 80053ba:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80053be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80053c2:	601a      	str	r2, [r3, #0]
 80053c4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	fa93 f2a3 	rbit	r2, r3
 80053ce:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80053d2:	601a      	str	r2, [r3, #0]
 80053d4:	4b6a      	ldr	r3, [pc, #424]	; (8005580 <HAL_RCC_OscConfig+0xe28>)
 80053d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d8:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80053dc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80053e0:	6011      	str	r1, [r2, #0]
 80053e2:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80053e6:	6812      	ldr	r2, [r2, #0]
 80053e8:	fa92 f1a2 	rbit	r1, r2
 80053ec:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80053f0:	6011      	str	r1, [r2, #0]
  return result;
 80053f2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80053f6:	6812      	ldr	r2, [r2, #0]
 80053f8:	fab2 f282 	clz	r2, r2
 80053fc:	b2d2      	uxtb	r2, r2
 80053fe:	f042 0220 	orr.w	r2, r2, #32
 8005402:	b2d2      	uxtb	r2, r2
 8005404:	f002 021f 	and.w	r2, r2, #31
 8005408:	2101      	movs	r1, #1
 800540a:	fa01 f202 	lsl.w	r2, r1, r2
 800540e:	4013      	ands	r3, r2
 8005410:	2b00      	cmp	r3, #0
 8005412:	d09b      	beq.n	800534c <HAL_RCC_OscConfig+0xbf4>
 8005414:	e0ad      	b.n	8005572 <HAL_RCC_OscConfig+0xe1a>
 8005416:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800541a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800541e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005420:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	fa93 f2a3 	rbit	r2, r3
 800542a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800542e:	601a      	str	r2, [r3, #0]
  return result;
 8005430:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005434:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005436:	fab3 f383 	clz	r3, r3
 800543a:	b2db      	uxtb	r3, r3
 800543c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005440:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005444:	009b      	lsls	r3, r3, #2
 8005446:	461a      	mov	r2, r3
 8005448:	2300      	movs	r3, #0
 800544a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800544c:	f7fd f8b6 	bl	80025bc <HAL_GetTick>
 8005450:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005454:	e009      	b.n	800546a <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005456:	f7fd f8b1 	bl	80025bc <HAL_GetTick>
 800545a:	4602      	mov	r2, r0
 800545c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	2b02      	cmp	r3, #2
 8005464:	d901      	bls.n	800546a <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	e084      	b.n	8005574 <HAL_RCC_OscConfig+0xe1c>
 800546a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800546e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005472:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005474:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	fa93 f2a3 	rbit	r2, r3
 800547e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005482:	601a      	str	r2, [r3, #0]
  return result;
 8005484:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005488:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800548a:	fab3 f383 	clz	r3, r3
 800548e:	b2db      	uxtb	r3, r3
 8005490:	095b      	lsrs	r3, r3, #5
 8005492:	b2db      	uxtb	r3, r3
 8005494:	f043 0301 	orr.w	r3, r3, #1
 8005498:	b2db      	uxtb	r3, r3
 800549a:	2b01      	cmp	r3, #1
 800549c:	d102      	bne.n	80054a4 <HAL_RCC_OscConfig+0xd4c>
 800549e:	4b38      	ldr	r3, [pc, #224]	; (8005580 <HAL_RCC_OscConfig+0xe28>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	e01b      	b.n	80054dc <HAL_RCC_OscConfig+0xd84>
 80054a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80054a8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80054ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	fa93 f2a3 	rbit	r2, r3
 80054b8:	f107 0320 	add.w	r3, r7, #32
 80054bc:	601a      	str	r2, [r3, #0]
 80054be:	f107 031c 	add.w	r3, r7, #28
 80054c2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80054c6:	601a      	str	r2, [r3, #0]
 80054c8:	f107 031c 	add.w	r3, r7, #28
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	fa93 f2a3 	rbit	r2, r3
 80054d2:	f107 0318 	add.w	r3, r7, #24
 80054d6:	601a      	str	r2, [r3, #0]
 80054d8:	4b29      	ldr	r3, [pc, #164]	; (8005580 <HAL_RCC_OscConfig+0xe28>)
 80054da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054dc:	f107 0214 	add.w	r2, r7, #20
 80054e0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80054e4:	6011      	str	r1, [r2, #0]
 80054e6:	f107 0214 	add.w	r2, r7, #20
 80054ea:	6812      	ldr	r2, [r2, #0]
 80054ec:	fa92 f1a2 	rbit	r1, r2
 80054f0:	f107 0210 	add.w	r2, r7, #16
 80054f4:	6011      	str	r1, [r2, #0]
  return result;
 80054f6:	f107 0210 	add.w	r2, r7, #16
 80054fa:	6812      	ldr	r2, [r2, #0]
 80054fc:	fab2 f282 	clz	r2, r2
 8005500:	b2d2      	uxtb	r2, r2
 8005502:	f042 0220 	orr.w	r2, r2, #32
 8005506:	b2d2      	uxtb	r2, r2
 8005508:	f002 021f 	and.w	r2, r2, #31
 800550c:	2101      	movs	r1, #1
 800550e:	fa01 f202 	lsl.w	r2, r1, r2
 8005512:	4013      	ands	r3, r2
 8005514:	2b00      	cmp	r3, #0
 8005516:	d19e      	bne.n	8005456 <HAL_RCC_OscConfig+0xcfe>
 8005518:	e02b      	b.n	8005572 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800551a:	1d3b      	adds	r3, r7, #4
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	699b      	ldr	r3, [r3, #24]
 8005520:	2b01      	cmp	r3, #1
 8005522:	d101      	bne.n	8005528 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	e025      	b.n	8005574 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005528:	4b15      	ldr	r3, [pc, #84]	; (8005580 <HAL_RCC_OscConfig+0xe28>)
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8005530:	4b13      	ldr	r3, [pc, #76]	; (8005580 <HAL_RCC_OscConfig+0xe28>)
 8005532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005534:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005538:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800553c:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8005540:	1d3b      	adds	r3, r7, #4
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	69db      	ldr	r3, [r3, #28]
 8005546:	429a      	cmp	r2, r3
 8005548:	d111      	bne.n	800556e <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800554a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800554e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005552:	1d3b      	adds	r3, r7, #4
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005558:	429a      	cmp	r2, r3
 800555a:	d108      	bne.n	800556e <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 800555c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005560:	f003 020f 	and.w	r2, r3, #15
 8005564:	1d3b      	adds	r3, r7, #4
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800556a:	429a      	cmp	r2, r3
 800556c:	d001      	beq.n	8005572 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	e000      	b.n	8005574 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8005572:	2300      	movs	r3, #0
}
 8005574:	4618      	mov	r0, r3
 8005576:	f507 7702 	add.w	r7, r7, #520	; 0x208
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}
 800557e:	bf00      	nop
 8005580:	40021000 	.word	0x40021000

08005584 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b09e      	sub	sp, #120	; 0x78
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
 800558c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800558e:	2300      	movs	r3, #0
 8005590:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d101      	bne.n	800559c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	e162      	b.n	8005862 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800559c:	4b90      	ldr	r3, [pc, #576]	; (80057e0 <HAL_RCC_ClockConfig+0x25c>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 0307 	and.w	r3, r3, #7
 80055a4:	683a      	ldr	r2, [r7, #0]
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d910      	bls.n	80055cc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055aa:	4b8d      	ldr	r3, [pc, #564]	; (80057e0 <HAL_RCC_ClockConfig+0x25c>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f023 0207 	bic.w	r2, r3, #7
 80055b2:	498b      	ldr	r1, [pc, #556]	; (80057e0 <HAL_RCC_ClockConfig+0x25c>)
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	4313      	orrs	r3, r2
 80055b8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80055ba:	4b89      	ldr	r3, [pc, #548]	; (80057e0 <HAL_RCC_ClockConfig+0x25c>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f003 0307 	and.w	r3, r3, #7
 80055c2:	683a      	ldr	r2, [r7, #0]
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d001      	beq.n	80055cc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80055c8:	2301      	movs	r3, #1
 80055ca:	e14a      	b.n	8005862 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f003 0302 	and.w	r3, r3, #2
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d008      	beq.n	80055ea <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055d8:	4b82      	ldr	r3, [pc, #520]	; (80057e4 <HAL_RCC_ClockConfig+0x260>)
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	497f      	ldr	r1, [pc, #508]	; (80057e4 <HAL_RCC_ClockConfig+0x260>)
 80055e6:	4313      	orrs	r3, r2
 80055e8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f003 0301 	and.w	r3, r3, #1
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	f000 80dc 	beq.w	80057b0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d13c      	bne.n	800567a <HAL_RCC_ClockConfig+0xf6>
 8005600:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005604:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005606:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005608:	fa93 f3a3 	rbit	r3, r3
 800560c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800560e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005610:	fab3 f383 	clz	r3, r3
 8005614:	b2db      	uxtb	r3, r3
 8005616:	095b      	lsrs	r3, r3, #5
 8005618:	b2db      	uxtb	r3, r3
 800561a:	f043 0301 	orr.w	r3, r3, #1
 800561e:	b2db      	uxtb	r3, r3
 8005620:	2b01      	cmp	r3, #1
 8005622:	d102      	bne.n	800562a <HAL_RCC_ClockConfig+0xa6>
 8005624:	4b6f      	ldr	r3, [pc, #444]	; (80057e4 <HAL_RCC_ClockConfig+0x260>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	e00f      	b.n	800564a <HAL_RCC_ClockConfig+0xc6>
 800562a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800562e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005630:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005632:	fa93 f3a3 	rbit	r3, r3
 8005636:	667b      	str	r3, [r7, #100]	; 0x64
 8005638:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800563c:	663b      	str	r3, [r7, #96]	; 0x60
 800563e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005640:	fa93 f3a3 	rbit	r3, r3
 8005644:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005646:	4b67      	ldr	r3, [pc, #412]	; (80057e4 <HAL_RCC_ClockConfig+0x260>)
 8005648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800564a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800564e:	65ba      	str	r2, [r7, #88]	; 0x58
 8005650:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005652:	fa92 f2a2 	rbit	r2, r2
 8005656:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005658:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800565a:	fab2 f282 	clz	r2, r2
 800565e:	b2d2      	uxtb	r2, r2
 8005660:	f042 0220 	orr.w	r2, r2, #32
 8005664:	b2d2      	uxtb	r2, r2
 8005666:	f002 021f 	and.w	r2, r2, #31
 800566a:	2101      	movs	r1, #1
 800566c:	fa01 f202 	lsl.w	r2, r1, r2
 8005670:	4013      	ands	r3, r2
 8005672:	2b00      	cmp	r3, #0
 8005674:	d17b      	bne.n	800576e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	e0f3      	b.n	8005862 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	2b02      	cmp	r3, #2
 8005680:	d13c      	bne.n	80056fc <HAL_RCC_ClockConfig+0x178>
 8005682:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005686:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005688:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800568a:	fa93 f3a3 	rbit	r3, r3
 800568e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005690:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005692:	fab3 f383 	clz	r3, r3
 8005696:	b2db      	uxtb	r3, r3
 8005698:	095b      	lsrs	r3, r3, #5
 800569a:	b2db      	uxtb	r3, r3
 800569c:	f043 0301 	orr.w	r3, r3, #1
 80056a0:	b2db      	uxtb	r3, r3
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d102      	bne.n	80056ac <HAL_RCC_ClockConfig+0x128>
 80056a6:	4b4f      	ldr	r3, [pc, #316]	; (80057e4 <HAL_RCC_ClockConfig+0x260>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	e00f      	b.n	80056cc <HAL_RCC_ClockConfig+0x148>
 80056ac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80056b0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056b4:	fa93 f3a3 	rbit	r3, r3
 80056b8:	647b      	str	r3, [r7, #68]	; 0x44
 80056ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80056be:	643b      	str	r3, [r7, #64]	; 0x40
 80056c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056c2:	fa93 f3a3 	rbit	r3, r3
 80056c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80056c8:	4b46      	ldr	r3, [pc, #280]	; (80057e4 <HAL_RCC_ClockConfig+0x260>)
 80056ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80056d0:	63ba      	str	r2, [r7, #56]	; 0x38
 80056d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80056d4:	fa92 f2a2 	rbit	r2, r2
 80056d8:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80056da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80056dc:	fab2 f282 	clz	r2, r2
 80056e0:	b2d2      	uxtb	r2, r2
 80056e2:	f042 0220 	orr.w	r2, r2, #32
 80056e6:	b2d2      	uxtb	r2, r2
 80056e8:	f002 021f 	and.w	r2, r2, #31
 80056ec:	2101      	movs	r1, #1
 80056ee:	fa01 f202 	lsl.w	r2, r1, r2
 80056f2:	4013      	ands	r3, r2
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d13a      	bne.n	800576e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e0b2      	b.n	8005862 <HAL_RCC_ClockConfig+0x2de>
 80056fc:	2302      	movs	r3, #2
 80056fe:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005702:	fa93 f3a3 	rbit	r3, r3
 8005706:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005708:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800570a:	fab3 f383 	clz	r3, r3
 800570e:	b2db      	uxtb	r3, r3
 8005710:	095b      	lsrs	r3, r3, #5
 8005712:	b2db      	uxtb	r3, r3
 8005714:	f043 0301 	orr.w	r3, r3, #1
 8005718:	b2db      	uxtb	r3, r3
 800571a:	2b01      	cmp	r3, #1
 800571c:	d102      	bne.n	8005724 <HAL_RCC_ClockConfig+0x1a0>
 800571e:	4b31      	ldr	r3, [pc, #196]	; (80057e4 <HAL_RCC_ClockConfig+0x260>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	e00d      	b.n	8005740 <HAL_RCC_ClockConfig+0x1bc>
 8005724:	2302      	movs	r3, #2
 8005726:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005728:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800572a:	fa93 f3a3 	rbit	r3, r3
 800572e:	627b      	str	r3, [r7, #36]	; 0x24
 8005730:	2302      	movs	r3, #2
 8005732:	623b      	str	r3, [r7, #32]
 8005734:	6a3b      	ldr	r3, [r7, #32]
 8005736:	fa93 f3a3 	rbit	r3, r3
 800573a:	61fb      	str	r3, [r7, #28]
 800573c:	4b29      	ldr	r3, [pc, #164]	; (80057e4 <HAL_RCC_ClockConfig+0x260>)
 800573e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005740:	2202      	movs	r2, #2
 8005742:	61ba      	str	r2, [r7, #24]
 8005744:	69ba      	ldr	r2, [r7, #24]
 8005746:	fa92 f2a2 	rbit	r2, r2
 800574a:	617a      	str	r2, [r7, #20]
  return result;
 800574c:	697a      	ldr	r2, [r7, #20]
 800574e:	fab2 f282 	clz	r2, r2
 8005752:	b2d2      	uxtb	r2, r2
 8005754:	f042 0220 	orr.w	r2, r2, #32
 8005758:	b2d2      	uxtb	r2, r2
 800575a:	f002 021f 	and.w	r2, r2, #31
 800575e:	2101      	movs	r1, #1
 8005760:	fa01 f202 	lsl.w	r2, r1, r2
 8005764:	4013      	ands	r3, r2
 8005766:	2b00      	cmp	r3, #0
 8005768:	d101      	bne.n	800576e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e079      	b.n	8005862 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800576e:	4b1d      	ldr	r3, [pc, #116]	; (80057e4 <HAL_RCC_ClockConfig+0x260>)
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	f023 0203 	bic.w	r2, r3, #3
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	491a      	ldr	r1, [pc, #104]	; (80057e4 <HAL_RCC_ClockConfig+0x260>)
 800577c:	4313      	orrs	r3, r2
 800577e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005780:	f7fc ff1c 	bl	80025bc <HAL_GetTick>
 8005784:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005786:	e00a      	b.n	800579e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005788:	f7fc ff18 	bl	80025bc <HAL_GetTick>
 800578c:	4602      	mov	r2, r0
 800578e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005790:	1ad3      	subs	r3, r2, r3
 8005792:	f241 3288 	movw	r2, #5000	; 0x1388
 8005796:	4293      	cmp	r3, r2
 8005798:	d901      	bls.n	800579e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800579a:	2303      	movs	r3, #3
 800579c:	e061      	b.n	8005862 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800579e:	4b11      	ldr	r3, [pc, #68]	; (80057e4 <HAL_RCC_ClockConfig+0x260>)
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	f003 020c 	and.w	r2, r3, #12
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	009b      	lsls	r3, r3, #2
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d1eb      	bne.n	8005788 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80057b0:	4b0b      	ldr	r3, [pc, #44]	; (80057e0 <HAL_RCC_ClockConfig+0x25c>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f003 0307 	and.w	r3, r3, #7
 80057b8:	683a      	ldr	r2, [r7, #0]
 80057ba:	429a      	cmp	r2, r3
 80057bc:	d214      	bcs.n	80057e8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057be:	4b08      	ldr	r3, [pc, #32]	; (80057e0 <HAL_RCC_ClockConfig+0x25c>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f023 0207 	bic.w	r2, r3, #7
 80057c6:	4906      	ldr	r1, [pc, #24]	; (80057e0 <HAL_RCC_ClockConfig+0x25c>)
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	4313      	orrs	r3, r2
 80057cc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057ce:	4b04      	ldr	r3, [pc, #16]	; (80057e0 <HAL_RCC_ClockConfig+0x25c>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f003 0307 	and.w	r3, r3, #7
 80057d6:	683a      	ldr	r2, [r7, #0]
 80057d8:	429a      	cmp	r2, r3
 80057da:	d005      	beq.n	80057e8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	e040      	b.n	8005862 <HAL_RCC_ClockConfig+0x2de>
 80057e0:	40022000 	.word	0x40022000
 80057e4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f003 0304 	and.w	r3, r3, #4
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d008      	beq.n	8005806 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80057f4:	4b1d      	ldr	r3, [pc, #116]	; (800586c <HAL_RCC_ClockConfig+0x2e8>)
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	491a      	ldr	r1, [pc, #104]	; (800586c <HAL_RCC_ClockConfig+0x2e8>)
 8005802:	4313      	orrs	r3, r2
 8005804:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f003 0308 	and.w	r3, r3, #8
 800580e:	2b00      	cmp	r3, #0
 8005810:	d009      	beq.n	8005826 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005812:	4b16      	ldr	r3, [pc, #88]	; (800586c <HAL_RCC_ClockConfig+0x2e8>)
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	691b      	ldr	r3, [r3, #16]
 800581e:	00db      	lsls	r3, r3, #3
 8005820:	4912      	ldr	r1, [pc, #72]	; (800586c <HAL_RCC_ClockConfig+0x2e8>)
 8005822:	4313      	orrs	r3, r2
 8005824:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005826:	f000 f829 	bl	800587c <HAL_RCC_GetSysClockFreq>
 800582a:	4601      	mov	r1, r0
 800582c:	4b0f      	ldr	r3, [pc, #60]	; (800586c <HAL_RCC_ClockConfig+0x2e8>)
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005834:	22f0      	movs	r2, #240	; 0xf0
 8005836:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005838:	693a      	ldr	r2, [r7, #16]
 800583a:	fa92 f2a2 	rbit	r2, r2
 800583e:	60fa      	str	r2, [r7, #12]
  return result;
 8005840:	68fa      	ldr	r2, [r7, #12]
 8005842:	fab2 f282 	clz	r2, r2
 8005846:	b2d2      	uxtb	r2, r2
 8005848:	40d3      	lsrs	r3, r2
 800584a:	4a09      	ldr	r2, [pc, #36]	; (8005870 <HAL_RCC_ClockConfig+0x2ec>)
 800584c:	5cd3      	ldrb	r3, [r2, r3]
 800584e:	fa21 f303 	lsr.w	r3, r1, r3
 8005852:	4a08      	ldr	r2, [pc, #32]	; (8005874 <HAL_RCC_ClockConfig+0x2f0>)
 8005854:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005856:	4b08      	ldr	r3, [pc, #32]	; (8005878 <HAL_RCC_ClockConfig+0x2f4>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4618      	mov	r0, r3
 800585c:	f7fc fe6a 	bl	8002534 <HAL_InitTick>
  
  return HAL_OK;
 8005860:	2300      	movs	r3, #0
}
 8005862:	4618      	mov	r0, r3
 8005864:	3778      	adds	r7, #120	; 0x78
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}
 800586a:	bf00      	nop
 800586c:	40021000 	.word	0x40021000
 8005870:	08008e34 	.word	0x08008e34
 8005874:	20000018 	.word	0x20000018
 8005878:	2000001c 	.word	0x2000001c

0800587c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800587c:	b480      	push	{r7}
 800587e:	b08b      	sub	sp, #44	; 0x2c
 8005880:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005882:	2300      	movs	r3, #0
 8005884:	61fb      	str	r3, [r7, #28]
 8005886:	2300      	movs	r3, #0
 8005888:	61bb      	str	r3, [r7, #24]
 800588a:	2300      	movs	r3, #0
 800588c:	627b      	str	r3, [r7, #36]	; 0x24
 800588e:	2300      	movs	r3, #0
 8005890:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005892:	2300      	movs	r3, #0
 8005894:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005896:	4b2a      	ldr	r3, [pc, #168]	; (8005940 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800589c:	69fb      	ldr	r3, [r7, #28]
 800589e:	f003 030c 	and.w	r3, r3, #12
 80058a2:	2b04      	cmp	r3, #4
 80058a4:	d002      	beq.n	80058ac <HAL_RCC_GetSysClockFreq+0x30>
 80058a6:	2b08      	cmp	r3, #8
 80058a8:	d003      	beq.n	80058b2 <HAL_RCC_GetSysClockFreq+0x36>
 80058aa:	e03f      	b.n	800592c <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80058ac:	4b25      	ldr	r3, [pc, #148]	; (8005944 <HAL_RCC_GetSysClockFreq+0xc8>)
 80058ae:	623b      	str	r3, [r7, #32]
      break;
 80058b0:	e03f      	b.n	8005932 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80058b2:	69fb      	ldr	r3, [r7, #28]
 80058b4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80058b8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80058bc:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058be:	68ba      	ldr	r2, [r7, #8]
 80058c0:	fa92 f2a2 	rbit	r2, r2
 80058c4:	607a      	str	r2, [r7, #4]
  return result;
 80058c6:	687a      	ldr	r2, [r7, #4]
 80058c8:	fab2 f282 	clz	r2, r2
 80058cc:	b2d2      	uxtb	r2, r2
 80058ce:	40d3      	lsrs	r3, r2
 80058d0:	4a1d      	ldr	r2, [pc, #116]	; (8005948 <HAL_RCC_GetSysClockFreq+0xcc>)
 80058d2:	5cd3      	ldrb	r3, [r2, r3]
 80058d4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80058d6:	4b1a      	ldr	r3, [pc, #104]	; (8005940 <HAL_RCC_GetSysClockFreq+0xc4>)
 80058d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058da:	f003 030f 	and.w	r3, r3, #15
 80058de:	220f      	movs	r2, #15
 80058e0:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058e2:	693a      	ldr	r2, [r7, #16]
 80058e4:	fa92 f2a2 	rbit	r2, r2
 80058e8:	60fa      	str	r2, [r7, #12]
  return result;
 80058ea:	68fa      	ldr	r2, [r7, #12]
 80058ec:	fab2 f282 	clz	r2, r2
 80058f0:	b2d2      	uxtb	r2, r2
 80058f2:	40d3      	lsrs	r3, r2
 80058f4:	4a15      	ldr	r2, [pc, #84]	; (800594c <HAL_RCC_GetSysClockFreq+0xd0>)
 80058f6:	5cd3      	ldrb	r3, [r2, r3]
 80058f8:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80058fa:	69fb      	ldr	r3, [r7, #28]
 80058fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005900:	2b00      	cmp	r3, #0
 8005902:	d008      	beq.n	8005916 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005904:	4a0f      	ldr	r2, [pc, #60]	; (8005944 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005906:	69bb      	ldr	r3, [r7, #24]
 8005908:	fbb2 f2f3 	udiv	r2, r2, r3
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	fb02 f303 	mul.w	r3, r2, r3
 8005912:	627b      	str	r3, [r7, #36]	; 0x24
 8005914:	e007      	b.n	8005926 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005916:	4a0b      	ldr	r2, [pc, #44]	; (8005944 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005918:	69bb      	ldr	r3, [r7, #24]
 800591a:	fbb2 f2f3 	udiv	r2, r2, r3
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	fb02 f303 	mul.w	r3, r2, r3
 8005924:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005928:	623b      	str	r3, [r7, #32]
      break;
 800592a:	e002      	b.n	8005932 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800592c:	4b05      	ldr	r3, [pc, #20]	; (8005944 <HAL_RCC_GetSysClockFreq+0xc8>)
 800592e:	623b      	str	r3, [r7, #32]
      break;
 8005930:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005932:	6a3b      	ldr	r3, [r7, #32]
}
 8005934:	4618      	mov	r0, r3
 8005936:	372c      	adds	r7, #44	; 0x2c
 8005938:	46bd      	mov	sp, r7
 800593a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593e:	4770      	bx	lr
 8005940:	40021000 	.word	0x40021000
 8005944:	007a1200 	.word	0x007a1200
 8005948:	08008e4c 	.word	0x08008e4c
 800594c:	08008e5c 	.word	0x08008e5c

08005950 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005950:	b480      	push	{r7}
 8005952:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005954:	4b03      	ldr	r3, [pc, #12]	; (8005964 <HAL_RCC_GetHCLKFreq+0x14>)
 8005956:	681b      	ldr	r3, [r3, #0]
}
 8005958:	4618      	mov	r0, r3
 800595a:	46bd      	mov	sp, r7
 800595c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005960:	4770      	bx	lr
 8005962:	bf00      	nop
 8005964:	20000018 	.word	0x20000018

08005968 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b082      	sub	sp, #8
 800596c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800596e:	f7ff ffef 	bl	8005950 <HAL_RCC_GetHCLKFreq>
 8005972:	4601      	mov	r1, r0
 8005974:	4b0b      	ldr	r3, [pc, #44]	; (80059a4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800597c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005980:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005982:	687a      	ldr	r2, [r7, #4]
 8005984:	fa92 f2a2 	rbit	r2, r2
 8005988:	603a      	str	r2, [r7, #0]
  return result;
 800598a:	683a      	ldr	r2, [r7, #0]
 800598c:	fab2 f282 	clz	r2, r2
 8005990:	b2d2      	uxtb	r2, r2
 8005992:	40d3      	lsrs	r3, r2
 8005994:	4a04      	ldr	r2, [pc, #16]	; (80059a8 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005996:	5cd3      	ldrb	r3, [r2, r3]
 8005998:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800599c:	4618      	mov	r0, r3
 800599e:	3708      	adds	r7, #8
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}
 80059a4:	40021000 	.word	0x40021000
 80059a8:	08008e44 	.word	0x08008e44

080059ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b082      	sub	sp, #8
 80059b0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80059b2:	f7ff ffcd 	bl	8005950 <HAL_RCC_GetHCLKFreq>
 80059b6:	4601      	mov	r1, r0
 80059b8:	4b0b      	ldr	r3, [pc, #44]	; (80059e8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80059c0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80059c4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059c6:	687a      	ldr	r2, [r7, #4]
 80059c8:	fa92 f2a2 	rbit	r2, r2
 80059cc:	603a      	str	r2, [r7, #0]
  return result;
 80059ce:	683a      	ldr	r2, [r7, #0]
 80059d0:	fab2 f282 	clz	r2, r2
 80059d4:	b2d2      	uxtb	r2, r2
 80059d6:	40d3      	lsrs	r3, r2
 80059d8:	4a04      	ldr	r2, [pc, #16]	; (80059ec <HAL_RCC_GetPCLK2Freq+0x40>)
 80059da:	5cd3      	ldrb	r3, [r2, r3]
 80059dc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80059e0:	4618      	mov	r0, r3
 80059e2:	3708      	adds	r7, #8
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}
 80059e8:	40021000 	.word	0x40021000
 80059ec:	08008e44 	.word	0x08008e44

080059f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b092      	sub	sp, #72	; 0x48
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80059f8:	2300      	movs	r3, #0
 80059fa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80059fc:	2300      	movs	r3, #0
 80059fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005a00:	2300      	movs	r3, #0
 8005a02:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	f000 80d4 	beq.w	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a14:	4b4e      	ldr	r3, [pc, #312]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a16:	69db      	ldr	r3, [r3, #28]
 8005a18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d10e      	bne.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a20:	4b4b      	ldr	r3, [pc, #300]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a22:	69db      	ldr	r3, [r3, #28]
 8005a24:	4a4a      	ldr	r2, [pc, #296]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a2a:	61d3      	str	r3, [r2, #28]
 8005a2c:	4b48      	ldr	r3, [pc, #288]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a2e:	69db      	ldr	r3, [r3, #28]
 8005a30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a34:	60bb      	str	r3, [r7, #8]
 8005a36:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a3e:	4b45      	ldr	r3, [pc, #276]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d118      	bne.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a4a:	4b42      	ldr	r3, [pc, #264]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a41      	ldr	r2, [pc, #260]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a54:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a56:	f7fc fdb1 	bl	80025bc <HAL_GetTick>
 8005a5a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a5c:	e008      	b.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a5e:	f7fc fdad 	bl	80025bc <HAL_GetTick>
 8005a62:	4602      	mov	r2, r0
 8005a64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a66:	1ad3      	subs	r3, r2, r3
 8005a68:	2b64      	cmp	r3, #100	; 0x64
 8005a6a:	d901      	bls.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005a6c:	2303      	movs	r3, #3
 8005a6e:	e1d6      	b.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a70:	4b38      	ldr	r3, [pc, #224]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d0f0      	beq.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a7c:	4b34      	ldr	r3, [pc, #208]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a7e:	6a1b      	ldr	r3, [r3, #32]
 8005a80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a84:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005a86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	f000 8084 	beq.w	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a96:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005a98:	429a      	cmp	r2, r3
 8005a9a:	d07c      	beq.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a9c:	4b2c      	ldr	r3, [pc, #176]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a9e:	6a1b      	ldr	r3, [r3, #32]
 8005aa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005aa4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005aa6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005aaa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005aae:	fa93 f3a3 	rbit	r3, r3
 8005ab2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005ab4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005ab6:	fab3 f383 	clz	r3, r3
 8005aba:	b2db      	uxtb	r3, r3
 8005abc:	461a      	mov	r2, r3
 8005abe:	4b26      	ldr	r3, [pc, #152]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005ac0:	4413      	add	r3, r2
 8005ac2:	009b      	lsls	r3, r3, #2
 8005ac4:	461a      	mov	r2, r3
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	6013      	str	r3, [r2, #0]
 8005aca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005ace:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ad0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ad2:	fa93 f3a3 	rbit	r3, r3
 8005ad6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005ad8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005ada:	fab3 f383 	clz	r3, r3
 8005ade:	b2db      	uxtb	r3, r3
 8005ae0:	461a      	mov	r2, r3
 8005ae2:	4b1d      	ldr	r3, [pc, #116]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005ae4:	4413      	add	r3, r2
 8005ae6:	009b      	lsls	r3, r3, #2
 8005ae8:	461a      	mov	r2, r3
 8005aea:	2300      	movs	r3, #0
 8005aec:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005aee:	4a18      	ldr	r2, [pc, #96]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005af0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005af2:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005af4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005af6:	f003 0301 	and.w	r3, r3, #1
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d04b      	beq.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005afe:	f7fc fd5d 	bl	80025bc <HAL_GetTick>
 8005b02:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b04:	e00a      	b.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b06:	f7fc fd59 	bl	80025bc <HAL_GetTick>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b0e:	1ad3      	subs	r3, r2, r3
 8005b10:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d901      	bls.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005b18:	2303      	movs	r3, #3
 8005b1a:	e180      	b.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8005b1c:	2302      	movs	r3, #2
 8005b1e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b22:	fa93 f3a3 	rbit	r3, r3
 8005b26:	627b      	str	r3, [r7, #36]	; 0x24
 8005b28:	2302      	movs	r3, #2
 8005b2a:	623b      	str	r3, [r7, #32]
 8005b2c:	6a3b      	ldr	r3, [r7, #32]
 8005b2e:	fa93 f3a3 	rbit	r3, r3
 8005b32:	61fb      	str	r3, [r7, #28]
  return result;
 8005b34:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b36:	fab3 f383 	clz	r3, r3
 8005b3a:	b2db      	uxtb	r3, r3
 8005b3c:	095b      	lsrs	r3, r3, #5
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	f043 0302 	orr.w	r3, r3, #2
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	2b02      	cmp	r3, #2
 8005b48:	d108      	bne.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005b4a:	4b01      	ldr	r3, [pc, #4]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b4c:	6a1b      	ldr	r3, [r3, #32]
 8005b4e:	e00d      	b.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005b50:	40021000 	.word	0x40021000
 8005b54:	40007000 	.word	0x40007000
 8005b58:	10908100 	.word	0x10908100
 8005b5c:	2302      	movs	r3, #2
 8005b5e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b60:	69bb      	ldr	r3, [r7, #24]
 8005b62:	fa93 f3a3 	rbit	r3, r3
 8005b66:	617b      	str	r3, [r7, #20]
 8005b68:	4ba0      	ldr	r3, [pc, #640]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b6c:	2202      	movs	r2, #2
 8005b6e:	613a      	str	r2, [r7, #16]
 8005b70:	693a      	ldr	r2, [r7, #16]
 8005b72:	fa92 f2a2 	rbit	r2, r2
 8005b76:	60fa      	str	r2, [r7, #12]
  return result;
 8005b78:	68fa      	ldr	r2, [r7, #12]
 8005b7a:	fab2 f282 	clz	r2, r2
 8005b7e:	b2d2      	uxtb	r2, r2
 8005b80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b84:	b2d2      	uxtb	r2, r2
 8005b86:	f002 021f 	and.w	r2, r2, #31
 8005b8a:	2101      	movs	r1, #1
 8005b8c:	fa01 f202 	lsl.w	r2, r1, r2
 8005b90:	4013      	ands	r3, r2
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d0b7      	beq.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005b96:	4b95      	ldr	r3, [pc, #596]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005b98:	6a1b      	ldr	r3, [r3, #32]
 8005b9a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	4992      	ldr	r1, [pc, #584]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005ba8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d105      	bne.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bb0:	4b8e      	ldr	r3, [pc, #568]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005bb2:	69db      	ldr	r3, [r3, #28]
 8005bb4:	4a8d      	ldr	r2, [pc, #564]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005bb6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005bba:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f003 0301 	and.w	r3, r3, #1
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d008      	beq.n	8005bda <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005bc8:	4b88      	ldr	r3, [pc, #544]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bcc:	f023 0203 	bic.w	r2, r3, #3
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	4985      	ldr	r1, [pc, #532]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f003 0302 	and.w	r3, r3, #2
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d008      	beq.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005be6:	4b81      	ldr	r3, [pc, #516]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bea:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	68db      	ldr	r3, [r3, #12]
 8005bf2:	497e      	ldr	r1, [pc, #504]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f003 0304 	and.w	r3, r3, #4
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d008      	beq.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005c04:	4b79      	ldr	r3, [pc, #484]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c08:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	691b      	ldr	r3, [r3, #16]
 8005c10:	4976      	ldr	r1, [pc, #472]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005c12:	4313      	orrs	r3, r2
 8005c14:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f003 0320 	and.w	r3, r3, #32
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d008      	beq.n	8005c34 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005c22:	4b72      	ldr	r3, [pc, #456]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c26:	f023 0210 	bic.w	r2, r3, #16
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	69db      	ldr	r3, [r3, #28]
 8005c2e:	496f      	ldr	r1, [pc, #444]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005c30:	4313      	orrs	r3, r2
 8005c32:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d008      	beq.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005c40:	4b6a      	ldr	r3, [pc, #424]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c4c:	4967      	ldr	r1, [pc, #412]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d008      	beq.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005c5e:	4b63      	ldr	r3, [pc, #396]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c62:	f023 0220 	bic.w	r2, r3, #32
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a1b      	ldr	r3, [r3, #32]
 8005c6a:	4960      	ldr	r1, [pc, #384]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d008      	beq.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005c7c:	4b5b      	ldr	r3, [pc, #364]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c80:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c88:	4958      	ldr	r1, [pc, #352]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f003 0308 	and.w	r3, r3, #8
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d008      	beq.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005c9a:	4b54      	ldr	r3, [pc, #336]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c9e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	695b      	ldr	r3, [r3, #20]
 8005ca6:	4951      	ldr	r1, [pc, #324]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f003 0310 	and.w	r3, r3, #16
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d008      	beq.n	8005cca <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005cb8:	4b4c      	ldr	r3, [pc, #304]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cbc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	699b      	ldr	r3, [r3, #24]
 8005cc4:	4949      	ldr	r1, [pc, #292]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d008      	beq.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005cd6:	4b45      	ldr	r3, [pc, #276]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ce2:	4942      	ldr	r1, [pc, #264]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d008      	beq.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005cf4:	4b3d      	ldr	r3, [pc, #244]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cf8:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d00:	493a      	ldr	r1, [pc, #232]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005d02:	4313      	orrs	r3, r2
 8005d04:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d008      	beq.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8005d12:	4b36      	ldr	r3, [pc, #216]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d16:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d1e:	4933      	ldr	r1, [pc, #204]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005d20:	4313      	orrs	r3, r2
 8005d22:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d008      	beq.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005d30:	4b2e      	ldr	r3, [pc, #184]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d34:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d3c:	492b      	ldr	r1, [pc, #172]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d008      	beq.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8005d4e:	4b27      	ldr	r3, [pc, #156]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d52:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d5a:	4924      	ldr	r1, [pc, #144]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d008      	beq.n	8005d7e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8005d6c:	4b1f      	ldr	r3, [pc, #124]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d70:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d78:	491c      	ldr	r1, [pc, #112]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d008      	beq.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8005d8a:	4b18      	ldr	r3, [pc, #96]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d8e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d96:	4915      	ldr	r1, [pc, #84]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d008      	beq.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005da8:	4b10      	ldr	r3, [pc, #64]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dac:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005db4:	490d      	ldr	r1, [pc, #52]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005db6:	4313      	orrs	r3, r2
 8005db8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d008      	beq.n	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8005dc6:	4b09      	ldr	r3, [pc, #36]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dca:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005dd2:	4906      	ldr	r1, [pc, #24]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d00c      	beq.n	8005dfe <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8005de4:	4b01      	ldr	r3, [pc, #4]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005de8:	e002      	b.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8005dea:	bf00      	nop
 8005dec:	40021000 	.word	0x40021000
 8005df0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005df8:	490b      	ldr	r1, [pc, #44]	; (8005e28 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d008      	beq.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8005e0a:	4b07      	ldr	r3, [pc, #28]	; (8005e28 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e0e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e16:	4904      	ldr	r1, [pc, #16]	; (8005e28 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005e1c:	2300      	movs	r3, #0
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3748      	adds	r7, #72	; 0x48
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
 8005e26:	bf00      	nop
 8005e28:	40021000 	.word	0x40021000

08005e2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b082      	sub	sp, #8
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d101      	bne.n	8005e3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e049      	b.n	8005ed2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e44:	b2db      	uxtb	r3, r3
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d106      	bne.n	8005e58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f7fc fa1e 	bl	8002294 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2202      	movs	r2, #2
 8005e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	3304      	adds	r3, #4
 8005e68:	4619      	mov	r1, r3
 8005e6a:	4610      	mov	r0, r2
 8005e6c:	f000 fb14 	bl	8006498 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2201      	movs	r2, #1
 8005e74:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2201      	movs	r2, #1
 8005e84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2201      	movs	r2, #1
 8005e94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ed0:	2300      	movs	r3, #0
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3708      	adds	r7, #8
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
	...

08005edc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b085      	sub	sp, #20
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d001      	beq.n	8005ef4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	e047      	b.n	8005f84 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2202      	movs	r2, #2
 8005ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a23      	ldr	r2, [pc, #140]	; (8005f90 <HAL_TIM_Base_Start+0xb4>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d01d      	beq.n	8005f42 <HAL_TIM_Base_Start+0x66>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f0e:	d018      	beq.n	8005f42 <HAL_TIM_Base_Start+0x66>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a1f      	ldr	r2, [pc, #124]	; (8005f94 <HAL_TIM_Base_Start+0xb8>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d013      	beq.n	8005f42 <HAL_TIM_Base_Start+0x66>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a1e      	ldr	r2, [pc, #120]	; (8005f98 <HAL_TIM_Base_Start+0xbc>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d00e      	beq.n	8005f42 <HAL_TIM_Base_Start+0x66>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a1c      	ldr	r2, [pc, #112]	; (8005f9c <HAL_TIM_Base_Start+0xc0>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d009      	beq.n	8005f42 <HAL_TIM_Base_Start+0x66>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a1b      	ldr	r2, [pc, #108]	; (8005fa0 <HAL_TIM_Base_Start+0xc4>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d004      	beq.n	8005f42 <HAL_TIM_Base_Start+0x66>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a19      	ldr	r2, [pc, #100]	; (8005fa4 <HAL_TIM_Base_Start+0xc8>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d115      	bne.n	8005f6e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	689a      	ldr	r2, [r3, #8]
 8005f48:	4b17      	ldr	r3, [pc, #92]	; (8005fa8 <HAL_TIM_Base_Start+0xcc>)
 8005f4a:	4013      	ands	r3, r2
 8005f4c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2b06      	cmp	r3, #6
 8005f52:	d015      	beq.n	8005f80 <HAL_TIM_Base_Start+0xa4>
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f5a:	d011      	beq.n	8005f80 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f042 0201 	orr.w	r2, r2, #1
 8005f6a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f6c:	e008      	b.n	8005f80 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f042 0201 	orr.w	r2, r2, #1
 8005f7c:	601a      	str	r2, [r3, #0]
 8005f7e:	e000      	b.n	8005f82 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f80:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005f82:	2300      	movs	r3, #0
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	3714      	adds	r7, #20
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr
 8005f90:	40012c00 	.word	0x40012c00
 8005f94:	40000400 	.word	0x40000400
 8005f98:	40000800 	.word	0x40000800
 8005f9c:	40013400 	.word	0x40013400
 8005fa0:	40014000 	.word	0x40014000
 8005fa4:	40015000 	.word	0x40015000
 8005fa8:	00010007 	.word	0x00010007

08005fac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b085      	sub	sp, #20
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fba:	b2db      	uxtb	r3, r3
 8005fbc:	2b01      	cmp	r3, #1
 8005fbe:	d001      	beq.n	8005fc4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e04f      	b.n	8006064 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2202      	movs	r2, #2
 8005fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	68da      	ldr	r2, [r3, #12]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f042 0201 	orr.w	r2, r2, #1
 8005fda:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a23      	ldr	r2, [pc, #140]	; (8006070 <HAL_TIM_Base_Start_IT+0xc4>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d01d      	beq.n	8006022 <HAL_TIM_Base_Start_IT+0x76>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fee:	d018      	beq.n	8006022 <HAL_TIM_Base_Start_IT+0x76>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a1f      	ldr	r2, [pc, #124]	; (8006074 <HAL_TIM_Base_Start_IT+0xc8>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d013      	beq.n	8006022 <HAL_TIM_Base_Start_IT+0x76>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a1e      	ldr	r2, [pc, #120]	; (8006078 <HAL_TIM_Base_Start_IT+0xcc>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d00e      	beq.n	8006022 <HAL_TIM_Base_Start_IT+0x76>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a1c      	ldr	r2, [pc, #112]	; (800607c <HAL_TIM_Base_Start_IT+0xd0>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d009      	beq.n	8006022 <HAL_TIM_Base_Start_IT+0x76>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a1b      	ldr	r2, [pc, #108]	; (8006080 <HAL_TIM_Base_Start_IT+0xd4>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d004      	beq.n	8006022 <HAL_TIM_Base_Start_IT+0x76>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a19      	ldr	r2, [pc, #100]	; (8006084 <HAL_TIM_Base_Start_IT+0xd8>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d115      	bne.n	800604e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	689a      	ldr	r2, [r3, #8]
 8006028:	4b17      	ldr	r3, [pc, #92]	; (8006088 <HAL_TIM_Base_Start_IT+0xdc>)
 800602a:	4013      	ands	r3, r2
 800602c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2b06      	cmp	r3, #6
 8006032:	d015      	beq.n	8006060 <HAL_TIM_Base_Start_IT+0xb4>
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800603a:	d011      	beq.n	8006060 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	681a      	ldr	r2, [r3, #0]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f042 0201 	orr.w	r2, r2, #1
 800604a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800604c:	e008      	b.n	8006060 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f042 0201 	orr.w	r2, r2, #1
 800605c:	601a      	str	r2, [r3, #0]
 800605e:	e000      	b.n	8006062 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006060:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006062:	2300      	movs	r3, #0
}
 8006064:	4618      	mov	r0, r3
 8006066:	3714      	adds	r7, #20
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr
 8006070:	40012c00 	.word	0x40012c00
 8006074:	40000400 	.word	0x40000400
 8006078:	40000800 	.word	0x40000800
 800607c:	40013400 	.word	0x40013400
 8006080:	40014000 	.word	0x40014000
 8006084:	40015000 	.word	0x40015000
 8006088:	00010007 	.word	0x00010007

0800608c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b082      	sub	sp, #8
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	691b      	ldr	r3, [r3, #16]
 800609a:	f003 0302 	and.w	r3, r3, #2
 800609e:	2b02      	cmp	r3, #2
 80060a0:	d122      	bne.n	80060e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	68db      	ldr	r3, [r3, #12]
 80060a8:	f003 0302 	and.w	r3, r3, #2
 80060ac:	2b02      	cmp	r3, #2
 80060ae:	d11b      	bne.n	80060e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f06f 0202 	mvn.w	r2, #2
 80060b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2201      	movs	r2, #1
 80060be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	699b      	ldr	r3, [r3, #24]
 80060c6:	f003 0303 	and.w	r3, r3, #3
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d003      	beq.n	80060d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f000 f9c3 	bl	800645a <HAL_TIM_IC_CaptureCallback>
 80060d4:	e005      	b.n	80060e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f000 f9b5 	bl	8006446 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060dc:	6878      	ldr	r0, [r7, #4]
 80060de:	f000 f9c6 	bl	800646e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	691b      	ldr	r3, [r3, #16]
 80060ee:	f003 0304 	and.w	r3, r3, #4
 80060f2:	2b04      	cmp	r3, #4
 80060f4:	d122      	bne.n	800613c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	68db      	ldr	r3, [r3, #12]
 80060fc:	f003 0304 	and.w	r3, r3, #4
 8006100:	2b04      	cmp	r3, #4
 8006102:	d11b      	bne.n	800613c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f06f 0204 	mvn.w	r2, #4
 800610c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2202      	movs	r2, #2
 8006112:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	699b      	ldr	r3, [r3, #24]
 800611a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800611e:	2b00      	cmp	r3, #0
 8006120:	d003      	beq.n	800612a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	f000 f999 	bl	800645a <HAL_TIM_IC_CaptureCallback>
 8006128:	e005      	b.n	8006136 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f000 f98b 	bl	8006446 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	f000 f99c 	bl	800646e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2200      	movs	r2, #0
 800613a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	691b      	ldr	r3, [r3, #16]
 8006142:	f003 0308 	and.w	r3, r3, #8
 8006146:	2b08      	cmp	r3, #8
 8006148:	d122      	bne.n	8006190 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	68db      	ldr	r3, [r3, #12]
 8006150:	f003 0308 	and.w	r3, r3, #8
 8006154:	2b08      	cmp	r3, #8
 8006156:	d11b      	bne.n	8006190 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f06f 0208 	mvn.w	r2, #8
 8006160:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2204      	movs	r2, #4
 8006166:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	69db      	ldr	r3, [r3, #28]
 800616e:	f003 0303 	and.w	r3, r3, #3
 8006172:	2b00      	cmp	r3, #0
 8006174:	d003      	beq.n	800617e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f000 f96f 	bl	800645a <HAL_TIM_IC_CaptureCallback>
 800617c:	e005      	b.n	800618a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f000 f961 	bl	8006446 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006184:	6878      	ldr	r0, [r7, #4]
 8006186:	f000 f972 	bl	800646e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2200      	movs	r2, #0
 800618e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	691b      	ldr	r3, [r3, #16]
 8006196:	f003 0310 	and.w	r3, r3, #16
 800619a:	2b10      	cmp	r3, #16
 800619c:	d122      	bne.n	80061e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	68db      	ldr	r3, [r3, #12]
 80061a4:	f003 0310 	and.w	r3, r3, #16
 80061a8:	2b10      	cmp	r3, #16
 80061aa:	d11b      	bne.n	80061e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f06f 0210 	mvn.w	r2, #16
 80061b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2208      	movs	r2, #8
 80061ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	69db      	ldr	r3, [r3, #28]
 80061c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d003      	beq.n	80061d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f000 f945 	bl	800645a <HAL_TIM_IC_CaptureCallback>
 80061d0:	e005      	b.n	80061de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f000 f937 	bl	8006446 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061d8:	6878      	ldr	r0, [r7, #4]
 80061da:	f000 f948 	bl	800646e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2200      	movs	r2, #0
 80061e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	691b      	ldr	r3, [r3, #16]
 80061ea:	f003 0301 	and.w	r3, r3, #1
 80061ee:	2b01      	cmp	r3, #1
 80061f0:	d10e      	bne.n	8006210 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	68db      	ldr	r3, [r3, #12]
 80061f8:	f003 0301 	and.w	r3, r3, #1
 80061fc:	2b01      	cmp	r3, #1
 80061fe:	d107      	bne.n	8006210 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f06f 0201 	mvn.w	r2, #1
 8006208:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f7fb fbee 	bl	80019ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800621a:	2b80      	cmp	r3, #128	; 0x80
 800621c:	d10e      	bne.n	800623c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	68db      	ldr	r3, [r3, #12]
 8006224:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006228:	2b80      	cmp	r3, #128	; 0x80
 800622a:	d107      	bne.n	800623c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006234:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f000 fafc 	bl	8006834 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	691b      	ldr	r3, [r3, #16]
 8006242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006246:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800624a:	d10e      	bne.n	800626a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	68db      	ldr	r3, [r3, #12]
 8006252:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006256:	2b80      	cmp	r3, #128	; 0x80
 8006258:	d107      	bne.n	800626a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006262:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006264:	6878      	ldr	r0, [r7, #4]
 8006266:	f000 faef 	bl	8006848 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	691b      	ldr	r3, [r3, #16]
 8006270:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006274:	2b40      	cmp	r3, #64	; 0x40
 8006276:	d10e      	bne.n	8006296 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	68db      	ldr	r3, [r3, #12]
 800627e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006282:	2b40      	cmp	r3, #64	; 0x40
 8006284:	d107      	bne.n	8006296 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800628e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006290:	6878      	ldr	r0, [r7, #4]
 8006292:	f000 f8f6 	bl	8006482 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	691b      	ldr	r3, [r3, #16]
 800629c:	f003 0320 	and.w	r3, r3, #32
 80062a0:	2b20      	cmp	r3, #32
 80062a2:	d10e      	bne.n	80062c2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	68db      	ldr	r3, [r3, #12]
 80062aa:	f003 0320 	and.w	r3, r3, #32
 80062ae:	2b20      	cmp	r3, #32
 80062b0:	d107      	bne.n	80062c2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f06f 0220 	mvn.w	r2, #32
 80062ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80062bc:	6878      	ldr	r0, [r7, #4]
 80062be:	f000 faaf 	bl	8006820 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80062c2:	bf00      	nop
 80062c4:	3708      	adds	r7, #8
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}

080062ca <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80062ca:	b580      	push	{r7, lr}
 80062cc:	b084      	sub	sp, #16
 80062ce:	af00      	add	r7, sp, #0
 80062d0:	6078      	str	r0, [r7, #4]
 80062d2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062d4:	2300      	movs	r3, #0
 80062d6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062de:	2b01      	cmp	r3, #1
 80062e0:	d101      	bne.n	80062e6 <HAL_TIM_ConfigClockSource+0x1c>
 80062e2:	2302      	movs	r3, #2
 80062e4:	e0ab      	b.n	800643e <HAL_TIM_ConfigClockSource+0x174>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2201      	movs	r2, #1
 80062ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2202      	movs	r2, #2
 80062f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006304:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006308:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006310:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	68ba      	ldr	r2, [r7, #8]
 8006318:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	2b40      	cmp	r3, #64	; 0x40
 8006320:	d067      	beq.n	80063f2 <HAL_TIM_ConfigClockSource+0x128>
 8006322:	2b40      	cmp	r3, #64	; 0x40
 8006324:	d80b      	bhi.n	800633e <HAL_TIM_ConfigClockSource+0x74>
 8006326:	2b10      	cmp	r3, #16
 8006328:	d073      	beq.n	8006412 <HAL_TIM_ConfigClockSource+0x148>
 800632a:	2b10      	cmp	r3, #16
 800632c:	d802      	bhi.n	8006334 <HAL_TIM_ConfigClockSource+0x6a>
 800632e:	2b00      	cmp	r3, #0
 8006330:	d06f      	beq.n	8006412 <HAL_TIM_ConfigClockSource+0x148>
 8006332:	e077      	b.n	8006424 <HAL_TIM_ConfigClockSource+0x15a>
 8006334:	2b20      	cmp	r3, #32
 8006336:	d06c      	beq.n	8006412 <HAL_TIM_ConfigClockSource+0x148>
 8006338:	2b30      	cmp	r3, #48	; 0x30
 800633a:	d06a      	beq.n	8006412 <HAL_TIM_ConfigClockSource+0x148>
 800633c:	e072      	b.n	8006424 <HAL_TIM_ConfigClockSource+0x15a>
 800633e:	2b70      	cmp	r3, #112	; 0x70
 8006340:	d00d      	beq.n	800635e <HAL_TIM_ConfigClockSource+0x94>
 8006342:	2b70      	cmp	r3, #112	; 0x70
 8006344:	d804      	bhi.n	8006350 <HAL_TIM_ConfigClockSource+0x86>
 8006346:	2b50      	cmp	r3, #80	; 0x50
 8006348:	d033      	beq.n	80063b2 <HAL_TIM_ConfigClockSource+0xe8>
 800634a:	2b60      	cmp	r3, #96	; 0x60
 800634c:	d041      	beq.n	80063d2 <HAL_TIM_ConfigClockSource+0x108>
 800634e:	e069      	b.n	8006424 <HAL_TIM_ConfigClockSource+0x15a>
 8006350:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006354:	d069      	beq.n	800642a <HAL_TIM_ConfigClockSource+0x160>
 8006356:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800635a:	d017      	beq.n	800638c <HAL_TIM_ConfigClockSource+0xc2>
 800635c:	e062      	b.n	8006424 <HAL_TIM_ConfigClockSource+0x15a>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6818      	ldr	r0, [r3, #0]
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	6899      	ldr	r1, [r3, #8]
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	685a      	ldr	r2, [r3, #4]
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	68db      	ldr	r3, [r3, #12]
 800636e:	f000 f9ab 	bl	80066c8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006380:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	68ba      	ldr	r2, [r7, #8]
 8006388:	609a      	str	r2, [r3, #8]
      break;
 800638a:	e04f      	b.n	800642c <HAL_TIM_ConfigClockSource+0x162>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6818      	ldr	r0, [r3, #0]
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	6899      	ldr	r1, [r3, #8]
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	685a      	ldr	r2, [r3, #4]
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	f000 f994 	bl	80066c8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	689a      	ldr	r2, [r3, #8]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80063ae:	609a      	str	r2, [r3, #8]
      break;
 80063b0:	e03c      	b.n	800642c <HAL_TIM_ConfigClockSource+0x162>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6818      	ldr	r0, [r3, #0]
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	6859      	ldr	r1, [r3, #4]
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	68db      	ldr	r3, [r3, #12]
 80063be:	461a      	mov	r2, r3
 80063c0:	f000 f908 	bl	80065d4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	2150      	movs	r1, #80	; 0x50
 80063ca:	4618      	mov	r0, r3
 80063cc:	f000 f961 	bl	8006692 <TIM_ITRx_SetConfig>
      break;
 80063d0:	e02c      	b.n	800642c <HAL_TIM_ConfigClockSource+0x162>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6818      	ldr	r0, [r3, #0]
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	6859      	ldr	r1, [r3, #4]
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	68db      	ldr	r3, [r3, #12]
 80063de:	461a      	mov	r2, r3
 80063e0:	f000 f927 	bl	8006632 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	2160      	movs	r1, #96	; 0x60
 80063ea:	4618      	mov	r0, r3
 80063ec:	f000 f951 	bl	8006692 <TIM_ITRx_SetConfig>
      break;
 80063f0:	e01c      	b.n	800642c <HAL_TIM_ConfigClockSource+0x162>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6818      	ldr	r0, [r3, #0]
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	6859      	ldr	r1, [r3, #4]
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	68db      	ldr	r3, [r3, #12]
 80063fe:	461a      	mov	r2, r3
 8006400:	f000 f8e8 	bl	80065d4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	2140      	movs	r1, #64	; 0x40
 800640a:	4618      	mov	r0, r3
 800640c:	f000 f941 	bl	8006692 <TIM_ITRx_SetConfig>
      break;
 8006410:	e00c      	b.n	800642c <HAL_TIM_ConfigClockSource+0x162>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4619      	mov	r1, r3
 800641c:	4610      	mov	r0, r2
 800641e:	f000 f938 	bl	8006692 <TIM_ITRx_SetConfig>
      break;
 8006422:	e003      	b.n	800642c <HAL_TIM_ConfigClockSource+0x162>
    }

    default:
      status = HAL_ERROR;
 8006424:	2301      	movs	r3, #1
 8006426:	73fb      	strb	r3, [r7, #15]
      break;
 8006428:	e000      	b.n	800642c <HAL_TIM_ConfigClockSource+0x162>
      break;
 800642a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2201      	movs	r2, #1
 8006430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2200      	movs	r2, #0
 8006438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800643c:	7bfb      	ldrb	r3, [r7, #15]
}
 800643e:	4618      	mov	r0, r3
 8006440:	3710      	adds	r7, #16
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}

08006446 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006446:	b480      	push	{r7}
 8006448:	b083      	sub	sp, #12
 800644a:	af00      	add	r7, sp, #0
 800644c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800644e:	bf00      	nop
 8006450:	370c      	adds	r7, #12
 8006452:	46bd      	mov	sp, r7
 8006454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006458:	4770      	bx	lr

0800645a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800645a:	b480      	push	{r7}
 800645c:	b083      	sub	sp, #12
 800645e:	af00      	add	r7, sp, #0
 8006460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006462:	bf00      	nop
 8006464:	370c      	adds	r7, #12
 8006466:	46bd      	mov	sp, r7
 8006468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646c:	4770      	bx	lr

0800646e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800646e:	b480      	push	{r7}
 8006470:	b083      	sub	sp, #12
 8006472:	af00      	add	r7, sp, #0
 8006474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006476:	bf00      	nop
 8006478:	370c      	adds	r7, #12
 800647a:	46bd      	mov	sp, r7
 800647c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006480:	4770      	bx	lr

08006482 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006482:	b480      	push	{r7}
 8006484:	b083      	sub	sp, #12
 8006486:	af00      	add	r7, sp, #0
 8006488:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800648a:	bf00      	nop
 800648c:	370c      	adds	r7, #12
 800648e:	46bd      	mov	sp, r7
 8006490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006494:	4770      	bx	lr
	...

08006498 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006498:	b480      	push	{r7}
 800649a:	b085      	sub	sp, #20
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	4a42      	ldr	r2, [pc, #264]	; (80065b4 <TIM_Base_SetConfig+0x11c>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d013      	beq.n	80064d8 <TIM_Base_SetConfig+0x40>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064b6:	d00f      	beq.n	80064d8 <TIM_Base_SetConfig+0x40>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	4a3f      	ldr	r2, [pc, #252]	; (80065b8 <TIM_Base_SetConfig+0x120>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d00b      	beq.n	80064d8 <TIM_Base_SetConfig+0x40>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	4a3e      	ldr	r2, [pc, #248]	; (80065bc <TIM_Base_SetConfig+0x124>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d007      	beq.n	80064d8 <TIM_Base_SetConfig+0x40>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	4a3d      	ldr	r2, [pc, #244]	; (80065c0 <TIM_Base_SetConfig+0x128>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d003      	beq.n	80064d8 <TIM_Base_SetConfig+0x40>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	4a3c      	ldr	r2, [pc, #240]	; (80065c4 <TIM_Base_SetConfig+0x12c>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d108      	bne.n	80064ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	68fa      	ldr	r2, [r7, #12]
 80064e6:	4313      	orrs	r3, r2
 80064e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	4a31      	ldr	r2, [pc, #196]	; (80065b4 <TIM_Base_SetConfig+0x11c>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d01f      	beq.n	8006532 <TIM_Base_SetConfig+0x9a>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064f8:	d01b      	beq.n	8006532 <TIM_Base_SetConfig+0x9a>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	4a2e      	ldr	r2, [pc, #184]	; (80065b8 <TIM_Base_SetConfig+0x120>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d017      	beq.n	8006532 <TIM_Base_SetConfig+0x9a>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	4a2d      	ldr	r2, [pc, #180]	; (80065bc <TIM_Base_SetConfig+0x124>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d013      	beq.n	8006532 <TIM_Base_SetConfig+0x9a>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	4a2c      	ldr	r2, [pc, #176]	; (80065c0 <TIM_Base_SetConfig+0x128>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d00f      	beq.n	8006532 <TIM_Base_SetConfig+0x9a>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	4a2c      	ldr	r2, [pc, #176]	; (80065c8 <TIM_Base_SetConfig+0x130>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d00b      	beq.n	8006532 <TIM_Base_SetConfig+0x9a>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	4a2b      	ldr	r2, [pc, #172]	; (80065cc <TIM_Base_SetConfig+0x134>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d007      	beq.n	8006532 <TIM_Base_SetConfig+0x9a>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	4a2a      	ldr	r2, [pc, #168]	; (80065d0 <TIM_Base_SetConfig+0x138>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d003      	beq.n	8006532 <TIM_Base_SetConfig+0x9a>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	4a25      	ldr	r2, [pc, #148]	; (80065c4 <TIM_Base_SetConfig+0x12c>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d108      	bne.n	8006544 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006538:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	68db      	ldr	r3, [r3, #12]
 800653e:	68fa      	ldr	r2, [r7, #12]
 8006540:	4313      	orrs	r3, r2
 8006542:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	695b      	ldr	r3, [r3, #20]
 800654e:	4313      	orrs	r3, r2
 8006550:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	68fa      	ldr	r2, [r7, #12]
 8006556:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	689a      	ldr	r2, [r3, #8]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	681a      	ldr	r2, [r3, #0]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	4a12      	ldr	r2, [pc, #72]	; (80065b4 <TIM_Base_SetConfig+0x11c>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d013      	beq.n	8006598 <TIM_Base_SetConfig+0x100>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4a13      	ldr	r2, [pc, #76]	; (80065c0 <TIM_Base_SetConfig+0x128>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d00f      	beq.n	8006598 <TIM_Base_SetConfig+0x100>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	4a13      	ldr	r2, [pc, #76]	; (80065c8 <TIM_Base_SetConfig+0x130>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d00b      	beq.n	8006598 <TIM_Base_SetConfig+0x100>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	4a12      	ldr	r2, [pc, #72]	; (80065cc <TIM_Base_SetConfig+0x134>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d007      	beq.n	8006598 <TIM_Base_SetConfig+0x100>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	4a11      	ldr	r2, [pc, #68]	; (80065d0 <TIM_Base_SetConfig+0x138>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d003      	beq.n	8006598 <TIM_Base_SetConfig+0x100>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	4a0c      	ldr	r2, [pc, #48]	; (80065c4 <TIM_Base_SetConfig+0x12c>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d103      	bne.n	80065a0 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	691a      	ldr	r2, [r3, #16]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	615a      	str	r2, [r3, #20]
}
 80065a6:	bf00      	nop
 80065a8:	3714      	adds	r7, #20
 80065aa:	46bd      	mov	sp, r7
 80065ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b0:	4770      	bx	lr
 80065b2:	bf00      	nop
 80065b4:	40012c00 	.word	0x40012c00
 80065b8:	40000400 	.word	0x40000400
 80065bc:	40000800 	.word	0x40000800
 80065c0:	40013400 	.word	0x40013400
 80065c4:	40015000 	.word	0x40015000
 80065c8:	40014000 	.word	0x40014000
 80065cc:	40014400 	.word	0x40014400
 80065d0:	40014800 	.word	0x40014800

080065d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b087      	sub	sp, #28
 80065d8:	af00      	add	r7, sp, #0
 80065da:	60f8      	str	r0, [r7, #12]
 80065dc:	60b9      	str	r1, [r7, #8]
 80065de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	6a1b      	ldr	r3, [r3, #32]
 80065e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	6a1b      	ldr	r3, [r3, #32]
 80065ea:	f023 0201 	bic.w	r2, r3, #1
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	699b      	ldr	r3, [r3, #24]
 80065f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80065fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	011b      	lsls	r3, r3, #4
 8006604:	693a      	ldr	r2, [r7, #16]
 8006606:	4313      	orrs	r3, r2
 8006608:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	f023 030a 	bic.w	r3, r3, #10
 8006610:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006612:	697a      	ldr	r2, [r7, #20]
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	4313      	orrs	r3, r2
 8006618:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	693a      	ldr	r2, [r7, #16]
 800661e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	697a      	ldr	r2, [r7, #20]
 8006624:	621a      	str	r2, [r3, #32]
}
 8006626:	bf00      	nop
 8006628:	371c      	adds	r7, #28
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr

08006632 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006632:	b480      	push	{r7}
 8006634:	b087      	sub	sp, #28
 8006636:	af00      	add	r7, sp, #0
 8006638:	60f8      	str	r0, [r7, #12]
 800663a:	60b9      	str	r1, [r7, #8]
 800663c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	6a1b      	ldr	r3, [r3, #32]
 8006642:	f023 0210 	bic.w	r2, r3, #16
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	699b      	ldr	r3, [r3, #24]
 800664e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	6a1b      	ldr	r3, [r3, #32]
 8006654:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800665c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	031b      	lsls	r3, r3, #12
 8006662:	697a      	ldr	r2, [r7, #20]
 8006664:	4313      	orrs	r3, r2
 8006666:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006668:	693b      	ldr	r3, [r7, #16]
 800666a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800666e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	011b      	lsls	r3, r3, #4
 8006674:	693a      	ldr	r2, [r7, #16]
 8006676:	4313      	orrs	r3, r2
 8006678:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	697a      	ldr	r2, [r7, #20]
 800667e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	693a      	ldr	r2, [r7, #16]
 8006684:	621a      	str	r2, [r3, #32]
}
 8006686:	bf00      	nop
 8006688:	371c      	adds	r7, #28
 800668a:	46bd      	mov	sp, r7
 800668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006690:	4770      	bx	lr

08006692 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006692:	b480      	push	{r7}
 8006694:	b085      	sub	sp, #20
 8006696:	af00      	add	r7, sp, #0
 8006698:	6078      	str	r0, [r7, #4]
 800669a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80066aa:	683a      	ldr	r2, [r7, #0]
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	4313      	orrs	r3, r2
 80066b0:	f043 0307 	orr.w	r3, r3, #7
 80066b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	68fa      	ldr	r2, [r7, #12]
 80066ba:	609a      	str	r2, [r3, #8]
}
 80066bc:	bf00      	nop
 80066be:	3714      	adds	r7, #20
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr

080066c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b087      	sub	sp, #28
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	60f8      	str	r0, [r7, #12]
 80066d0:	60b9      	str	r1, [r7, #8]
 80066d2:	607a      	str	r2, [r7, #4]
 80066d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	689b      	ldr	r3, [r3, #8]
 80066da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066dc:	697b      	ldr	r3, [r7, #20]
 80066de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80066e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	021a      	lsls	r2, r3, #8
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	431a      	orrs	r2, r3
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	4313      	orrs	r3, r2
 80066f0:	697a      	ldr	r2, [r7, #20]
 80066f2:	4313      	orrs	r3, r2
 80066f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	697a      	ldr	r2, [r7, #20]
 80066fa:	609a      	str	r2, [r3, #8]
}
 80066fc:	bf00      	nop
 80066fe:	371c      	adds	r7, #28
 8006700:	46bd      	mov	sp, r7
 8006702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006706:	4770      	bx	lr

08006708 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006708:	b480      	push	{r7}
 800670a:	b085      	sub	sp, #20
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
 8006710:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006718:	2b01      	cmp	r3, #1
 800671a:	d101      	bne.n	8006720 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800671c:	2302      	movs	r3, #2
 800671e:	e06d      	b.n	80067fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2201      	movs	r2, #1
 8006724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2202      	movs	r2, #2
 800672c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4a30      	ldr	r2, [pc, #192]	; (8006808 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d009      	beq.n	800675e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4a2f      	ldr	r2, [pc, #188]	; (800680c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d004      	beq.n	800675e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4a2d      	ldr	r2, [pc, #180]	; (8006810 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d108      	bne.n	8006770 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006764:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	68fa      	ldr	r2, [r7, #12]
 800676c:	4313      	orrs	r3, r2
 800676e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006776:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	68fa      	ldr	r2, [r7, #12]
 800677e:	4313      	orrs	r3, r2
 8006780:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	68fa      	ldr	r2, [r7, #12]
 8006788:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a1e      	ldr	r2, [pc, #120]	; (8006808 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d01d      	beq.n	80067d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800679c:	d018      	beq.n	80067d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a1c      	ldr	r2, [pc, #112]	; (8006814 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d013      	beq.n	80067d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a1a      	ldr	r2, [pc, #104]	; (8006818 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d00e      	beq.n	80067d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a15      	ldr	r2, [pc, #84]	; (800680c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d009      	beq.n	80067d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a16      	ldr	r2, [pc, #88]	; (800681c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d004      	beq.n	80067d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a11      	ldr	r2, [pc, #68]	; (8006810 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d10c      	bne.n	80067ea <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80067d6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	68ba      	ldr	r2, [r7, #8]
 80067de:	4313      	orrs	r3, r2
 80067e0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	68ba      	ldr	r2, [r7, #8]
 80067e8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2201      	movs	r2, #1
 80067ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2200      	movs	r2, #0
 80067f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80067fa:	2300      	movs	r3, #0
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3714      	adds	r7, #20
 8006800:	46bd      	mov	sp, r7
 8006802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006806:	4770      	bx	lr
 8006808:	40012c00 	.word	0x40012c00
 800680c:	40013400 	.word	0x40013400
 8006810:	40015000 	.word	0x40015000
 8006814:	40000400 	.word	0x40000400
 8006818:	40000800 	.word	0x40000800
 800681c:	40014000 	.word	0x40014000

08006820 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006820:	b480      	push	{r7}
 8006822:	b083      	sub	sp, #12
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006828:	bf00      	nop
 800682a:	370c      	adds	r7, #12
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr

08006834 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006834:	b480      	push	{r7}
 8006836:	b083      	sub	sp, #12
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800683c:	bf00      	nop
 800683e:	370c      	adds	r7, #12
 8006840:	46bd      	mov	sp, r7
 8006842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006846:	4770      	bx	lr

08006848 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006848:	b480      	push	{r7}
 800684a:	b083      	sub	sp, #12
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006850:	bf00      	nop
 8006852:	370c      	adds	r7, #12
 8006854:	46bd      	mov	sp, r7
 8006856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685a:	4770      	bx	lr

0800685c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b082      	sub	sp, #8
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d101      	bne.n	800686e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800686a:	2301      	movs	r3, #1
 800686c:	e040      	b.n	80068f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006872:	2b00      	cmp	r3, #0
 8006874:	d106      	bne.n	8006884 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2200      	movs	r2, #0
 800687a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800687e:	6878      	ldr	r0, [r7, #4]
 8006880:	f7fb fd48 	bl	8002314 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2224      	movs	r2, #36	; 0x24
 8006888:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	681a      	ldr	r2, [r3, #0]
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f022 0201 	bic.w	r2, r2, #1
 8006898:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f000 fc0e 	bl	80070bc <UART_SetConfig>
 80068a0:	4603      	mov	r3, r0
 80068a2:	2b01      	cmp	r3, #1
 80068a4:	d101      	bne.n	80068aa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80068a6:	2301      	movs	r3, #1
 80068a8:	e022      	b.n	80068f0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d002      	beq.n	80068b8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f000 fdd6 	bl	8007464 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	685a      	ldr	r2, [r3, #4]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80068c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	689a      	ldr	r2, [r3, #8]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80068d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	681a      	ldr	r2, [r3, #0]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f042 0201 	orr.w	r2, r2, #1
 80068e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f000 fe5d 	bl	80075a8 <UART_CheckIdleState>
 80068ee:	4603      	mov	r3, r0
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3708      	adds	r7, #8
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}

080068f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b08a      	sub	sp, #40	; 0x28
 80068fc:	af02      	add	r7, sp, #8
 80068fe:	60f8      	str	r0, [r7, #12]
 8006900:	60b9      	str	r1, [r7, #8]
 8006902:	603b      	str	r3, [r7, #0]
 8006904:	4613      	mov	r3, r2
 8006906:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800690c:	2b20      	cmp	r3, #32
 800690e:	f040 8082 	bne.w	8006a16 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d002      	beq.n	800691e <HAL_UART_Transmit+0x26>
 8006918:	88fb      	ldrh	r3, [r7, #6]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d101      	bne.n	8006922 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800691e:	2301      	movs	r3, #1
 8006920:	e07a      	b.n	8006a18 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006928:	2b01      	cmp	r3, #1
 800692a:	d101      	bne.n	8006930 <HAL_UART_Transmit+0x38>
 800692c:	2302      	movs	r3, #2
 800692e:	e073      	b.n	8006a18 <HAL_UART_Transmit+0x120>
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	2201      	movs	r2, #1
 8006934:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	2200      	movs	r2, #0
 800693c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2221      	movs	r2, #33	; 0x21
 8006944:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006946:	f7fb fe39 	bl	80025bc <HAL_GetTick>
 800694a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	88fa      	ldrh	r2, [r7, #6]
 8006950:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	88fa      	ldrh	r2, [r7, #6]
 8006958:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006964:	d108      	bne.n	8006978 <HAL_UART_Transmit+0x80>
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	691b      	ldr	r3, [r3, #16]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d104      	bne.n	8006978 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800696e:	2300      	movs	r3, #0
 8006970:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	61bb      	str	r3, [r7, #24]
 8006976:	e003      	b.n	8006980 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800697c:	2300      	movs	r3, #0
 800697e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	2200      	movs	r2, #0
 8006984:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8006988:	e02d      	b.n	80069e6 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	9300      	str	r3, [sp, #0]
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	2200      	movs	r2, #0
 8006992:	2180      	movs	r1, #128	; 0x80
 8006994:	68f8      	ldr	r0, [r7, #12]
 8006996:	f000 fe50 	bl	800763a <UART_WaitOnFlagUntilTimeout>
 800699a:	4603      	mov	r3, r0
 800699c:	2b00      	cmp	r3, #0
 800699e:	d001      	beq.n	80069a4 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80069a0:	2303      	movs	r3, #3
 80069a2:	e039      	b.n	8006a18 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80069a4:	69fb      	ldr	r3, [r7, #28]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d10b      	bne.n	80069c2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80069aa:	69bb      	ldr	r3, [r7, #24]
 80069ac:	881a      	ldrh	r2, [r3, #0]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80069b6:	b292      	uxth	r2, r2
 80069b8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80069ba:	69bb      	ldr	r3, [r7, #24]
 80069bc:	3302      	adds	r3, #2
 80069be:	61bb      	str	r3, [r7, #24]
 80069c0:	e008      	b.n	80069d4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80069c2:	69fb      	ldr	r3, [r7, #28]
 80069c4:	781a      	ldrb	r2, [r3, #0]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	b292      	uxth	r2, r2
 80069cc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80069ce:	69fb      	ldr	r3, [r7, #28]
 80069d0:	3301      	adds	r3, #1
 80069d2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80069da:	b29b      	uxth	r3, r3
 80069dc:	3b01      	subs	r3, #1
 80069de:	b29a      	uxth	r2, r3
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80069ec:	b29b      	uxth	r3, r3
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d1cb      	bne.n	800698a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	9300      	str	r3, [sp, #0]
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	2200      	movs	r2, #0
 80069fa:	2140      	movs	r1, #64	; 0x40
 80069fc:	68f8      	ldr	r0, [r7, #12]
 80069fe:	f000 fe1c 	bl	800763a <UART_WaitOnFlagUntilTimeout>
 8006a02:	4603      	mov	r3, r0
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d001      	beq.n	8006a0c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8006a08:	2303      	movs	r3, #3
 8006a0a:	e005      	b.n	8006a18 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	2220      	movs	r2, #32
 8006a10:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006a12:	2300      	movs	r3, #0
 8006a14:	e000      	b.n	8006a18 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8006a16:	2302      	movs	r3, #2
  }
}
 8006a18:	4618      	mov	r0, r3
 8006a1a:	3720      	adds	r7, #32
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	bd80      	pop	{r7, pc}

08006a20 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b08a      	sub	sp, #40	; 0x28
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	60f8      	str	r0, [r7, #12]
 8006a28:	60b9      	str	r1, [r7, #8]
 8006a2a:	4613      	mov	r3, r2
 8006a2c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006a32:	2b20      	cmp	r3, #32
 8006a34:	d13d      	bne.n	8006ab2 <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d002      	beq.n	8006a42 <HAL_UART_Receive_IT+0x22>
 8006a3c:	88fb      	ldrh	r3, [r7, #6]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d101      	bne.n	8006a46 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8006a42:	2301      	movs	r3, #1
 8006a44:	e036      	b.n	8006ab4 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d101      	bne.n	8006a54 <HAL_UART_Receive_IT+0x34>
 8006a50:	2302      	movs	r3, #2
 8006a52:	e02f      	b.n	8006ab4 <HAL_UART_Receive_IT+0x94>
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2201      	movs	r2, #1
 8006a58:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d018      	beq.n	8006aa2 <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	e853 3f00 	ldrex	r3, [r3]
 8006a7c:	613b      	str	r3, [r7, #16]
   return(result);
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006a84:	627b      	str	r3, [r7, #36]	; 0x24
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	461a      	mov	r2, r3
 8006a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a8e:	623b      	str	r3, [r7, #32]
 8006a90:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a92:	69f9      	ldr	r1, [r7, #28]
 8006a94:	6a3a      	ldr	r2, [r7, #32]
 8006a96:	e841 2300 	strex	r3, r2, [r1]
 8006a9a:	61bb      	str	r3, [r7, #24]
   return(result);
 8006a9c:	69bb      	ldr	r3, [r7, #24]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d1e6      	bne.n	8006a70 <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006aa2:	88fb      	ldrh	r3, [r7, #6]
 8006aa4:	461a      	mov	r2, r3
 8006aa6:	68b9      	ldr	r1, [r7, #8]
 8006aa8:	68f8      	ldr	r0, [r7, #12]
 8006aaa:	f000 fe8b 	bl	80077c4 <UART_Start_Receive_IT>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	e000      	b.n	8006ab4 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006ab2:	2302      	movs	r3, #2
  }
}
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	3728      	adds	r7, #40	; 0x28
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}

08006abc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b0ba      	sub	sp, #232	; 0xe8
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	69db      	ldr	r3, [r3, #28]
 8006aca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	689b      	ldr	r3, [r3, #8]
 8006ade:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006ae2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006ae6:	f640 030f 	movw	r3, #2063	; 0x80f
 8006aea:	4013      	ands	r3, r2
 8006aec:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006af0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d115      	bne.n	8006b24 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006af8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006afc:	f003 0320 	and.w	r3, r3, #32
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d00f      	beq.n	8006b24 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006b04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b08:	f003 0320 	and.w	r3, r3, #32
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d009      	beq.n	8006b24 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	f000 82a4 	beq.w	8007062 <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	4798      	blx	r3
      }
      return;
 8006b22:	e29e      	b.n	8007062 <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006b24:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	f000 8117 	beq.w	8006d5c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006b2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006b32:	f003 0301 	and.w	r3, r3, #1
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d106      	bne.n	8006b48 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006b3a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006b3e:	4b85      	ldr	r3, [pc, #532]	; (8006d54 <HAL_UART_IRQHandler+0x298>)
 8006b40:	4013      	ands	r3, r2
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	f000 810a 	beq.w	8006d5c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006b48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b4c:	f003 0301 	and.w	r3, r3, #1
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d011      	beq.n	8006b78 <HAL_UART_IRQHandler+0xbc>
 8006b54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d00b      	beq.n	8006b78 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	2201      	movs	r2, #1
 8006b66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006b6e:	f043 0201 	orr.w	r2, r3, #1
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006b78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b7c:	f003 0302 	and.w	r3, r3, #2
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d011      	beq.n	8006ba8 <HAL_UART_IRQHandler+0xec>
 8006b84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006b88:	f003 0301 	and.w	r3, r3, #1
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d00b      	beq.n	8006ba8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	2202      	movs	r2, #2
 8006b96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006b9e:	f043 0204 	orr.w	r2, r3, #4
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006ba8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006bac:	f003 0304 	and.w	r3, r3, #4
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d011      	beq.n	8006bd8 <HAL_UART_IRQHandler+0x11c>
 8006bb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006bb8:	f003 0301 	and.w	r3, r3, #1
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d00b      	beq.n	8006bd8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2204      	movs	r2, #4
 8006bc6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006bce:	f043 0202 	orr.w	r2, r3, #2
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006bd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006bdc:	f003 0308 	and.w	r3, r3, #8
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d017      	beq.n	8006c14 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006be4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006be8:	f003 0320 	and.w	r3, r3, #32
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d105      	bne.n	8006bfc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006bf0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006bf4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d00b      	beq.n	8006c14 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	2208      	movs	r2, #8
 8006c02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c0a:	f043 0208 	orr.w	r2, r3, #8
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006c14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d012      	beq.n	8006c46 <HAL_UART_IRQHandler+0x18a>
 8006c20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c24:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d00c      	beq.n	8006c46 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006c34:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c3c:	f043 0220 	orr.w	r2, r3, #32
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	f000 820a 	beq.w	8007066 <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006c52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c56:	f003 0320 	and.w	r3, r3, #32
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d00d      	beq.n	8006c7a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006c5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c62:	f003 0320 	and.w	r3, r3, #32
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d007      	beq.n	8006c7a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d003      	beq.n	8006c7a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006c76:	6878      	ldr	r0, [r7, #4]
 8006c78:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c80:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c8e:	2b40      	cmp	r3, #64	; 0x40
 8006c90:	d005      	beq.n	8006c9e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006c92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006c96:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d04f      	beq.n	8006d3e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f000 fe3c 	bl	800791c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	689b      	ldr	r3, [r3, #8]
 8006caa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cae:	2b40      	cmp	r3, #64	; 0x40
 8006cb0:	d141      	bne.n	8006d36 <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	3308      	adds	r3, #8
 8006cb8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cbc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006cc0:	e853 3f00 	ldrex	r3, [r3]
 8006cc4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006cc8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006ccc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006cd0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	3308      	adds	r3, #8
 8006cda:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006cde:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006ce2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006cea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006cee:	e841 2300 	strex	r3, r2, [r1]
 8006cf2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006cf6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d1d9      	bne.n	8006cb2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d013      	beq.n	8006d2e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d0a:	4a13      	ldr	r2, [pc, #76]	; (8006d58 <HAL_UART_IRQHandler+0x29c>)
 8006d0c:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d12:	4618      	mov	r0, r3
 8006d14:	f7fd f9e8 	bl	80040e8 <HAL_DMA_Abort_IT>
 8006d18:	4603      	mov	r3, r0
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d017      	beq.n	8006d4e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d24:	687a      	ldr	r2, [r7, #4]
 8006d26:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8006d28:	4610      	mov	r0, r2
 8006d2a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d2c:	e00f      	b.n	8006d4e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	f000 f9ae 	bl	8007090 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d34:	e00b      	b.n	8006d4e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f000 f9aa 	bl	8007090 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d3c:	e007      	b.n	8006d4e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f000 f9a6 	bl	8007090 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2200      	movs	r2, #0
 8006d48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8006d4c:	e18b      	b.n	8007066 <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d4e:	bf00      	nop
    return;
 8006d50:	e189      	b.n	8007066 <HAL_UART_IRQHandler+0x5aa>
 8006d52:	bf00      	nop
 8006d54:	04000120 	.word	0x04000120
 8006d58:	080079e3 	.word	0x080079e3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d60:	2b01      	cmp	r3, #1
 8006d62:	f040 8143 	bne.w	8006fec <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006d66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d6a:	f003 0310 	and.w	r3, r3, #16
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	f000 813c 	beq.w	8006fec <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006d74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d78:	f003 0310 	and.w	r3, r3, #16
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	f000 8135 	beq.w	8006fec <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	2210      	movs	r2, #16
 8006d88:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	689b      	ldr	r3, [r3, #8]
 8006d90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d94:	2b40      	cmp	r3, #64	; 0x40
 8006d96:	f040 80b1 	bne.w	8006efc <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006da6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	f000 815d 	beq.w	800706a <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006db6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	f080 8155 	bcs.w	800706a <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006dc6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dce:	699b      	ldr	r3, [r3, #24]
 8006dd0:	2b20      	cmp	r3, #32
 8006dd2:	f000 8085 	beq.w	8006ee0 <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dde:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006de2:	e853 3f00 	ldrex	r3, [r3]
 8006de6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006dea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006dee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006df2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	461a      	mov	r2, r3
 8006dfc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006e00:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006e04:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e08:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006e0c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006e10:	e841 2300 	strex	r3, r2, [r1]
 8006e14:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006e18:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d1da      	bne.n	8006dd6 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	3308      	adds	r3, #8
 8006e26:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e28:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006e2a:	e853 3f00 	ldrex	r3, [r3]
 8006e2e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006e30:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006e32:	f023 0301 	bic.w	r3, r3, #1
 8006e36:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	3308      	adds	r3, #8
 8006e40:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006e44:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006e48:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e4a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006e4c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006e50:	e841 2300 	strex	r3, r2, [r1]
 8006e54:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006e56:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d1e1      	bne.n	8006e20 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	3308      	adds	r3, #8
 8006e62:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e64:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006e66:	e853 3f00 	ldrex	r3, [r3]
 8006e6a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006e6c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006e6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e72:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	3308      	adds	r3, #8
 8006e7c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006e80:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006e82:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e84:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006e86:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006e88:	e841 2300 	strex	r3, r2, [r1]
 8006e8c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006e8e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d1e3      	bne.n	8006e5c <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2220      	movs	r2, #32
 8006e98:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ea6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ea8:	e853 3f00 	ldrex	r3, [r3]
 8006eac:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006eae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006eb0:	f023 0310 	bic.w	r3, r3, #16
 8006eb4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	461a      	mov	r2, r3
 8006ebe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006ec2:	65bb      	str	r3, [r7, #88]	; 0x58
 8006ec4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ec6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006ec8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006eca:	e841 2300 	strex	r3, r2, [r1]
 8006ece:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006ed0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d1e4      	bne.n	8006ea0 <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006eda:	4618      	mov	r0, r3
 8006edc:	f7fd f8cb 	bl	8004076 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006eec:	b29b      	uxth	r3, r3
 8006eee:	1ad3      	subs	r3, r2, r3
 8006ef0:	b29b      	uxth	r3, r3
 8006ef2:	4619      	mov	r1, r3
 8006ef4:	6878      	ldr	r0, [r7, #4]
 8006ef6:	f000 f8d5 	bl	80070a4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006efa:	e0b6      	b.n	800706a <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006f08:	b29b      	uxth	r3, r3
 8006f0a:	1ad3      	subs	r3, r2, r3
 8006f0c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006f16:	b29b      	uxth	r3, r3
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	f000 80a8 	beq.w	800706e <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 8006f1e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	f000 80a3 	beq.w	800706e <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f30:	e853 3f00 	ldrex	r3, [r3]
 8006f34:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006f36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f38:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006f3c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	461a      	mov	r2, r3
 8006f46:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006f4a:	647b      	str	r3, [r7, #68]	; 0x44
 8006f4c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f4e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006f50:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006f52:	e841 2300 	strex	r3, r2, [r1]
 8006f56:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006f58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d1e4      	bne.n	8006f28 <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	3308      	adds	r3, #8
 8006f64:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f68:	e853 3f00 	ldrex	r3, [r3]
 8006f6c:	623b      	str	r3, [r7, #32]
   return(result);
 8006f6e:	6a3b      	ldr	r3, [r7, #32]
 8006f70:	f023 0301 	bic.w	r3, r3, #1
 8006f74:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	3308      	adds	r3, #8
 8006f7e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006f82:	633a      	str	r2, [r7, #48]	; 0x30
 8006f84:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f86:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006f88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f8a:	e841 2300 	strex	r3, r2, [r1]
 8006f8e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006f90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d1e3      	bne.n	8006f5e <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2220      	movs	r2, #32
 8006f9a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	e853 3f00 	ldrex	r3, [r3]
 8006fb4:	60fb      	str	r3, [r7, #12]
   return(result);
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	f023 0310 	bic.w	r3, r3, #16
 8006fbc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	461a      	mov	r2, r3
 8006fc6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006fca:	61fb      	str	r3, [r7, #28]
 8006fcc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fce:	69b9      	ldr	r1, [r7, #24]
 8006fd0:	69fa      	ldr	r2, [r7, #28]
 8006fd2:	e841 2300 	strex	r3, r2, [r1]
 8006fd6:	617b      	str	r3, [r7, #20]
   return(result);
 8006fd8:	697b      	ldr	r3, [r7, #20]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d1e4      	bne.n	8006fa8 <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006fde:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006fe2:	4619      	mov	r1, r3
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	f000 f85d 	bl	80070a4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006fea:	e040      	b.n	800706e <HAL_UART_IRQHandler+0x5b2>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006fec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ff0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d00e      	beq.n	8007016 <HAL_UART_IRQHandler+0x55a>
 8006ff8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ffc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007000:	2b00      	cmp	r3, #0
 8007002:	d008      	beq.n	8007016 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800700c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f000 fe83 	bl	8007d1a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007014:	e02e      	b.n	8007074 <HAL_UART_IRQHandler+0x5b8>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007016:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800701a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800701e:	2b00      	cmp	r3, #0
 8007020:	d00e      	beq.n	8007040 <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007022:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800702a:	2b00      	cmp	r3, #0
 800702c:	d008      	beq.n	8007040 <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007032:	2b00      	cmp	r3, #0
 8007034:	d01d      	beq.n	8007072 <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	4798      	blx	r3
    }
    return;
 800703e:	e018      	b.n	8007072 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007040:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007044:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007048:	2b00      	cmp	r3, #0
 800704a:	d013      	beq.n	8007074 <HAL_UART_IRQHandler+0x5b8>
 800704c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007050:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007054:	2b00      	cmp	r3, #0
 8007056:	d00d      	beq.n	8007074 <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f000 fcd8 	bl	8007a0e <UART_EndTransmit_IT>
    return;
 800705e:	bf00      	nop
 8007060:	e008      	b.n	8007074 <HAL_UART_IRQHandler+0x5b8>
      return;
 8007062:	bf00      	nop
 8007064:	e006      	b.n	8007074 <HAL_UART_IRQHandler+0x5b8>
    return;
 8007066:	bf00      	nop
 8007068:	e004      	b.n	8007074 <HAL_UART_IRQHandler+0x5b8>
      return;
 800706a:	bf00      	nop
 800706c:	e002      	b.n	8007074 <HAL_UART_IRQHandler+0x5b8>
      return;
 800706e:	bf00      	nop
 8007070:	e000      	b.n	8007074 <HAL_UART_IRQHandler+0x5b8>
    return;
 8007072:	bf00      	nop
  }

}
 8007074:	37e8      	adds	r7, #232	; 0xe8
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}
 800707a:	bf00      	nop

0800707c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800707c:	b480      	push	{r7}
 800707e:	b083      	sub	sp, #12
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007084:	bf00      	nop
 8007086:	370c      	adds	r7, #12
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr

08007090 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007090:	b480      	push	{r7}
 8007092:	b083      	sub	sp, #12
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007098:	bf00      	nop
 800709a:	370c      	adds	r7, #12
 800709c:	46bd      	mov	sp, r7
 800709e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a2:	4770      	bx	lr

080070a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b083      	sub	sp, #12
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
 80070ac:	460b      	mov	r3, r1
 80070ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80070b0:	bf00      	nop
 80070b2:	370c      	adds	r7, #12
 80070b4:	46bd      	mov	sp, r7
 80070b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ba:	4770      	bx	lr

080070bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b088      	sub	sp, #32
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80070c4:	2300      	movs	r3, #0
 80070c6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	689a      	ldr	r2, [r3, #8]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	691b      	ldr	r3, [r3, #16]
 80070d0:	431a      	orrs	r2, r3
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	695b      	ldr	r3, [r3, #20]
 80070d6:	431a      	orrs	r2, r3
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	69db      	ldr	r3, [r3, #28]
 80070dc:	4313      	orrs	r3, r2
 80070de:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	681a      	ldr	r2, [r3, #0]
 80070e6:	4baa      	ldr	r3, [pc, #680]	; (8007390 <UART_SetConfig+0x2d4>)
 80070e8:	4013      	ands	r3, r2
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	6812      	ldr	r2, [r2, #0]
 80070ee:	6979      	ldr	r1, [r7, #20]
 80070f0:	430b      	orrs	r3, r1
 80070f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	685b      	ldr	r3, [r3, #4]
 80070fa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	68da      	ldr	r2, [r3, #12]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	430a      	orrs	r2, r1
 8007108:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	699b      	ldr	r3, [r3, #24]
 800710e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6a1b      	ldr	r3, [r3, #32]
 8007114:	697a      	ldr	r2, [r7, #20]
 8007116:	4313      	orrs	r3, r2
 8007118:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	697a      	ldr	r2, [r7, #20]
 800712a:	430a      	orrs	r2, r1
 800712c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	4a98      	ldr	r2, [pc, #608]	; (8007394 <UART_SetConfig+0x2d8>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d121      	bne.n	800717c <UART_SetConfig+0xc0>
 8007138:	4b97      	ldr	r3, [pc, #604]	; (8007398 <UART_SetConfig+0x2dc>)
 800713a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800713c:	f003 0303 	and.w	r3, r3, #3
 8007140:	2b03      	cmp	r3, #3
 8007142:	d817      	bhi.n	8007174 <UART_SetConfig+0xb8>
 8007144:	a201      	add	r2, pc, #4	; (adr r2, 800714c <UART_SetConfig+0x90>)
 8007146:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800714a:	bf00      	nop
 800714c:	0800715d 	.word	0x0800715d
 8007150:	08007169 	.word	0x08007169
 8007154:	0800716f 	.word	0x0800716f
 8007158:	08007163 	.word	0x08007163
 800715c:	2301      	movs	r3, #1
 800715e:	77fb      	strb	r3, [r7, #31]
 8007160:	e0b2      	b.n	80072c8 <UART_SetConfig+0x20c>
 8007162:	2302      	movs	r3, #2
 8007164:	77fb      	strb	r3, [r7, #31]
 8007166:	e0af      	b.n	80072c8 <UART_SetConfig+0x20c>
 8007168:	2304      	movs	r3, #4
 800716a:	77fb      	strb	r3, [r7, #31]
 800716c:	e0ac      	b.n	80072c8 <UART_SetConfig+0x20c>
 800716e:	2308      	movs	r3, #8
 8007170:	77fb      	strb	r3, [r7, #31]
 8007172:	e0a9      	b.n	80072c8 <UART_SetConfig+0x20c>
 8007174:	2310      	movs	r3, #16
 8007176:	77fb      	strb	r3, [r7, #31]
 8007178:	bf00      	nop
 800717a:	e0a5      	b.n	80072c8 <UART_SetConfig+0x20c>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a86      	ldr	r2, [pc, #536]	; (800739c <UART_SetConfig+0x2e0>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d123      	bne.n	80071ce <UART_SetConfig+0x112>
 8007186:	4b84      	ldr	r3, [pc, #528]	; (8007398 <UART_SetConfig+0x2dc>)
 8007188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800718a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800718e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007192:	d012      	beq.n	80071ba <UART_SetConfig+0xfe>
 8007194:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007198:	d802      	bhi.n	80071a0 <UART_SetConfig+0xe4>
 800719a:	2b00      	cmp	r3, #0
 800719c:	d007      	beq.n	80071ae <UART_SetConfig+0xf2>
 800719e:	e012      	b.n	80071c6 <UART_SetConfig+0x10a>
 80071a0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80071a4:	d00c      	beq.n	80071c0 <UART_SetConfig+0x104>
 80071a6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80071aa:	d003      	beq.n	80071b4 <UART_SetConfig+0xf8>
 80071ac:	e00b      	b.n	80071c6 <UART_SetConfig+0x10a>
 80071ae:	2300      	movs	r3, #0
 80071b0:	77fb      	strb	r3, [r7, #31]
 80071b2:	e089      	b.n	80072c8 <UART_SetConfig+0x20c>
 80071b4:	2302      	movs	r3, #2
 80071b6:	77fb      	strb	r3, [r7, #31]
 80071b8:	e086      	b.n	80072c8 <UART_SetConfig+0x20c>
 80071ba:	2304      	movs	r3, #4
 80071bc:	77fb      	strb	r3, [r7, #31]
 80071be:	e083      	b.n	80072c8 <UART_SetConfig+0x20c>
 80071c0:	2308      	movs	r3, #8
 80071c2:	77fb      	strb	r3, [r7, #31]
 80071c4:	e080      	b.n	80072c8 <UART_SetConfig+0x20c>
 80071c6:	2310      	movs	r3, #16
 80071c8:	77fb      	strb	r3, [r7, #31]
 80071ca:	bf00      	nop
 80071cc:	e07c      	b.n	80072c8 <UART_SetConfig+0x20c>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	4a73      	ldr	r2, [pc, #460]	; (80073a0 <UART_SetConfig+0x2e4>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d123      	bne.n	8007220 <UART_SetConfig+0x164>
 80071d8:	4b6f      	ldr	r3, [pc, #444]	; (8007398 <UART_SetConfig+0x2dc>)
 80071da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071dc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80071e0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80071e4:	d012      	beq.n	800720c <UART_SetConfig+0x150>
 80071e6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80071ea:	d802      	bhi.n	80071f2 <UART_SetConfig+0x136>
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d007      	beq.n	8007200 <UART_SetConfig+0x144>
 80071f0:	e012      	b.n	8007218 <UART_SetConfig+0x15c>
 80071f2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80071f6:	d00c      	beq.n	8007212 <UART_SetConfig+0x156>
 80071f8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80071fc:	d003      	beq.n	8007206 <UART_SetConfig+0x14a>
 80071fe:	e00b      	b.n	8007218 <UART_SetConfig+0x15c>
 8007200:	2300      	movs	r3, #0
 8007202:	77fb      	strb	r3, [r7, #31]
 8007204:	e060      	b.n	80072c8 <UART_SetConfig+0x20c>
 8007206:	2302      	movs	r3, #2
 8007208:	77fb      	strb	r3, [r7, #31]
 800720a:	e05d      	b.n	80072c8 <UART_SetConfig+0x20c>
 800720c:	2304      	movs	r3, #4
 800720e:	77fb      	strb	r3, [r7, #31]
 8007210:	e05a      	b.n	80072c8 <UART_SetConfig+0x20c>
 8007212:	2308      	movs	r3, #8
 8007214:	77fb      	strb	r3, [r7, #31]
 8007216:	e057      	b.n	80072c8 <UART_SetConfig+0x20c>
 8007218:	2310      	movs	r3, #16
 800721a:	77fb      	strb	r3, [r7, #31]
 800721c:	bf00      	nop
 800721e:	e053      	b.n	80072c8 <UART_SetConfig+0x20c>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a5f      	ldr	r2, [pc, #380]	; (80073a4 <UART_SetConfig+0x2e8>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d123      	bne.n	8007272 <UART_SetConfig+0x1b6>
 800722a:	4b5b      	ldr	r3, [pc, #364]	; (8007398 <UART_SetConfig+0x2dc>)
 800722c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800722e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8007232:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007236:	d012      	beq.n	800725e <UART_SetConfig+0x1a2>
 8007238:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800723c:	d802      	bhi.n	8007244 <UART_SetConfig+0x188>
 800723e:	2b00      	cmp	r3, #0
 8007240:	d007      	beq.n	8007252 <UART_SetConfig+0x196>
 8007242:	e012      	b.n	800726a <UART_SetConfig+0x1ae>
 8007244:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007248:	d00c      	beq.n	8007264 <UART_SetConfig+0x1a8>
 800724a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800724e:	d003      	beq.n	8007258 <UART_SetConfig+0x19c>
 8007250:	e00b      	b.n	800726a <UART_SetConfig+0x1ae>
 8007252:	2300      	movs	r3, #0
 8007254:	77fb      	strb	r3, [r7, #31]
 8007256:	e037      	b.n	80072c8 <UART_SetConfig+0x20c>
 8007258:	2302      	movs	r3, #2
 800725a:	77fb      	strb	r3, [r7, #31]
 800725c:	e034      	b.n	80072c8 <UART_SetConfig+0x20c>
 800725e:	2304      	movs	r3, #4
 8007260:	77fb      	strb	r3, [r7, #31]
 8007262:	e031      	b.n	80072c8 <UART_SetConfig+0x20c>
 8007264:	2308      	movs	r3, #8
 8007266:	77fb      	strb	r3, [r7, #31]
 8007268:	e02e      	b.n	80072c8 <UART_SetConfig+0x20c>
 800726a:	2310      	movs	r3, #16
 800726c:	77fb      	strb	r3, [r7, #31]
 800726e:	bf00      	nop
 8007270:	e02a      	b.n	80072c8 <UART_SetConfig+0x20c>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	4a4c      	ldr	r2, [pc, #304]	; (80073a8 <UART_SetConfig+0x2ec>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d123      	bne.n	80072c4 <UART_SetConfig+0x208>
 800727c:	4b46      	ldr	r3, [pc, #280]	; (8007398 <UART_SetConfig+0x2dc>)
 800727e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007280:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8007284:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007288:	d012      	beq.n	80072b0 <UART_SetConfig+0x1f4>
 800728a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800728e:	d802      	bhi.n	8007296 <UART_SetConfig+0x1da>
 8007290:	2b00      	cmp	r3, #0
 8007292:	d007      	beq.n	80072a4 <UART_SetConfig+0x1e8>
 8007294:	e012      	b.n	80072bc <UART_SetConfig+0x200>
 8007296:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800729a:	d00c      	beq.n	80072b6 <UART_SetConfig+0x1fa>
 800729c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80072a0:	d003      	beq.n	80072aa <UART_SetConfig+0x1ee>
 80072a2:	e00b      	b.n	80072bc <UART_SetConfig+0x200>
 80072a4:	2300      	movs	r3, #0
 80072a6:	77fb      	strb	r3, [r7, #31]
 80072a8:	e00e      	b.n	80072c8 <UART_SetConfig+0x20c>
 80072aa:	2302      	movs	r3, #2
 80072ac:	77fb      	strb	r3, [r7, #31]
 80072ae:	e00b      	b.n	80072c8 <UART_SetConfig+0x20c>
 80072b0:	2304      	movs	r3, #4
 80072b2:	77fb      	strb	r3, [r7, #31]
 80072b4:	e008      	b.n	80072c8 <UART_SetConfig+0x20c>
 80072b6:	2308      	movs	r3, #8
 80072b8:	77fb      	strb	r3, [r7, #31]
 80072ba:	e005      	b.n	80072c8 <UART_SetConfig+0x20c>
 80072bc:	2310      	movs	r3, #16
 80072be:	77fb      	strb	r3, [r7, #31]
 80072c0:	bf00      	nop
 80072c2:	e001      	b.n	80072c8 <UART_SetConfig+0x20c>
 80072c4:	2310      	movs	r3, #16
 80072c6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	69db      	ldr	r3, [r3, #28]
 80072cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80072d0:	d16e      	bne.n	80073b0 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 80072d2:	7ffb      	ldrb	r3, [r7, #31]
 80072d4:	2b08      	cmp	r3, #8
 80072d6:	d828      	bhi.n	800732a <UART_SetConfig+0x26e>
 80072d8:	a201      	add	r2, pc, #4	; (adr r2, 80072e0 <UART_SetConfig+0x224>)
 80072da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072de:	bf00      	nop
 80072e0:	08007305 	.word	0x08007305
 80072e4:	0800730d 	.word	0x0800730d
 80072e8:	08007315 	.word	0x08007315
 80072ec:	0800732b 	.word	0x0800732b
 80072f0:	0800731b 	.word	0x0800731b
 80072f4:	0800732b 	.word	0x0800732b
 80072f8:	0800732b 	.word	0x0800732b
 80072fc:	0800732b 	.word	0x0800732b
 8007300:	08007323 	.word	0x08007323
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007304:	f7fe fb30 	bl	8005968 <HAL_RCC_GetPCLK1Freq>
 8007308:	61b8      	str	r0, [r7, #24]
        break;
 800730a:	e013      	b.n	8007334 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800730c:	f7fe fb4e 	bl	80059ac <HAL_RCC_GetPCLK2Freq>
 8007310:	61b8      	str	r0, [r7, #24]
        break;
 8007312:	e00f      	b.n	8007334 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007314:	4b25      	ldr	r3, [pc, #148]	; (80073ac <UART_SetConfig+0x2f0>)
 8007316:	61bb      	str	r3, [r7, #24]
        break;
 8007318:	e00c      	b.n	8007334 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800731a:	f7fe faaf 	bl	800587c <HAL_RCC_GetSysClockFreq>
 800731e:	61b8      	str	r0, [r7, #24]
        break;
 8007320:	e008      	b.n	8007334 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007322:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007326:	61bb      	str	r3, [r7, #24]
        break;
 8007328:	e004      	b.n	8007334 <UART_SetConfig+0x278>
      default:
        pclk = 0U;
 800732a:	2300      	movs	r3, #0
 800732c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800732e:	2301      	movs	r3, #1
 8007330:	77bb      	strb	r3, [r7, #30]
        break;
 8007332:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007334:	69bb      	ldr	r3, [r7, #24]
 8007336:	2b00      	cmp	r3, #0
 8007338:	f000 8086 	beq.w	8007448 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800733c:	69bb      	ldr	r3, [r7, #24]
 800733e:	005a      	lsls	r2, r3, #1
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	685b      	ldr	r3, [r3, #4]
 8007344:	085b      	lsrs	r3, r3, #1
 8007346:	441a      	add	r2, r3
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	685b      	ldr	r3, [r3, #4]
 800734c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007350:	b29b      	uxth	r3, r3
 8007352:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007354:	693b      	ldr	r3, [r7, #16]
 8007356:	2b0f      	cmp	r3, #15
 8007358:	d916      	bls.n	8007388 <UART_SetConfig+0x2cc>
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007360:	d212      	bcs.n	8007388 <UART_SetConfig+0x2cc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007362:	693b      	ldr	r3, [r7, #16]
 8007364:	b29b      	uxth	r3, r3
 8007366:	f023 030f 	bic.w	r3, r3, #15
 800736a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800736c:	693b      	ldr	r3, [r7, #16]
 800736e:	085b      	lsrs	r3, r3, #1
 8007370:	b29b      	uxth	r3, r3
 8007372:	f003 0307 	and.w	r3, r3, #7
 8007376:	b29a      	uxth	r2, r3
 8007378:	89fb      	ldrh	r3, [r7, #14]
 800737a:	4313      	orrs	r3, r2
 800737c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	89fa      	ldrh	r2, [r7, #14]
 8007384:	60da      	str	r2, [r3, #12]
 8007386:	e05f      	b.n	8007448 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8007388:	2301      	movs	r3, #1
 800738a:	77bb      	strb	r3, [r7, #30]
 800738c:	e05c      	b.n	8007448 <UART_SetConfig+0x38c>
 800738e:	bf00      	nop
 8007390:	efff69f3 	.word	0xefff69f3
 8007394:	40013800 	.word	0x40013800
 8007398:	40021000 	.word	0x40021000
 800739c:	40004400 	.word	0x40004400
 80073a0:	40004800 	.word	0x40004800
 80073a4:	40004c00 	.word	0x40004c00
 80073a8:	40005000 	.word	0x40005000
 80073ac:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 80073b0:	7ffb      	ldrb	r3, [r7, #31]
 80073b2:	2b08      	cmp	r3, #8
 80073b4:	d827      	bhi.n	8007406 <UART_SetConfig+0x34a>
 80073b6:	a201      	add	r2, pc, #4	; (adr r2, 80073bc <UART_SetConfig+0x300>)
 80073b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073bc:	080073e1 	.word	0x080073e1
 80073c0:	080073e9 	.word	0x080073e9
 80073c4:	080073f1 	.word	0x080073f1
 80073c8:	08007407 	.word	0x08007407
 80073cc:	080073f7 	.word	0x080073f7
 80073d0:	08007407 	.word	0x08007407
 80073d4:	08007407 	.word	0x08007407
 80073d8:	08007407 	.word	0x08007407
 80073dc:	080073ff 	.word	0x080073ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073e0:	f7fe fac2 	bl	8005968 <HAL_RCC_GetPCLK1Freq>
 80073e4:	61b8      	str	r0, [r7, #24]
        break;
 80073e6:	e013      	b.n	8007410 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073e8:	f7fe fae0 	bl	80059ac <HAL_RCC_GetPCLK2Freq>
 80073ec:	61b8      	str	r0, [r7, #24]
        break;
 80073ee:	e00f      	b.n	8007410 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073f0:	4b1b      	ldr	r3, [pc, #108]	; (8007460 <UART_SetConfig+0x3a4>)
 80073f2:	61bb      	str	r3, [r7, #24]
        break;
 80073f4:	e00c      	b.n	8007410 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073f6:	f7fe fa41 	bl	800587c <HAL_RCC_GetSysClockFreq>
 80073fa:	61b8      	str	r0, [r7, #24]
        break;
 80073fc:	e008      	b.n	8007410 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007402:	61bb      	str	r3, [r7, #24]
        break;
 8007404:	e004      	b.n	8007410 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8007406:	2300      	movs	r3, #0
 8007408:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800740a:	2301      	movs	r3, #1
 800740c:	77bb      	strb	r3, [r7, #30]
        break;
 800740e:	bf00      	nop
    }

    if (pclk != 0U)
 8007410:	69bb      	ldr	r3, [r7, #24]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d018      	beq.n	8007448 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	685b      	ldr	r3, [r3, #4]
 800741a:	085a      	lsrs	r2, r3, #1
 800741c:	69bb      	ldr	r3, [r7, #24]
 800741e:	441a      	add	r2, r3
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	fbb2 f3f3 	udiv	r3, r2, r3
 8007428:	b29b      	uxth	r3, r3
 800742a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800742c:	693b      	ldr	r3, [r7, #16]
 800742e:	2b0f      	cmp	r3, #15
 8007430:	d908      	bls.n	8007444 <UART_SetConfig+0x388>
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007438:	d204      	bcs.n	8007444 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = usartdiv;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	693a      	ldr	r2, [r7, #16]
 8007440:	60da      	str	r2, [r3, #12]
 8007442:	e001      	b.n	8007448 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8007444:	2301      	movs	r3, #1
 8007446:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2200      	movs	r2, #0
 8007452:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007454:	7fbb      	ldrb	r3, [r7, #30]
}
 8007456:	4618      	mov	r0, r3
 8007458:	3720      	adds	r7, #32
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}
 800745e:	bf00      	nop
 8007460:	007a1200 	.word	0x007a1200

08007464 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007464:	b480      	push	{r7}
 8007466:	b083      	sub	sp, #12
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007470:	f003 0301 	and.w	r3, r3, #1
 8007474:	2b00      	cmp	r3, #0
 8007476:	d00a      	beq.n	800748e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	685b      	ldr	r3, [r3, #4]
 800747e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	430a      	orrs	r2, r1
 800748c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007492:	f003 0302 	and.w	r3, r3, #2
 8007496:	2b00      	cmp	r3, #0
 8007498:	d00a      	beq.n	80074b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	685b      	ldr	r3, [r3, #4]
 80074a0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	430a      	orrs	r2, r1
 80074ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074b4:	f003 0304 	and.w	r3, r3, #4
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d00a      	beq.n	80074d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	685b      	ldr	r3, [r3, #4]
 80074c2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	430a      	orrs	r2, r1
 80074d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074d6:	f003 0308 	and.w	r3, r3, #8
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d00a      	beq.n	80074f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	685b      	ldr	r3, [r3, #4]
 80074e4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	430a      	orrs	r2, r1
 80074f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f8:	f003 0310 	and.w	r3, r3, #16
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d00a      	beq.n	8007516 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	689b      	ldr	r3, [r3, #8]
 8007506:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	430a      	orrs	r2, r1
 8007514:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800751a:	f003 0320 	and.w	r3, r3, #32
 800751e:	2b00      	cmp	r3, #0
 8007520:	d00a      	beq.n	8007538 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	689b      	ldr	r3, [r3, #8]
 8007528:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	430a      	orrs	r2, r1
 8007536:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800753c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007540:	2b00      	cmp	r3, #0
 8007542:	d01a      	beq.n	800757a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	685b      	ldr	r3, [r3, #4]
 800754a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	430a      	orrs	r2, r1
 8007558:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800755e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007562:	d10a      	bne.n	800757a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	430a      	orrs	r2, r1
 8007578:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800757e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007582:	2b00      	cmp	r3, #0
 8007584:	d00a      	beq.n	800759c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	685b      	ldr	r3, [r3, #4]
 800758c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	430a      	orrs	r2, r1
 800759a:	605a      	str	r2, [r3, #4]
  }
}
 800759c:	bf00      	nop
 800759e:	370c      	adds	r7, #12
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr

080075a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b086      	sub	sp, #24
 80075ac:	af02      	add	r7, sp, #8
 80075ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2200      	movs	r2, #0
 80075b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80075b8:	f7fb f800 	bl	80025bc <HAL_GetTick>
 80075bc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f003 0308 	and.w	r3, r3, #8
 80075c8:	2b08      	cmp	r3, #8
 80075ca:	d10e      	bne.n	80075ea <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80075cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80075d0:	9300      	str	r3, [sp, #0]
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2200      	movs	r2, #0
 80075d6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f000 f82d 	bl	800763a <UART_WaitOnFlagUntilTimeout>
 80075e0:	4603      	mov	r3, r0
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d001      	beq.n	80075ea <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80075e6:	2303      	movs	r3, #3
 80075e8:	e023      	b.n	8007632 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f003 0304 	and.w	r3, r3, #4
 80075f4:	2b04      	cmp	r3, #4
 80075f6:	d10e      	bne.n	8007616 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80075f8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80075fc:	9300      	str	r3, [sp, #0]
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	2200      	movs	r2, #0
 8007602:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	f000 f817 	bl	800763a <UART_WaitOnFlagUntilTimeout>
 800760c:	4603      	mov	r3, r0
 800760e:	2b00      	cmp	r3, #0
 8007610:	d001      	beq.n	8007616 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007612:	2303      	movs	r3, #3
 8007614:	e00d      	b.n	8007632 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2220      	movs	r2, #32
 800761a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2220      	movs	r2, #32
 8007620:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2200      	movs	r2, #0
 8007626:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2200      	movs	r2, #0
 800762c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007630:	2300      	movs	r3, #0
}
 8007632:	4618      	mov	r0, r3
 8007634:	3710      	adds	r7, #16
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}

0800763a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800763a:	b580      	push	{r7, lr}
 800763c:	b09c      	sub	sp, #112	; 0x70
 800763e:	af00      	add	r7, sp, #0
 8007640:	60f8      	str	r0, [r7, #12]
 8007642:	60b9      	str	r1, [r7, #8]
 8007644:	603b      	str	r3, [r7, #0]
 8007646:	4613      	mov	r3, r2
 8007648:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800764a:	e0a5      	b.n	8007798 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800764c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800764e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007652:	f000 80a1 	beq.w	8007798 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007656:	f7fa ffb1 	bl	80025bc <HAL_GetTick>
 800765a:	4602      	mov	r2, r0
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	1ad3      	subs	r3, r2, r3
 8007660:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007662:	429a      	cmp	r2, r3
 8007664:	d302      	bcc.n	800766c <UART_WaitOnFlagUntilTimeout+0x32>
 8007666:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007668:	2b00      	cmp	r3, #0
 800766a:	d13e      	bne.n	80076ea <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007672:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007674:	e853 3f00 	ldrex	r3, [r3]
 8007678:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800767a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800767c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007680:	667b      	str	r3, [r7, #100]	; 0x64
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	461a      	mov	r2, r3
 8007688:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800768a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800768c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800768e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007690:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007692:	e841 2300 	strex	r3, r2, [r1]
 8007696:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007698:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800769a:	2b00      	cmp	r3, #0
 800769c:	d1e6      	bne.n	800766c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	3308      	adds	r3, #8
 80076a4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076a8:	e853 3f00 	ldrex	r3, [r3]
 80076ac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80076ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076b0:	f023 0301 	bic.w	r3, r3, #1
 80076b4:	663b      	str	r3, [r7, #96]	; 0x60
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	3308      	adds	r3, #8
 80076bc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80076be:	64ba      	str	r2, [r7, #72]	; 0x48
 80076c0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80076c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076c6:	e841 2300 	strex	r3, r2, [r1]
 80076ca:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80076cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d1e5      	bne.n	800769e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	2220      	movs	r2, #32
 80076d6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	2220      	movs	r2, #32
 80076dc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	2200      	movs	r2, #0
 80076e2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80076e6:	2303      	movs	r3, #3
 80076e8:	e067      	b.n	80077ba <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f003 0304 	and.w	r3, r3, #4
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d04f      	beq.n	8007798 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	69db      	ldr	r3, [r3, #28]
 80076fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007702:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007706:	d147      	bne.n	8007798 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007710:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800771a:	e853 3f00 	ldrex	r3, [r3]
 800771e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007722:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007726:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	461a      	mov	r2, r3
 800772e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007730:	637b      	str	r3, [r7, #52]	; 0x34
 8007732:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007734:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007736:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007738:	e841 2300 	strex	r3, r2, [r1]
 800773c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800773e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007740:	2b00      	cmp	r3, #0
 8007742:	d1e6      	bne.n	8007712 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	3308      	adds	r3, #8
 800774a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800774c:	697b      	ldr	r3, [r7, #20]
 800774e:	e853 3f00 	ldrex	r3, [r3]
 8007752:	613b      	str	r3, [r7, #16]
   return(result);
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	f023 0301 	bic.w	r3, r3, #1
 800775a:	66bb      	str	r3, [r7, #104]	; 0x68
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	3308      	adds	r3, #8
 8007762:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007764:	623a      	str	r2, [r7, #32]
 8007766:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007768:	69f9      	ldr	r1, [r7, #28]
 800776a:	6a3a      	ldr	r2, [r7, #32]
 800776c:	e841 2300 	strex	r3, r2, [r1]
 8007770:	61bb      	str	r3, [r7, #24]
   return(result);
 8007772:	69bb      	ldr	r3, [r7, #24]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d1e5      	bne.n	8007744 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	2220      	movs	r2, #32
 800777c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	2220      	movs	r2, #32
 8007782:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2220      	movs	r2, #32
 8007788:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	2200      	movs	r2, #0
 8007790:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007794:	2303      	movs	r3, #3
 8007796:	e010      	b.n	80077ba <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	69da      	ldr	r2, [r3, #28]
 800779e:	68bb      	ldr	r3, [r7, #8]
 80077a0:	4013      	ands	r3, r2
 80077a2:	68ba      	ldr	r2, [r7, #8]
 80077a4:	429a      	cmp	r2, r3
 80077a6:	bf0c      	ite	eq
 80077a8:	2301      	moveq	r3, #1
 80077aa:	2300      	movne	r3, #0
 80077ac:	b2db      	uxtb	r3, r3
 80077ae:	461a      	mov	r2, r3
 80077b0:	79fb      	ldrb	r3, [r7, #7]
 80077b2:	429a      	cmp	r2, r3
 80077b4:	f43f af4a 	beq.w	800764c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80077b8:	2300      	movs	r3, #0
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3770      	adds	r7, #112	; 0x70
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}
	...

080077c4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b091      	sub	sp, #68	; 0x44
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	60f8      	str	r0, [r7, #12]
 80077cc:	60b9      	str	r1, [r7, #8]
 80077ce:	4613      	mov	r3, r2
 80077d0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	68ba      	ldr	r2, [r7, #8]
 80077d6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	88fa      	ldrh	r2, [r7, #6]
 80077dc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	88fa      	ldrh	r2, [r7, #6]
 80077e4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	2200      	movs	r2, #0
 80077ec:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	689b      	ldr	r3, [r3, #8]
 80077f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077f6:	d10e      	bne.n	8007816 <UART_Start_Receive_IT+0x52>
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	691b      	ldr	r3, [r3, #16]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d105      	bne.n	800780c <UART_Start_Receive_IT+0x48>
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007806:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800780a:	e02d      	b.n	8007868 <UART_Start_Receive_IT+0xa4>
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	22ff      	movs	r2, #255	; 0xff
 8007810:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007814:	e028      	b.n	8007868 <UART_Start_Receive_IT+0xa4>
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	689b      	ldr	r3, [r3, #8]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d10d      	bne.n	800783a <UART_Start_Receive_IT+0x76>
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	691b      	ldr	r3, [r3, #16]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d104      	bne.n	8007830 <UART_Start_Receive_IT+0x6c>
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	22ff      	movs	r2, #255	; 0xff
 800782a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800782e:	e01b      	b.n	8007868 <UART_Start_Receive_IT+0xa4>
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	227f      	movs	r2, #127	; 0x7f
 8007834:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007838:	e016      	b.n	8007868 <UART_Start_Receive_IT+0xa4>
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	689b      	ldr	r3, [r3, #8]
 800783e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007842:	d10d      	bne.n	8007860 <UART_Start_Receive_IT+0x9c>
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	691b      	ldr	r3, [r3, #16]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d104      	bne.n	8007856 <UART_Start_Receive_IT+0x92>
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	227f      	movs	r2, #127	; 0x7f
 8007850:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007854:	e008      	b.n	8007868 <UART_Start_Receive_IT+0xa4>
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	223f      	movs	r2, #63	; 0x3f
 800785a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800785e:	e003      	b.n	8007868 <UART_Start_Receive_IT+0xa4>
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2200      	movs	r2, #0
 8007864:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	2200      	movs	r2, #0
 800786c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	2222      	movs	r2, #34	; 0x22
 8007874:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	3308      	adds	r3, #8
 800787c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800787e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007880:	e853 3f00 	ldrex	r3, [r3]
 8007884:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007888:	f043 0301 	orr.w	r3, r3, #1
 800788c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	3308      	adds	r3, #8
 8007894:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007896:	637a      	str	r2, [r7, #52]	; 0x34
 8007898:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800789a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800789c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800789e:	e841 2300 	strex	r3, r2, [r1]
 80078a2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80078a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d1e5      	bne.n	8007876 <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	689b      	ldr	r3, [r3, #8]
 80078ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078b2:	d107      	bne.n	80078c4 <UART_Start_Receive_IT+0x100>
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	691b      	ldr	r3, [r3, #16]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d103      	bne.n	80078c4 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	4a15      	ldr	r2, [pc, #84]	; (8007914 <UART_Start_Receive_IT+0x150>)
 80078c0:	665a      	str	r2, [r3, #100]	; 0x64
 80078c2:	e002      	b.n	80078ca <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	4a14      	ldr	r2, [pc, #80]	; (8007918 <UART_Start_Receive_IT+0x154>)
 80078c8:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	2200      	movs	r2, #0
 80078ce:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	e853 3f00 	ldrex	r3, [r3]
 80078de:	613b      	str	r3, [r7, #16]
   return(result);
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80078e6:	63bb      	str	r3, [r7, #56]	; 0x38
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	461a      	mov	r2, r3
 80078ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078f0:	623b      	str	r3, [r7, #32]
 80078f2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078f4:	69f9      	ldr	r1, [r7, #28]
 80078f6:	6a3a      	ldr	r2, [r7, #32]
 80078f8:	e841 2300 	strex	r3, r2, [r1]
 80078fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80078fe:	69bb      	ldr	r3, [r7, #24]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d1e6      	bne.n	80078d2 <UART_Start_Receive_IT+0x10e>
  return HAL_OK;
 8007904:	2300      	movs	r3, #0
}
 8007906:	4618      	mov	r0, r3
 8007908:	3744      	adds	r7, #68	; 0x44
 800790a:	46bd      	mov	sp, r7
 800790c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007910:	4770      	bx	lr
 8007912:	bf00      	nop
 8007914:	08007bbf 	.word	0x08007bbf
 8007918:	08007a63 	.word	0x08007a63

0800791c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800791c:	b480      	push	{r7}
 800791e:	b095      	sub	sp, #84	; 0x54
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800792a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800792c:	e853 3f00 	ldrex	r3, [r3]
 8007930:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007934:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007938:	64fb      	str	r3, [r7, #76]	; 0x4c
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	461a      	mov	r2, r3
 8007940:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007942:	643b      	str	r3, [r7, #64]	; 0x40
 8007944:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007946:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007948:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800794a:	e841 2300 	strex	r3, r2, [r1]
 800794e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007952:	2b00      	cmp	r3, #0
 8007954:	d1e6      	bne.n	8007924 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	3308      	adds	r3, #8
 800795c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800795e:	6a3b      	ldr	r3, [r7, #32]
 8007960:	e853 3f00 	ldrex	r3, [r3]
 8007964:	61fb      	str	r3, [r7, #28]
   return(result);
 8007966:	69fb      	ldr	r3, [r7, #28]
 8007968:	f023 0301 	bic.w	r3, r3, #1
 800796c:	64bb      	str	r3, [r7, #72]	; 0x48
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	3308      	adds	r3, #8
 8007974:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007976:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007978:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800797a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800797c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800797e:	e841 2300 	strex	r3, r2, [r1]
 8007982:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007986:	2b00      	cmp	r3, #0
 8007988:	d1e5      	bne.n	8007956 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800798e:	2b01      	cmp	r3, #1
 8007990:	d118      	bne.n	80079c4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	e853 3f00 	ldrex	r3, [r3]
 800799e:	60bb      	str	r3, [r7, #8]
   return(result);
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	f023 0310 	bic.w	r3, r3, #16
 80079a6:	647b      	str	r3, [r7, #68]	; 0x44
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	461a      	mov	r2, r3
 80079ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80079b0:	61bb      	str	r3, [r7, #24]
 80079b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b4:	6979      	ldr	r1, [r7, #20]
 80079b6:	69ba      	ldr	r2, [r7, #24]
 80079b8:	e841 2300 	strex	r3, r2, [r1]
 80079bc:	613b      	str	r3, [r7, #16]
   return(result);
 80079be:	693b      	ldr	r3, [r7, #16]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d1e6      	bne.n	8007992 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2220      	movs	r2, #32
 80079c8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2200      	movs	r2, #0
 80079ce:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2200      	movs	r2, #0
 80079d4:	665a      	str	r2, [r3, #100]	; 0x64
}
 80079d6:	bf00      	nop
 80079d8:	3754      	adds	r7, #84	; 0x54
 80079da:	46bd      	mov	sp, r7
 80079dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e0:	4770      	bx	lr

080079e2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80079e2:	b580      	push	{r7, lr}
 80079e4:	b084      	sub	sp, #16
 80079e6:	af00      	add	r7, sp, #0
 80079e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2200      	movs	r2, #0
 80079f4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	2200      	movs	r2, #0
 80079fc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007a00:	68f8      	ldr	r0, [r7, #12]
 8007a02:	f7ff fb45 	bl	8007090 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a06:	bf00      	nop
 8007a08:	3710      	adds	r7, #16
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	bd80      	pop	{r7, pc}

08007a0e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007a0e:	b580      	push	{r7, lr}
 8007a10:	b088      	sub	sp, #32
 8007a12:	af00      	add	r7, sp, #0
 8007a14:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	e853 3f00 	ldrex	r3, [r3]
 8007a22:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a2a:	61fb      	str	r3, [r7, #28]
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	461a      	mov	r2, r3
 8007a32:	69fb      	ldr	r3, [r7, #28]
 8007a34:	61bb      	str	r3, [r7, #24]
 8007a36:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a38:	6979      	ldr	r1, [r7, #20]
 8007a3a:	69ba      	ldr	r2, [r7, #24]
 8007a3c:	e841 2300 	strex	r3, r2, [r1]
 8007a40:	613b      	str	r3, [r7, #16]
   return(result);
 8007a42:	693b      	ldr	r3, [r7, #16]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d1e6      	bne.n	8007a16 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2220      	movs	r2, #32
 8007a4c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2200      	movs	r2, #0
 8007a52:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007a54:	6878      	ldr	r0, [r7, #4]
 8007a56:	f7ff fb11 	bl	800707c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a5a:	bf00      	nop
 8007a5c:	3720      	adds	r7, #32
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}

08007a62 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007a62:	b580      	push	{r7, lr}
 8007a64:	b096      	sub	sp, #88	; 0x58
 8007a66:	af00      	add	r7, sp, #0
 8007a68:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007a70:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a78:	2b22      	cmp	r3, #34	; 0x22
 8007a7a:	f040 8094 	bne.w	8007ba6 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007a84:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007a88:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8007a8c:	b2d9      	uxtb	r1, r3
 8007a8e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007a92:	b2da      	uxtb	r2, r3
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a98:	400a      	ands	r2, r1
 8007a9a:	b2d2      	uxtb	r2, r2
 8007a9c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007aa2:	1c5a      	adds	r2, r3, #1
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007aae:	b29b      	uxth	r3, r3
 8007ab0:	3b01      	subs	r3, #1
 8007ab2:	b29a      	uxth	r2, r3
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007ac0:	b29b      	uxth	r3, r3
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d177      	bne.n	8007bb6 <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007acc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ace:	e853 3f00 	ldrex	r3, [r3]
 8007ad2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007ad4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ad6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007ada:	653b      	str	r3, [r7, #80]	; 0x50
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	461a      	mov	r2, r3
 8007ae2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007ae4:	647b      	str	r3, [r7, #68]	; 0x44
 8007ae6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ae8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007aea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007aec:	e841 2300 	strex	r3, r2, [r1]
 8007af0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007af2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d1e6      	bne.n	8007ac6 <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	3308      	adds	r3, #8
 8007afe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b02:	e853 3f00 	ldrex	r3, [r3]
 8007b06:	623b      	str	r3, [r7, #32]
   return(result);
 8007b08:	6a3b      	ldr	r3, [r7, #32]
 8007b0a:	f023 0301 	bic.w	r3, r3, #1
 8007b0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	3308      	adds	r3, #8
 8007b16:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007b18:	633a      	str	r2, [r7, #48]	; 0x30
 8007b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b1c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007b1e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b20:	e841 2300 	strex	r3, r2, [r1]
 8007b24:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d1e5      	bne.n	8007af8 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2220      	movs	r2, #32
 8007b30:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2200      	movs	r2, #0
 8007b36:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d12e      	bne.n	8007b9e <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2200      	movs	r2, #0
 8007b44:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	e853 3f00 	ldrex	r3, [r3]
 8007b52:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	f023 0310 	bic.w	r3, r3, #16
 8007b5a:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	461a      	mov	r2, r3
 8007b62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b64:	61fb      	str	r3, [r7, #28]
 8007b66:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b68:	69b9      	ldr	r1, [r7, #24]
 8007b6a:	69fa      	ldr	r2, [r7, #28]
 8007b6c:	e841 2300 	strex	r3, r2, [r1]
 8007b70:	617b      	str	r3, [r7, #20]
   return(result);
 8007b72:	697b      	ldr	r3, [r7, #20]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d1e6      	bne.n	8007b46 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	69db      	ldr	r3, [r3, #28]
 8007b7e:	f003 0310 	and.w	r3, r3, #16
 8007b82:	2b10      	cmp	r3, #16
 8007b84:	d103      	bne.n	8007b8e <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	2210      	movs	r2, #16
 8007b8c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007b94:	4619      	mov	r1, r3
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f7ff fa84 	bl	80070a4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007b9c:	e00b      	b.n	8007bb6 <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8007b9e:	6878      	ldr	r0, [r7, #4]
 8007ba0:	f7f9 f9e8 	bl	8000f74 <HAL_UART_RxCpltCallback>
}
 8007ba4:	e007      	b.n	8007bb6 <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	699a      	ldr	r2, [r3, #24]
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f042 0208 	orr.w	r2, r2, #8
 8007bb4:	619a      	str	r2, [r3, #24]
}
 8007bb6:	bf00      	nop
 8007bb8:	3758      	adds	r7, #88	; 0x58
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}

08007bbe <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007bbe:	b580      	push	{r7, lr}
 8007bc0:	b096      	sub	sp, #88	; 0x58
 8007bc2:	af00      	add	r7, sp, #0
 8007bc4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007bcc:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007bd4:	2b22      	cmp	r3, #34	; 0x22
 8007bd6:	f040 8094 	bne.w	8007d02 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007be0:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007be8:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8007bea:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8007bee:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007bf2:	4013      	ands	r3, r2
 8007bf4:	b29a      	uxth	r2, r3
 8007bf6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007bf8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bfe:	1c9a      	adds	r2, r3, #2
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c0a:	b29b      	uxth	r3, r3
 8007c0c:	3b01      	subs	r3, #1
 8007c0e:	b29a      	uxth	r2, r3
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c1c:	b29b      	uxth	r3, r3
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d177      	bne.n	8007d12 <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c2a:	e853 3f00 	ldrex	r3, [r3]
 8007c2e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c32:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007c36:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	461a      	mov	r2, r3
 8007c3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c40:	643b      	str	r3, [r7, #64]	; 0x40
 8007c42:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c44:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007c46:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007c48:	e841 2300 	strex	r3, r2, [r1]
 8007c4c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007c4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d1e6      	bne.n	8007c22 <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	3308      	adds	r3, #8
 8007c5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c5c:	6a3b      	ldr	r3, [r7, #32]
 8007c5e:	e853 3f00 	ldrex	r3, [r3]
 8007c62:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c64:	69fb      	ldr	r3, [r7, #28]
 8007c66:	f023 0301 	bic.w	r3, r3, #1
 8007c6a:	64bb      	str	r3, [r7, #72]	; 0x48
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	3308      	adds	r3, #8
 8007c72:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007c74:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007c76:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c78:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007c7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007c7c:	e841 2300 	strex	r3, r2, [r1]
 8007c80:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d1e5      	bne.n	8007c54 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2220      	movs	r2, #32
 8007c8c:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2200      	movs	r2, #0
 8007c92:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c98:	2b01      	cmp	r3, #1
 8007c9a:	d12e      	bne.n	8007cfa <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	e853 3f00 	ldrex	r3, [r3]
 8007cae:	60bb      	str	r3, [r7, #8]
   return(result);
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	f023 0310 	bic.w	r3, r3, #16
 8007cb6:	647b      	str	r3, [r7, #68]	; 0x44
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	461a      	mov	r2, r3
 8007cbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007cc0:	61bb      	str	r3, [r7, #24]
 8007cc2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cc4:	6979      	ldr	r1, [r7, #20]
 8007cc6:	69ba      	ldr	r2, [r7, #24]
 8007cc8:	e841 2300 	strex	r3, r2, [r1]
 8007ccc:	613b      	str	r3, [r7, #16]
   return(result);
 8007cce:	693b      	ldr	r3, [r7, #16]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d1e6      	bne.n	8007ca2 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	69db      	ldr	r3, [r3, #28]
 8007cda:	f003 0310 	and.w	r3, r3, #16
 8007cde:	2b10      	cmp	r3, #16
 8007ce0:	d103      	bne.n	8007cea <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	2210      	movs	r2, #16
 8007ce8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007cf0:	4619      	mov	r1, r3
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f7ff f9d6 	bl	80070a4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007cf8:	e00b      	b.n	8007d12 <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	f7f9 f93a 	bl	8000f74 <HAL_UART_RxCpltCallback>
}
 8007d00:	e007      	b.n	8007d12 <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	699a      	ldr	r2, [r3, #24]
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f042 0208 	orr.w	r2, r2, #8
 8007d10:	619a      	str	r2, [r3, #24]
}
 8007d12:	bf00      	nop
 8007d14:	3758      	adds	r7, #88	; 0x58
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}

08007d1a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007d1a:	b480      	push	{r7}
 8007d1c:	b083      	sub	sp, #12
 8007d1e:	af00      	add	r7, sp, #0
 8007d20:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007d22:	bf00      	nop
 8007d24:	370c      	adds	r7, #12
 8007d26:	46bd      	mov	sp, r7
 8007d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2c:	4770      	bx	lr
	...

08007d30 <__libc_init_array>:
 8007d30:	b570      	push	{r4, r5, r6, lr}
 8007d32:	4e0d      	ldr	r6, [pc, #52]	; (8007d68 <__libc_init_array+0x38>)
 8007d34:	4c0d      	ldr	r4, [pc, #52]	; (8007d6c <__libc_init_array+0x3c>)
 8007d36:	1ba4      	subs	r4, r4, r6
 8007d38:	10a4      	asrs	r4, r4, #2
 8007d3a:	2500      	movs	r5, #0
 8007d3c:	42a5      	cmp	r5, r4
 8007d3e:	d109      	bne.n	8007d54 <__libc_init_array+0x24>
 8007d40:	4e0b      	ldr	r6, [pc, #44]	; (8007d70 <__libc_init_array+0x40>)
 8007d42:	4c0c      	ldr	r4, [pc, #48]	; (8007d74 <__libc_init_array+0x44>)
 8007d44:	f001 f832 	bl	8008dac <_init>
 8007d48:	1ba4      	subs	r4, r4, r6
 8007d4a:	10a4      	asrs	r4, r4, #2
 8007d4c:	2500      	movs	r5, #0
 8007d4e:	42a5      	cmp	r5, r4
 8007d50:	d105      	bne.n	8007d5e <__libc_init_array+0x2e>
 8007d52:	bd70      	pop	{r4, r5, r6, pc}
 8007d54:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007d58:	4798      	blx	r3
 8007d5a:	3501      	adds	r5, #1
 8007d5c:	e7ee      	b.n	8007d3c <__libc_init_array+0xc>
 8007d5e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007d62:	4798      	blx	r3
 8007d64:	3501      	adds	r5, #1
 8007d66:	e7f2      	b.n	8007d4e <__libc_init_array+0x1e>
 8007d68:	08009048 	.word	0x08009048
 8007d6c:	08009048 	.word	0x08009048
 8007d70:	08009048 	.word	0x08009048
 8007d74:	0800904c 	.word	0x0800904c

08007d78 <memset>:
 8007d78:	4402      	add	r2, r0
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	4293      	cmp	r3, r2
 8007d7e:	d100      	bne.n	8007d82 <memset+0xa>
 8007d80:	4770      	bx	lr
 8007d82:	f803 1b01 	strb.w	r1, [r3], #1
 8007d86:	e7f9      	b.n	8007d7c <memset+0x4>

08007d88 <sin>:
 8007d88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007d8a:	ec51 0b10 	vmov	r0, r1, d0
 8007d8e:	4a20      	ldr	r2, [pc, #128]	; (8007e10 <sin+0x88>)
 8007d90:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007d94:	4293      	cmp	r3, r2
 8007d96:	dc07      	bgt.n	8007da8 <sin+0x20>
 8007d98:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8007e08 <sin+0x80>
 8007d9c:	2000      	movs	r0, #0
 8007d9e:	f000 fe37 	bl	8008a10 <__kernel_sin>
 8007da2:	ec51 0b10 	vmov	r0, r1, d0
 8007da6:	e007      	b.n	8007db8 <sin+0x30>
 8007da8:	4a1a      	ldr	r2, [pc, #104]	; (8007e14 <sin+0x8c>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	dd09      	ble.n	8007dc2 <sin+0x3a>
 8007dae:	ee10 2a10 	vmov	r2, s0
 8007db2:	460b      	mov	r3, r1
 8007db4:	f7f8 fa14 	bl	80001e0 <__aeabi_dsub>
 8007db8:	ec41 0b10 	vmov	d0, r0, r1
 8007dbc:	b005      	add	sp, #20
 8007dbe:	f85d fb04 	ldr.w	pc, [sp], #4
 8007dc2:	4668      	mov	r0, sp
 8007dc4:	f000 f828 	bl	8007e18 <__ieee754_rem_pio2>
 8007dc8:	f000 0003 	and.w	r0, r0, #3
 8007dcc:	2801      	cmp	r0, #1
 8007dce:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007dd2:	ed9d 0b00 	vldr	d0, [sp]
 8007dd6:	d004      	beq.n	8007de2 <sin+0x5a>
 8007dd8:	2802      	cmp	r0, #2
 8007dda:	d005      	beq.n	8007de8 <sin+0x60>
 8007ddc:	b970      	cbnz	r0, 8007dfc <sin+0x74>
 8007dde:	2001      	movs	r0, #1
 8007de0:	e7dd      	b.n	8007d9e <sin+0x16>
 8007de2:	f000 fa0d 	bl	8008200 <__kernel_cos>
 8007de6:	e7dc      	b.n	8007da2 <sin+0x1a>
 8007de8:	2001      	movs	r0, #1
 8007dea:	f000 fe11 	bl	8008a10 <__kernel_sin>
 8007dee:	ec53 2b10 	vmov	r2, r3, d0
 8007df2:	ee10 0a10 	vmov	r0, s0
 8007df6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007dfa:	e7dd      	b.n	8007db8 <sin+0x30>
 8007dfc:	f000 fa00 	bl	8008200 <__kernel_cos>
 8007e00:	e7f5      	b.n	8007dee <sin+0x66>
 8007e02:	bf00      	nop
 8007e04:	f3af 8000 	nop.w
	...
 8007e10:	3fe921fb 	.word	0x3fe921fb
 8007e14:	7fefffff 	.word	0x7fefffff

08007e18 <__ieee754_rem_pio2>:
 8007e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e1c:	ec57 6b10 	vmov	r6, r7, d0
 8007e20:	4bc3      	ldr	r3, [pc, #780]	; (8008130 <__ieee754_rem_pio2+0x318>)
 8007e22:	b08d      	sub	sp, #52	; 0x34
 8007e24:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8007e28:	4598      	cmp	r8, r3
 8007e2a:	4604      	mov	r4, r0
 8007e2c:	9704      	str	r7, [sp, #16]
 8007e2e:	dc07      	bgt.n	8007e40 <__ieee754_rem_pio2+0x28>
 8007e30:	2200      	movs	r2, #0
 8007e32:	2300      	movs	r3, #0
 8007e34:	ed84 0b00 	vstr	d0, [r4]
 8007e38:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8007e3c:	2500      	movs	r5, #0
 8007e3e:	e027      	b.n	8007e90 <__ieee754_rem_pio2+0x78>
 8007e40:	4bbc      	ldr	r3, [pc, #752]	; (8008134 <__ieee754_rem_pio2+0x31c>)
 8007e42:	4598      	cmp	r8, r3
 8007e44:	dc75      	bgt.n	8007f32 <__ieee754_rem_pio2+0x11a>
 8007e46:	9b04      	ldr	r3, [sp, #16]
 8007e48:	4dbb      	ldr	r5, [pc, #748]	; (8008138 <__ieee754_rem_pio2+0x320>)
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	ee10 0a10 	vmov	r0, s0
 8007e50:	a3a9      	add	r3, pc, #676	; (adr r3, 80080f8 <__ieee754_rem_pio2+0x2e0>)
 8007e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e56:	4639      	mov	r1, r7
 8007e58:	dd36      	ble.n	8007ec8 <__ieee754_rem_pio2+0xb0>
 8007e5a:	f7f8 f9c1 	bl	80001e0 <__aeabi_dsub>
 8007e5e:	45a8      	cmp	r8, r5
 8007e60:	4606      	mov	r6, r0
 8007e62:	460f      	mov	r7, r1
 8007e64:	d018      	beq.n	8007e98 <__ieee754_rem_pio2+0x80>
 8007e66:	a3a6      	add	r3, pc, #664	; (adr r3, 8008100 <__ieee754_rem_pio2+0x2e8>)
 8007e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e6c:	f7f8 f9b8 	bl	80001e0 <__aeabi_dsub>
 8007e70:	4602      	mov	r2, r0
 8007e72:	460b      	mov	r3, r1
 8007e74:	e9c4 2300 	strd	r2, r3, [r4]
 8007e78:	4630      	mov	r0, r6
 8007e7a:	4639      	mov	r1, r7
 8007e7c:	f7f8 f9b0 	bl	80001e0 <__aeabi_dsub>
 8007e80:	a39f      	add	r3, pc, #636	; (adr r3, 8008100 <__ieee754_rem_pio2+0x2e8>)
 8007e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e86:	f7f8 f9ab 	bl	80001e0 <__aeabi_dsub>
 8007e8a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007e8e:	2501      	movs	r5, #1
 8007e90:	4628      	mov	r0, r5
 8007e92:	b00d      	add	sp, #52	; 0x34
 8007e94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e98:	a39b      	add	r3, pc, #620	; (adr r3, 8008108 <__ieee754_rem_pio2+0x2f0>)
 8007e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e9e:	f7f8 f99f 	bl	80001e0 <__aeabi_dsub>
 8007ea2:	a39b      	add	r3, pc, #620	; (adr r3, 8008110 <__ieee754_rem_pio2+0x2f8>)
 8007ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ea8:	4606      	mov	r6, r0
 8007eaa:	460f      	mov	r7, r1
 8007eac:	f7f8 f998 	bl	80001e0 <__aeabi_dsub>
 8007eb0:	4602      	mov	r2, r0
 8007eb2:	460b      	mov	r3, r1
 8007eb4:	e9c4 2300 	strd	r2, r3, [r4]
 8007eb8:	4630      	mov	r0, r6
 8007eba:	4639      	mov	r1, r7
 8007ebc:	f7f8 f990 	bl	80001e0 <__aeabi_dsub>
 8007ec0:	a393      	add	r3, pc, #588	; (adr r3, 8008110 <__ieee754_rem_pio2+0x2f8>)
 8007ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ec6:	e7de      	b.n	8007e86 <__ieee754_rem_pio2+0x6e>
 8007ec8:	f7f8 f98c 	bl	80001e4 <__adddf3>
 8007ecc:	45a8      	cmp	r8, r5
 8007ece:	4606      	mov	r6, r0
 8007ed0:	460f      	mov	r7, r1
 8007ed2:	d016      	beq.n	8007f02 <__ieee754_rem_pio2+0xea>
 8007ed4:	a38a      	add	r3, pc, #552	; (adr r3, 8008100 <__ieee754_rem_pio2+0x2e8>)
 8007ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eda:	f7f8 f983 	bl	80001e4 <__adddf3>
 8007ede:	4602      	mov	r2, r0
 8007ee0:	460b      	mov	r3, r1
 8007ee2:	e9c4 2300 	strd	r2, r3, [r4]
 8007ee6:	4630      	mov	r0, r6
 8007ee8:	4639      	mov	r1, r7
 8007eea:	f7f8 f979 	bl	80001e0 <__aeabi_dsub>
 8007eee:	a384      	add	r3, pc, #528	; (adr r3, 8008100 <__ieee754_rem_pio2+0x2e8>)
 8007ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ef4:	f7f8 f976 	bl	80001e4 <__adddf3>
 8007ef8:	f04f 35ff 	mov.w	r5, #4294967295
 8007efc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007f00:	e7c6      	b.n	8007e90 <__ieee754_rem_pio2+0x78>
 8007f02:	a381      	add	r3, pc, #516	; (adr r3, 8008108 <__ieee754_rem_pio2+0x2f0>)
 8007f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f08:	f7f8 f96c 	bl	80001e4 <__adddf3>
 8007f0c:	a380      	add	r3, pc, #512	; (adr r3, 8008110 <__ieee754_rem_pio2+0x2f8>)
 8007f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f12:	4606      	mov	r6, r0
 8007f14:	460f      	mov	r7, r1
 8007f16:	f7f8 f965 	bl	80001e4 <__adddf3>
 8007f1a:	4602      	mov	r2, r0
 8007f1c:	460b      	mov	r3, r1
 8007f1e:	e9c4 2300 	strd	r2, r3, [r4]
 8007f22:	4630      	mov	r0, r6
 8007f24:	4639      	mov	r1, r7
 8007f26:	f7f8 f95b 	bl	80001e0 <__aeabi_dsub>
 8007f2a:	a379      	add	r3, pc, #484	; (adr r3, 8008110 <__ieee754_rem_pio2+0x2f8>)
 8007f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f30:	e7e0      	b.n	8007ef4 <__ieee754_rem_pio2+0xdc>
 8007f32:	4b82      	ldr	r3, [pc, #520]	; (800813c <__ieee754_rem_pio2+0x324>)
 8007f34:	4598      	cmp	r8, r3
 8007f36:	f300 80d0 	bgt.w	80080da <__ieee754_rem_pio2+0x2c2>
 8007f3a:	f000 fe23 	bl	8008b84 <fabs>
 8007f3e:	ec57 6b10 	vmov	r6, r7, d0
 8007f42:	ee10 0a10 	vmov	r0, s0
 8007f46:	a374      	add	r3, pc, #464	; (adr r3, 8008118 <__ieee754_rem_pio2+0x300>)
 8007f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f4c:	4639      	mov	r1, r7
 8007f4e:	f7f8 faff 	bl	8000550 <__aeabi_dmul>
 8007f52:	2200      	movs	r2, #0
 8007f54:	4b7a      	ldr	r3, [pc, #488]	; (8008140 <__ieee754_rem_pio2+0x328>)
 8007f56:	f7f8 f945 	bl	80001e4 <__adddf3>
 8007f5a:	f7f8 fd93 	bl	8000a84 <__aeabi_d2iz>
 8007f5e:	4605      	mov	r5, r0
 8007f60:	f7f8 fa8c 	bl	800047c <__aeabi_i2d>
 8007f64:	a364      	add	r3, pc, #400	; (adr r3, 80080f8 <__ieee754_rem_pio2+0x2e0>)
 8007f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f6e:	f7f8 faef 	bl	8000550 <__aeabi_dmul>
 8007f72:	4602      	mov	r2, r0
 8007f74:	460b      	mov	r3, r1
 8007f76:	4630      	mov	r0, r6
 8007f78:	4639      	mov	r1, r7
 8007f7a:	f7f8 f931 	bl	80001e0 <__aeabi_dsub>
 8007f7e:	a360      	add	r3, pc, #384	; (adr r3, 8008100 <__ieee754_rem_pio2+0x2e8>)
 8007f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f84:	4682      	mov	sl, r0
 8007f86:	468b      	mov	fp, r1
 8007f88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f8c:	f7f8 fae0 	bl	8000550 <__aeabi_dmul>
 8007f90:	2d1f      	cmp	r5, #31
 8007f92:	4606      	mov	r6, r0
 8007f94:	460f      	mov	r7, r1
 8007f96:	dc0c      	bgt.n	8007fb2 <__ieee754_rem_pio2+0x19a>
 8007f98:	1e6a      	subs	r2, r5, #1
 8007f9a:	4b6a      	ldr	r3, [pc, #424]	; (8008144 <__ieee754_rem_pio2+0x32c>)
 8007f9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fa0:	4543      	cmp	r3, r8
 8007fa2:	d006      	beq.n	8007fb2 <__ieee754_rem_pio2+0x19a>
 8007fa4:	4632      	mov	r2, r6
 8007fa6:	463b      	mov	r3, r7
 8007fa8:	4650      	mov	r0, sl
 8007faa:	4659      	mov	r1, fp
 8007fac:	f7f8 f918 	bl	80001e0 <__aeabi_dsub>
 8007fb0:	e00e      	b.n	8007fd0 <__ieee754_rem_pio2+0x1b8>
 8007fb2:	4632      	mov	r2, r6
 8007fb4:	463b      	mov	r3, r7
 8007fb6:	4650      	mov	r0, sl
 8007fb8:	4659      	mov	r1, fp
 8007fba:	f7f8 f911 	bl	80001e0 <__aeabi_dsub>
 8007fbe:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007fc2:	9305      	str	r3, [sp, #20]
 8007fc4:	9a05      	ldr	r2, [sp, #20]
 8007fc6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007fca:	1ad3      	subs	r3, r2, r3
 8007fcc:	2b10      	cmp	r3, #16
 8007fce:	dc02      	bgt.n	8007fd6 <__ieee754_rem_pio2+0x1be>
 8007fd0:	e9c4 0100 	strd	r0, r1, [r4]
 8007fd4:	e039      	b.n	800804a <__ieee754_rem_pio2+0x232>
 8007fd6:	a34c      	add	r3, pc, #304	; (adr r3, 8008108 <__ieee754_rem_pio2+0x2f0>)
 8007fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fdc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007fe0:	f7f8 fab6 	bl	8000550 <__aeabi_dmul>
 8007fe4:	4606      	mov	r6, r0
 8007fe6:	460f      	mov	r7, r1
 8007fe8:	4602      	mov	r2, r0
 8007fea:	460b      	mov	r3, r1
 8007fec:	4650      	mov	r0, sl
 8007fee:	4659      	mov	r1, fp
 8007ff0:	f7f8 f8f6 	bl	80001e0 <__aeabi_dsub>
 8007ff4:	4602      	mov	r2, r0
 8007ff6:	460b      	mov	r3, r1
 8007ff8:	4680      	mov	r8, r0
 8007ffa:	4689      	mov	r9, r1
 8007ffc:	4650      	mov	r0, sl
 8007ffe:	4659      	mov	r1, fp
 8008000:	f7f8 f8ee 	bl	80001e0 <__aeabi_dsub>
 8008004:	4632      	mov	r2, r6
 8008006:	463b      	mov	r3, r7
 8008008:	f7f8 f8ea 	bl	80001e0 <__aeabi_dsub>
 800800c:	a340      	add	r3, pc, #256	; (adr r3, 8008110 <__ieee754_rem_pio2+0x2f8>)
 800800e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008012:	4606      	mov	r6, r0
 8008014:	460f      	mov	r7, r1
 8008016:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800801a:	f7f8 fa99 	bl	8000550 <__aeabi_dmul>
 800801e:	4632      	mov	r2, r6
 8008020:	463b      	mov	r3, r7
 8008022:	f7f8 f8dd 	bl	80001e0 <__aeabi_dsub>
 8008026:	4602      	mov	r2, r0
 8008028:	460b      	mov	r3, r1
 800802a:	4606      	mov	r6, r0
 800802c:	460f      	mov	r7, r1
 800802e:	4640      	mov	r0, r8
 8008030:	4649      	mov	r1, r9
 8008032:	f7f8 f8d5 	bl	80001e0 <__aeabi_dsub>
 8008036:	9a05      	ldr	r2, [sp, #20]
 8008038:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800803c:	1ad3      	subs	r3, r2, r3
 800803e:	2b31      	cmp	r3, #49	; 0x31
 8008040:	dc20      	bgt.n	8008084 <__ieee754_rem_pio2+0x26c>
 8008042:	e9c4 0100 	strd	r0, r1, [r4]
 8008046:	46c2      	mov	sl, r8
 8008048:	46cb      	mov	fp, r9
 800804a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800804e:	4650      	mov	r0, sl
 8008050:	4642      	mov	r2, r8
 8008052:	464b      	mov	r3, r9
 8008054:	4659      	mov	r1, fp
 8008056:	f7f8 f8c3 	bl	80001e0 <__aeabi_dsub>
 800805a:	463b      	mov	r3, r7
 800805c:	4632      	mov	r2, r6
 800805e:	f7f8 f8bf 	bl	80001e0 <__aeabi_dsub>
 8008062:	9b04      	ldr	r3, [sp, #16]
 8008064:	2b00      	cmp	r3, #0
 8008066:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800806a:	f6bf af11 	bge.w	8007e90 <__ieee754_rem_pio2+0x78>
 800806e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008072:	6063      	str	r3, [r4, #4]
 8008074:	f8c4 8000 	str.w	r8, [r4]
 8008078:	60a0      	str	r0, [r4, #8]
 800807a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800807e:	60e3      	str	r3, [r4, #12]
 8008080:	426d      	negs	r5, r5
 8008082:	e705      	b.n	8007e90 <__ieee754_rem_pio2+0x78>
 8008084:	a326      	add	r3, pc, #152	; (adr r3, 8008120 <__ieee754_rem_pio2+0x308>)
 8008086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800808a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800808e:	f7f8 fa5f 	bl	8000550 <__aeabi_dmul>
 8008092:	4606      	mov	r6, r0
 8008094:	460f      	mov	r7, r1
 8008096:	4602      	mov	r2, r0
 8008098:	460b      	mov	r3, r1
 800809a:	4640      	mov	r0, r8
 800809c:	4649      	mov	r1, r9
 800809e:	f7f8 f89f 	bl	80001e0 <__aeabi_dsub>
 80080a2:	4602      	mov	r2, r0
 80080a4:	460b      	mov	r3, r1
 80080a6:	4682      	mov	sl, r0
 80080a8:	468b      	mov	fp, r1
 80080aa:	4640      	mov	r0, r8
 80080ac:	4649      	mov	r1, r9
 80080ae:	f7f8 f897 	bl	80001e0 <__aeabi_dsub>
 80080b2:	4632      	mov	r2, r6
 80080b4:	463b      	mov	r3, r7
 80080b6:	f7f8 f893 	bl	80001e0 <__aeabi_dsub>
 80080ba:	a31b      	add	r3, pc, #108	; (adr r3, 8008128 <__ieee754_rem_pio2+0x310>)
 80080bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c0:	4606      	mov	r6, r0
 80080c2:	460f      	mov	r7, r1
 80080c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80080c8:	f7f8 fa42 	bl	8000550 <__aeabi_dmul>
 80080cc:	4632      	mov	r2, r6
 80080ce:	463b      	mov	r3, r7
 80080d0:	f7f8 f886 	bl	80001e0 <__aeabi_dsub>
 80080d4:	4606      	mov	r6, r0
 80080d6:	460f      	mov	r7, r1
 80080d8:	e764      	b.n	8007fa4 <__ieee754_rem_pio2+0x18c>
 80080da:	4b1b      	ldr	r3, [pc, #108]	; (8008148 <__ieee754_rem_pio2+0x330>)
 80080dc:	4598      	cmp	r8, r3
 80080de:	dd35      	ble.n	800814c <__ieee754_rem_pio2+0x334>
 80080e0:	ee10 2a10 	vmov	r2, s0
 80080e4:	463b      	mov	r3, r7
 80080e6:	4630      	mov	r0, r6
 80080e8:	4639      	mov	r1, r7
 80080ea:	f7f8 f879 	bl	80001e0 <__aeabi_dsub>
 80080ee:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80080f2:	e9c4 0100 	strd	r0, r1, [r4]
 80080f6:	e6a1      	b.n	8007e3c <__ieee754_rem_pio2+0x24>
 80080f8:	54400000 	.word	0x54400000
 80080fc:	3ff921fb 	.word	0x3ff921fb
 8008100:	1a626331 	.word	0x1a626331
 8008104:	3dd0b461 	.word	0x3dd0b461
 8008108:	1a600000 	.word	0x1a600000
 800810c:	3dd0b461 	.word	0x3dd0b461
 8008110:	2e037073 	.word	0x2e037073
 8008114:	3ba3198a 	.word	0x3ba3198a
 8008118:	6dc9c883 	.word	0x6dc9c883
 800811c:	3fe45f30 	.word	0x3fe45f30
 8008120:	2e000000 	.word	0x2e000000
 8008124:	3ba3198a 	.word	0x3ba3198a
 8008128:	252049c1 	.word	0x252049c1
 800812c:	397b839a 	.word	0x397b839a
 8008130:	3fe921fb 	.word	0x3fe921fb
 8008134:	4002d97b 	.word	0x4002d97b
 8008138:	3ff921fb 	.word	0x3ff921fb
 800813c:	413921fb 	.word	0x413921fb
 8008140:	3fe00000 	.word	0x3fe00000
 8008144:	08008e6c 	.word	0x08008e6c
 8008148:	7fefffff 	.word	0x7fefffff
 800814c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8008150:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8008154:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8008158:	4630      	mov	r0, r6
 800815a:	460f      	mov	r7, r1
 800815c:	f7f8 fc92 	bl	8000a84 <__aeabi_d2iz>
 8008160:	f7f8 f98c 	bl	800047c <__aeabi_i2d>
 8008164:	4602      	mov	r2, r0
 8008166:	460b      	mov	r3, r1
 8008168:	4630      	mov	r0, r6
 800816a:	4639      	mov	r1, r7
 800816c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008170:	f7f8 f836 	bl	80001e0 <__aeabi_dsub>
 8008174:	2200      	movs	r2, #0
 8008176:	4b1f      	ldr	r3, [pc, #124]	; (80081f4 <__ieee754_rem_pio2+0x3dc>)
 8008178:	f7f8 f9ea 	bl	8000550 <__aeabi_dmul>
 800817c:	460f      	mov	r7, r1
 800817e:	4606      	mov	r6, r0
 8008180:	f7f8 fc80 	bl	8000a84 <__aeabi_d2iz>
 8008184:	f7f8 f97a 	bl	800047c <__aeabi_i2d>
 8008188:	4602      	mov	r2, r0
 800818a:	460b      	mov	r3, r1
 800818c:	4630      	mov	r0, r6
 800818e:	4639      	mov	r1, r7
 8008190:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008194:	f7f8 f824 	bl	80001e0 <__aeabi_dsub>
 8008198:	2200      	movs	r2, #0
 800819a:	4b16      	ldr	r3, [pc, #88]	; (80081f4 <__ieee754_rem_pio2+0x3dc>)
 800819c:	f7f8 f9d8 	bl	8000550 <__aeabi_dmul>
 80081a0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80081a4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80081a8:	f04f 0803 	mov.w	r8, #3
 80081ac:	2600      	movs	r6, #0
 80081ae:	2700      	movs	r7, #0
 80081b0:	4632      	mov	r2, r6
 80081b2:	463b      	mov	r3, r7
 80081b4:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80081b8:	f108 3aff 	add.w	sl, r8, #4294967295
 80081bc:	f7f8 fc30 	bl	8000a20 <__aeabi_dcmpeq>
 80081c0:	b9b0      	cbnz	r0, 80081f0 <__ieee754_rem_pio2+0x3d8>
 80081c2:	4b0d      	ldr	r3, [pc, #52]	; (80081f8 <__ieee754_rem_pio2+0x3e0>)
 80081c4:	9301      	str	r3, [sp, #4]
 80081c6:	2302      	movs	r3, #2
 80081c8:	9300      	str	r3, [sp, #0]
 80081ca:	462a      	mov	r2, r5
 80081cc:	4643      	mov	r3, r8
 80081ce:	4621      	mov	r1, r4
 80081d0:	a806      	add	r0, sp, #24
 80081d2:	f000 f8dd 	bl	8008390 <__kernel_rem_pio2>
 80081d6:	9b04      	ldr	r3, [sp, #16]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	4605      	mov	r5, r0
 80081dc:	f6bf ae58 	bge.w	8007e90 <__ieee754_rem_pio2+0x78>
 80081e0:	6863      	ldr	r3, [r4, #4]
 80081e2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80081e6:	6063      	str	r3, [r4, #4]
 80081e8:	68e3      	ldr	r3, [r4, #12]
 80081ea:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80081ee:	e746      	b.n	800807e <__ieee754_rem_pio2+0x266>
 80081f0:	46d0      	mov	r8, sl
 80081f2:	e7dd      	b.n	80081b0 <__ieee754_rem_pio2+0x398>
 80081f4:	41700000 	.word	0x41700000
 80081f8:	08008eec 	.word	0x08008eec
 80081fc:	00000000 	.word	0x00000000

08008200 <__kernel_cos>:
 8008200:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008204:	ec59 8b10 	vmov	r8, r9, d0
 8008208:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 800820c:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8008210:	ed2d 8b02 	vpush	{d8}
 8008214:	eeb0 8a41 	vmov.f32	s16, s2
 8008218:	eef0 8a61 	vmov.f32	s17, s3
 800821c:	da07      	bge.n	800822e <__kernel_cos+0x2e>
 800821e:	ee10 0a10 	vmov	r0, s0
 8008222:	4649      	mov	r1, r9
 8008224:	f7f8 fc2e 	bl	8000a84 <__aeabi_d2iz>
 8008228:	2800      	cmp	r0, #0
 800822a:	f000 8089 	beq.w	8008340 <__kernel_cos+0x140>
 800822e:	4642      	mov	r2, r8
 8008230:	464b      	mov	r3, r9
 8008232:	4640      	mov	r0, r8
 8008234:	4649      	mov	r1, r9
 8008236:	f7f8 f98b 	bl	8000550 <__aeabi_dmul>
 800823a:	2200      	movs	r2, #0
 800823c:	4b4e      	ldr	r3, [pc, #312]	; (8008378 <__kernel_cos+0x178>)
 800823e:	4604      	mov	r4, r0
 8008240:	460d      	mov	r5, r1
 8008242:	f7f8 f985 	bl	8000550 <__aeabi_dmul>
 8008246:	a340      	add	r3, pc, #256	; (adr r3, 8008348 <__kernel_cos+0x148>)
 8008248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800824c:	4682      	mov	sl, r0
 800824e:	468b      	mov	fp, r1
 8008250:	4620      	mov	r0, r4
 8008252:	4629      	mov	r1, r5
 8008254:	f7f8 f97c 	bl	8000550 <__aeabi_dmul>
 8008258:	a33d      	add	r3, pc, #244	; (adr r3, 8008350 <__kernel_cos+0x150>)
 800825a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800825e:	f7f7 ffc1 	bl	80001e4 <__adddf3>
 8008262:	4622      	mov	r2, r4
 8008264:	462b      	mov	r3, r5
 8008266:	f7f8 f973 	bl	8000550 <__aeabi_dmul>
 800826a:	a33b      	add	r3, pc, #236	; (adr r3, 8008358 <__kernel_cos+0x158>)
 800826c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008270:	f7f7 ffb6 	bl	80001e0 <__aeabi_dsub>
 8008274:	4622      	mov	r2, r4
 8008276:	462b      	mov	r3, r5
 8008278:	f7f8 f96a 	bl	8000550 <__aeabi_dmul>
 800827c:	a338      	add	r3, pc, #224	; (adr r3, 8008360 <__kernel_cos+0x160>)
 800827e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008282:	f7f7 ffaf 	bl	80001e4 <__adddf3>
 8008286:	4622      	mov	r2, r4
 8008288:	462b      	mov	r3, r5
 800828a:	f7f8 f961 	bl	8000550 <__aeabi_dmul>
 800828e:	a336      	add	r3, pc, #216	; (adr r3, 8008368 <__kernel_cos+0x168>)
 8008290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008294:	f7f7 ffa4 	bl	80001e0 <__aeabi_dsub>
 8008298:	4622      	mov	r2, r4
 800829a:	462b      	mov	r3, r5
 800829c:	f7f8 f958 	bl	8000550 <__aeabi_dmul>
 80082a0:	a333      	add	r3, pc, #204	; (adr r3, 8008370 <__kernel_cos+0x170>)
 80082a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a6:	f7f7 ff9d 	bl	80001e4 <__adddf3>
 80082aa:	4622      	mov	r2, r4
 80082ac:	462b      	mov	r3, r5
 80082ae:	f7f8 f94f 	bl	8000550 <__aeabi_dmul>
 80082b2:	4622      	mov	r2, r4
 80082b4:	462b      	mov	r3, r5
 80082b6:	f7f8 f94b 	bl	8000550 <__aeabi_dmul>
 80082ba:	ec53 2b18 	vmov	r2, r3, d8
 80082be:	4604      	mov	r4, r0
 80082c0:	460d      	mov	r5, r1
 80082c2:	4640      	mov	r0, r8
 80082c4:	4649      	mov	r1, r9
 80082c6:	f7f8 f943 	bl	8000550 <__aeabi_dmul>
 80082ca:	460b      	mov	r3, r1
 80082cc:	4602      	mov	r2, r0
 80082ce:	4629      	mov	r1, r5
 80082d0:	4620      	mov	r0, r4
 80082d2:	f7f7 ff85 	bl	80001e0 <__aeabi_dsub>
 80082d6:	4b29      	ldr	r3, [pc, #164]	; (800837c <__kernel_cos+0x17c>)
 80082d8:	429e      	cmp	r6, r3
 80082da:	4680      	mov	r8, r0
 80082dc:	4689      	mov	r9, r1
 80082de:	dc11      	bgt.n	8008304 <__kernel_cos+0x104>
 80082e0:	4602      	mov	r2, r0
 80082e2:	460b      	mov	r3, r1
 80082e4:	4650      	mov	r0, sl
 80082e6:	4659      	mov	r1, fp
 80082e8:	f7f7 ff7a 	bl	80001e0 <__aeabi_dsub>
 80082ec:	460b      	mov	r3, r1
 80082ee:	4924      	ldr	r1, [pc, #144]	; (8008380 <__kernel_cos+0x180>)
 80082f0:	4602      	mov	r2, r0
 80082f2:	2000      	movs	r0, #0
 80082f4:	f7f7 ff74 	bl	80001e0 <__aeabi_dsub>
 80082f8:	ecbd 8b02 	vpop	{d8}
 80082fc:	ec41 0b10 	vmov	d0, r0, r1
 8008300:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008304:	4b1f      	ldr	r3, [pc, #124]	; (8008384 <__kernel_cos+0x184>)
 8008306:	491e      	ldr	r1, [pc, #120]	; (8008380 <__kernel_cos+0x180>)
 8008308:	429e      	cmp	r6, r3
 800830a:	bfcc      	ite	gt
 800830c:	4d1e      	ldrgt	r5, [pc, #120]	; (8008388 <__kernel_cos+0x188>)
 800830e:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8008312:	2400      	movs	r4, #0
 8008314:	4622      	mov	r2, r4
 8008316:	462b      	mov	r3, r5
 8008318:	2000      	movs	r0, #0
 800831a:	f7f7 ff61 	bl	80001e0 <__aeabi_dsub>
 800831e:	4622      	mov	r2, r4
 8008320:	4606      	mov	r6, r0
 8008322:	460f      	mov	r7, r1
 8008324:	462b      	mov	r3, r5
 8008326:	4650      	mov	r0, sl
 8008328:	4659      	mov	r1, fp
 800832a:	f7f7 ff59 	bl	80001e0 <__aeabi_dsub>
 800832e:	4642      	mov	r2, r8
 8008330:	464b      	mov	r3, r9
 8008332:	f7f7 ff55 	bl	80001e0 <__aeabi_dsub>
 8008336:	4602      	mov	r2, r0
 8008338:	460b      	mov	r3, r1
 800833a:	4630      	mov	r0, r6
 800833c:	4639      	mov	r1, r7
 800833e:	e7d9      	b.n	80082f4 <__kernel_cos+0xf4>
 8008340:	2000      	movs	r0, #0
 8008342:	490f      	ldr	r1, [pc, #60]	; (8008380 <__kernel_cos+0x180>)
 8008344:	e7d8      	b.n	80082f8 <__kernel_cos+0xf8>
 8008346:	bf00      	nop
 8008348:	be8838d4 	.word	0xbe8838d4
 800834c:	bda8fae9 	.word	0xbda8fae9
 8008350:	bdb4b1c4 	.word	0xbdb4b1c4
 8008354:	3e21ee9e 	.word	0x3e21ee9e
 8008358:	809c52ad 	.word	0x809c52ad
 800835c:	3e927e4f 	.word	0x3e927e4f
 8008360:	19cb1590 	.word	0x19cb1590
 8008364:	3efa01a0 	.word	0x3efa01a0
 8008368:	16c15177 	.word	0x16c15177
 800836c:	3f56c16c 	.word	0x3f56c16c
 8008370:	5555554c 	.word	0x5555554c
 8008374:	3fa55555 	.word	0x3fa55555
 8008378:	3fe00000 	.word	0x3fe00000
 800837c:	3fd33332 	.word	0x3fd33332
 8008380:	3ff00000 	.word	0x3ff00000
 8008384:	3fe90000 	.word	0x3fe90000
 8008388:	3fd20000 	.word	0x3fd20000
 800838c:	00000000 	.word	0x00000000

08008390 <__kernel_rem_pio2>:
 8008390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008394:	ed2d 8b02 	vpush	{d8}
 8008398:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800839c:	1ed4      	subs	r4, r2, #3
 800839e:	9308      	str	r3, [sp, #32]
 80083a0:	9101      	str	r1, [sp, #4]
 80083a2:	4bc5      	ldr	r3, [pc, #788]	; (80086b8 <__kernel_rem_pio2+0x328>)
 80083a4:	99a6      	ldr	r1, [sp, #664]	; 0x298
 80083a6:	9009      	str	r0, [sp, #36]	; 0x24
 80083a8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80083ac:	9304      	str	r3, [sp, #16]
 80083ae:	9b08      	ldr	r3, [sp, #32]
 80083b0:	3b01      	subs	r3, #1
 80083b2:	9307      	str	r3, [sp, #28]
 80083b4:	2318      	movs	r3, #24
 80083b6:	fb94 f4f3 	sdiv	r4, r4, r3
 80083ba:	f06f 0317 	mvn.w	r3, #23
 80083be:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 80083c2:	fb04 3303 	mla	r3, r4, r3, r3
 80083c6:	eb03 0a02 	add.w	sl, r3, r2
 80083ca:	9b04      	ldr	r3, [sp, #16]
 80083cc:	9a07      	ldr	r2, [sp, #28]
 80083ce:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80086a8 <__kernel_rem_pio2+0x318>
 80083d2:	eb03 0802 	add.w	r8, r3, r2
 80083d6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80083d8:	1aa7      	subs	r7, r4, r2
 80083da:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80083de:	ae22      	add	r6, sp, #136	; 0x88
 80083e0:	2500      	movs	r5, #0
 80083e2:	4545      	cmp	r5, r8
 80083e4:	dd13      	ble.n	800840e <__kernel_rem_pio2+0x7e>
 80083e6:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 80086a8 <__kernel_rem_pio2+0x318>
 80083ea:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 80083ee:	2600      	movs	r6, #0
 80083f0:	9b04      	ldr	r3, [sp, #16]
 80083f2:	429e      	cmp	r6, r3
 80083f4:	dc32      	bgt.n	800845c <__kernel_rem_pio2+0xcc>
 80083f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083f8:	9302      	str	r3, [sp, #8]
 80083fa:	9b08      	ldr	r3, [sp, #32]
 80083fc:	199d      	adds	r5, r3, r6
 80083fe:	ab22      	add	r3, sp, #136	; 0x88
 8008400:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008404:	9306      	str	r3, [sp, #24]
 8008406:	ec59 8b18 	vmov	r8, r9, d8
 800840a:	2700      	movs	r7, #0
 800840c:	e01f      	b.n	800844e <__kernel_rem_pio2+0xbe>
 800840e:	42ef      	cmn	r7, r5
 8008410:	d407      	bmi.n	8008422 <__kernel_rem_pio2+0x92>
 8008412:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8008416:	f7f8 f831 	bl	800047c <__aeabi_i2d>
 800841a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800841e:	3501      	adds	r5, #1
 8008420:	e7df      	b.n	80083e2 <__kernel_rem_pio2+0x52>
 8008422:	ec51 0b18 	vmov	r0, r1, d8
 8008426:	e7f8      	b.n	800841a <__kernel_rem_pio2+0x8a>
 8008428:	9906      	ldr	r1, [sp, #24]
 800842a:	9d02      	ldr	r5, [sp, #8]
 800842c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8008430:	9106      	str	r1, [sp, #24]
 8008432:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8008436:	9502      	str	r5, [sp, #8]
 8008438:	f7f8 f88a 	bl	8000550 <__aeabi_dmul>
 800843c:	4602      	mov	r2, r0
 800843e:	460b      	mov	r3, r1
 8008440:	4640      	mov	r0, r8
 8008442:	4649      	mov	r1, r9
 8008444:	f7f7 fece 	bl	80001e4 <__adddf3>
 8008448:	3701      	adds	r7, #1
 800844a:	4680      	mov	r8, r0
 800844c:	4689      	mov	r9, r1
 800844e:	9b07      	ldr	r3, [sp, #28]
 8008450:	429f      	cmp	r7, r3
 8008452:	dde9      	ble.n	8008428 <__kernel_rem_pio2+0x98>
 8008454:	e8eb 8902 	strd	r8, r9, [fp], #8
 8008458:	3601      	adds	r6, #1
 800845a:	e7c9      	b.n	80083f0 <__kernel_rem_pio2+0x60>
 800845c:	9b04      	ldr	r3, [sp, #16]
 800845e:	aa0e      	add	r2, sp, #56	; 0x38
 8008460:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008464:	930c      	str	r3, [sp, #48]	; 0x30
 8008466:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8008468:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800846c:	9c04      	ldr	r4, [sp, #16]
 800846e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008470:	ab9a      	add	r3, sp, #616	; 0x268
 8008472:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8008476:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800847a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800847e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8008482:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8008486:	ab9a      	add	r3, sp, #616	; 0x268
 8008488:	445b      	add	r3, fp
 800848a:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800848e:	2500      	movs	r5, #0
 8008490:	1b63      	subs	r3, r4, r5
 8008492:	2b00      	cmp	r3, #0
 8008494:	dc78      	bgt.n	8008588 <__kernel_rem_pio2+0x1f8>
 8008496:	4650      	mov	r0, sl
 8008498:	ec49 8b10 	vmov	d0, r8, r9
 800849c:	f000 fc00 	bl	8008ca0 <scalbn>
 80084a0:	ec57 6b10 	vmov	r6, r7, d0
 80084a4:	2200      	movs	r2, #0
 80084a6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80084aa:	ee10 0a10 	vmov	r0, s0
 80084ae:	4639      	mov	r1, r7
 80084b0:	f7f8 f84e 	bl	8000550 <__aeabi_dmul>
 80084b4:	ec41 0b10 	vmov	d0, r0, r1
 80084b8:	f000 fb6e 	bl	8008b98 <floor>
 80084bc:	2200      	movs	r2, #0
 80084be:	ec51 0b10 	vmov	r0, r1, d0
 80084c2:	4b7e      	ldr	r3, [pc, #504]	; (80086bc <__kernel_rem_pio2+0x32c>)
 80084c4:	f7f8 f844 	bl	8000550 <__aeabi_dmul>
 80084c8:	4602      	mov	r2, r0
 80084ca:	460b      	mov	r3, r1
 80084cc:	4630      	mov	r0, r6
 80084ce:	4639      	mov	r1, r7
 80084d0:	f7f7 fe86 	bl	80001e0 <__aeabi_dsub>
 80084d4:	460f      	mov	r7, r1
 80084d6:	4606      	mov	r6, r0
 80084d8:	f7f8 fad4 	bl	8000a84 <__aeabi_d2iz>
 80084dc:	9006      	str	r0, [sp, #24]
 80084de:	f7f7 ffcd 	bl	800047c <__aeabi_i2d>
 80084e2:	4602      	mov	r2, r0
 80084e4:	460b      	mov	r3, r1
 80084e6:	4630      	mov	r0, r6
 80084e8:	4639      	mov	r1, r7
 80084ea:	f7f7 fe79 	bl	80001e0 <__aeabi_dsub>
 80084ee:	f1ba 0f00 	cmp.w	sl, #0
 80084f2:	4606      	mov	r6, r0
 80084f4:	460f      	mov	r7, r1
 80084f6:	dd6c      	ble.n	80085d2 <__kernel_rem_pio2+0x242>
 80084f8:	1e62      	subs	r2, r4, #1
 80084fa:	ab0e      	add	r3, sp, #56	; 0x38
 80084fc:	f1ca 0118 	rsb	r1, sl, #24
 8008500:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8008504:	9d06      	ldr	r5, [sp, #24]
 8008506:	fa40 f301 	asr.w	r3, r0, r1
 800850a:	441d      	add	r5, r3
 800850c:	408b      	lsls	r3, r1
 800850e:	1ac0      	subs	r0, r0, r3
 8008510:	ab0e      	add	r3, sp, #56	; 0x38
 8008512:	9506      	str	r5, [sp, #24]
 8008514:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8008518:	f1ca 0317 	rsb	r3, sl, #23
 800851c:	fa40 f303 	asr.w	r3, r0, r3
 8008520:	9302      	str	r3, [sp, #8]
 8008522:	9b02      	ldr	r3, [sp, #8]
 8008524:	2b00      	cmp	r3, #0
 8008526:	dd62      	ble.n	80085ee <__kernel_rem_pio2+0x25e>
 8008528:	9b06      	ldr	r3, [sp, #24]
 800852a:	2200      	movs	r2, #0
 800852c:	3301      	adds	r3, #1
 800852e:	9306      	str	r3, [sp, #24]
 8008530:	4615      	mov	r5, r2
 8008532:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8008536:	4294      	cmp	r4, r2
 8008538:	f300 8095 	bgt.w	8008666 <__kernel_rem_pio2+0x2d6>
 800853c:	f1ba 0f00 	cmp.w	sl, #0
 8008540:	dd07      	ble.n	8008552 <__kernel_rem_pio2+0x1c2>
 8008542:	f1ba 0f01 	cmp.w	sl, #1
 8008546:	f000 80a2 	beq.w	800868e <__kernel_rem_pio2+0x2fe>
 800854a:	f1ba 0f02 	cmp.w	sl, #2
 800854e:	f000 80c1 	beq.w	80086d4 <__kernel_rem_pio2+0x344>
 8008552:	9b02      	ldr	r3, [sp, #8]
 8008554:	2b02      	cmp	r3, #2
 8008556:	d14a      	bne.n	80085ee <__kernel_rem_pio2+0x25e>
 8008558:	4632      	mov	r2, r6
 800855a:	463b      	mov	r3, r7
 800855c:	2000      	movs	r0, #0
 800855e:	4958      	ldr	r1, [pc, #352]	; (80086c0 <__kernel_rem_pio2+0x330>)
 8008560:	f7f7 fe3e 	bl	80001e0 <__aeabi_dsub>
 8008564:	4606      	mov	r6, r0
 8008566:	460f      	mov	r7, r1
 8008568:	2d00      	cmp	r5, #0
 800856a:	d040      	beq.n	80085ee <__kernel_rem_pio2+0x25e>
 800856c:	4650      	mov	r0, sl
 800856e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80086b0 <__kernel_rem_pio2+0x320>
 8008572:	f000 fb95 	bl	8008ca0 <scalbn>
 8008576:	4630      	mov	r0, r6
 8008578:	4639      	mov	r1, r7
 800857a:	ec53 2b10 	vmov	r2, r3, d0
 800857e:	f7f7 fe2f 	bl	80001e0 <__aeabi_dsub>
 8008582:	4606      	mov	r6, r0
 8008584:	460f      	mov	r7, r1
 8008586:	e032      	b.n	80085ee <__kernel_rem_pio2+0x25e>
 8008588:	2200      	movs	r2, #0
 800858a:	4b4e      	ldr	r3, [pc, #312]	; (80086c4 <__kernel_rem_pio2+0x334>)
 800858c:	4640      	mov	r0, r8
 800858e:	4649      	mov	r1, r9
 8008590:	f7f7 ffde 	bl	8000550 <__aeabi_dmul>
 8008594:	f7f8 fa76 	bl	8000a84 <__aeabi_d2iz>
 8008598:	f7f7 ff70 	bl	800047c <__aeabi_i2d>
 800859c:	2200      	movs	r2, #0
 800859e:	4b4a      	ldr	r3, [pc, #296]	; (80086c8 <__kernel_rem_pio2+0x338>)
 80085a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085a4:	f7f7 ffd4 	bl	8000550 <__aeabi_dmul>
 80085a8:	4602      	mov	r2, r0
 80085aa:	460b      	mov	r3, r1
 80085ac:	4640      	mov	r0, r8
 80085ae:	4649      	mov	r1, r9
 80085b0:	f7f7 fe16 	bl	80001e0 <__aeabi_dsub>
 80085b4:	f7f8 fa66 	bl	8000a84 <__aeabi_d2iz>
 80085b8:	ab0e      	add	r3, sp, #56	; 0x38
 80085ba:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 80085be:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 80085c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085c6:	f7f7 fe0d 	bl	80001e4 <__adddf3>
 80085ca:	3501      	adds	r5, #1
 80085cc:	4680      	mov	r8, r0
 80085ce:	4689      	mov	r9, r1
 80085d0:	e75e      	b.n	8008490 <__kernel_rem_pio2+0x100>
 80085d2:	d105      	bne.n	80085e0 <__kernel_rem_pio2+0x250>
 80085d4:	1e63      	subs	r3, r4, #1
 80085d6:	aa0e      	add	r2, sp, #56	; 0x38
 80085d8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80085dc:	15c3      	asrs	r3, r0, #23
 80085de:	e79f      	b.n	8008520 <__kernel_rem_pio2+0x190>
 80085e0:	2200      	movs	r2, #0
 80085e2:	4b3a      	ldr	r3, [pc, #232]	; (80086cc <__kernel_rem_pio2+0x33c>)
 80085e4:	f7f8 fa3a 	bl	8000a5c <__aeabi_dcmpge>
 80085e8:	2800      	cmp	r0, #0
 80085ea:	d139      	bne.n	8008660 <__kernel_rem_pio2+0x2d0>
 80085ec:	9002      	str	r0, [sp, #8]
 80085ee:	2200      	movs	r2, #0
 80085f0:	2300      	movs	r3, #0
 80085f2:	4630      	mov	r0, r6
 80085f4:	4639      	mov	r1, r7
 80085f6:	f7f8 fa13 	bl	8000a20 <__aeabi_dcmpeq>
 80085fa:	2800      	cmp	r0, #0
 80085fc:	f000 80c7 	beq.w	800878e <__kernel_rem_pio2+0x3fe>
 8008600:	1e65      	subs	r5, r4, #1
 8008602:	462b      	mov	r3, r5
 8008604:	2200      	movs	r2, #0
 8008606:	9904      	ldr	r1, [sp, #16]
 8008608:	428b      	cmp	r3, r1
 800860a:	da6a      	bge.n	80086e2 <__kernel_rem_pio2+0x352>
 800860c:	2a00      	cmp	r2, #0
 800860e:	f000 8088 	beq.w	8008722 <__kernel_rem_pio2+0x392>
 8008612:	ab0e      	add	r3, sp, #56	; 0x38
 8008614:	f1aa 0a18 	sub.w	sl, sl, #24
 8008618:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800861c:	2b00      	cmp	r3, #0
 800861e:	f000 80b4 	beq.w	800878a <__kernel_rem_pio2+0x3fa>
 8008622:	4650      	mov	r0, sl
 8008624:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80086b0 <__kernel_rem_pio2+0x320>
 8008628:	f000 fb3a 	bl	8008ca0 <scalbn>
 800862c:	00ec      	lsls	r4, r5, #3
 800862e:	ab72      	add	r3, sp, #456	; 0x1c8
 8008630:	191e      	adds	r6, r3, r4
 8008632:	ec59 8b10 	vmov	r8, r9, d0
 8008636:	f106 0a08 	add.w	sl, r6, #8
 800863a:	462f      	mov	r7, r5
 800863c:	2f00      	cmp	r7, #0
 800863e:	f280 80df 	bge.w	8008800 <__kernel_rem_pio2+0x470>
 8008642:	ed9f 8b19 	vldr	d8, [pc, #100]	; 80086a8 <__kernel_rem_pio2+0x318>
 8008646:	f04f 0a00 	mov.w	sl, #0
 800864a:	eba5 030a 	sub.w	r3, r5, sl
 800864e:	2b00      	cmp	r3, #0
 8008650:	f2c0 810a 	blt.w	8008868 <__kernel_rem_pio2+0x4d8>
 8008654:	f8df b078 	ldr.w	fp, [pc, #120]	; 80086d0 <__kernel_rem_pio2+0x340>
 8008658:	ec59 8b18 	vmov	r8, r9, d8
 800865c:	2700      	movs	r7, #0
 800865e:	e0f5      	b.n	800884c <__kernel_rem_pio2+0x4bc>
 8008660:	2302      	movs	r3, #2
 8008662:	9302      	str	r3, [sp, #8]
 8008664:	e760      	b.n	8008528 <__kernel_rem_pio2+0x198>
 8008666:	ab0e      	add	r3, sp, #56	; 0x38
 8008668:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800866c:	b94d      	cbnz	r5, 8008682 <__kernel_rem_pio2+0x2f2>
 800866e:	b12b      	cbz	r3, 800867c <__kernel_rem_pio2+0x2ec>
 8008670:	a80e      	add	r0, sp, #56	; 0x38
 8008672:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8008676:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800867a:	2301      	movs	r3, #1
 800867c:	3201      	adds	r2, #1
 800867e:	461d      	mov	r5, r3
 8008680:	e759      	b.n	8008536 <__kernel_rem_pio2+0x1a6>
 8008682:	a80e      	add	r0, sp, #56	; 0x38
 8008684:	1acb      	subs	r3, r1, r3
 8008686:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800868a:	462b      	mov	r3, r5
 800868c:	e7f6      	b.n	800867c <__kernel_rem_pio2+0x2ec>
 800868e:	1e62      	subs	r2, r4, #1
 8008690:	ab0e      	add	r3, sp, #56	; 0x38
 8008692:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008696:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800869a:	a90e      	add	r1, sp, #56	; 0x38
 800869c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80086a0:	e757      	b.n	8008552 <__kernel_rem_pio2+0x1c2>
 80086a2:	bf00      	nop
 80086a4:	f3af 8000 	nop.w
	...
 80086b4:	3ff00000 	.word	0x3ff00000
 80086b8:	08009038 	.word	0x08009038
 80086bc:	40200000 	.word	0x40200000
 80086c0:	3ff00000 	.word	0x3ff00000
 80086c4:	3e700000 	.word	0x3e700000
 80086c8:	41700000 	.word	0x41700000
 80086cc:	3fe00000 	.word	0x3fe00000
 80086d0:	08008ff8 	.word	0x08008ff8
 80086d4:	1e62      	subs	r2, r4, #1
 80086d6:	ab0e      	add	r3, sp, #56	; 0x38
 80086d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086dc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80086e0:	e7db      	b.n	800869a <__kernel_rem_pio2+0x30a>
 80086e2:	a90e      	add	r1, sp, #56	; 0x38
 80086e4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80086e8:	3b01      	subs	r3, #1
 80086ea:	430a      	orrs	r2, r1
 80086ec:	e78b      	b.n	8008606 <__kernel_rem_pio2+0x276>
 80086ee:	3301      	adds	r3, #1
 80086f0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80086f4:	2900      	cmp	r1, #0
 80086f6:	d0fa      	beq.n	80086ee <__kernel_rem_pio2+0x35e>
 80086f8:	9a08      	ldr	r2, [sp, #32]
 80086fa:	4422      	add	r2, r4
 80086fc:	00d2      	lsls	r2, r2, #3
 80086fe:	a922      	add	r1, sp, #136	; 0x88
 8008700:	18e3      	adds	r3, r4, r3
 8008702:	9206      	str	r2, [sp, #24]
 8008704:	440a      	add	r2, r1
 8008706:	9302      	str	r3, [sp, #8]
 8008708:	f10b 0108 	add.w	r1, fp, #8
 800870c:	f102 0308 	add.w	r3, r2, #8
 8008710:	1c66      	adds	r6, r4, #1
 8008712:	910a      	str	r1, [sp, #40]	; 0x28
 8008714:	2500      	movs	r5, #0
 8008716:	930d      	str	r3, [sp, #52]	; 0x34
 8008718:	9b02      	ldr	r3, [sp, #8]
 800871a:	42b3      	cmp	r3, r6
 800871c:	da04      	bge.n	8008728 <__kernel_rem_pio2+0x398>
 800871e:	461c      	mov	r4, r3
 8008720:	e6a6      	b.n	8008470 <__kernel_rem_pio2+0xe0>
 8008722:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008724:	2301      	movs	r3, #1
 8008726:	e7e3      	b.n	80086f0 <__kernel_rem_pio2+0x360>
 8008728:	9b06      	ldr	r3, [sp, #24]
 800872a:	18ef      	adds	r7, r5, r3
 800872c:	ab22      	add	r3, sp, #136	; 0x88
 800872e:	441f      	add	r7, r3
 8008730:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008732:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008736:	f7f7 fea1 	bl	800047c <__aeabi_i2d>
 800873a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800873c:	461c      	mov	r4, r3
 800873e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008740:	e9c7 0100 	strd	r0, r1, [r7]
 8008744:	eb03 0b05 	add.w	fp, r3, r5
 8008748:	2700      	movs	r7, #0
 800874a:	f04f 0800 	mov.w	r8, #0
 800874e:	f04f 0900 	mov.w	r9, #0
 8008752:	9b07      	ldr	r3, [sp, #28]
 8008754:	429f      	cmp	r7, r3
 8008756:	dd08      	ble.n	800876a <__kernel_rem_pio2+0x3da>
 8008758:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800875a:	aa72      	add	r2, sp, #456	; 0x1c8
 800875c:	18eb      	adds	r3, r5, r3
 800875e:	4413      	add	r3, r2
 8008760:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8008764:	3601      	adds	r6, #1
 8008766:	3508      	adds	r5, #8
 8008768:	e7d6      	b.n	8008718 <__kernel_rem_pio2+0x388>
 800876a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800876e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8008772:	f7f7 feed 	bl	8000550 <__aeabi_dmul>
 8008776:	4602      	mov	r2, r0
 8008778:	460b      	mov	r3, r1
 800877a:	4640      	mov	r0, r8
 800877c:	4649      	mov	r1, r9
 800877e:	f7f7 fd31 	bl	80001e4 <__adddf3>
 8008782:	3701      	adds	r7, #1
 8008784:	4680      	mov	r8, r0
 8008786:	4689      	mov	r9, r1
 8008788:	e7e3      	b.n	8008752 <__kernel_rem_pio2+0x3c2>
 800878a:	3d01      	subs	r5, #1
 800878c:	e741      	b.n	8008612 <__kernel_rem_pio2+0x282>
 800878e:	f1ca 0000 	rsb	r0, sl, #0
 8008792:	ec47 6b10 	vmov	d0, r6, r7
 8008796:	f000 fa83 	bl	8008ca0 <scalbn>
 800879a:	ec57 6b10 	vmov	r6, r7, d0
 800879e:	2200      	movs	r2, #0
 80087a0:	4b99      	ldr	r3, [pc, #612]	; (8008a08 <__kernel_rem_pio2+0x678>)
 80087a2:	ee10 0a10 	vmov	r0, s0
 80087a6:	4639      	mov	r1, r7
 80087a8:	f7f8 f958 	bl	8000a5c <__aeabi_dcmpge>
 80087ac:	b1f8      	cbz	r0, 80087ee <__kernel_rem_pio2+0x45e>
 80087ae:	2200      	movs	r2, #0
 80087b0:	4b96      	ldr	r3, [pc, #600]	; (8008a0c <__kernel_rem_pio2+0x67c>)
 80087b2:	4630      	mov	r0, r6
 80087b4:	4639      	mov	r1, r7
 80087b6:	f7f7 fecb 	bl	8000550 <__aeabi_dmul>
 80087ba:	f7f8 f963 	bl	8000a84 <__aeabi_d2iz>
 80087be:	4680      	mov	r8, r0
 80087c0:	f7f7 fe5c 	bl	800047c <__aeabi_i2d>
 80087c4:	2200      	movs	r2, #0
 80087c6:	4b90      	ldr	r3, [pc, #576]	; (8008a08 <__kernel_rem_pio2+0x678>)
 80087c8:	f7f7 fec2 	bl	8000550 <__aeabi_dmul>
 80087cc:	460b      	mov	r3, r1
 80087ce:	4602      	mov	r2, r0
 80087d0:	4639      	mov	r1, r7
 80087d2:	4630      	mov	r0, r6
 80087d4:	f7f7 fd04 	bl	80001e0 <__aeabi_dsub>
 80087d8:	f7f8 f954 	bl	8000a84 <__aeabi_d2iz>
 80087dc:	1c65      	adds	r5, r4, #1
 80087de:	ab0e      	add	r3, sp, #56	; 0x38
 80087e0:	f10a 0a18 	add.w	sl, sl, #24
 80087e4:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80087e8:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80087ec:	e719      	b.n	8008622 <__kernel_rem_pio2+0x292>
 80087ee:	4630      	mov	r0, r6
 80087f0:	4639      	mov	r1, r7
 80087f2:	f7f8 f947 	bl	8000a84 <__aeabi_d2iz>
 80087f6:	ab0e      	add	r3, sp, #56	; 0x38
 80087f8:	4625      	mov	r5, r4
 80087fa:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80087fe:	e710      	b.n	8008622 <__kernel_rem_pio2+0x292>
 8008800:	ab0e      	add	r3, sp, #56	; 0x38
 8008802:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8008806:	f7f7 fe39 	bl	800047c <__aeabi_i2d>
 800880a:	4642      	mov	r2, r8
 800880c:	464b      	mov	r3, r9
 800880e:	f7f7 fe9f 	bl	8000550 <__aeabi_dmul>
 8008812:	2200      	movs	r2, #0
 8008814:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8008818:	4b7c      	ldr	r3, [pc, #496]	; (8008a0c <__kernel_rem_pio2+0x67c>)
 800881a:	4640      	mov	r0, r8
 800881c:	4649      	mov	r1, r9
 800881e:	f7f7 fe97 	bl	8000550 <__aeabi_dmul>
 8008822:	3f01      	subs	r7, #1
 8008824:	4680      	mov	r8, r0
 8008826:	4689      	mov	r9, r1
 8008828:	e708      	b.n	800863c <__kernel_rem_pio2+0x2ac>
 800882a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800882e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008832:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8008836:	f7f7 fe8b 	bl	8000550 <__aeabi_dmul>
 800883a:	4602      	mov	r2, r0
 800883c:	460b      	mov	r3, r1
 800883e:	4640      	mov	r0, r8
 8008840:	4649      	mov	r1, r9
 8008842:	f7f7 fccf 	bl	80001e4 <__adddf3>
 8008846:	3701      	adds	r7, #1
 8008848:	4680      	mov	r8, r0
 800884a:	4689      	mov	r9, r1
 800884c:	9b04      	ldr	r3, [sp, #16]
 800884e:	429f      	cmp	r7, r3
 8008850:	dc01      	bgt.n	8008856 <__kernel_rem_pio2+0x4c6>
 8008852:	45ba      	cmp	sl, r7
 8008854:	dae9      	bge.n	800882a <__kernel_rem_pio2+0x49a>
 8008856:	ab4a      	add	r3, sp, #296	; 0x128
 8008858:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800885c:	e9c3 8900 	strd	r8, r9, [r3]
 8008860:	f10a 0a01 	add.w	sl, sl, #1
 8008864:	3e08      	subs	r6, #8
 8008866:	e6f0      	b.n	800864a <__kernel_rem_pio2+0x2ba>
 8008868:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800886a:	2b03      	cmp	r3, #3
 800886c:	d85b      	bhi.n	8008926 <__kernel_rem_pio2+0x596>
 800886e:	e8df f003 	tbb	[pc, r3]
 8008872:	264a      	.short	0x264a
 8008874:	0226      	.short	0x0226
 8008876:	ab9a      	add	r3, sp, #616	; 0x268
 8008878:	441c      	add	r4, r3
 800887a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800887e:	46a2      	mov	sl, r4
 8008880:	46ab      	mov	fp, r5
 8008882:	f1bb 0f00 	cmp.w	fp, #0
 8008886:	dc6c      	bgt.n	8008962 <__kernel_rem_pio2+0x5d2>
 8008888:	46a2      	mov	sl, r4
 800888a:	46ab      	mov	fp, r5
 800888c:	f1bb 0f01 	cmp.w	fp, #1
 8008890:	f300 8086 	bgt.w	80089a0 <__kernel_rem_pio2+0x610>
 8008894:	2000      	movs	r0, #0
 8008896:	2100      	movs	r1, #0
 8008898:	2d01      	cmp	r5, #1
 800889a:	f300 80a0 	bgt.w	80089de <__kernel_rem_pio2+0x64e>
 800889e:	9b02      	ldr	r3, [sp, #8]
 80088a0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80088a4:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	f040 809e 	bne.w	80089ea <__kernel_rem_pio2+0x65a>
 80088ae:	9b01      	ldr	r3, [sp, #4]
 80088b0:	e9c3 7800 	strd	r7, r8, [r3]
 80088b4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80088b8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80088bc:	e033      	b.n	8008926 <__kernel_rem_pio2+0x596>
 80088be:	3408      	adds	r4, #8
 80088c0:	ab4a      	add	r3, sp, #296	; 0x128
 80088c2:	441c      	add	r4, r3
 80088c4:	462e      	mov	r6, r5
 80088c6:	2000      	movs	r0, #0
 80088c8:	2100      	movs	r1, #0
 80088ca:	2e00      	cmp	r6, #0
 80088cc:	da3a      	bge.n	8008944 <__kernel_rem_pio2+0x5b4>
 80088ce:	9b02      	ldr	r3, [sp, #8]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d03d      	beq.n	8008950 <__kernel_rem_pio2+0x5c0>
 80088d4:	4602      	mov	r2, r0
 80088d6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80088da:	9c01      	ldr	r4, [sp, #4]
 80088dc:	e9c4 2300 	strd	r2, r3, [r4]
 80088e0:	4602      	mov	r2, r0
 80088e2:	460b      	mov	r3, r1
 80088e4:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 80088e8:	f7f7 fc7a 	bl	80001e0 <__aeabi_dsub>
 80088ec:	ae4c      	add	r6, sp, #304	; 0x130
 80088ee:	2401      	movs	r4, #1
 80088f0:	42a5      	cmp	r5, r4
 80088f2:	da30      	bge.n	8008956 <__kernel_rem_pio2+0x5c6>
 80088f4:	9b02      	ldr	r3, [sp, #8]
 80088f6:	b113      	cbz	r3, 80088fe <__kernel_rem_pio2+0x56e>
 80088f8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80088fc:	4619      	mov	r1, r3
 80088fe:	9b01      	ldr	r3, [sp, #4]
 8008900:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008904:	e00f      	b.n	8008926 <__kernel_rem_pio2+0x596>
 8008906:	ab9a      	add	r3, sp, #616	; 0x268
 8008908:	441c      	add	r4, r3
 800890a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800890e:	2000      	movs	r0, #0
 8008910:	2100      	movs	r1, #0
 8008912:	2d00      	cmp	r5, #0
 8008914:	da10      	bge.n	8008938 <__kernel_rem_pio2+0x5a8>
 8008916:	9b02      	ldr	r3, [sp, #8]
 8008918:	b113      	cbz	r3, 8008920 <__kernel_rem_pio2+0x590>
 800891a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800891e:	4619      	mov	r1, r3
 8008920:	9b01      	ldr	r3, [sp, #4]
 8008922:	e9c3 0100 	strd	r0, r1, [r3]
 8008926:	9b06      	ldr	r3, [sp, #24]
 8008928:	f003 0007 	and.w	r0, r3, #7
 800892c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8008930:	ecbd 8b02 	vpop	{d8}
 8008934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008938:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800893c:	f7f7 fc52 	bl	80001e4 <__adddf3>
 8008940:	3d01      	subs	r5, #1
 8008942:	e7e6      	b.n	8008912 <__kernel_rem_pio2+0x582>
 8008944:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008948:	f7f7 fc4c 	bl	80001e4 <__adddf3>
 800894c:	3e01      	subs	r6, #1
 800894e:	e7bc      	b.n	80088ca <__kernel_rem_pio2+0x53a>
 8008950:	4602      	mov	r2, r0
 8008952:	460b      	mov	r3, r1
 8008954:	e7c1      	b.n	80088da <__kernel_rem_pio2+0x54a>
 8008956:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800895a:	f7f7 fc43 	bl	80001e4 <__adddf3>
 800895e:	3401      	adds	r4, #1
 8008960:	e7c6      	b.n	80088f0 <__kernel_rem_pio2+0x560>
 8008962:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8008966:	ed3a 7b02 	vldmdb	sl!, {d7}
 800896a:	4640      	mov	r0, r8
 800896c:	ec53 2b17 	vmov	r2, r3, d7
 8008970:	4649      	mov	r1, r9
 8008972:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008976:	f7f7 fc35 	bl	80001e4 <__adddf3>
 800897a:	4602      	mov	r2, r0
 800897c:	460b      	mov	r3, r1
 800897e:	4606      	mov	r6, r0
 8008980:	460f      	mov	r7, r1
 8008982:	4640      	mov	r0, r8
 8008984:	4649      	mov	r1, r9
 8008986:	f7f7 fc2b 	bl	80001e0 <__aeabi_dsub>
 800898a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800898e:	f7f7 fc29 	bl	80001e4 <__adddf3>
 8008992:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008996:	e9ca 0100 	strd	r0, r1, [sl]
 800899a:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800899e:	e770      	b.n	8008882 <__kernel_rem_pio2+0x4f2>
 80089a0:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 80089a4:	ed3a 7b02 	vldmdb	sl!, {d7}
 80089a8:	4630      	mov	r0, r6
 80089aa:	ec53 2b17 	vmov	r2, r3, d7
 80089ae:	4639      	mov	r1, r7
 80089b0:	ed8d 7b04 	vstr	d7, [sp, #16]
 80089b4:	f7f7 fc16 	bl	80001e4 <__adddf3>
 80089b8:	4602      	mov	r2, r0
 80089ba:	460b      	mov	r3, r1
 80089bc:	4680      	mov	r8, r0
 80089be:	4689      	mov	r9, r1
 80089c0:	4630      	mov	r0, r6
 80089c2:	4639      	mov	r1, r7
 80089c4:	f7f7 fc0c 	bl	80001e0 <__aeabi_dsub>
 80089c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089cc:	f7f7 fc0a 	bl	80001e4 <__adddf3>
 80089d0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80089d4:	e9ca 0100 	strd	r0, r1, [sl]
 80089d8:	e94a 8902 	strd	r8, r9, [sl, #-8]
 80089dc:	e756      	b.n	800888c <__kernel_rem_pio2+0x4fc>
 80089de:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80089e2:	f7f7 fbff 	bl	80001e4 <__adddf3>
 80089e6:	3d01      	subs	r5, #1
 80089e8:	e756      	b.n	8008898 <__kernel_rem_pio2+0x508>
 80089ea:	9b01      	ldr	r3, [sp, #4]
 80089ec:	9a01      	ldr	r2, [sp, #4]
 80089ee:	601f      	str	r7, [r3, #0]
 80089f0:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 80089f4:	605c      	str	r4, [r3, #4]
 80089f6:	609d      	str	r5, [r3, #8]
 80089f8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80089fc:	60d3      	str	r3, [r2, #12]
 80089fe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008a02:	6110      	str	r0, [r2, #16]
 8008a04:	6153      	str	r3, [r2, #20]
 8008a06:	e78e      	b.n	8008926 <__kernel_rem_pio2+0x596>
 8008a08:	41700000 	.word	0x41700000
 8008a0c:	3e700000 	.word	0x3e700000

08008a10 <__kernel_sin>:
 8008a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a14:	ec55 4b10 	vmov	r4, r5, d0
 8008a18:	b085      	sub	sp, #20
 8008a1a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008a1e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8008a22:	ed8d 1b00 	vstr	d1, [sp]
 8008a26:	9002      	str	r0, [sp, #8]
 8008a28:	da06      	bge.n	8008a38 <__kernel_sin+0x28>
 8008a2a:	ee10 0a10 	vmov	r0, s0
 8008a2e:	4629      	mov	r1, r5
 8008a30:	f7f8 f828 	bl	8000a84 <__aeabi_d2iz>
 8008a34:	2800      	cmp	r0, #0
 8008a36:	d051      	beq.n	8008adc <__kernel_sin+0xcc>
 8008a38:	4622      	mov	r2, r4
 8008a3a:	462b      	mov	r3, r5
 8008a3c:	4620      	mov	r0, r4
 8008a3e:	4629      	mov	r1, r5
 8008a40:	f7f7 fd86 	bl	8000550 <__aeabi_dmul>
 8008a44:	4682      	mov	sl, r0
 8008a46:	468b      	mov	fp, r1
 8008a48:	4602      	mov	r2, r0
 8008a4a:	460b      	mov	r3, r1
 8008a4c:	4620      	mov	r0, r4
 8008a4e:	4629      	mov	r1, r5
 8008a50:	f7f7 fd7e 	bl	8000550 <__aeabi_dmul>
 8008a54:	a341      	add	r3, pc, #260	; (adr r3, 8008b5c <__kernel_sin+0x14c>)
 8008a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a5a:	4680      	mov	r8, r0
 8008a5c:	4689      	mov	r9, r1
 8008a5e:	4650      	mov	r0, sl
 8008a60:	4659      	mov	r1, fp
 8008a62:	f7f7 fd75 	bl	8000550 <__aeabi_dmul>
 8008a66:	a33f      	add	r3, pc, #252	; (adr r3, 8008b64 <__kernel_sin+0x154>)
 8008a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a6c:	f7f7 fbb8 	bl	80001e0 <__aeabi_dsub>
 8008a70:	4652      	mov	r2, sl
 8008a72:	465b      	mov	r3, fp
 8008a74:	f7f7 fd6c 	bl	8000550 <__aeabi_dmul>
 8008a78:	a33c      	add	r3, pc, #240	; (adr r3, 8008b6c <__kernel_sin+0x15c>)
 8008a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a7e:	f7f7 fbb1 	bl	80001e4 <__adddf3>
 8008a82:	4652      	mov	r2, sl
 8008a84:	465b      	mov	r3, fp
 8008a86:	f7f7 fd63 	bl	8000550 <__aeabi_dmul>
 8008a8a:	a33a      	add	r3, pc, #232	; (adr r3, 8008b74 <__kernel_sin+0x164>)
 8008a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a90:	f7f7 fba6 	bl	80001e0 <__aeabi_dsub>
 8008a94:	4652      	mov	r2, sl
 8008a96:	465b      	mov	r3, fp
 8008a98:	f7f7 fd5a 	bl	8000550 <__aeabi_dmul>
 8008a9c:	a337      	add	r3, pc, #220	; (adr r3, 8008b7c <__kernel_sin+0x16c>)
 8008a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aa2:	f7f7 fb9f 	bl	80001e4 <__adddf3>
 8008aa6:	9b02      	ldr	r3, [sp, #8]
 8008aa8:	4606      	mov	r6, r0
 8008aaa:	460f      	mov	r7, r1
 8008aac:	b9db      	cbnz	r3, 8008ae6 <__kernel_sin+0xd6>
 8008aae:	4602      	mov	r2, r0
 8008ab0:	460b      	mov	r3, r1
 8008ab2:	4650      	mov	r0, sl
 8008ab4:	4659      	mov	r1, fp
 8008ab6:	f7f7 fd4b 	bl	8000550 <__aeabi_dmul>
 8008aba:	a325      	add	r3, pc, #148	; (adr r3, 8008b50 <__kernel_sin+0x140>)
 8008abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ac0:	f7f7 fb8e 	bl	80001e0 <__aeabi_dsub>
 8008ac4:	4642      	mov	r2, r8
 8008ac6:	464b      	mov	r3, r9
 8008ac8:	f7f7 fd42 	bl	8000550 <__aeabi_dmul>
 8008acc:	4602      	mov	r2, r0
 8008ace:	460b      	mov	r3, r1
 8008ad0:	4620      	mov	r0, r4
 8008ad2:	4629      	mov	r1, r5
 8008ad4:	f7f7 fb86 	bl	80001e4 <__adddf3>
 8008ad8:	4604      	mov	r4, r0
 8008ada:	460d      	mov	r5, r1
 8008adc:	ec45 4b10 	vmov	d0, r4, r5
 8008ae0:	b005      	add	sp, #20
 8008ae2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	4b1b      	ldr	r3, [pc, #108]	; (8008b58 <__kernel_sin+0x148>)
 8008aea:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008aee:	f7f7 fd2f 	bl	8000550 <__aeabi_dmul>
 8008af2:	4632      	mov	r2, r6
 8008af4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008af8:	463b      	mov	r3, r7
 8008afa:	4640      	mov	r0, r8
 8008afc:	4649      	mov	r1, r9
 8008afe:	f7f7 fd27 	bl	8000550 <__aeabi_dmul>
 8008b02:	4602      	mov	r2, r0
 8008b04:	460b      	mov	r3, r1
 8008b06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b0a:	f7f7 fb69 	bl	80001e0 <__aeabi_dsub>
 8008b0e:	4652      	mov	r2, sl
 8008b10:	465b      	mov	r3, fp
 8008b12:	f7f7 fd1d 	bl	8000550 <__aeabi_dmul>
 8008b16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b1a:	f7f7 fb61 	bl	80001e0 <__aeabi_dsub>
 8008b1e:	a30c      	add	r3, pc, #48	; (adr r3, 8008b50 <__kernel_sin+0x140>)
 8008b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b24:	4606      	mov	r6, r0
 8008b26:	460f      	mov	r7, r1
 8008b28:	4640      	mov	r0, r8
 8008b2a:	4649      	mov	r1, r9
 8008b2c:	f7f7 fd10 	bl	8000550 <__aeabi_dmul>
 8008b30:	4602      	mov	r2, r0
 8008b32:	460b      	mov	r3, r1
 8008b34:	4630      	mov	r0, r6
 8008b36:	4639      	mov	r1, r7
 8008b38:	f7f7 fb54 	bl	80001e4 <__adddf3>
 8008b3c:	4602      	mov	r2, r0
 8008b3e:	460b      	mov	r3, r1
 8008b40:	4620      	mov	r0, r4
 8008b42:	4629      	mov	r1, r5
 8008b44:	f7f7 fb4c 	bl	80001e0 <__aeabi_dsub>
 8008b48:	e7c6      	b.n	8008ad8 <__kernel_sin+0xc8>
 8008b4a:	bf00      	nop
 8008b4c:	f3af 8000 	nop.w
 8008b50:	55555549 	.word	0x55555549
 8008b54:	3fc55555 	.word	0x3fc55555
 8008b58:	3fe00000 	.word	0x3fe00000
 8008b5c:	5acfd57c 	.word	0x5acfd57c
 8008b60:	3de5d93a 	.word	0x3de5d93a
 8008b64:	8a2b9ceb 	.word	0x8a2b9ceb
 8008b68:	3e5ae5e6 	.word	0x3e5ae5e6
 8008b6c:	57b1fe7d 	.word	0x57b1fe7d
 8008b70:	3ec71de3 	.word	0x3ec71de3
 8008b74:	19c161d5 	.word	0x19c161d5
 8008b78:	3f2a01a0 	.word	0x3f2a01a0
 8008b7c:	1110f8a6 	.word	0x1110f8a6
 8008b80:	3f811111 	.word	0x3f811111

08008b84 <fabs>:
 8008b84:	ec51 0b10 	vmov	r0, r1, d0
 8008b88:	ee10 2a10 	vmov	r2, s0
 8008b8c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008b90:	ec43 2b10 	vmov	d0, r2, r3
 8008b94:	4770      	bx	lr
	...

08008b98 <floor>:
 8008b98:	ec51 0b10 	vmov	r0, r1, d0
 8008b9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ba0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8008ba4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8008ba8:	2e13      	cmp	r6, #19
 8008baa:	460c      	mov	r4, r1
 8008bac:	ee10 5a10 	vmov	r5, s0
 8008bb0:	4680      	mov	r8, r0
 8008bb2:	dc34      	bgt.n	8008c1e <floor+0x86>
 8008bb4:	2e00      	cmp	r6, #0
 8008bb6:	da16      	bge.n	8008be6 <floor+0x4e>
 8008bb8:	a335      	add	r3, pc, #212	; (adr r3, 8008c90 <floor+0xf8>)
 8008bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bbe:	f7f7 fb11 	bl	80001e4 <__adddf3>
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	f7f7 ff53 	bl	8000a70 <__aeabi_dcmpgt>
 8008bca:	b148      	cbz	r0, 8008be0 <floor+0x48>
 8008bcc:	2c00      	cmp	r4, #0
 8008bce:	da59      	bge.n	8008c84 <floor+0xec>
 8008bd0:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8008bd4:	4a30      	ldr	r2, [pc, #192]	; (8008c98 <floor+0x100>)
 8008bd6:	432b      	orrs	r3, r5
 8008bd8:	2500      	movs	r5, #0
 8008bda:	42ab      	cmp	r3, r5
 8008bdc:	bf18      	it	ne
 8008bde:	4614      	movne	r4, r2
 8008be0:	4621      	mov	r1, r4
 8008be2:	4628      	mov	r0, r5
 8008be4:	e025      	b.n	8008c32 <floor+0x9a>
 8008be6:	4f2d      	ldr	r7, [pc, #180]	; (8008c9c <floor+0x104>)
 8008be8:	4137      	asrs	r7, r6
 8008bea:	ea01 0307 	and.w	r3, r1, r7
 8008bee:	4303      	orrs	r3, r0
 8008bf0:	d01f      	beq.n	8008c32 <floor+0x9a>
 8008bf2:	a327      	add	r3, pc, #156	; (adr r3, 8008c90 <floor+0xf8>)
 8008bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bf8:	f7f7 faf4 	bl	80001e4 <__adddf3>
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	2300      	movs	r3, #0
 8008c00:	f7f7 ff36 	bl	8000a70 <__aeabi_dcmpgt>
 8008c04:	2800      	cmp	r0, #0
 8008c06:	d0eb      	beq.n	8008be0 <floor+0x48>
 8008c08:	2c00      	cmp	r4, #0
 8008c0a:	bfbe      	ittt	lt
 8008c0c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8008c10:	fa43 f606 	asrlt.w	r6, r3, r6
 8008c14:	19a4      	addlt	r4, r4, r6
 8008c16:	ea24 0407 	bic.w	r4, r4, r7
 8008c1a:	2500      	movs	r5, #0
 8008c1c:	e7e0      	b.n	8008be0 <floor+0x48>
 8008c1e:	2e33      	cmp	r6, #51	; 0x33
 8008c20:	dd0b      	ble.n	8008c3a <floor+0xa2>
 8008c22:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8008c26:	d104      	bne.n	8008c32 <floor+0x9a>
 8008c28:	ee10 2a10 	vmov	r2, s0
 8008c2c:	460b      	mov	r3, r1
 8008c2e:	f7f7 fad9 	bl	80001e4 <__adddf3>
 8008c32:	ec41 0b10 	vmov	d0, r0, r1
 8008c36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c3a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8008c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8008c42:	fa23 f707 	lsr.w	r7, r3, r7
 8008c46:	4207      	tst	r7, r0
 8008c48:	d0f3      	beq.n	8008c32 <floor+0x9a>
 8008c4a:	a311      	add	r3, pc, #68	; (adr r3, 8008c90 <floor+0xf8>)
 8008c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c50:	f7f7 fac8 	bl	80001e4 <__adddf3>
 8008c54:	2200      	movs	r2, #0
 8008c56:	2300      	movs	r3, #0
 8008c58:	f7f7 ff0a 	bl	8000a70 <__aeabi_dcmpgt>
 8008c5c:	2800      	cmp	r0, #0
 8008c5e:	d0bf      	beq.n	8008be0 <floor+0x48>
 8008c60:	2c00      	cmp	r4, #0
 8008c62:	da02      	bge.n	8008c6a <floor+0xd2>
 8008c64:	2e14      	cmp	r6, #20
 8008c66:	d103      	bne.n	8008c70 <floor+0xd8>
 8008c68:	3401      	adds	r4, #1
 8008c6a:	ea25 0507 	bic.w	r5, r5, r7
 8008c6e:	e7b7      	b.n	8008be0 <floor+0x48>
 8008c70:	2301      	movs	r3, #1
 8008c72:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8008c76:	fa03 f606 	lsl.w	r6, r3, r6
 8008c7a:	4435      	add	r5, r6
 8008c7c:	4545      	cmp	r5, r8
 8008c7e:	bf38      	it	cc
 8008c80:	18e4      	addcc	r4, r4, r3
 8008c82:	e7f2      	b.n	8008c6a <floor+0xd2>
 8008c84:	2500      	movs	r5, #0
 8008c86:	462c      	mov	r4, r5
 8008c88:	e7aa      	b.n	8008be0 <floor+0x48>
 8008c8a:	bf00      	nop
 8008c8c:	f3af 8000 	nop.w
 8008c90:	8800759c 	.word	0x8800759c
 8008c94:	7e37e43c 	.word	0x7e37e43c
 8008c98:	bff00000 	.word	0xbff00000
 8008c9c:	000fffff 	.word	0x000fffff

08008ca0 <scalbn>:
 8008ca0:	b570      	push	{r4, r5, r6, lr}
 8008ca2:	ec55 4b10 	vmov	r4, r5, d0
 8008ca6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8008caa:	4606      	mov	r6, r0
 8008cac:	462b      	mov	r3, r5
 8008cae:	b9aa      	cbnz	r2, 8008cdc <scalbn+0x3c>
 8008cb0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008cb4:	4323      	orrs	r3, r4
 8008cb6:	d03b      	beq.n	8008d30 <scalbn+0x90>
 8008cb8:	4b31      	ldr	r3, [pc, #196]	; (8008d80 <scalbn+0xe0>)
 8008cba:	4629      	mov	r1, r5
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	ee10 0a10 	vmov	r0, s0
 8008cc2:	f7f7 fc45 	bl	8000550 <__aeabi_dmul>
 8008cc6:	4b2f      	ldr	r3, [pc, #188]	; (8008d84 <scalbn+0xe4>)
 8008cc8:	429e      	cmp	r6, r3
 8008cca:	4604      	mov	r4, r0
 8008ccc:	460d      	mov	r5, r1
 8008cce:	da12      	bge.n	8008cf6 <scalbn+0x56>
 8008cd0:	a327      	add	r3, pc, #156	; (adr r3, 8008d70 <scalbn+0xd0>)
 8008cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd6:	f7f7 fc3b 	bl	8000550 <__aeabi_dmul>
 8008cda:	e009      	b.n	8008cf0 <scalbn+0x50>
 8008cdc:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8008ce0:	428a      	cmp	r2, r1
 8008ce2:	d10c      	bne.n	8008cfe <scalbn+0x5e>
 8008ce4:	ee10 2a10 	vmov	r2, s0
 8008ce8:	4620      	mov	r0, r4
 8008cea:	4629      	mov	r1, r5
 8008cec:	f7f7 fa7a 	bl	80001e4 <__adddf3>
 8008cf0:	4604      	mov	r4, r0
 8008cf2:	460d      	mov	r5, r1
 8008cf4:	e01c      	b.n	8008d30 <scalbn+0x90>
 8008cf6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008cfa:	460b      	mov	r3, r1
 8008cfc:	3a36      	subs	r2, #54	; 0x36
 8008cfe:	4432      	add	r2, r6
 8008d00:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008d04:	428a      	cmp	r2, r1
 8008d06:	dd0b      	ble.n	8008d20 <scalbn+0x80>
 8008d08:	ec45 4b11 	vmov	d1, r4, r5
 8008d0c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8008d78 <scalbn+0xd8>
 8008d10:	f000 f83c 	bl	8008d8c <copysign>
 8008d14:	a318      	add	r3, pc, #96	; (adr r3, 8008d78 <scalbn+0xd8>)
 8008d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d1a:	ec51 0b10 	vmov	r0, r1, d0
 8008d1e:	e7da      	b.n	8008cd6 <scalbn+0x36>
 8008d20:	2a00      	cmp	r2, #0
 8008d22:	dd08      	ble.n	8008d36 <scalbn+0x96>
 8008d24:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008d28:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008d2c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008d30:	ec45 4b10 	vmov	d0, r4, r5
 8008d34:	bd70      	pop	{r4, r5, r6, pc}
 8008d36:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008d3a:	da0d      	bge.n	8008d58 <scalbn+0xb8>
 8008d3c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008d40:	429e      	cmp	r6, r3
 8008d42:	ec45 4b11 	vmov	d1, r4, r5
 8008d46:	dce1      	bgt.n	8008d0c <scalbn+0x6c>
 8008d48:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8008d70 <scalbn+0xd0>
 8008d4c:	f000 f81e 	bl	8008d8c <copysign>
 8008d50:	a307      	add	r3, pc, #28	; (adr r3, 8008d70 <scalbn+0xd0>)
 8008d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d56:	e7e0      	b.n	8008d1a <scalbn+0x7a>
 8008d58:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008d5c:	3236      	adds	r2, #54	; 0x36
 8008d5e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008d62:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008d66:	4620      	mov	r0, r4
 8008d68:	4629      	mov	r1, r5
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	4b06      	ldr	r3, [pc, #24]	; (8008d88 <scalbn+0xe8>)
 8008d6e:	e7b2      	b.n	8008cd6 <scalbn+0x36>
 8008d70:	c2f8f359 	.word	0xc2f8f359
 8008d74:	01a56e1f 	.word	0x01a56e1f
 8008d78:	8800759c 	.word	0x8800759c
 8008d7c:	7e37e43c 	.word	0x7e37e43c
 8008d80:	43500000 	.word	0x43500000
 8008d84:	ffff3cb0 	.word	0xffff3cb0
 8008d88:	3c900000 	.word	0x3c900000

08008d8c <copysign>:
 8008d8c:	ec51 0b10 	vmov	r0, r1, d0
 8008d90:	ee11 0a90 	vmov	r0, s3
 8008d94:	ee10 2a10 	vmov	r2, s0
 8008d98:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008d9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8008da0:	ea41 0300 	orr.w	r3, r1, r0
 8008da4:	ec43 2b10 	vmov	d0, r2, r3
 8008da8:	4770      	bx	lr
	...

08008dac <_init>:
 8008dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dae:	bf00      	nop
 8008db0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008db2:	bc08      	pop	{r3}
 8008db4:	469e      	mov	lr, r3
 8008db6:	4770      	bx	lr

08008db8 <_fini>:
 8008db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dba:	bf00      	nop
 8008dbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dbe:	bc08      	pop	{r3}
 8008dc0:	469e      	mov	lr, r3
 8008dc2:	4770      	bx	lr
