
LCD_767.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f3c  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00025ab4  0800613c  0800613c  0000713c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802bbf0  0802bbf0  0002d060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0802bbf0  0802bbf0  0002cbf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802bbf8  0802bbf8  0002d060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802bbf8  0802bbf8  0002cbf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0802bbfc  0802bbfc  0002cbfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0802bc00  0002d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000308  20000060  0802bc60  0002d060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000368  0802bc60  0002d368  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002d060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001319a  00000000  00000000  0002d08e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c12  00000000  00000000  00040228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010d0  00000000  00000000  00042e40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d10  00000000  00000000  00043f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029650  00000000  00000000  00044c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001618e  00000000  00000000  0006e270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe8cd  00000000  00000000  000843fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00182ccb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a7c  00000000  00000000  00182d10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  0018778c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000060 	.word	0x20000060
 800021c:	00000000 	.word	0x00000000
 8000220:	08006124 	.word	0x08006124

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000064 	.word	0x20000064
 800023c:	08006124 	.word	0x08006124

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <ILI9341_Draw_Filled_Rectangle_Coord>:
	
}

/*Draw a filled rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Filled_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 800060c:	b590      	push	{r4, r7, lr}
 800060e:	b089      	sub	sp, #36	@ 0x24
 8000610:	af02      	add	r7, sp, #8
 8000612:	4604      	mov	r4, r0
 8000614:	4608      	mov	r0, r1
 8000616:	4611      	mov	r1, r2
 8000618:	461a      	mov	r2, r3
 800061a:	4623      	mov	r3, r4
 800061c:	80fb      	strh	r3, [r7, #6]
 800061e:	4603      	mov	r3, r0
 8000620:	80bb      	strh	r3, [r7, #4]
 8000622:	460b      	mov	r3, r1
 8000624:	807b      	strh	r3, [r7, #2]
 8000626:	4613      	mov	r3, r2
 8000628:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 800062a:	2300      	movs	r3, #0
 800062c:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 800062e:	2300      	movs	r3, #0
 8000630:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 8000632:	2300      	movs	r3, #0
 8000634:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 8000636:	2300      	movs	r3, #0
 8000638:	74bb      	strb	r3, [r7, #18]
	int32_t 	Calc_Negative = 0;
 800063a:	2300      	movs	r3, #0
 800063c:	60bb      	str	r3, [r7, #8]
	
	uint16_t X0_true = 0;
 800063e:	2300      	movs	r3, #0
 8000640:	823b      	strh	r3, [r7, #16]
	uint16_t Y0_true = 0;
 8000642:	2300      	movs	r3, #0
 8000644:	81fb      	strh	r3, [r7, #14]
	
	Calc_Negative = X1 - X0;
 8000646:	887a      	ldrh	r2, [r7, #2]
 8000648:	88fb      	ldrh	r3, [r7, #6]
 800064a:	1ad3      	subs	r3, r2, r3
 800064c:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_X = 1;
 800064e:	68bb      	ldr	r3, [r7, #8]
 8000650:	2b00      	cmp	r3, #0
 8000652:	da01      	bge.n	8000658 <ILI9341_Draw_Filled_Rectangle_Coord+0x4c>
 8000654:	2301      	movs	r3, #1
 8000656:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 8000658:	2300      	movs	r3, #0
 800065a:	60bb      	str	r3, [r7, #8]
	
	Calc_Negative = Y1 - Y0;
 800065c:	883a      	ldrh	r2, [r7, #0]
 800065e:	88bb      	ldrh	r3, [r7, #4]
 8000660:	1ad3      	subs	r3, r2, r3
 8000662:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_Y = 1;
 8000664:	68bb      	ldr	r3, [r7, #8]
 8000666:	2b00      	cmp	r3, #0
 8000668:	da01      	bge.n	800066e <ILI9341_Draw_Filled_Rectangle_Coord+0x62>
 800066a:	2301      	movs	r3, #1
 800066c:	74bb      	strb	r3, [r7, #18]
	
	
	//DRAW HORIZONTAL!
	if(!Negative_X)
 800066e:	7cfb      	ldrb	r3, [r7, #19]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d106      	bne.n	8000682 <ILI9341_Draw_Filled_Rectangle_Coord+0x76>
	{
		X_length = X1 - X0;
 8000674:	887a      	ldrh	r2, [r7, #2]
 8000676:	88fb      	ldrh	r3, [r7, #6]
 8000678:	1ad3      	subs	r3, r2, r3
 800067a:	82fb      	strh	r3, [r7, #22]
		X0_true = X0;
 800067c:	88fb      	ldrh	r3, [r7, #6]
 800067e:	823b      	strh	r3, [r7, #16]
 8000680:	e005      	b.n	800068e <ILI9341_Draw_Filled_Rectangle_Coord+0x82>
	}
	else
	{
		X_length = X0 - X1;
 8000682:	88fa      	ldrh	r2, [r7, #6]
 8000684:	887b      	ldrh	r3, [r7, #2]
 8000686:	1ad3      	subs	r3, r2, r3
 8000688:	82fb      	strh	r3, [r7, #22]
		X0_true = X1;
 800068a:	887b      	ldrh	r3, [r7, #2]
 800068c:	823b      	strh	r3, [r7, #16]
	}
	
	//DRAW VERTICAL!
	if(!Negative_Y)
 800068e:	7cbb      	ldrb	r3, [r7, #18]
 8000690:	2b00      	cmp	r3, #0
 8000692:	d106      	bne.n	80006a2 <ILI9341_Draw_Filled_Rectangle_Coord+0x96>
	{
		Y_length = Y1 - Y0;
 8000694:	883a      	ldrh	r2, [r7, #0]
 8000696:	88bb      	ldrh	r3, [r7, #4]
 8000698:	1ad3      	subs	r3, r2, r3
 800069a:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y0;		
 800069c:	88bb      	ldrh	r3, [r7, #4]
 800069e:	81fb      	strh	r3, [r7, #14]
 80006a0:	e005      	b.n	80006ae <ILI9341_Draw_Filled_Rectangle_Coord+0xa2>
	}
	else
	{
		Y_length = Y0 - Y1;
 80006a2:	88ba      	ldrh	r2, [r7, #4]
 80006a4:	883b      	ldrh	r3, [r7, #0]
 80006a6:	1ad3      	subs	r3, r2, r3
 80006a8:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y1;	
 80006aa:	883b      	ldrh	r3, [r7, #0]
 80006ac:	81fb      	strh	r3, [r7, #14]
	}
	
	ILI9341_Draw_Rectangle(X0_true, Y0_true, X_length, Y_length, Colour);	
 80006ae:	8abc      	ldrh	r4, [r7, #20]
 80006b0:	8afa      	ldrh	r2, [r7, #22]
 80006b2:	89f9      	ldrh	r1, [r7, #14]
 80006b4:	8a38      	ldrh	r0, [r7, #16]
 80006b6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80006b8:	9300      	str	r3, [sp, #0]
 80006ba:	4623      	mov	r3, r4
 80006bc:	f000 fe32 	bl	8001324 <ILI9341_Draw_Rectangle>
}
 80006c0:	bf00      	nop
 80006c2:	371c      	adds	r7, #28
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd90      	pop	{r4, r7, pc}

080006c8 <ILI9341_Draw_Char>:

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 80006c8:	b590      	push	{r4, r7, lr}
 80006ca:	b089      	sub	sp, #36	@ 0x24
 80006cc:	af02      	add	r7, sp, #8
 80006ce:	4604      	mov	r4, r0
 80006d0:	4608      	mov	r0, r1
 80006d2:	4611      	mov	r1, r2
 80006d4:	461a      	mov	r2, r3
 80006d6:	4623      	mov	r3, r4
 80006d8:	71fb      	strb	r3, [r7, #7]
 80006da:	4603      	mov	r3, r0
 80006dc:	71bb      	strb	r3, [r7, #6]
 80006de:	460b      	mov	r3, r1
 80006e0:	717b      	strb	r3, [r7, #5]
 80006e2:	4613      	mov	r3, r2
 80006e4:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 80006e6:	79fb      	ldrb	r3, [r7, #7]
 80006e8:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 80006ea:	7dfb      	ldrb	r3, [r7, #23]
 80006ec:	2b1f      	cmp	r3, #31
 80006ee:	d802      	bhi.n	80006f6 <ILI9341_Draw_Char+0x2e>
        Character = 0;
 80006f0:	2300      	movs	r3, #0
 80006f2:	71fb      	strb	r3, [r7, #7]
 80006f4:	e002      	b.n	80006fc <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 80006f6:	7dfb      	ldrb	r3, [r7, #23]
 80006f8:	3b20      	subs	r3, #32
 80006fa:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80006fc:	2300      	movs	r3, #0
 80006fe:	753b      	strb	r3, [r7, #20]
 8000700:	e012      	b.n	8000728 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 8000702:	7dfa      	ldrb	r2, [r7, #23]
 8000704:	7d38      	ldrb	r0, [r7, #20]
 8000706:	7d39      	ldrb	r1, [r7, #20]
 8000708:	4c3b      	ldr	r4, [pc, #236]	@ (80007f8 <ILI9341_Draw_Char+0x130>)
 800070a:	4613      	mov	r3, r2
 800070c:	005b      	lsls	r3, r3, #1
 800070e:	4413      	add	r3, r2
 8000710:	005b      	lsls	r3, r3, #1
 8000712:	4423      	add	r3, r4
 8000714:	4403      	add	r3, r0
 8000716:	781a      	ldrb	r2, [r3, #0]
 8000718:	f101 0318 	add.w	r3, r1, #24
 800071c:	443b      	add	r3, r7
 800071e:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8000722:	7d3b      	ldrb	r3, [r7, #20]
 8000724:	3301      	adds	r3, #1
 8000726:	753b      	strb	r3, [r7, #20]
 8000728:	7d3b      	ldrb	r3, [r7, #20]
 800072a:	2b05      	cmp	r3, #5
 800072c:	d9e9      	bls.n	8000702 <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 800072e:	79bb      	ldrb	r3, [r7, #6]
 8000730:	b298      	uxth	r0, r3
 8000732:	797b      	ldrb	r3, [r7, #5]
 8000734:	b299      	uxth	r1, r3
 8000736:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000738:	461a      	mov	r2, r3
 800073a:	0052      	lsls	r2, r2, #1
 800073c:	4413      	add	r3, r2
 800073e:	005b      	lsls	r3, r3, #1
 8000740:	b29a      	uxth	r2, r3
 8000742:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000744:	00db      	lsls	r3, r3, #3
 8000746:	b29c      	uxth	r4, r3
 8000748:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800074a:	9300      	str	r3, [sp, #0]
 800074c:	4623      	mov	r3, r4
 800074e:	f000 fde9 	bl	8001324 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 8000752:	2300      	movs	r3, #0
 8000754:	757b      	strb	r3, [r7, #21]
 8000756:	e047      	b.n	80007e8 <ILI9341_Draw_Char+0x120>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8000758:	2300      	movs	r3, #0
 800075a:	75bb      	strb	r3, [r7, #22]
 800075c:	e03e      	b.n	80007dc <ILI9341_Draw_Char+0x114>
            if (temp[j] & (1<<i)) {			
 800075e:	7d7b      	ldrb	r3, [r7, #21]
 8000760:	3318      	adds	r3, #24
 8000762:	443b      	add	r3, r7
 8000764:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000768:	461a      	mov	r2, r3
 800076a:	7dbb      	ldrb	r3, [r7, #22]
 800076c:	fa42 f303 	asr.w	r3, r2, r3
 8000770:	f003 0301 	and.w	r3, r3, #1
 8000774:	2b00      	cmp	r3, #0
 8000776:	d02e      	beq.n	80007d6 <ILI9341_Draw_Char+0x10e>
							if(Size == 1)
 8000778:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800077a:	2b01      	cmp	r3, #1
 800077c:	d110      	bne.n	80007a0 <ILI9341_Draw_Char+0xd8>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 800077e:	79bb      	ldrb	r3, [r7, #6]
 8000780:	b29a      	uxth	r2, r3
 8000782:	7d7b      	ldrb	r3, [r7, #21]
 8000784:	b29b      	uxth	r3, r3
 8000786:	4413      	add	r3, r2
 8000788:	b298      	uxth	r0, r3
 800078a:	797b      	ldrb	r3, [r7, #5]
 800078c:	b29a      	uxth	r2, r3
 800078e:	7dbb      	ldrb	r3, [r7, #22]
 8000790:	b29b      	uxth	r3, r3
 8000792:	4413      	add	r3, r2
 8000794:	b29b      	uxth	r3, r3
 8000796:	887a      	ldrh	r2, [r7, #2]
 8000798:	4619      	mov	r1, r3
 800079a:	f000 fce9 	bl	8001170 <ILI9341_Draw_Pixel>
 800079e:	e01a      	b.n	80007d6 <ILI9341_Draw_Char+0x10e>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 80007a0:	79bb      	ldrb	r3, [r7, #6]
 80007a2:	b29a      	uxth	r2, r3
 80007a4:	7d7b      	ldrb	r3, [r7, #21]
 80007a6:	b29b      	uxth	r3, r3
 80007a8:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 80007aa:	fb11 f303 	smulbb	r3, r1, r3
 80007ae:	b29b      	uxth	r3, r3
 80007b0:	4413      	add	r3, r2
 80007b2:	b298      	uxth	r0, r3
 80007b4:	797b      	ldrb	r3, [r7, #5]
 80007b6:	b29a      	uxth	r2, r3
 80007b8:	7dbb      	ldrb	r3, [r7, #22]
 80007ba:	b29b      	uxth	r3, r3
 80007bc:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 80007be:	fb11 f303 	smulbb	r3, r1, r3
 80007c2:	b29b      	uxth	r3, r3
 80007c4:	4413      	add	r3, r2
 80007c6:	b299      	uxth	r1, r3
 80007c8:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 80007ca:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80007cc:	887b      	ldrh	r3, [r7, #2]
 80007ce:	9300      	str	r3, [sp, #0]
 80007d0:	4623      	mov	r3, r4
 80007d2:	f000 fda7 	bl	8001324 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80007d6:	7dbb      	ldrb	r3, [r7, #22]
 80007d8:	3301      	adds	r3, #1
 80007da:	75bb      	strb	r3, [r7, #22]
 80007dc:	7dbb      	ldrb	r3, [r7, #22]
 80007de:	2b07      	cmp	r3, #7
 80007e0:	d9bd      	bls.n	800075e <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 80007e2:	7d7b      	ldrb	r3, [r7, #21]
 80007e4:	3301      	adds	r3, #1
 80007e6:	757b      	strb	r3, [r7, #21]
 80007e8:	7d7b      	ldrb	r3, [r7, #21]
 80007ea:	2b05      	cmp	r3, #5
 80007ec:	d9b4      	bls.n	8000758 <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 80007ee:	bf00      	nop
 80007f0:	bf00      	nop
 80007f2:	371c      	adds	r7, #28
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd90      	pop	{r4, r7, pc}
 80007f8:	08006164 	.word	0x08006164

080007fc <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 80007fc:	b590      	push	{r4, r7, lr}
 80007fe:	b085      	sub	sp, #20
 8000800:	af02      	add	r7, sp, #8
 8000802:	6078      	str	r0, [r7, #4]
 8000804:	4608      	mov	r0, r1
 8000806:	4611      	mov	r1, r2
 8000808:	461a      	mov	r2, r3
 800080a:	4603      	mov	r3, r0
 800080c:	70fb      	strb	r3, [r7, #3]
 800080e:	460b      	mov	r3, r1
 8000810:	70bb      	strb	r3, [r7, #2]
 8000812:	4613      	mov	r3, r2
 8000814:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 8000816:	e017      	b.n	8000848 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	1c5a      	adds	r2, r3, #1
 800081c:	607a      	str	r2, [r7, #4]
 800081e:	7818      	ldrb	r0, [r3, #0]
 8000820:	883c      	ldrh	r4, [r7, #0]
 8000822:	78ba      	ldrb	r2, [r7, #2]
 8000824:	78f9      	ldrb	r1, [r7, #3]
 8000826:	8bbb      	ldrh	r3, [r7, #28]
 8000828:	9301      	str	r3, [sp, #4]
 800082a:	8b3b      	ldrh	r3, [r7, #24]
 800082c:	9300      	str	r3, [sp, #0]
 800082e:	4623      	mov	r3, r4
 8000830:	f7ff ff4a 	bl	80006c8 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 8000834:	8b3b      	ldrh	r3, [r7, #24]
 8000836:	b2db      	uxtb	r3, r3
 8000838:	461a      	mov	r2, r3
 800083a:	0052      	lsls	r2, r2, #1
 800083c:	4413      	add	r3, r2
 800083e:	005b      	lsls	r3, r3, #1
 8000840:	b2da      	uxtb	r2, r3
 8000842:	78fb      	ldrb	r3, [r7, #3]
 8000844:	4413      	add	r3, r2
 8000846:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	2b00      	cmp	r3, #0
 800084e:	d1e3      	bne.n	8000818 <ILI9341_Draw_Text+0x1c>
    }
}
 8000850:	bf00      	nop
 8000852:	bf00      	nop
 8000854:	370c      	adds	r7, #12
 8000856:	46bd      	mov	sp, r7
 8000858:	bd90      	pop	{r4, r7, pc}
	...

0800085c <ILI9341_Draw_Image>:

/*Draws a full screen picture from flash. Image converted from RGB .jpeg/other to C array using online converter*/
//USING CONVERTER: http://www.digole.com/tools/PicturetoC_Hex_converter.php
//65K colour (2Bytes / Pixel)
void ILI9341_Draw_Image(const char* Image_Array, uint8_t Orientation)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	f5ad 7d0c 	sub.w	sp, sp, #560	@ 0x230
 8000862:	af00      	add	r7, sp, #0
 8000864:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8000868:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 800086c:	6018      	str	r0, [r3, #0]
 800086e:	460a      	mov	r2, r1
 8000870:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8000874:	f2a3 232d 	subw	r3, r3, #557	@ 0x22d
 8000878:	701a      	strb	r2, [r3, #0]
	if(Orientation == SCREEN_HORIZONTAL_1)
 800087a:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 800087e:	f2a3 232d 	subw	r3, r3, #557	@ 0x22d
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	2b01      	cmp	r3, #1
 8000886:	d15e      	bne.n	8000946 <ILI9341_Draw_Image+0xea>
	{
		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8000888:	2001      	movs	r0, #1
 800088a:	f000 fa67 	bl	8000d5c <ILI9341_Set_Rotation>
		ILI9341_Set_Address(0,0,ILI9341_SCREEN_WIDTH,ILI9341_SCREEN_HEIGHT);
 800088e:	23f0      	movs	r3, #240	@ 0xf0
 8000890:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000894:	2100      	movs	r1, #0
 8000896:	2000      	movs	r0, #0
 8000898:	f000 f9f6 	bl	8000c88 <ILI9341_Set_Address>
			
		HAL_GPIO_WritePin(GPIOC, DC_Pin, GPIO_PIN_SET);	
 800089c:	2201      	movs	r2, #1
 800089e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008a2:	48c4      	ldr	r0, [pc, #784]	@ (8000bb4 <ILI9341_Draw_Image+0x358>)
 80008a4:	f001 feee 	bl	8002684 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_RESET);
 80008a8:	2200      	movs	r2, #0
 80008aa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008ae:	48c1      	ldr	r0, [pc, #772]	@ (8000bb4 <ILI9341_Draw_Image+0x358>)
 80008b0:	f001 fee8 	bl	8002684 <HAL_GPIO_WritePin>
		
		unsigned char Temp_small_buffer[BURST_MAX_SIZE];
		uint32_t counter = 0;
 80008b4:	2300      	movs	r3, #0
 80008b6:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 80008ba:	2300      	movs	r3, #0
 80008bc:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
 80008c0:	e035      	b.n	800092e <ILI9341_Draw_Image+0xd2>
		{			
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 80008c2:	2300      	movs	r3, #0
 80008c4:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 80008c8:	e019      	b.n	80008fe <ILI9341_Draw_Image+0xa2>
				{
					Temp_small_buffer[k]	= Image_Array[counter+k];		
 80008ca:	f8d7 222c 	ldr.w	r2, [r7, #556]	@ 0x22c
 80008ce:	f8d7 3224 	ldr.w	r3, [r7, #548]	@ 0x224
 80008d2:	4413      	add	r3, r2
 80008d4:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 80008d8:	f5a2 720b 	sub.w	r2, r2, #556	@ 0x22c
 80008dc:	6812      	ldr	r2, [r2, #0]
 80008de:	4413      	add	r3, r2
 80008e0:	7819      	ldrb	r1, [r3, #0]
 80008e2:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 80008e6:	f5a3 7209 	sub.w	r2, r3, #548	@ 0x224
 80008ea:	f8d7 3224 	ldr.w	r3, [r7, #548]	@ 0x224
 80008ee:	4413      	add	r3, r2
 80008f0:	460a      	mov	r2, r1
 80008f2:	701a      	strb	r2, [r3, #0]
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 80008f4:	f8d7 3224 	ldr.w	r3, [r7, #548]	@ 0x224
 80008f8:	3301      	adds	r3, #1
 80008fa:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 80008fe:	f8d7 3224 	ldr.w	r3, [r7, #548]	@ 0x224
 8000902:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000906:	d3e0      	bcc.n	80008ca <ILI9341_Draw_Image+0x6e>
				}						
				HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*)Temp_small_buffer, BURST_MAX_SIZE, 10);
 8000908:	f107 010c 	add.w	r1, r7, #12
 800090c:	230a      	movs	r3, #10
 800090e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000912:	48a9      	ldr	r0, [pc, #676]	@ (8000bb8 <ILI9341_Draw_Image+0x35c>)
 8000914:	f003 f8d7 	bl	8003ac6 <HAL_SPI_Transmit>
				counter += BURST_MAX_SIZE;			
 8000918:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 800091c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8000920:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 8000924:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 8000928:	3301      	adds	r3, #1
 800092a:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
 800092e:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 8000932:	f5b3 7f99 	cmp.w	r3, #306	@ 0x132
 8000936:	d9c4      	bls.n	80008c2 <ILI9341_Draw_Image+0x66>
		}
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_SET);
 8000938:	2201      	movs	r2, #1
 800093a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800093e:	489d      	ldr	r0, [pc, #628]	@ (8000bb4 <ILI9341_Draw_Image+0x358>)
 8000940:	f001 fea0 	bl	8002684 <HAL_GPIO_WritePin>
				HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*)Temp_small_buffer, BURST_MAX_SIZE, 10);
				counter += BURST_MAX_SIZE;			
		}
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_SET);
	}
}
 8000944:	e130      	b.n	8000ba8 <ILI9341_Draw_Image+0x34c>
	else if(Orientation == SCREEN_HORIZONTAL_2)
 8000946:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 800094a:	f2a3 232d 	subw	r3, r3, #557	@ 0x22d
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	2b03      	cmp	r3, #3
 8000952:	d15e      	bne.n	8000a12 <ILI9341_Draw_Image+0x1b6>
		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000954:	2003      	movs	r0, #3
 8000956:	f000 fa01 	bl	8000d5c <ILI9341_Set_Rotation>
		ILI9341_Set_Address(0,0,ILI9341_SCREEN_WIDTH,ILI9341_SCREEN_HEIGHT);
 800095a:	23f0      	movs	r3, #240	@ 0xf0
 800095c:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000960:	2100      	movs	r1, #0
 8000962:	2000      	movs	r0, #0
 8000964:	f000 f990 	bl	8000c88 <ILI9341_Set_Address>
		HAL_GPIO_WritePin(GPIOC, DC_Pin, GPIO_PIN_SET);	
 8000968:	2201      	movs	r2, #1
 800096a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800096e:	4891      	ldr	r0, [pc, #580]	@ (8000bb4 <ILI9341_Draw_Image+0x358>)
 8000970:	f001 fe88 	bl	8002684 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_RESET);
 8000974:	2200      	movs	r2, #0
 8000976:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800097a:	488e      	ldr	r0, [pc, #568]	@ (8000bb4 <ILI9341_Draw_Image+0x358>)
 800097c:	f001 fe82 	bl	8002684 <HAL_GPIO_WritePin>
		uint32_t counter = 0;
 8000980:	2300      	movs	r3, #0
 8000982:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 8000986:	2300      	movs	r3, #0
 8000988:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
 800098c:	e035      	b.n	80009fa <ILI9341_Draw_Image+0x19e>
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 800098e:	2300      	movs	r3, #0
 8000990:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
 8000994:	e019      	b.n	80009ca <ILI9341_Draw_Image+0x16e>
					Temp_small_buffer[k]	= Image_Array[counter+k];		
 8000996:	f8d7 2220 	ldr.w	r2, [r7, #544]	@ 0x220
 800099a:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 800099e:	4413      	add	r3, r2
 80009a0:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 80009a4:	f5a2 720b 	sub.w	r2, r2, #556	@ 0x22c
 80009a8:	6812      	ldr	r2, [r2, #0]
 80009aa:	4413      	add	r3, r2
 80009ac:	7819      	ldrb	r1, [r3, #0]
 80009ae:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 80009b2:	f5a3 7209 	sub.w	r2, r3, #548	@ 0x224
 80009b6:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 80009ba:	4413      	add	r3, r2
 80009bc:	460a      	mov	r2, r1
 80009be:	701a      	strb	r2, [r3, #0]
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 80009c0:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 80009c4:	3301      	adds	r3, #1
 80009c6:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
 80009ca:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 80009ce:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80009d2:	d3e0      	bcc.n	8000996 <ILI9341_Draw_Image+0x13a>
				HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*)Temp_small_buffer, BURST_MAX_SIZE, 10);
 80009d4:	f107 010c 	add.w	r1, r7, #12
 80009d8:	230a      	movs	r3, #10
 80009da:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80009de:	4876      	ldr	r0, [pc, #472]	@ (8000bb8 <ILI9341_Draw_Image+0x35c>)
 80009e0:	f003 f871 	bl	8003ac6 <HAL_SPI_Transmit>
				counter += BURST_MAX_SIZE;			
 80009e4:	f8d7 3220 	ldr.w	r3, [r7, #544]	@ 0x220
 80009e8:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80009ec:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 80009f0:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 80009f4:	3301      	adds	r3, #1
 80009f6:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
 80009fa:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 80009fe:	f5b3 7f99 	cmp.w	r3, #306	@ 0x132
 8000a02:	d9c4      	bls.n	800098e <ILI9341_Draw_Image+0x132>
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_SET);
 8000a04:	2201      	movs	r2, #1
 8000a06:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a0a:	486a      	ldr	r0, [pc, #424]	@ (8000bb4 <ILI9341_Draw_Image+0x358>)
 8000a0c:	f001 fe3a 	bl	8002684 <HAL_GPIO_WritePin>
}
 8000a10:	e0ca      	b.n	8000ba8 <ILI9341_Draw_Image+0x34c>
	else if(Orientation == SCREEN_VERTICAL_2)
 8000a12:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8000a16:	f2a3 232d 	subw	r3, r3, #557	@ 0x22d
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	2b02      	cmp	r3, #2
 8000a1e:	d15e      	bne.n	8000ade <ILI9341_Draw_Image+0x282>
		ILI9341_Set_Rotation(SCREEN_VERTICAL_2);
 8000a20:	2002      	movs	r0, #2
 8000a22:	f000 f99b 	bl	8000d5c <ILI9341_Set_Rotation>
		ILI9341_Set_Address(0,0,ILI9341_SCREEN_HEIGHT,ILI9341_SCREEN_WIDTH);
 8000a26:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000a2a:	22f0      	movs	r2, #240	@ 0xf0
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	2000      	movs	r0, #0
 8000a30:	f000 f92a 	bl	8000c88 <ILI9341_Set_Address>
		HAL_GPIO_WritePin(GPIOC, DC_Pin, GPIO_PIN_SET);	
 8000a34:	2201      	movs	r2, #1
 8000a36:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a3a:	485e      	ldr	r0, [pc, #376]	@ (8000bb4 <ILI9341_Draw_Image+0x358>)
 8000a3c:	f001 fe22 	bl	8002684 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_RESET);
 8000a40:	2200      	movs	r2, #0
 8000a42:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a46:	485b      	ldr	r0, [pc, #364]	@ (8000bb4 <ILI9341_Draw_Image+0x358>)
 8000a48:	f001 fe1c 	bl	8002684 <HAL_GPIO_WritePin>
		uint32_t counter = 0;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 8000a52:	2300      	movs	r3, #0
 8000a54:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
 8000a58:	e035      	b.n	8000ac6 <ILI9341_Draw_Image+0x26a>
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
 8000a60:	e019      	b.n	8000a96 <ILI9341_Draw_Image+0x23a>
					Temp_small_buffer[k]	= Image_Array[counter+k];		
 8000a62:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 8000a66:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8000a6a:	4413      	add	r3, r2
 8000a6c:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 8000a70:	f5a2 720b 	sub.w	r2, r2, #556	@ 0x22c
 8000a74:	6812      	ldr	r2, [r2, #0]
 8000a76:	4413      	add	r3, r2
 8000a78:	7819      	ldrb	r1, [r3, #0]
 8000a7a:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8000a7e:	f5a3 7209 	sub.w	r2, r3, #548	@ 0x224
 8000a82:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8000a86:	4413      	add	r3, r2
 8000a88:	460a      	mov	r2, r1
 8000a8a:	701a      	strb	r2, [r3, #0]
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 8000a8c:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8000a90:	3301      	adds	r3, #1
 8000a92:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
 8000a96:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8000a9a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000a9e:	d3e0      	bcc.n	8000a62 <ILI9341_Draw_Image+0x206>
				HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*)Temp_small_buffer, BURST_MAX_SIZE, 10);
 8000aa0:	f107 010c 	add.w	r1, r7, #12
 8000aa4:	230a      	movs	r3, #10
 8000aa6:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000aaa:	4843      	ldr	r0, [pc, #268]	@ (8000bb8 <ILI9341_Draw_Image+0x35c>)
 8000aac:	f003 f80b 	bl	8003ac6 <HAL_SPI_Transmit>
				counter += BURST_MAX_SIZE;			
 8000ab0:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8000ab4:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8000ab8:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 8000abc:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8000ac0:	3301      	adds	r3, #1
 8000ac2:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
 8000ac6:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8000aca:	f5b3 7f99 	cmp.w	r3, #306	@ 0x132
 8000ace:	d9c4      	bls.n	8000a5a <ILI9341_Draw_Image+0x1fe>
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_SET);
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ad6:	4837      	ldr	r0, [pc, #220]	@ (8000bb4 <ILI9341_Draw_Image+0x358>)
 8000ad8:	f001 fdd4 	bl	8002684 <HAL_GPIO_WritePin>
}
 8000adc:	e064      	b.n	8000ba8 <ILI9341_Draw_Image+0x34c>
	else if(Orientation == SCREEN_VERTICAL_1)
 8000ade:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8000ae2:	f2a3 232d 	subw	r3, r3, #557	@ 0x22d
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d15d      	bne.n	8000ba8 <ILI9341_Draw_Image+0x34c>
		ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8000aec:	2000      	movs	r0, #0
 8000aee:	f000 f935 	bl	8000d5c <ILI9341_Set_Rotation>
		ILI9341_Set_Address(0,0,ILI9341_SCREEN_HEIGHT,ILI9341_SCREEN_WIDTH);
 8000af2:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000af6:	22f0      	movs	r2, #240	@ 0xf0
 8000af8:	2100      	movs	r1, #0
 8000afa:	2000      	movs	r0, #0
 8000afc:	f000 f8c4 	bl	8000c88 <ILI9341_Set_Address>
		HAL_GPIO_WritePin(GPIOC, DC_Pin, GPIO_PIN_SET);	
 8000b00:	2201      	movs	r2, #1
 8000b02:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b06:	482b      	ldr	r0, [pc, #172]	@ (8000bb4 <ILI9341_Draw_Image+0x358>)
 8000b08:	f001 fdbc 	bl	8002684 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_RESET);
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b12:	4828      	ldr	r0, [pc, #160]	@ (8000bb4 <ILI9341_Draw_Image+0x358>)
 8000b14:	f001 fdb6 	bl	8002684 <HAL_GPIO_WritePin>
		uint32_t counter = 0;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	f8c7 3208 	str.w	r3, [r7, #520]	@ 0x208
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 8000b1e:	2300      	movs	r3, #0
 8000b20:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
 8000b24:	e035      	b.n	8000b92 <ILI9341_Draw_Image+0x336>
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 8000b26:	2300      	movs	r3, #0
 8000b28:	f8c7 3200 	str.w	r3, [r7, #512]	@ 0x200
 8000b2c:	e019      	b.n	8000b62 <ILI9341_Draw_Image+0x306>
					Temp_small_buffer[k]	= Image_Array[counter+k];		
 8000b2e:	f8d7 2208 	ldr.w	r2, [r7, #520]	@ 0x208
 8000b32:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000b36:	4413      	add	r3, r2
 8000b38:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 8000b3c:	f5a2 720b 	sub.w	r2, r2, #556	@ 0x22c
 8000b40:	6812      	ldr	r2, [r2, #0]
 8000b42:	4413      	add	r3, r2
 8000b44:	7819      	ldrb	r1, [r3, #0]
 8000b46:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8000b4a:	f5a3 7209 	sub.w	r2, r3, #548	@ 0x224
 8000b4e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000b52:	4413      	add	r3, r2
 8000b54:	460a      	mov	r2, r1
 8000b56:	701a      	strb	r2, [r3, #0]
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 8000b58:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	f8c7 3200 	str.w	r3, [r7, #512]	@ 0x200
 8000b62:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000b66:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000b6a:	d3e0      	bcc.n	8000b2e <ILI9341_Draw_Image+0x2d2>
				HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*)Temp_small_buffer, BURST_MAX_SIZE, 10);
 8000b6c:	f107 010c 	add.w	r1, r7, #12
 8000b70:	230a      	movs	r3, #10
 8000b72:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000b76:	4810      	ldr	r0, [pc, #64]	@ (8000bb8 <ILI9341_Draw_Image+0x35c>)
 8000b78:	f002 ffa5 	bl	8003ac6 <HAL_SPI_Transmit>
				counter += BURST_MAX_SIZE;			
 8000b7c:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
 8000b80:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8000b84:	f8c7 3208 	str.w	r3, [r7, #520]	@ 0x208
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 8000b88:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
 8000b92:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8000b96:	f5b3 7f99 	cmp.w	r3, #306	@ 0x132
 8000b9a:	d9c4      	bls.n	8000b26 <ILI9341_Draw_Image+0x2ca>
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_SET);
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ba2:	4804      	ldr	r0, [pc, #16]	@ (8000bb4 <ILI9341_Draw_Image+0x358>)
 8000ba4:	f001 fd6e 	bl	8002684 <HAL_GPIO_WritePin>
}
 8000ba8:	bf00      	nop
 8000baa:	f507 770c 	add.w	r7, r7, #560	@ 0x230
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	40020800 	.word	0x40020800
 8000bb8:	2000007c 	.word	0x2000007c

08000bbc <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
MX_SPI1_Init();																							//SPI INIT
 8000bc0:	f000 ff48 	bl	8001a54 <MX_SPI1_Init>
MX_GPIO_Init();																							//GPIO INIT
 8000bc4:	f000 fc0a 	bl	80013dc <MX_GPIO_Init>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 8000bc8:	2200      	movs	r2, #0
 8000bca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000bce:	4802      	ldr	r0, [pc, #8]	@ (8000bd8 <ILI9341_SPI_Init+0x1c>)
 8000bd0:	f001 fd58 	bl	8002684 <HAL_GPIO_WritePin>
}
 8000bd4:	bf00      	nop
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	40020800 	.word	0x40020800

08000bdc <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	4603      	mov	r3, r0
 8000be4:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 8000be6:	1df9      	adds	r1, r7, #7
 8000be8:	2301      	movs	r3, #1
 8000bea:	2201      	movs	r2, #1
 8000bec:	4803      	ldr	r0, [pc, #12]	@ (8000bfc <ILI9341_SPI_Send+0x20>)
 8000bee:	f002 ff6a 	bl	8003ac6 <HAL_SPI_Transmit>
}
 8000bf2:	bf00      	nop
 8000bf4:	3708      	adds	r7, #8
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	2000007c 	.word	0x2000007c

08000c00 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	4603      	mov	r3, r0
 8000c08:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c10:	480b      	ldr	r0, [pc, #44]	@ (8000c40 <ILI9341_Write_Command+0x40>)
 8000c12:	f001 fd37 	bl	8002684 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000c16:	2200      	movs	r2, #0
 8000c18:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c1c:	4808      	ldr	r0, [pc, #32]	@ (8000c40 <ILI9341_Write_Command+0x40>)
 8000c1e:	f001 fd31 	bl	8002684 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 8000c22:	79fb      	ldrb	r3, [r7, #7]
 8000c24:	4618      	mov	r0, r3
 8000c26:	f7ff ffd9 	bl	8000bdc <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c30:	4803      	ldr	r0, [pc, #12]	@ (8000c40 <ILI9341_Write_Command+0x40>)
 8000c32:	f001 fd27 	bl	8002684 <HAL_GPIO_WritePin>
}
 8000c36:	bf00      	nop
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	40020800 	.word	0x40020800

08000c44 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000c4e:	2201      	movs	r2, #1
 8000c50:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c54:	480b      	ldr	r0, [pc, #44]	@ (8000c84 <ILI9341_Write_Data+0x40>)
 8000c56:	f001 fd15 	bl	8002684 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c60:	4808      	ldr	r0, [pc, #32]	@ (8000c84 <ILI9341_Write_Data+0x40>)
 8000c62:	f001 fd0f 	bl	8002684 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 8000c66:	79fb      	ldrb	r3, [r7, #7]
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f7ff ffb7 	bl	8000bdc <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000c6e:	2201      	movs	r2, #1
 8000c70:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c74:	4803      	ldr	r0, [pc, #12]	@ (8000c84 <ILI9341_Write_Data+0x40>)
 8000c76:	f001 fd05 	bl	8002684 <HAL_GPIO_WritePin>
}
 8000c7a:	bf00      	nop
 8000c7c:	3708      	adds	r7, #8
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40020800 	.word	0x40020800

08000c88 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8000c88:	b590      	push	{r4, r7, lr}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	4608      	mov	r0, r1
 8000c92:	4611      	mov	r1, r2
 8000c94:	461a      	mov	r2, r3
 8000c96:	4623      	mov	r3, r4
 8000c98:	80fb      	strh	r3, [r7, #6]
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	80bb      	strh	r3, [r7, #4]
 8000c9e:	460b      	mov	r3, r1
 8000ca0:	807b      	strh	r3, [r7, #2]
 8000ca2:	4613      	mov	r3, r2
 8000ca4:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 8000ca6:	202a      	movs	r0, #42	@ 0x2a
 8000ca8:	f7ff ffaa 	bl	8000c00 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8000cac:	88fb      	ldrh	r3, [r7, #6]
 8000cae:	0a1b      	lsrs	r3, r3, #8
 8000cb0:	b29b      	uxth	r3, r3
 8000cb2:	b2db      	uxtb	r3, r3
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f7ff ffc5 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 8000cba:	88fb      	ldrh	r3, [r7, #6]
 8000cbc:	b2db      	uxtb	r3, r3
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f7ff ffc0 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 8000cc4:	887b      	ldrh	r3, [r7, #2]
 8000cc6:	0a1b      	lsrs	r3, r3, #8
 8000cc8:	b29b      	uxth	r3, r3
 8000cca:	b2db      	uxtb	r3, r3
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f7ff ffb9 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 8000cd2:	887b      	ldrh	r3, [r7, #2]
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f7ff ffb4 	bl	8000c44 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 8000cdc:	202b      	movs	r0, #43	@ 0x2b
 8000cde:	f7ff ff8f 	bl	8000c00 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 8000ce2:	88bb      	ldrh	r3, [r7, #4]
 8000ce4:	0a1b      	lsrs	r3, r3, #8
 8000ce6:	b29b      	uxth	r3, r3
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	4618      	mov	r0, r3
 8000cec:	f7ff ffaa 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 8000cf0:	88bb      	ldrh	r3, [r7, #4]
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f7ff ffa5 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 8000cfa:	883b      	ldrh	r3, [r7, #0]
 8000cfc:	0a1b      	lsrs	r3, r3, #8
 8000cfe:	b29b      	uxth	r3, r3
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	4618      	mov	r0, r3
 8000d04:	f7ff ff9e 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 8000d08:	883b      	ldrh	r3, [r7, #0]
 8000d0a:	b2db      	uxtb	r3, r3
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f7ff ff99 	bl	8000c44 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 8000d12:	202c      	movs	r0, #44	@ 0x2c
 8000d14:	f7ff ff74 	bl	8000c00 <ILI9341_Write_Command>
}
 8000d18:	bf00      	nop
 8000d1a:	370c      	adds	r7, #12
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd90      	pop	{r4, r7, pc}

08000d20 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8000d24:	2201      	movs	r2, #1
 8000d26:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d2a:	480b      	ldr	r0, [pc, #44]	@ (8000d58 <ILI9341_Reset+0x38>)
 8000d2c:	f001 fcaa 	bl	8002684 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8000d30:	20c8      	movs	r0, #200	@ 0xc8
 8000d32:	f001 f9f1 	bl	8002118 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000d36:	2200      	movs	r2, #0
 8000d38:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d3c:	4806      	ldr	r0, [pc, #24]	@ (8000d58 <ILI9341_Reset+0x38>)
 8000d3e:	f001 fca1 	bl	8002684 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8000d42:	20c8      	movs	r0, #200	@ 0xc8
 8000d44:	f001 f9e8 	bl	8002118 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8000d48:	2201      	movs	r2, #1
 8000d4a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d4e:	4802      	ldr	r0, [pc, #8]	@ (8000d58 <ILI9341_Reset+0x38>)
 8000d50:	f001 fc98 	bl	8002684 <HAL_GPIO_WritePin>
}
 8000d54:	bf00      	nop
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	40020800 	.word	0x40020800

08000d5c <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	4603      	mov	r3, r0
 8000d64:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 8000d66:	79fb      	ldrb	r3, [r7, #7]
 8000d68:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 8000d6a:	2036      	movs	r0, #54	@ 0x36
 8000d6c:	f7ff ff48 	bl	8000c00 <ILI9341_Write_Command>
HAL_Delay(1);
 8000d70:	2001      	movs	r0, #1
 8000d72:	f001 f9d1 	bl	8002118 <HAL_Delay>
	
switch(screen_rotation) 
 8000d76:	7bfb      	ldrb	r3, [r7, #15]
 8000d78:	2b03      	cmp	r3, #3
 8000d7a:	d837      	bhi.n	8000dec <ILI9341_Set_Rotation+0x90>
 8000d7c:	a201      	add	r2, pc, #4	@ (adr r2, 8000d84 <ILI9341_Set_Rotation+0x28>)
 8000d7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d82:	bf00      	nop
 8000d84:	08000d95 	.word	0x08000d95
 8000d88:	08000dab 	.word	0x08000dab
 8000d8c:	08000dc1 	.word	0x08000dc1
 8000d90:	08000dd7 	.word	0x08000dd7
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8000d94:	2048      	movs	r0, #72	@ 0x48
 8000d96:	f7ff ff55 	bl	8000c44 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8000d9a:	4b17      	ldr	r3, [pc, #92]	@ (8000df8 <ILI9341_Set_Rotation+0x9c>)
 8000d9c:	22f0      	movs	r2, #240	@ 0xf0
 8000d9e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8000da0:	4b16      	ldr	r3, [pc, #88]	@ (8000dfc <ILI9341_Set_Rotation+0xa0>)
 8000da2:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000da6:	801a      	strh	r2, [r3, #0]
			break;
 8000da8:	e021      	b.n	8000dee <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8000daa:	2028      	movs	r0, #40	@ 0x28
 8000dac:	f7ff ff4a 	bl	8000c44 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8000db0:	4b11      	ldr	r3, [pc, #68]	@ (8000df8 <ILI9341_Set_Rotation+0x9c>)
 8000db2:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000db6:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8000db8:	4b10      	ldr	r3, [pc, #64]	@ (8000dfc <ILI9341_Set_Rotation+0xa0>)
 8000dba:	22f0      	movs	r2, #240	@ 0xf0
 8000dbc:	801a      	strh	r2, [r3, #0]
			break;
 8000dbe:	e016      	b.n	8000dee <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8000dc0:	2088      	movs	r0, #136	@ 0x88
 8000dc2:	f7ff ff3f 	bl	8000c44 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 8000dc6:	4b0c      	ldr	r3, [pc, #48]	@ (8000df8 <ILI9341_Set_Rotation+0x9c>)
 8000dc8:	22f0      	movs	r2, #240	@ 0xf0
 8000dca:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8000dcc:	4b0b      	ldr	r3, [pc, #44]	@ (8000dfc <ILI9341_Set_Rotation+0xa0>)
 8000dce:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000dd2:	801a      	strh	r2, [r3, #0]
			break;
 8000dd4:	e00b      	b.n	8000dee <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 8000dd6:	20e8      	movs	r0, #232	@ 0xe8
 8000dd8:	f7ff ff34 	bl	8000c44 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8000ddc:	4b06      	ldr	r3, [pc, #24]	@ (8000df8 <ILI9341_Set_Rotation+0x9c>)
 8000dde:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000de2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8000de4:	4b05      	ldr	r3, [pc, #20]	@ (8000dfc <ILI9341_Set_Rotation+0xa0>)
 8000de6:	22f0      	movs	r2, #240	@ 0xf0
 8000de8:	801a      	strh	r2, [r3, #0]
			break;
 8000dea:	e000      	b.n	8000dee <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 8000dec:	bf00      	nop
	}
}
 8000dee:	bf00      	nop
 8000df0:	3710      	adds	r7, #16
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	20000002 	.word	0x20000002
 8000dfc:	20000000 	.word	0x20000000

08000e00 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8000e04:	2201      	movs	r2, #1
 8000e06:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e0a:	4802      	ldr	r0, [pc, #8]	@ (8000e14 <ILI9341_Enable+0x14>)
 8000e0c:	f001 fc3a 	bl	8002684 <HAL_GPIO_WritePin>
}
 8000e10:	bf00      	nop
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	40020800 	.word	0x40020800

08000e18 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0

ILI9341_Enable();
 8000e1c:	f7ff fff0 	bl	8000e00 <ILI9341_Enable>
ILI9341_SPI_Init();
 8000e20:	f7ff fecc 	bl	8000bbc <ILI9341_SPI_Init>
ILI9341_Reset();
 8000e24:	f7ff ff7c 	bl	8000d20 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8000e28:	2001      	movs	r0, #1
 8000e2a:	f7ff fee9 	bl	8000c00 <ILI9341_Write_Command>
HAL_Delay(1000);
 8000e2e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000e32:	f001 f971 	bl	8002118 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8000e36:	20cb      	movs	r0, #203	@ 0xcb
 8000e38:	f7ff fee2 	bl	8000c00 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8000e3c:	2039      	movs	r0, #57	@ 0x39
 8000e3e:	f7ff ff01 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 8000e42:	202c      	movs	r0, #44	@ 0x2c
 8000e44:	f7ff fefe 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000e48:	2000      	movs	r0, #0
 8000e4a:	f7ff fefb 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 8000e4e:	2034      	movs	r0, #52	@ 0x34
 8000e50:	f7ff fef8 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 8000e54:	2002      	movs	r0, #2
 8000e56:	f7ff fef5 	bl	8000c44 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8000e5a:	20cf      	movs	r0, #207	@ 0xcf
 8000e5c:	f7ff fed0 	bl	8000c00 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000e60:	2000      	movs	r0, #0
 8000e62:	f7ff feef 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8000e66:	20c1      	movs	r0, #193	@ 0xc1
 8000e68:	f7ff feec 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8000e6c:	2030      	movs	r0, #48	@ 0x30
 8000e6e:	f7ff fee9 	bl	8000c44 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 8000e72:	20e8      	movs	r0, #232	@ 0xe8
 8000e74:	f7ff fec4 	bl	8000c00 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8000e78:	2085      	movs	r0, #133	@ 0x85
 8000e7a:	f7ff fee3 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000e7e:	2000      	movs	r0, #0
 8000e80:	f7ff fee0 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8000e84:	2078      	movs	r0, #120	@ 0x78
 8000e86:	f7ff fedd 	bl	8000c44 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8000e8a:	20ea      	movs	r0, #234	@ 0xea
 8000e8c:	f7ff feb8 	bl	8000c00 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000e90:	2000      	movs	r0, #0
 8000e92:	f7ff fed7 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000e96:	2000      	movs	r0, #0
 8000e98:	f7ff fed4 	bl	8000c44 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8000e9c:	20ed      	movs	r0, #237	@ 0xed
 8000e9e:	f7ff feaf 	bl	8000c00 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 8000ea2:	2064      	movs	r0, #100	@ 0x64
 8000ea4:	f7ff fece 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000ea8:	2003      	movs	r0, #3
 8000eaa:	f7ff fecb 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8000eae:	2012      	movs	r0, #18
 8000eb0:	f7ff fec8 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8000eb4:	2081      	movs	r0, #129	@ 0x81
 8000eb6:	f7ff fec5 	bl	8000c44 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8000eba:	20f7      	movs	r0, #247	@ 0xf7
 8000ebc:	f7ff fea0 	bl	8000c00 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 8000ec0:	2020      	movs	r0, #32
 8000ec2:	f7ff febf 	bl	8000c44 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 8000ec6:	20c0      	movs	r0, #192	@ 0xc0
 8000ec8:	f7ff fe9a 	bl	8000c00 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 8000ecc:	2023      	movs	r0, #35	@ 0x23
 8000ece:	f7ff feb9 	bl	8000c44 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 8000ed2:	20c1      	movs	r0, #193	@ 0xc1
 8000ed4:	f7ff fe94 	bl	8000c00 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8000ed8:	2010      	movs	r0, #16
 8000eda:	f7ff feb3 	bl	8000c44 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 8000ede:	20c5      	movs	r0, #197	@ 0xc5
 8000ee0:	f7ff fe8e 	bl	8000c00 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 8000ee4:	203e      	movs	r0, #62	@ 0x3e
 8000ee6:	f7ff fead 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 8000eea:	2028      	movs	r0, #40	@ 0x28
 8000eec:	f7ff feaa 	bl	8000c44 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 8000ef0:	20c7      	movs	r0, #199	@ 0xc7
 8000ef2:	f7ff fe85 	bl	8000c00 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 8000ef6:	2086      	movs	r0, #134	@ 0x86
 8000ef8:	f7ff fea4 	bl	8000c44 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 8000efc:	2036      	movs	r0, #54	@ 0x36
 8000efe:	f7ff fe7f 	bl	8000c00 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 8000f02:	2048      	movs	r0, #72	@ 0x48
 8000f04:	f7ff fe9e 	bl	8000c44 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8000f08:	203a      	movs	r0, #58	@ 0x3a
 8000f0a:	f7ff fe79 	bl	8000c00 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 8000f0e:	2055      	movs	r0, #85	@ 0x55
 8000f10:	f7ff fe98 	bl	8000c44 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 8000f14:	20b1      	movs	r0, #177	@ 0xb1
 8000f16:	f7ff fe73 	bl	8000c00 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000f1a:	2000      	movs	r0, #0
 8000f1c:	f7ff fe92 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8000f20:	2018      	movs	r0, #24
 8000f22:	f7ff fe8f 	bl	8000c44 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8000f26:	20b6      	movs	r0, #182	@ 0xb6
 8000f28:	f7ff fe6a 	bl	8000c00 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8000f2c:	2008      	movs	r0, #8
 8000f2e:	f7ff fe89 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8000f32:	2082      	movs	r0, #130	@ 0x82
 8000f34:	f7ff fe86 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8000f38:	2027      	movs	r0, #39	@ 0x27
 8000f3a:	f7ff fe83 	bl	8000c44 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8000f3e:	20f2      	movs	r0, #242	@ 0xf2
 8000f40:	f7ff fe5e 	bl	8000c00 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000f44:	2000      	movs	r0, #0
 8000f46:	f7ff fe7d 	bl	8000c44 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8000f4a:	2026      	movs	r0, #38	@ 0x26
 8000f4c:	f7ff fe58 	bl	8000c00 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8000f50:	2001      	movs	r0, #1
 8000f52:	f7ff fe77 	bl	8000c44 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8000f56:	20e0      	movs	r0, #224	@ 0xe0
 8000f58:	f7ff fe52 	bl	8000c00 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8000f5c:	200f      	movs	r0, #15
 8000f5e:	f7ff fe71 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000f62:	2031      	movs	r0, #49	@ 0x31
 8000f64:	f7ff fe6e 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8000f68:	202b      	movs	r0, #43	@ 0x2b
 8000f6a:	f7ff fe6b 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8000f6e:	200c      	movs	r0, #12
 8000f70:	f7ff fe68 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000f74:	200e      	movs	r0, #14
 8000f76:	f7ff fe65 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8000f7a:	2008      	movs	r0, #8
 8000f7c:	f7ff fe62 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8000f80:	204e      	movs	r0, #78	@ 0x4e
 8000f82:	f7ff fe5f 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8000f86:	20f1      	movs	r0, #241	@ 0xf1
 8000f88:	f7ff fe5c 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8000f8c:	2037      	movs	r0, #55	@ 0x37
 8000f8e:	f7ff fe59 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8000f92:	2007      	movs	r0, #7
 8000f94:	f7ff fe56 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8000f98:	2010      	movs	r0, #16
 8000f9a:	f7ff fe53 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000f9e:	2003      	movs	r0, #3
 8000fa0:	f7ff fe50 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000fa4:	200e      	movs	r0, #14
 8000fa6:	f7ff fe4d 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8000faa:	2009      	movs	r0, #9
 8000fac:	f7ff fe4a 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000fb0:	2000      	movs	r0, #0
 8000fb2:	f7ff fe47 	bl	8000c44 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8000fb6:	20e1      	movs	r0, #225	@ 0xe1
 8000fb8:	f7ff fe22 	bl	8000c00 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000fbc:	2000      	movs	r0, #0
 8000fbe:	f7ff fe41 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000fc2:	200e      	movs	r0, #14
 8000fc4:	f7ff fe3e 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8000fc8:	2014      	movs	r0, #20
 8000fca:	f7ff fe3b 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000fce:	2003      	movs	r0, #3
 8000fd0:	f7ff fe38 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8000fd4:	2011      	movs	r0, #17
 8000fd6:	f7ff fe35 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8000fda:	2007      	movs	r0, #7
 8000fdc:	f7ff fe32 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000fe0:	2031      	movs	r0, #49	@ 0x31
 8000fe2:	f7ff fe2f 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8000fe6:	20c1      	movs	r0, #193	@ 0xc1
 8000fe8:	f7ff fe2c 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8000fec:	2048      	movs	r0, #72	@ 0x48
 8000fee:	f7ff fe29 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8000ff2:	2008      	movs	r0, #8
 8000ff4:	f7ff fe26 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8000ff8:	200f      	movs	r0, #15
 8000ffa:	f7ff fe23 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8000ffe:	200c      	movs	r0, #12
 8001000:	f7ff fe20 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001004:	2031      	movs	r0, #49	@ 0x31
 8001006:	f7ff fe1d 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 800100a:	2036      	movs	r0, #54	@ 0x36
 800100c:	f7ff fe1a 	bl	8000c44 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8001010:	200f      	movs	r0, #15
 8001012:	f7ff fe17 	bl	8000c44 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8001016:	2011      	movs	r0, #17
 8001018:	f7ff fdf2 	bl	8000c00 <ILI9341_Write_Command>
HAL_Delay(120);
 800101c:	2078      	movs	r0, #120	@ 0x78
 800101e:	f001 f87b 	bl	8002118 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8001022:	2029      	movs	r0, #41	@ 0x29
 8001024:	f7ff fdec 	bl	8000c00 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8001028:	2000      	movs	r0, #0
 800102a:	f7ff fe97 	bl	8000d5c <ILI9341_Set_Rotation>
}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
	...

08001034 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8001034:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001038:	b08d      	sub	sp, #52	@ 0x34
 800103a:	af00      	add	r7, sp, #0
 800103c:	4603      	mov	r3, r0
 800103e:	6039      	str	r1, [r7, #0]
 8001040:	80fb      	strh	r3, [r7, #6]
 8001042:	466b      	mov	r3, sp
 8001044:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8001046:	2300      	movs	r3, #0
 8001048:	62fb      	str	r3, [r7, #44]	@ 0x2c
if((Size*2) < BURST_MAX_SIZE)
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001052:	d202      	bcs.n	800105a <ILI9341_Draw_Colour_Burst+0x26>
{
	Buffer_Size = Size;
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001058:	e002      	b.n	8001060 <ILI9341_Draw_Colour_Burst+0x2c>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 800105a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800105e:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8001060:	2201      	movs	r2, #1
 8001062:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001066:	4840      	ldr	r0, [pc, #256]	@ (8001168 <ILI9341_Draw_Colour_Burst+0x134>)
 8001068:	f001 fb0c 	bl	8002684 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800106c:	2200      	movs	r2, #0
 800106e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001072:	483d      	ldr	r0, [pc, #244]	@ (8001168 <ILI9341_Draw_Colour_Burst+0x134>)
 8001074:	f001 fb06 	bl	8002684 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8001078:	88fb      	ldrh	r3, [r7, #6]
 800107a:	0a1b      	lsrs	r3, r3, #8
 800107c:	b29b      	uxth	r3, r3
 800107e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
unsigned char burst_buffer[Buffer_Size];
 8001082:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001084:	460b      	mov	r3, r1
 8001086:	3b01      	subs	r3, #1
 8001088:	61fb      	str	r3, [r7, #28]
 800108a:	2300      	movs	r3, #0
 800108c:	4688      	mov	r8, r1
 800108e:	4699      	mov	r9, r3
 8001090:	f04f 0200 	mov.w	r2, #0
 8001094:	f04f 0300 	mov.w	r3, #0
 8001098:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800109c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80010a0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80010a4:	2300      	movs	r3, #0
 80010a6:	460c      	mov	r4, r1
 80010a8:	461d      	mov	r5, r3
 80010aa:	f04f 0200 	mov.w	r2, #0
 80010ae:	f04f 0300 	mov.w	r3, #0
 80010b2:	00eb      	lsls	r3, r5, #3
 80010b4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80010b8:	00e2      	lsls	r2, r4, #3
 80010ba:	1dcb      	adds	r3, r1, #7
 80010bc:	08db      	lsrs	r3, r3, #3
 80010be:	00db      	lsls	r3, r3, #3
 80010c0:	ebad 0d03 	sub.w	sp, sp, r3
 80010c4:	466b      	mov	r3, sp
 80010c6:	3300      	adds	r3, #0
 80010c8:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 80010ca:	2300      	movs	r3, #0
 80010cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80010ce:	e00e      	b.n	80010ee <ILI9341_Draw_Colour_Burst+0xba>
	{
		burst_buffer[j] = 	chifted;
 80010d0:	69ba      	ldr	r2, [r7, #24]
 80010d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010d4:	4413      	add	r3, r2
 80010d6:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80010da:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 80010dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010de:	3301      	adds	r3, #1
 80010e0:	88fa      	ldrh	r2, [r7, #6]
 80010e2:	b2d1      	uxtb	r1, r2
 80010e4:	69ba      	ldr	r2, [r7, #24]
 80010e6:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 80010e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010ea:	3302      	adds	r3, #2
 80010ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80010ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80010f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010f2:	429a      	cmp	r2, r3
 80010f4:	d3ec      	bcc.n	80010d0 <ILI9341_Draw_Colour_Burst+0x9c>
	}

uint32_t Sending_Size = Size*2;
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 80010fc:	697a      	ldr	r2, [r7, #20]
 80010fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001100:	fbb2 f3f3 	udiv	r3, r2, r3
 8001104:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800110a:	fbb3 f2f2 	udiv	r2, r3, r2
 800110e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001110:	fb01 f202 	mul.w	r2, r1, r2
 8001114:	1a9b      	subs	r3, r3, r2
 8001116:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8001118:	693b      	ldr	r3, [r7, #16]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d010      	beq.n	8001140 <ILI9341_Draw_Colour_Burst+0x10c>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800111e:	2300      	movs	r3, #0
 8001120:	627b      	str	r3, [r7, #36]	@ 0x24
 8001122:	e009      	b.n	8001138 <ILI9341_Draw_Colour_Burst+0x104>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8001124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001126:	b29a      	uxth	r2, r3
 8001128:	230a      	movs	r3, #10
 800112a:	69b9      	ldr	r1, [r7, #24]
 800112c:	480f      	ldr	r0, [pc, #60]	@ (800116c <ILI9341_Draw_Colour_Burst+0x138>)
 800112e:	f002 fcca 	bl	8003ac6 <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001134:	3301      	adds	r3, #1
 8001136:	627b      	str	r3, [r7, #36]	@ 0x24
 8001138:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	429a      	cmp	r2, r3
 800113e:	d3f1      	bcc.n	8001124 <ILI9341_Draw_Colour_Burst+0xf0>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	b29a      	uxth	r2, r3
 8001144:	230a      	movs	r3, #10
 8001146:	69b9      	ldr	r1, [r7, #24]
 8001148:	4808      	ldr	r0, [pc, #32]	@ (800116c <ILI9341_Draw_Colour_Burst+0x138>)
 800114a:	f002 fcbc 	bl	8003ac6 <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800114e:	2201      	movs	r2, #1
 8001150:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001154:	4804      	ldr	r0, [pc, #16]	@ (8001168 <ILI9341_Draw_Colour_Burst+0x134>)
 8001156:	f001 fa95 	bl	8002684 <HAL_GPIO_WritePin>
 800115a:	46b5      	mov	sp, r6
}
 800115c:	bf00      	nop
 800115e:	3734      	adds	r7, #52	@ 0x34
 8001160:	46bd      	mov	sp, r7
 8001162:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001166:	bf00      	nop
 8001168:	40020800 	.word	0x40020800
 800116c:	2000007c 	.word	0x2000007c

08001170 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b086      	sub	sp, #24
 8001174:	af00      	add	r7, sp, #0
 8001176:	4603      	mov	r3, r0
 8001178:	80fb      	strh	r3, [r7, #6]
 800117a:	460b      	mov	r3, r1
 800117c:	80bb      	strh	r3, [r7, #4]
 800117e:	4613      	mov	r3, r2
 8001180:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8001182:	4b64      	ldr	r3, [pc, #400]	@ (8001314 <ILI9341_Draw_Pixel+0x1a4>)
 8001184:	881b      	ldrh	r3, [r3, #0]
 8001186:	b29b      	uxth	r3, r3
 8001188:	88fa      	ldrh	r2, [r7, #6]
 800118a:	429a      	cmp	r2, r3
 800118c:	f080 80be 	bcs.w	800130c <ILI9341_Draw_Pixel+0x19c>
 8001190:	4b61      	ldr	r3, [pc, #388]	@ (8001318 <ILI9341_Draw_Pixel+0x1a8>)
 8001192:	881b      	ldrh	r3, [r3, #0]
 8001194:	b29b      	uxth	r3, r3
 8001196:	88ba      	ldrh	r2, [r7, #4]
 8001198:	429a      	cmp	r2, r3
 800119a:	f080 80b7 	bcs.w	800130c <ILI9341_Draw_Pixel+0x19c>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 800119e:	2200      	movs	r2, #0
 80011a0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011a4:	485d      	ldr	r0, [pc, #372]	@ (800131c <ILI9341_Draw_Pixel+0x1ac>)
 80011a6:	f001 fa6d 	bl	8002684 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80011aa:	2200      	movs	r2, #0
 80011ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011b0:	485a      	ldr	r0, [pc, #360]	@ (800131c <ILI9341_Draw_Pixel+0x1ac>)
 80011b2:	f001 fa67 	bl	8002684 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 80011b6:	202a      	movs	r0, #42	@ 0x2a
 80011b8:	f7ff fd10 	bl	8000bdc <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 80011bc:	2201      	movs	r2, #1
 80011be:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011c2:	4856      	ldr	r0, [pc, #344]	@ (800131c <ILI9341_Draw_Pixel+0x1ac>)
 80011c4:	f001 fa5e 	bl	8002684 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 80011c8:	2201      	movs	r2, #1
 80011ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011ce:	4853      	ldr	r0, [pc, #332]	@ (800131c <ILI9341_Draw_Pixel+0x1ac>)
 80011d0:	f001 fa58 	bl	8002684 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 80011d4:	2200      	movs	r2, #0
 80011d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011da:	4850      	ldr	r0, [pc, #320]	@ (800131c <ILI9341_Draw_Pixel+0x1ac>)
 80011dc:	f001 fa52 	bl	8002684 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 80011e0:	88fb      	ldrh	r3, [r7, #6]
 80011e2:	0a1b      	lsrs	r3, r3, #8
 80011e4:	b29b      	uxth	r3, r3
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	753b      	strb	r3, [r7, #20]
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	b2db      	uxtb	r3, r3
 80011ee:	757b      	strb	r3, [r7, #21]
 80011f0:	88fb      	ldrh	r3, [r7, #6]
 80011f2:	3301      	adds	r3, #1
 80011f4:	121b      	asrs	r3, r3, #8
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	75bb      	strb	r3, [r7, #22]
 80011fa:	88fb      	ldrh	r3, [r7, #6]
 80011fc:	b2db      	uxtb	r3, r3
 80011fe:	3301      	adds	r3, #1
 8001200:	b2db      	uxtb	r3, r3
 8001202:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8001204:	f107 0114 	add.w	r1, r7, #20
 8001208:	2301      	movs	r3, #1
 800120a:	2204      	movs	r2, #4
 800120c:	4844      	ldr	r0, [pc, #272]	@ (8001320 <ILI9341_Draw_Pixel+0x1b0>)
 800120e:	f002 fc5a 	bl	8003ac6 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001212:	2201      	movs	r2, #1
 8001214:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001218:	4840      	ldr	r0, [pc, #256]	@ (800131c <ILI9341_Draw_Pixel+0x1ac>)
 800121a:	f001 fa33 	bl	8002684 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 800121e:	2200      	movs	r2, #0
 8001220:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001224:	483d      	ldr	r0, [pc, #244]	@ (800131c <ILI9341_Draw_Pixel+0x1ac>)
 8001226:	f001 fa2d 	bl	8002684 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 800122a:	2200      	movs	r2, #0
 800122c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001230:	483a      	ldr	r0, [pc, #232]	@ (800131c <ILI9341_Draw_Pixel+0x1ac>)
 8001232:	f001 fa27 	bl	8002684 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8001236:	202b      	movs	r0, #43	@ 0x2b
 8001238:	f7ff fcd0 	bl	8000bdc <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 800123c:	2201      	movs	r2, #1
 800123e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001242:	4836      	ldr	r0, [pc, #216]	@ (800131c <ILI9341_Draw_Pixel+0x1ac>)
 8001244:	f001 fa1e 	bl	8002684 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8001248:	2201      	movs	r2, #1
 800124a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800124e:	4833      	ldr	r0, [pc, #204]	@ (800131c <ILI9341_Draw_Pixel+0x1ac>)
 8001250:	f001 fa18 	bl	8002684 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001254:	2200      	movs	r2, #0
 8001256:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800125a:	4830      	ldr	r0, [pc, #192]	@ (800131c <ILI9341_Draw_Pixel+0x1ac>)
 800125c:	f001 fa12 	bl	8002684 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8001260:	88bb      	ldrh	r3, [r7, #4]
 8001262:	0a1b      	lsrs	r3, r3, #8
 8001264:	b29b      	uxth	r3, r3
 8001266:	b2db      	uxtb	r3, r3
 8001268:	743b      	strb	r3, [r7, #16]
 800126a:	88bb      	ldrh	r3, [r7, #4]
 800126c:	b2db      	uxtb	r3, r3
 800126e:	747b      	strb	r3, [r7, #17]
 8001270:	88bb      	ldrh	r3, [r7, #4]
 8001272:	3301      	adds	r3, #1
 8001274:	121b      	asrs	r3, r3, #8
 8001276:	b2db      	uxtb	r3, r3
 8001278:	74bb      	strb	r3, [r7, #18]
 800127a:	88bb      	ldrh	r3, [r7, #4]
 800127c:	b2db      	uxtb	r3, r3
 800127e:	3301      	adds	r3, #1
 8001280:	b2db      	uxtb	r3, r3
 8001282:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8001284:	f107 0110 	add.w	r1, r7, #16
 8001288:	2301      	movs	r3, #1
 800128a:	2204      	movs	r2, #4
 800128c:	4824      	ldr	r0, [pc, #144]	@ (8001320 <ILI9341_Draw_Pixel+0x1b0>)
 800128e:	f002 fc1a 	bl	8003ac6 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001292:	2201      	movs	r2, #1
 8001294:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001298:	4820      	ldr	r0, [pc, #128]	@ (800131c <ILI9341_Draw_Pixel+0x1ac>)
 800129a:	f001 f9f3 	bl	8002684 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 800129e:	2200      	movs	r2, #0
 80012a0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012a4:	481d      	ldr	r0, [pc, #116]	@ (800131c <ILI9341_Draw_Pixel+0x1ac>)
 80012a6:	f001 f9ed 	bl	8002684 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 80012aa:	2200      	movs	r2, #0
 80012ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012b0:	481a      	ldr	r0, [pc, #104]	@ (800131c <ILI9341_Draw_Pixel+0x1ac>)
 80012b2:	f001 f9e7 	bl	8002684 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 80012b6:	202c      	movs	r0, #44	@ 0x2c
 80012b8:	f7ff fc90 	bl	8000bdc <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 80012bc:	2201      	movs	r2, #1
 80012be:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012c2:	4816      	ldr	r0, [pc, #88]	@ (800131c <ILI9341_Draw_Pixel+0x1ac>)
 80012c4:	f001 f9de 	bl	8002684 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 80012c8:	2201      	movs	r2, #1
 80012ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012ce:	4813      	ldr	r0, [pc, #76]	@ (800131c <ILI9341_Draw_Pixel+0x1ac>)
 80012d0:	f001 f9d8 	bl	8002684 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80012d4:	2200      	movs	r2, #0
 80012d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012da:	4810      	ldr	r0, [pc, #64]	@ (800131c <ILI9341_Draw_Pixel+0x1ac>)
 80012dc:	f001 f9d2 	bl	8002684 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 80012e0:	887b      	ldrh	r3, [r7, #2]
 80012e2:	0a1b      	lsrs	r3, r3, #8
 80012e4:	b29b      	uxth	r3, r3
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	733b      	strb	r3, [r7, #12]
 80012ea:	887b      	ldrh	r3, [r7, #2]
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 80012f0:	f107 010c 	add.w	r1, r7, #12
 80012f4:	2301      	movs	r3, #1
 80012f6:	2202      	movs	r2, #2
 80012f8:	4809      	ldr	r0, [pc, #36]	@ (8001320 <ILI9341_Draw_Pixel+0x1b0>)
 80012fa:	f002 fbe4 	bl	8003ac6 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80012fe:	2201      	movs	r2, #1
 8001300:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001304:	4805      	ldr	r0, [pc, #20]	@ (800131c <ILI9341_Draw_Pixel+0x1ac>)
 8001306:	f001 f9bd 	bl	8002684 <HAL_GPIO_WritePin>
 800130a:	e000      	b.n	800130e <ILI9341_Draw_Pixel+0x19e>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800130c:	bf00      	nop
	
}
 800130e:	3718      	adds	r7, #24
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	20000002 	.word	0x20000002
 8001318:	20000000 	.word	0x20000000
 800131c:	40020800 	.word	0x40020800
 8001320:	2000007c 	.word	0x2000007c

08001324 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8001324:	b590      	push	{r4, r7, lr}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	4604      	mov	r4, r0
 800132c:	4608      	mov	r0, r1
 800132e:	4611      	mov	r1, r2
 8001330:	461a      	mov	r2, r3
 8001332:	4623      	mov	r3, r4
 8001334:	80fb      	strh	r3, [r7, #6]
 8001336:	4603      	mov	r3, r0
 8001338:	80bb      	strh	r3, [r7, #4]
 800133a:	460b      	mov	r3, r1
 800133c:	807b      	strh	r3, [r7, #2]
 800133e:	4613      	mov	r3, r2
 8001340:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8001342:	4b24      	ldr	r3, [pc, #144]	@ (80013d4 <ILI9341_Draw_Rectangle+0xb0>)
 8001344:	881b      	ldrh	r3, [r3, #0]
 8001346:	b29b      	uxth	r3, r3
 8001348:	88fa      	ldrh	r2, [r7, #6]
 800134a:	429a      	cmp	r2, r3
 800134c:	d23d      	bcs.n	80013ca <ILI9341_Draw_Rectangle+0xa6>
 800134e:	4b22      	ldr	r3, [pc, #136]	@ (80013d8 <ILI9341_Draw_Rectangle+0xb4>)
 8001350:	881b      	ldrh	r3, [r3, #0]
 8001352:	b29b      	uxth	r3, r3
 8001354:	88ba      	ldrh	r2, [r7, #4]
 8001356:	429a      	cmp	r2, r3
 8001358:	d237      	bcs.n	80013ca <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 800135a:	88fa      	ldrh	r2, [r7, #6]
 800135c:	887b      	ldrh	r3, [r7, #2]
 800135e:	4413      	add	r3, r2
 8001360:	4a1c      	ldr	r2, [pc, #112]	@ (80013d4 <ILI9341_Draw_Rectangle+0xb0>)
 8001362:	8812      	ldrh	r2, [r2, #0]
 8001364:	b292      	uxth	r2, r2
 8001366:	4293      	cmp	r3, r2
 8001368:	dd05      	ble.n	8001376 <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 800136a:	4b1a      	ldr	r3, [pc, #104]	@ (80013d4 <ILI9341_Draw_Rectangle+0xb0>)
 800136c:	881b      	ldrh	r3, [r3, #0]
 800136e:	b29a      	uxth	r2, r3
 8001370:	88fb      	ldrh	r3, [r7, #6]
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 8001376:	88ba      	ldrh	r2, [r7, #4]
 8001378:	883b      	ldrh	r3, [r7, #0]
 800137a:	4413      	add	r3, r2
 800137c:	4a16      	ldr	r2, [pc, #88]	@ (80013d8 <ILI9341_Draw_Rectangle+0xb4>)
 800137e:	8812      	ldrh	r2, [r2, #0]
 8001380:	b292      	uxth	r2, r2
 8001382:	4293      	cmp	r3, r2
 8001384:	dd05      	ble.n	8001392 <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 8001386:	4b14      	ldr	r3, [pc, #80]	@ (80013d8 <ILI9341_Draw_Rectangle+0xb4>)
 8001388:	881b      	ldrh	r3, [r3, #0]
 800138a:	b29a      	uxth	r2, r3
 800138c:	88bb      	ldrh	r3, [r7, #4]
 800138e:	1ad3      	subs	r3, r2, r3
 8001390:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8001392:	88fa      	ldrh	r2, [r7, #6]
 8001394:	887b      	ldrh	r3, [r7, #2]
 8001396:	4413      	add	r3, r2
 8001398:	b29b      	uxth	r3, r3
 800139a:	3b01      	subs	r3, #1
 800139c:	b29c      	uxth	r4, r3
 800139e:	88ba      	ldrh	r2, [r7, #4]
 80013a0:	883b      	ldrh	r3, [r7, #0]
 80013a2:	4413      	add	r3, r2
 80013a4:	b29b      	uxth	r3, r3
 80013a6:	3b01      	subs	r3, #1
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	88b9      	ldrh	r1, [r7, #4]
 80013ac:	88f8      	ldrh	r0, [r7, #6]
 80013ae:	4622      	mov	r2, r4
 80013b0:	f7ff fc6a 	bl	8000c88 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 80013b4:	883b      	ldrh	r3, [r7, #0]
 80013b6:	887a      	ldrh	r2, [r7, #2]
 80013b8:	fb02 f303 	mul.w	r3, r2, r3
 80013bc:	461a      	mov	r2, r3
 80013be:	8b3b      	ldrh	r3, [r7, #24]
 80013c0:	4611      	mov	r1, r2
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff fe36 	bl	8001034 <ILI9341_Draw_Colour_Burst>
 80013c8:	e000      	b.n	80013cc <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 80013ca:	bf00      	nop
}
 80013cc:	370c      	adds	r7, #12
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd90      	pop	{r4, r7, pc}
 80013d2:	bf00      	nop
 80013d4:	20000002 	.word	0x20000002
 80013d8:	20000000 	.word	0x20000000

080013dc <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b08c      	sub	sp, #48	@ 0x30
 80013e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e2:	f107 031c 	add.w	r3, r7, #28
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
 80013ea:	605a      	str	r2, [r3, #4]
 80013ec:	609a      	str	r2, [r3, #8]
 80013ee:	60da      	str	r2, [r3, #12]
 80013f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013f2:	4b81      	ldr	r3, [pc, #516]	@ (80015f8 <MX_GPIO_Init+0x21c>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f6:	4a80      	ldr	r2, [pc, #512]	@ (80015f8 <MX_GPIO_Init+0x21c>)
 80013f8:	f043 0304 	orr.w	r3, r3, #4
 80013fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013fe:	4b7e      	ldr	r3, [pc, #504]	@ (80015f8 <MX_GPIO_Init+0x21c>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001402:	f003 0304 	and.w	r3, r3, #4
 8001406:	61bb      	str	r3, [r7, #24]
 8001408:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800140a:	4b7b      	ldr	r3, [pc, #492]	@ (80015f8 <MX_GPIO_Init+0x21c>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140e:	4a7a      	ldr	r2, [pc, #488]	@ (80015f8 <MX_GPIO_Init+0x21c>)
 8001410:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001414:	6313      	str	r3, [r2, #48]	@ 0x30
 8001416:	4b78      	ldr	r3, [pc, #480]	@ (80015f8 <MX_GPIO_Init+0x21c>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800141e:	617b      	str	r3, [r7, #20]
 8001420:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001422:	4b75      	ldr	r3, [pc, #468]	@ (80015f8 <MX_GPIO_Init+0x21c>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001426:	4a74      	ldr	r2, [pc, #464]	@ (80015f8 <MX_GPIO_Init+0x21c>)
 8001428:	f043 0301 	orr.w	r3, r3, #1
 800142c:	6313      	str	r3, [r2, #48]	@ 0x30
 800142e:	4b72      	ldr	r3, [pc, #456]	@ (80015f8 <MX_GPIO_Init+0x21c>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001432:	f003 0301 	and.w	r3, r3, #1
 8001436:	613b      	str	r3, [r7, #16]
 8001438:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800143a:	4b6f      	ldr	r3, [pc, #444]	@ (80015f8 <MX_GPIO_Init+0x21c>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143e:	4a6e      	ldr	r2, [pc, #440]	@ (80015f8 <MX_GPIO_Init+0x21c>)
 8001440:	f043 0302 	orr.w	r3, r3, #2
 8001444:	6313      	str	r3, [r2, #48]	@ 0x30
 8001446:	4b6c      	ldr	r3, [pc, #432]	@ (80015f8 <MX_GPIO_Init+0x21c>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144a:	f003 0302 	and.w	r3, r3, #2
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001452:	4b69      	ldr	r3, [pc, #420]	@ (80015f8 <MX_GPIO_Init+0x21c>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001456:	4a68      	ldr	r2, [pc, #416]	@ (80015f8 <MX_GPIO_Init+0x21c>)
 8001458:	f043 0308 	orr.w	r3, r3, #8
 800145c:	6313      	str	r3, [r2, #48]	@ 0x30
 800145e:	4b66      	ldr	r3, [pc, #408]	@ (80015f8 <MX_GPIO_Init+0x21c>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001462:	f003 0308 	and.w	r3, r3, #8
 8001466:	60bb      	str	r3, [r7, #8]
 8001468:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800146a:	4b63      	ldr	r3, [pc, #396]	@ (80015f8 <MX_GPIO_Init+0x21c>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146e:	4a62      	ldr	r2, [pc, #392]	@ (80015f8 <MX_GPIO_Init+0x21c>)
 8001470:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001474:	6313      	str	r3, [r2, #48]	@ 0x30
 8001476:	4b60      	ldr	r3, [pc, #384]	@ (80015f8 <MX_GPIO_Init+0x21c>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800147e:	607b      	str	r3, [r7, #4]
 8001480:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001482:	2200      	movs	r2, #0
 8001484:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001488:	485c      	ldr	r0, [pc, #368]	@ (80015fc <MX_GPIO_Init+0x220>)
 800148a:	f001 f8fb 	bl	8002684 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800148e:	2200      	movs	r2, #0
 8001490:	2140      	movs	r1, #64	@ 0x40
 8001492:	485b      	ldr	r0, [pc, #364]	@ (8001600 <MX_GPIO_Init+0x224>)
 8001494:	f001 f8f6 	bl	8002684 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_Pin|DC_Pin|RST_Pin, GPIO_PIN_RESET);
 8001498:	2200      	movs	r2, #0
 800149a:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 800149e:	4859      	ldr	r0, [pc, #356]	@ (8001604 <MX_GPIO_Init+0x228>)
 80014a0:	f001 f8f0 	bl	8002684 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80014a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014aa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80014ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b0:	2300      	movs	r3, #0
 80014b2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80014b4:	f107 031c 	add.w	r3, r7, #28
 80014b8:	4619      	mov	r1, r3
 80014ba:	4852      	ldr	r0, [pc, #328]	@ (8001604 <MX_GPIO_Init+0x228>)
 80014bc:	f000 ff36 	bl	800232c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80014c0:	2332      	movs	r3, #50	@ 0x32
 80014c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c4:	2302      	movs	r3, #2
 80014c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c8:	2300      	movs	r3, #0
 80014ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014cc:	2303      	movs	r3, #3
 80014ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80014d0:	230b      	movs	r3, #11
 80014d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014d4:	f107 031c 	add.w	r3, r7, #28
 80014d8:	4619      	mov	r1, r3
 80014da:	484a      	ldr	r0, [pc, #296]	@ (8001604 <MX_GPIO_Init+0x228>)
 80014dc:	f000 ff26 	bl	800232c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80014e0:	2386      	movs	r3, #134	@ 0x86
 80014e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e4:	2302      	movs	r3, #2
 80014e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e8:	2300      	movs	r3, #0
 80014ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ec:	2303      	movs	r3, #3
 80014ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80014f0:	230b      	movs	r3, #11
 80014f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014f4:	f107 031c 	add.w	r3, r7, #28
 80014f8:	4619      	mov	r1, r3
 80014fa:	4843      	ldr	r0, [pc, #268]	@ (8001608 <MX_GPIO_Init+0x22c>)
 80014fc:	f000 ff16 	bl	800232c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001500:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001504:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001506:	2301      	movs	r3, #1
 8001508:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150a:	2300      	movs	r3, #0
 800150c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150e:	2300      	movs	r3, #0
 8001510:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001512:	f107 031c 	add.w	r3, r7, #28
 8001516:	4619      	mov	r1, r3
 8001518:	4838      	ldr	r0, [pc, #224]	@ (80015fc <MX_GPIO_Init+0x220>)
 800151a:	f000 ff07 	bl	800232c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800151e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001522:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001524:	2302      	movs	r3, #2
 8001526:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001528:	2300      	movs	r3, #0
 800152a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800152c:	2303      	movs	r3, #3
 800152e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001530:	230b      	movs	r3, #11
 8001532:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001534:	f107 031c 	add.w	r3, r7, #28
 8001538:	4619      	mov	r1, r3
 800153a:	4830      	ldr	r0, [pc, #192]	@ (80015fc <MX_GPIO_Init+0x220>)
 800153c:	f000 fef6 	bl	800232c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001540:	2340      	movs	r3, #64	@ 0x40
 8001542:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001544:	2301      	movs	r3, #1
 8001546:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001548:	2300      	movs	r3, #0
 800154a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154c:	2300      	movs	r3, #0
 800154e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001550:	f107 031c 	add.w	r3, r7, #28
 8001554:	4619      	mov	r1, r3
 8001556:	482a      	ldr	r0, [pc, #168]	@ (8001600 <MX_GPIO_Init+0x224>)
 8001558:	f000 fee8 	bl	800232c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800155c:	2380      	movs	r3, #128	@ 0x80
 800155e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001560:	2300      	movs	r3, #0
 8001562:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001564:	2300      	movs	r3, #0
 8001566:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001568:	f107 031c 	add.w	r3, r7, #28
 800156c:	4619      	mov	r1, r3
 800156e:	4824      	ldr	r0, [pc, #144]	@ (8001600 <MX_GPIO_Init+0x224>)
 8001570:	f000 fedc 	bl	800232c <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin DC_Pin RST_Pin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin|RST_Pin;
 8001574:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001578:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800157a:	2301      	movs	r3, #1
 800157c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157e:	2300      	movs	r3, #0
 8001580:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001582:	2303      	movs	r3, #3
 8001584:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001586:	f107 031c 	add.w	r3, r7, #28
 800158a:	4619      	mov	r1, r3
 800158c:	481d      	ldr	r0, [pc, #116]	@ (8001604 <MX_GPIO_Init+0x228>)
 800158e:	f000 fecd 	bl	800232c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001592:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001596:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001598:	2302      	movs	r3, #2
 800159a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159c:	2300      	movs	r3, #0
 800159e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015a0:	2303      	movs	r3, #3
 80015a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80015a4:	230a      	movs	r3, #10
 80015a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a8:	f107 031c 	add.w	r3, r7, #28
 80015ac:	4619      	mov	r1, r3
 80015ae:	4816      	ldr	r0, [pc, #88]	@ (8001608 <MX_GPIO_Init+0x22c>)
 80015b0:	f000 febc 	bl	800232c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80015b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015ba:	2300      	movs	r3, #0
 80015bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015be:	2300      	movs	r3, #0
 80015c0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80015c2:	f107 031c 	add.w	r3, r7, #28
 80015c6:	4619      	mov	r1, r3
 80015c8:	480f      	ldr	r0, [pc, #60]	@ (8001608 <MX_GPIO_Init+0x22c>)
 80015ca:	f000 feaf 	bl	800232c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80015ce:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80015d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d4:	2302      	movs	r3, #2
 80015d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015dc:	2303      	movs	r3, #3
 80015de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80015e0:	230b      	movs	r3, #11
 80015e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80015e4:	f107 031c 	add.w	r3, r7, #28
 80015e8:	4619      	mov	r1, r3
 80015ea:	4805      	ldr	r0, [pc, #20]	@ (8001600 <MX_GPIO_Init+0x224>)
 80015ec:	f000 fe9e 	bl	800232c <HAL_GPIO_Init>

}
 80015f0:	bf00      	nop
 80015f2:	3730      	adds	r7, #48	@ 0x30
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	40023800 	.word	0x40023800
 80015fc:	40020400 	.word	0x40020400
 8001600:	40021800 	.word	0x40021800
 8001604:	40020800 	.word	0x40020800
 8001608:	40020000 	.word	0x40020000

0800160c <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001610:	f3bf 8f4f 	dsb	sy
}
 8001614:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001616:	f3bf 8f6f 	isb	sy
}
 800161a:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800161c:	4b0d      	ldr	r3, [pc, #52]	@ (8001654 <SCB_EnableICache+0x48>)
 800161e:	2200      	movs	r2, #0
 8001620:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001624:	f3bf 8f4f 	dsb	sy
}
 8001628:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800162a:	f3bf 8f6f 	isb	sy
}
 800162e:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001630:	4b08      	ldr	r3, [pc, #32]	@ (8001654 <SCB_EnableICache+0x48>)
 8001632:	695b      	ldr	r3, [r3, #20]
 8001634:	4a07      	ldr	r2, [pc, #28]	@ (8001654 <SCB_EnableICache+0x48>)
 8001636:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800163a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800163c:	f3bf 8f4f 	dsb	sy
}
 8001640:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001642:	f3bf 8f6f 	isb	sy
}
 8001646:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001648:	bf00      	nop
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	e000ed00 	.word	0xe000ed00

08001658 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8001658:	b480      	push	{r7}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800165e:	4b1f      	ldr	r3, [pc, #124]	@ (80016dc <SCB_EnableDCache+0x84>)
 8001660:	2200      	movs	r2, #0
 8001662:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001666:	f3bf 8f4f 	dsb	sy
}
 800166a:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800166c:	4b1b      	ldr	r3, [pc, #108]	@ (80016dc <SCB_EnableDCache+0x84>)
 800166e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001672:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	0b5b      	lsrs	r3, r3, #13
 8001678:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800167c:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	08db      	lsrs	r3, r3, #3
 8001682:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001686:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	015a      	lsls	r2, r3, #5
 800168c:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8001690:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001692:	68ba      	ldr	r2, [r7, #8]
 8001694:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001696:	4911      	ldr	r1, [pc, #68]	@ (80016dc <SCB_EnableDCache+0x84>)
 8001698:	4313      	orrs	r3, r2
 800169a:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800169e:	68bb      	ldr	r3, [r7, #8]
 80016a0:	1e5a      	subs	r2, r3, #1
 80016a2:	60ba      	str	r2, [r7, #8]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d1ef      	bne.n	8001688 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	1e5a      	subs	r2, r3, #1
 80016ac:	60fa      	str	r2, [r7, #12]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d1e5      	bne.n	800167e <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80016b2:	f3bf 8f4f 	dsb	sy
}
 80016b6:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80016b8:	4b08      	ldr	r3, [pc, #32]	@ (80016dc <SCB_EnableDCache+0x84>)
 80016ba:	695b      	ldr	r3, [r3, #20]
 80016bc:	4a07      	ldr	r2, [pc, #28]	@ (80016dc <SCB_EnableDCache+0x84>)
 80016be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016c2:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80016c4:	f3bf 8f4f 	dsb	sy
}
 80016c8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80016ca:	f3bf 8f6f 	isb	sy
}
 80016ce:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 80016d0:	bf00      	nop
 80016d2:	3714      	adds	r7, #20
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr
 80016dc:	e000ed00 	.word	0xe000ed00

080016e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b094      	sub	sp, #80	@ 0x50
 80016e4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* Enable the CPU Cache */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 80016e6:	f7ff ff91 	bl	800160c <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 80016ea:	f7ff ffb5 	bl	8001658 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016ee:	f000 fca7 	bl	8002040 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016f2:	f000 f8cd 	bl	8001890 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016f6:	f7ff fe71 	bl	80013dc <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80016fa:	f000 fbe7 	bl	8001ecc <MX_USART3_UART_Init>
  MX_SPI1_Init();
 80016fe:	f000 f9a9 	bl	8001a54 <MX_SPI1_Init>
  MX_TIM1_Init();
 8001702:	f000 fb6d 	bl	8001de0 <MX_TIM1_Init>
  MX_SPI2_Init();
 8001706:	f000 f9e3 	bl	8001ad0 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

		ILI9341_Init();//initial driver setup to drive ili9341
 800170a:	f7ff fb85 	bl	8000e18 <ILI9341_Init>
		ILI9341_Draw_Image((const char*)road, SCREEN_VERTICAL_1);
 800170e:	2100      	movs	r1, #0
 8001710:	485a      	ldr	r0, [pc, #360]	@ (800187c <main+0x19c>)
 8001712:	f7ff f8a3 	bl	800085c <ILI9341_Draw_Image>

    /* USER CODE BEGIN 3 */
//	  	ILI9341_Fill_Screen(WHITE);

	  	volatile HAL_StatusTypeDef spi_status;
	  	spi_status = HAL_SPI_Receive(FPGA_SPI_INST, spi_data, 6, 1000); // Receive 3x16bit data from SPI
 8001716:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 800171a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800171e:	2206      	movs	r2, #6
 8001720:	4857      	ldr	r0, [pc, #348]	@ (8001880 <main+0x1a0>)
 8001722:	f002 fb46 	bl	8003db2 <HAL_SPI_Receive>
 8001726:	4603      	mov	r3, r0
 8001728:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	  	uint16_t* data16 = (uint16_t*) spi_data;
 800172c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001730:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  	int16_t d_prev, v_prev, a_prev;
	  	uint16_t d = ((data16[2] & 0xFF) << 8) | (data16[2] >> 8);
 8001732:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001734:	3304      	adds	r3, #4
 8001736:	881b      	ldrh	r3, [r3, #0]
 8001738:	b21b      	sxth	r3, r3
 800173a:	021b      	lsls	r3, r3, #8
 800173c:	b21a      	sxth	r2, r3
 800173e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001740:	3304      	adds	r3, #4
 8001742:	881b      	ldrh	r3, [r3, #0]
 8001744:	0a1b      	lsrs	r3, r3, #8
 8001746:	b29b      	uxth	r3, r3
 8001748:	b21b      	sxth	r3, r3
 800174a:	4313      	orrs	r3, r2
 800174c:	b21b      	sxth	r3, r3
 800174e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
	  	int16_t v = ((data16[0] & 0xFF) << 8) | (data16[0] >> 8);
 8001752:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001754:	881b      	ldrh	r3, [r3, #0]
 8001756:	b21b      	sxth	r3, r3
 8001758:	021b      	lsls	r3, r3, #8
 800175a:	b21a      	sxth	r2, r3
 800175c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800175e:	881b      	ldrh	r3, [r3, #0]
 8001760:	0a1b      	lsrs	r3, r3, #8
 8001762:	b29b      	uxth	r3, r3
 8001764:	b21b      	sxth	r3, r3
 8001766:	4313      	orrs	r3, r2
 8001768:	877b      	strh	r3, [r7, #58]	@ 0x3a
	  	int16_t a = ((data16[1] & 0xFF) << 8) | (data16[1] >> 8);
 800176a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800176c:	3302      	adds	r3, #2
 800176e:	881b      	ldrh	r3, [r3, #0]
 8001770:	b21b      	sxth	r3, r3
 8001772:	021b      	lsls	r3, r3, #8
 8001774:	b21a      	sxth	r2, r3
 8001776:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001778:	3302      	adds	r3, #2
 800177a:	881b      	ldrh	r3, [r3, #0]
 800177c:	0a1b      	lsrs	r3, r3, #8
 800177e:	b29b      	uxth	r3, r3
 8001780:	b21b      	sxth	r3, r3
 8001782:	4313      	orrs	r3, r2
 8001784:	873b      	strh	r3, [r7, #56]	@ 0x38

	  	if (d > 2400){
 8001786:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800178a:	f5b3 6f16 	cmp.w	r3, #2400	@ 0x960
 800178e:	d903      	bls.n	8001798 <main+0xb8>
	  			d = 2400;
 8001790:	f44f 6316 	mov.w	r3, #2400	@ 0x960
 8001794:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
	  		}


	  	char Temp_Buffer_text[40];

	  	if (abs((int16_t)d_prev - (int16_t)d) > 5){
 8001798:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 800179c:	f9b7 2040 	ldrsh.w	r2, [r7, #64]	@ 0x40
 80017a0:	1a9b      	subs	r3, r3, r2
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	bfb8      	it	lt
 80017a6:	425b      	neglt	r3, r3
 80017a8:	2b05      	cmp	r3, #5
 80017aa:	dd4d      	ble.n	8001848 <main+0x168>
	  		DrawCar(MapY(d));
 80017ac:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80017b0:	4618      	mov	r0, r3
 80017b2:	f000 f911 	bl	80019d8 <MapY>
 80017b6:	4603      	mov	r3, r0
 80017b8:	4618      	mov	r0, r3
 80017ba:	f000 f8db 	bl	8001974 <DrawCar>
	  		ILI9341_Set_Rotation(SCREEN_VERTICAL_2);
 80017be:	2002      	movs	r0, #2
 80017c0:	f7ff facc 	bl	8000d5c <ILI9341_Set_Rotation>
	  		if (v == 0){
 80017c4:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	@ 0x3a
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d107      	bne.n	80017dc <main+0xfc>
	  			sprintf(Temp_Buffer_text, "v: %d mm/s", v_prev);
 80017cc:	f9b7 2044 	ldrsh.w	r2, [r7, #68]	@ 0x44
 80017d0:	1d3b      	adds	r3, r7, #4
 80017d2:	492c      	ldr	r1, [pc, #176]	@ (8001884 <main+0x1a4>)
 80017d4:	4618      	mov	r0, r3
 80017d6:	f004 f805 	bl	80057e4 <siprintf>
 80017da:	e009      	b.n	80017f0 <main+0x110>
	  		} else {
	  			sprintf(Temp_Buffer_text, "v: %d mm/s", v);
 80017dc:	f9b7 203a 	ldrsh.w	r2, [r7, #58]	@ 0x3a
 80017e0:	1d3b      	adds	r3, r7, #4
 80017e2:	4928      	ldr	r1, [pc, #160]	@ (8001884 <main+0x1a4>)
 80017e4:	4618      	mov	r0, r3
 80017e6:	f003 fffd 	bl	80057e4 <siprintf>
	  			v_prev = v;
 80017ea:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80017ec:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
	  		}
			ILI9341_Draw_Text(Temp_Buffer_text, 10, 30, BLACK, 1, WHITE);
 80017f0:	1d38      	adds	r0, r7, #4
 80017f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80017f6:	9301      	str	r3, [sp, #4]
 80017f8:	2301      	movs	r3, #1
 80017fa:	9300      	str	r3, [sp, #0]
 80017fc:	2300      	movs	r3, #0
 80017fe:	221e      	movs	r2, #30
 8001800:	210a      	movs	r1, #10
 8001802:	f7fe fffb 	bl	80007fc <ILI9341_Draw_Text>

	  		if (a == 0){
 8001806:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	@ 0x38
 800180a:	2b00      	cmp	r3, #0
 800180c:	d107      	bne.n	800181e <main+0x13e>
	  			sprintf(Temp_Buffer_text, "a: %d mm/s^2", a_prev);
 800180e:	f9b7 2042 	ldrsh.w	r2, [r7, #66]	@ 0x42
 8001812:	1d3b      	adds	r3, r7, #4
 8001814:	491c      	ldr	r1, [pc, #112]	@ (8001888 <main+0x1a8>)
 8001816:	4618      	mov	r0, r3
 8001818:	f003 ffe4 	bl	80057e4 <siprintf>
 800181c:	e009      	b.n	8001832 <main+0x152>
	  		} else {
	  			sprintf(Temp_Buffer_text, "a: %d mm/s^2", a);
 800181e:	f9b7 2038 	ldrsh.w	r2, [r7, #56]	@ 0x38
 8001822:	1d3b      	adds	r3, r7, #4
 8001824:	4918      	ldr	r1, [pc, #96]	@ (8001888 <main+0x1a8>)
 8001826:	4618      	mov	r0, r3
 8001828:	f003 ffdc 	bl	80057e4 <siprintf>
	  			a_prev = a;
 800182c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800182e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
	  		}
	  			ILI9341_Draw_Text(Temp_Buffer_text, 10, 50, BLACK, 1, WHITE);
 8001832:	1d38      	adds	r0, r7, #4
 8001834:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001838:	9301      	str	r3, [sp, #4]
 800183a:	2301      	movs	r3, #1
 800183c:	9300      	str	r3, [sp, #0]
 800183e:	2300      	movs	r3, #0
 8001840:	2232      	movs	r2, #50	@ 0x32
 8001842:	210a      	movs	r1, #10
 8001844:	f7fe ffda 	bl	80007fc <ILI9341_Draw_Text>
	  		}

	  	d_prev = d;
 8001848:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800184c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	  	ILI9341_Set_Rotation(SCREEN_VERTICAL_2);
 8001850:	2002      	movs	r0, #2
 8001852:	f7ff fa83 	bl	8000d5c <ILI9341_Set_Rotation>
	    sprintf(Temp_Buffer_text, "d: %d mm", d);
 8001856:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800185a:	1d3b      	adds	r3, r7, #4
 800185c:	490b      	ldr	r1, [pc, #44]	@ (800188c <main+0x1ac>)
 800185e:	4618      	mov	r0, r3
 8001860:	f003 ffc0 	bl	80057e4 <siprintf>
	    ILI9341_Draw_Text(Temp_Buffer_text, 10, 10, BLACK, 1, WHITE);
 8001864:	1d38      	adds	r0, r7, #4
 8001866:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800186a:	9301      	str	r3, [sp, #4]
 800186c:	2301      	movs	r3, #1
 800186e:	9300      	str	r3, [sp, #0]
 8001870:	2300      	movs	r3, #0
 8001872:	220a      	movs	r2, #10
 8001874:	210a      	movs	r1, #10
 8001876:	f7fe ffc1 	bl	80007fc <ILI9341_Draw_Text>
  {
 800187a:	e74c      	b.n	8001716 <main+0x36>
 800187c:	080063a4 	.word	0x080063a4
 8001880:	200000e0 	.word	0x200000e0
 8001884:	0800613c 	.word	0x0800613c
 8001888:	08006148 	.word	0x08006148
 800188c:	08006158 	.word	0x08006158

08001890 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b094      	sub	sp, #80	@ 0x50
 8001894:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001896:	f107 031c 	add.w	r3, r7, #28
 800189a:	2234      	movs	r2, #52	@ 0x34
 800189c:	2100      	movs	r1, #0
 800189e:	4618      	mov	r0, r3
 80018a0:	f003 ffc2 	bl	8005828 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018a4:	f107 0308 	add.w	r3, r7, #8
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
 80018ae:	609a      	str	r2, [r3, #8]
 80018b0:	60da      	str	r2, [r3, #12]
 80018b2:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80018b4:	f000 ff00 	bl	80026b8 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018b8:	4b2c      	ldr	r3, [pc, #176]	@ (800196c <SystemClock_Config+0xdc>)
 80018ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018bc:	4a2b      	ldr	r2, [pc, #172]	@ (800196c <SystemClock_Config+0xdc>)
 80018be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80018c4:	4b29      	ldr	r3, [pc, #164]	@ (800196c <SystemClock_Config+0xdc>)
 80018c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018cc:	607b      	str	r3, [r7, #4]
 80018ce:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80018d0:	4b27      	ldr	r3, [pc, #156]	@ (8001970 <SystemClock_Config+0xe0>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80018d8:	4a25      	ldr	r2, [pc, #148]	@ (8001970 <SystemClock_Config+0xe0>)
 80018da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018de:	6013      	str	r3, [r2, #0]
 80018e0:	4b23      	ldr	r3, [pc, #140]	@ (8001970 <SystemClock_Config+0xe0>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80018e8:	603b      	str	r3, [r7, #0]
 80018ea:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018ec:	2301      	movs	r3, #1
 80018ee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80018f0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80018f4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018f6:	2302      	movs	r3, #2
 80018f8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018fa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80018fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001900:	2304      	movs	r3, #4
 8001902:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 104;
 8001904:	2368      	movs	r3, #104	@ 0x68
 8001906:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001908:	2302      	movs	r3, #2
 800190a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800190c:	2304      	movs	r3, #4
 800190e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001910:	2302      	movs	r3, #2
 8001912:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001914:	f107 031c 	add.w	r3, r7, #28
 8001918:	4618      	mov	r0, r3
 800191a:	f000 ff2d 	bl	8002778 <HAL_RCC_OscConfig>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001924:	f000 f890 	bl	8001a48 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001928:	f000 fed6 	bl	80026d8 <HAL_PWREx_EnableOverDrive>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001932:	f000 f889 	bl	8001a48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001936:	230f      	movs	r3, #15
 8001938:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800193a:	2302      	movs	r3, #2
 800193c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800193e:	2300      	movs	r3, #0
 8001940:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001942:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001946:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001948:	2300      	movs	r3, #0
 800194a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800194c:	f107 0308 	add.w	r3, r7, #8
 8001950:	2103      	movs	r1, #3
 8001952:	4618      	mov	r0, r3
 8001954:	f001 f9be 	bl	8002cd4 <HAL_RCC_ClockConfig>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800195e:	f000 f873 	bl	8001a48 <Error_Handler>
  }
}
 8001962:	bf00      	nop
 8001964:	3750      	adds	r7, #80	@ 0x50
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	40023800 	.word	0x40023800
 8001970:	40007000 	.word	0x40007000

08001974 <DrawCar>:

/* USER CODE BEGIN 4 */
void DrawCar(uint16_t y){
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af02      	add	r7, sp, #8
 800197a:	4603      	mov	r3, r0
 800197c:	80fb      	strh	r3, [r7, #6]
	ILI9341_Draw_Image((const char*)road, SCREEN_VERTICAL_1);
 800197e:	2100      	movs	r1, #0
 8001980:	4814      	ldr	r0, [pc, #80]	@ (80019d4 <DrawCar+0x60>)
 8001982:	f7fe ff6b 	bl	800085c <ILI9341_Draw_Image>
	ILI9341_Draw_Filled_Rectangle_Coord(100, y, 140, y+80, RED);
 8001986:	88fb      	ldrh	r3, [r7, #6]
 8001988:	3350      	adds	r3, #80	@ 0x50
 800198a:	b29b      	uxth	r3, r3
 800198c:	88f9      	ldrh	r1, [r7, #6]
 800198e:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001992:	9200      	str	r2, [sp, #0]
 8001994:	228c      	movs	r2, #140	@ 0x8c
 8001996:	2064      	movs	r0, #100	@ 0x64
 8001998:	f7fe fe38 	bl	800060c <ILI9341_Draw_Filled_Rectangle_Coord>
	ILI9341_Draw_Filled_Rectangle_Coord(105, y+55, 135, y+75, BLACK);
 800199c:	88fb      	ldrh	r3, [r7, #6]
 800199e:	3337      	adds	r3, #55	@ 0x37
 80019a0:	b299      	uxth	r1, r3
 80019a2:	88fb      	ldrh	r3, [r7, #6]
 80019a4:	334b      	adds	r3, #75	@ 0x4b
 80019a6:	b29b      	uxth	r3, r3
 80019a8:	2200      	movs	r2, #0
 80019aa:	9200      	str	r2, [sp, #0]
 80019ac:	2287      	movs	r2, #135	@ 0x87
 80019ae:	2069      	movs	r0, #105	@ 0x69
 80019b0:	f7fe fe2c 	bl	800060c <ILI9341_Draw_Filled_Rectangle_Coord>
	ILI9341_Draw_Filled_Rectangle_Coord(105, y+15, 135, y+35, BLACK);
 80019b4:	88fb      	ldrh	r3, [r7, #6]
 80019b6:	330f      	adds	r3, #15
 80019b8:	b299      	uxth	r1, r3
 80019ba:	88fb      	ldrh	r3, [r7, #6]
 80019bc:	3323      	adds	r3, #35	@ 0x23
 80019be:	b29b      	uxth	r3, r3
 80019c0:	2200      	movs	r2, #0
 80019c2:	9200      	str	r2, [sp, #0]
 80019c4:	2287      	movs	r2, #135	@ 0x87
 80019c6:	2069      	movs	r0, #105	@ 0x69
 80019c8:	f7fe fe20 	bl	800060c <ILI9341_Draw_Filled_Rectangle_Coord>
}
 80019cc:	bf00      	nop
 80019ce:	3708      	adds	r7, #8
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	080063a4 	.word	0x080063a4

080019d8 <MapY>:

uint16_t MapY(uint16_t d){
 80019d8:	b480      	push	{r7}
 80019da:	b085      	sub	sp, #20
 80019dc:	af00      	add	r7, sp, #0
 80019de:	4603      	mov	r3, r0
 80019e0:	80fb      	strh	r3, [r7, #6]
	uint16_t y;
	uint16_t d_max = 2400;
 80019e2:	f44f 6316 	mov.w	r3, #2400	@ 0x960
 80019e6:	81fb      	strh	r3, [r7, #14]
	uint16_t d_min = 10;
 80019e8:	230a      	movs	r3, #10
 80019ea:	81bb      	strh	r3, [r7, #12]

	y = (float)(((float)d-d_min)/(d_max-d_min))*240.0;
 80019ec:	88fb      	ldrh	r3, [r7, #6]
 80019ee:	ee07 3a90 	vmov	s15, r3
 80019f2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80019f6:	89bb      	ldrh	r3, [r7, #12]
 80019f8:	ee07 3a90 	vmov	s15, r3
 80019fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a00:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001a04:	89fa      	ldrh	r2, [r7, #14]
 8001a06:	89bb      	ldrh	r3, [r7, #12]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	ee07 3a90 	vmov	s15, r3
 8001a0e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a16:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001a1a:	ed9f 6b09 	vldr	d6, [pc, #36]	@ 8001a40 <MapY+0x68>
 8001a1e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001a22:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001a26:	ee17 3a90 	vmov	r3, s15
 8001a2a:	817b      	strh	r3, [r7, #10]

	return (uint16_t)y + 60;
 8001a2c:	897b      	ldrh	r3, [r7, #10]
 8001a2e:	333c      	adds	r3, #60	@ 0x3c
 8001a30:	b29b      	uxth	r3, r3
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3714      	adds	r7, #20
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	00000000 	.word	0x00000000
 8001a44:	406e0000 	.word	0x406e0000

08001a48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001a4c:	b672      	cpsid	i
}
 8001a4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a50:	bf00      	nop
 8001a52:	e7fd      	b.n	8001a50 <Error_Handler+0x8>

08001a54 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001a58:	4b1b      	ldr	r3, [pc, #108]	@ (8001ac8 <MX_SPI1_Init+0x74>)
 8001a5a:	4a1c      	ldr	r2, [pc, #112]	@ (8001acc <MX_SPI1_Init+0x78>)
 8001a5c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a5e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ac8 <MX_SPI1_Init+0x74>)
 8001a60:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a64:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a66:	4b18      	ldr	r3, [pc, #96]	@ (8001ac8 <MX_SPI1_Init+0x74>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a6c:	4b16      	ldr	r3, [pc, #88]	@ (8001ac8 <MX_SPI1_Init+0x74>)
 8001a6e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001a72:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a74:	4b14      	ldr	r3, [pc, #80]	@ (8001ac8 <MX_SPI1_Init+0x74>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a7a:	4b13      	ldr	r3, [pc, #76]	@ (8001ac8 <MX_SPI1_Init+0x74>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a80:	4b11      	ldr	r3, [pc, #68]	@ (8001ac8 <MX_SPI1_Init+0x74>)
 8001a82:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a86:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a88:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac8 <MX_SPI1_Init+0x74>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac8 <MX_SPI1_Init+0x74>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a94:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac8 <MX_SPI1_Init+0x74>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac8 <MX_SPI1_Init+0x74>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001aa0:	4b09      	ldr	r3, [pc, #36]	@ (8001ac8 <MX_SPI1_Init+0x74>)
 8001aa2:	2207      	movs	r2, #7
 8001aa4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001aa6:	4b08      	ldr	r3, [pc, #32]	@ (8001ac8 <MX_SPI1_Init+0x74>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001aac:	4b06      	ldr	r3, [pc, #24]	@ (8001ac8 <MX_SPI1_Init+0x74>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001ab2:	4805      	ldr	r0, [pc, #20]	@ (8001ac8 <MX_SPI1_Init+0x74>)
 8001ab4:	f001 ff5c 	bl	8003970 <HAL_SPI_Init>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001abe:	f7ff ffc3 	bl	8001a48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	2000007c 	.word	0x2000007c
 8001acc:	40013000 	.word	0x40013000

08001ad0 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001ad4:	4b19      	ldr	r3, [pc, #100]	@ (8001b3c <MX_SPI2_Init+0x6c>)
 8001ad6:	4a1a      	ldr	r2, [pc, #104]	@ (8001b40 <MX_SPI2_Init+0x70>)
 8001ad8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8001ada:	4b18      	ldr	r3, [pc, #96]	@ (8001b3c <MX_SPI2_Init+0x6c>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8001ae0:	4b16      	ldr	r3, [pc, #88]	@ (8001b3c <MX_SPI2_Init+0x6c>)
 8001ae2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ae6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ae8:	4b14      	ldr	r3, [pc, #80]	@ (8001b3c <MX_SPI2_Init+0x6c>)
 8001aea:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001aee:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001af0:	4b12      	ldr	r3, [pc, #72]	@ (8001b3c <MX_SPI2_Init+0x6c>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001af6:	4b11      	ldr	r3, [pc, #68]	@ (8001b3c <MX_SPI2_Init+0x6c>)
 8001af8:	2201      	movs	r2, #1
 8001afa:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8001afc:	4b0f      	ldr	r3, [pc, #60]	@ (8001b3c <MX_SPI2_Init+0x6c>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b02:	4b0e      	ldr	r3, [pc, #56]	@ (8001b3c <MX_SPI2_Init+0x6c>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b08:	4b0c      	ldr	r3, [pc, #48]	@ (8001b3c <MX_SPI2_Init+0x6c>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b0e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b3c <MX_SPI2_Init+0x6c>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001b14:	4b09      	ldr	r3, [pc, #36]	@ (8001b3c <MX_SPI2_Init+0x6c>)
 8001b16:	2207      	movs	r2, #7
 8001b18:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001b1a:	4b08      	ldr	r3, [pc, #32]	@ (8001b3c <MX_SPI2_Init+0x6c>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001b20:	4b06      	ldr	r3, [pc, #24]	@ (8001b3c <MX_SPI2_Init+0x6c>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001b26:	4805      	ldr	r0, [pc, #20]	@ (8001b3c <MX_SPI2_Init+0x6c>)
 8001b28:	f001 ff22 	bl	8003970 <HAL_SPI_Init>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <MX_SPI2_Init+0x66>
  {
    Error_Handler();
 8001b32:	f7ff ff89 	bl	8001a48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001b36:	bf00      	nop
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	200000e0 	.word	0x200000e0
 8001b40:	40003800 	.word	0x40003800

08001b44 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b08e      	sub	sp, #56	@ 0x38
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b50:	2200      	movs	r2, #0
 8001b52:	601a      	str	r2, [r3, #0]
 8001b54:	605a      	str	r2, [r3, #4]
 8001b56:	609a      	str	r2, [r3, #8]
 8001b58:	60da      	str	r2, [r3, #12]
 8001b5a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a4a      	ldr	r2, [pc, #296]	@ (8001c8c <HAL_SPI_MspInit+0x148>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d144      	bne.n	8001bf0 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b66:	4b4a      	ldr	r3, [pc, #296]	@ (8001c90 <HAL_SPI_MspInit+0x14c>)
 8001b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b6a:	4a49      	ldr	r2, [pc, #292]	@ (8001c90 <HAL_SPI_MspInit+0x14c>)
 8001b6c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b70:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b72:	4b47      	ldr	r3, [pc, #284]	@ (8001c90 <HAL_SPI_MspInit+0x14c>)
 8001b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b76:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b7a:	623b      	str	r3, [r7, #32]
 8001b7c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b7e:	4b44      	ldr	r3, [pc, #272]	@ (8001c90 <HAL_SPI_MspInit+0x14c>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b82:	4a43      	ldr	r2, [pc, #268]	@ (8001c90 <HAL_SPI_MspInit+0x14c>)
 8001b84:	f043 0301 	orr.w	r3, r3, #1
 8001b88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b8a:	4b41      	ldr	r3, [pc, #260]	@ (8001c90 <HAL_SPI_MspInit+0x14c>)
 8001b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	61fb      	str	r3, [r7, #28]
 8001b94:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b96:	4b3e      	ldr	r3, [pc, #248]	@ (8001c90 <HAL_SPI_MspInit+0x14c>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9a:	4a3d      	ldr	r2, [pc, #244]	@ (8001c90 <HAL_SPI_MspInit+0x14c>)
 8001b9c:	f043 0308 	orr.w	r3, r3, #8
 8001ba0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ba2:	4b3b      	ldr	r3, [pc, #236]	@ (8001c90 <HAL_SPI_MspInit+0x14c>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba6:	f003 0308 	and.w	r3, r3, #8
 8001baa:	61bb      	str	r3, [r7, #24]
 8001bac:	69bb      	ldr	r3, [r7, #24]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001bae:	2360      	movs	r3, #96	@ 0x60
 8001bb0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001bbe:	2305      	movs	r3, #5
 8001bc0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4832      	ldr	r0, [pc, #200]	@ (8001c94 <HAL_SPI_MspInit+0x150>)
 8001bca:	f000 fbaf 	bl	800232c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001bce:	2380      	movs	r3, #128	@ 0x80
 8001bd0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001bde:	2305      	movs	r3, #5
 8001be0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001be2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001be6:	4619      	mov	r1, r3
 8001be8:	482b      	ldr	r0, [pc, #172]	@ (8001c98 <HAL_SPI_MspInit+0x154>)
 8001bea:	f000 fb9f 	bl	800232c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001bee:	e049      	b.n	8001c84 <HAL_SPI_MspInit+0x140>
  else if(spiHandle->Instance==SPI2)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a29      	ldr	r2, [pc, #164]	@ (8001c9c <HAL_SPI_MspInit+0x158>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d144      	bne.n	8001c84 <HAL_SPI_MspInit+0x140>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001bfa:	4b25      	ldr	r3, [pc, #148]	@ (8001c90 <HAL_SPI_MspInit+0x14c>)
 8001bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bfe:	4a24      	ldr	r2, [pc, #144]	@ (8001c90 <HAL_SPI_MspInit+0x14c>)
 8001c00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c04:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c06:	4b22      	ldr	r3, [pc, #136]	@ (8001c90 <HAL_SPI_MspInit+0x14c>)
 8001c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c0e:	617b      	str	r3, [r7, #20]
 8001c10:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c12:	4b1f      	ldr	r3, [pc, #124]	@ (8001c90 <HAL_SPI_MspInit+0x14c>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c16:	4a1e      	ldr	r2, [pc, #120]	@ (8001c90 <HAL_SPI_MspInit+0x14c>)
 8001c18:	f043 0304 	orr.w	r3, r3, #4
 8001c1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c1e:	4b1c      	ldr	r3, [pc, #112]	@ (8001c90 <HAL_SPI_MspInit+0x14c>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c22:	f003 0304 	and.w	r3, r3, #4
 8001c26:	613b      	str	r3, [r7, #16]
 8001c28:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c2a:	4b19      	ldr	r3, [pc, #100]	@ (8001c90 <HAL_SPI_MspInit+0x14c>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2e:	4a18      	ldr	r2, [pc, #96]	@ (8001c90 <HAL_SPI_MspInit+0x14c>)
 8001c30:	f043 0302 	orr.w	r3, r3, #2
 8001c34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c36:	4b16      	ldr	r3, [pc, #88]	@ (8001c90 <HAL_SPI_MspInit+0x14c>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3a:	f003 0302 	and.w	r3, r3, #2
 8001c3e:	60fb      	str	r3, [r7, #12]
 8001c40:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c42:	2308      	movs	r3, #8
 8001c44:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c46:	2302      	movs	r3, #2
 8001c48:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c52:	2305      	movs	r3, #5
 8001c54:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	4810      	ldr	r0, [pc, #64]	@ (8001ca0 <HAL_SPI_MspInit+0x15c>)
 8001c5e:	f000 fb65 	bl	800232c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001c62:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001c66:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c68:	2302      	movs	r3, #2
 8001c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c70:	2303      	movs	r3, #3
 8001c72:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c74:	2305      	movs	r3, #5
 8001c76:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4809      	ldr	r0, [pc, #36]	@ (8001ca4 <HAL_SPI_MspInit+0x160>)
 8001c80:	f000 fb54 	bl	800232c <HAL_GPIO_Init>
}
 8001c84:	bf00      	nop
 8001c86:	3738      	adds	r7, #56	@ 0x38
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	40013000 	.word	0x40013000
 8001c90:	40023800 	.word	0x40023800
 8001c94:	40020000 	.word	0x40020000
 8001c98:	40020c00 	.word	0x40020c00
 8001c9c:	40003800 	.word	0x40003800
 8001ca0:	40020800 	.word	0x40020800
 8001ca4:	40020400 	.word	0x40020400

08001ca8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001cae:	4b0f      	ldr	r3, [pc, #60]	@ (8001cec <HAL_MspInit+0x44>)
 8001cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb2:	4a0e      	ldr	r2, [pc, #56]	@ (8001cec <HAL_MspInit+0x44>)
 8001cb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cba:	4b0c      	ldr	r3, [pc, #48]	@ (8001cec <HAL_MspInit+0x44>)
 8001cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cc2:	607b      	str	r3, [r7, #4]
 8001cc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cc6:	4b09      	ldr	r3, [pc, #36]	@ (8001cec <HAL_MspInit+0x44>)
 8001cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cca:	4a08      	ldr	r2, [pc, #32]	@ (8001cec <HAL_MspInit+0x44>)
 8001ccc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cd2:	4b06      	ldr	r3, [pc, #24]	@ (8001cec <HAL_MspInit+0x44>)
 8001cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cda:	603b      	str	r3, [r7, #0]
 8001cdc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cde:	bf00      	nop
 8001ce0:	370c      	adds	r7, #12
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	40023800 	.word	0x40023800

08001cf0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cf4:	bf00      	nop
 8001cf6:	e7fd      	b.n	8001cf4 <NMI_Handler+0x4>

08001cf8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cfc:	bf00      	nop
 8001cfe:	e7fd      	b.n	8001cfc <HardFault_Handler+0x4>

08001d00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d04:	bf00      	nop
 8001d06:	e7fd      	b.n	8001d04 <MemManage_Handler+0x4>

08001d08 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d0c:	bf00      	nop
 8001d0e:	e7fd      	b.n	8001d0c <BusFault_Handler+0x4>

08001d10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d14:	bf00      	nop
 8001d16:	e7fd      	b.n	8001d14 <UsageFault_Handler+0x4>

08001d18 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d1c:	bf00      	nop
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr

08001d26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d26:	b480      	push	{r7}
 8001d28:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d2a:	bf00      	nop
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr

08001d34 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d38:	bf00      	nop
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr

08001d42 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d42:	b580      	push	{r7, lr}
 8001d44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d46:	f000 f9c7 	bl	80020d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}
	...

08001d50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b086      	sub	sp, #24
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d58:	4a14      	ldr	r2, [pc, #80]	@ (8001dac <_sbrk+0x5c>)
 8001d5a:	4b15      	ldr	r3, [pc, #84]	@ (8001db0 <_sbrk+0x60>)
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d64:	4b13      	ldr	r3, [pc, #76]	@ (8001db4 <_sbrk+0x64>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d102      	bne.n	8001d72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d6c:	4b11      	ldr	r3, [pc, #68]	@ (8001db4 <_sbrk+0x64>)
 8001d6e:	4a12      	ldr	r2, [pc, #72]	@ (8001db8 <_sbrk+0x68>)
 8001d70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d72:	4b10      	ldr	r3, [pc, #64]	@ (8001db4 <_sbrk+0x64>)
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4413      	add	r3, r2
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d207      	bcs.n	8001d90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d80:	f003 fd5a 	bl	8005838 <__errno>
 8001d84:	4603      	mov	r3, r0
 8001d86:	220c      	movs	r2, #12
 8001d88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d8e:	e009      	b.n	8001da4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d90:	4b08      	ldr	r3, [pc, #32]	@ (8001db4 <_sbrk+0x64>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d96:	4b07      	ldr	r3, [pc, #28]	@ (8001db4 <_sbrk+0x64>)
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	4413      	add	r3, r2
 8001d9e:	4a05      	ldr	r2, [pc, #20]	@ (8001db4 <_sbrk+0x64>)
 8001da0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001da2:	68fb      	ldr	r3, [r7, #12]
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3718      	adds	r7, #24
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	20080000 	.word	0x20080000
 8001db0:	00000400 	.word	0x00000400
 8001db4:	20000144 	.word	0x20000144
 8001db8:	20000368 	.word	0x20000368

08001dbc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001dc0:	4b06      	ldr	r3, [pc, #24]	@ (8001ddc <SystemInit+0x20>)
 8001dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dc6:	4a05      	ldr	r2, [pc, #20]	@ (8001ddc <SystemInit+0x20>)
 8001dc8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001dcc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dd0:	bf00      	nop
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	e000ed00 	.word	0xe000ed00

08001de0 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b088      	sub	sp, #32
 8001de4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001de6:	f107 0310 	add.w	r3, r7, #16
 8001dea:	2200      	movs	r2, #0
 8001dec:	601a      	str	r2, [r3, #0]
 8001dee:	605a      	str	r2, [r3, #4]
 8001df0:	609a      	str	r2, [r3, #8]
 8001df2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001df4:	1d3b      	adds	r3, r7, #4
 8001df6:	2200      	movs	r2, #0
 8001df8:	601a      	str	r2, [r3, #0]
 8001dfa:	605a      	str	r2, [r3, #4]
 8001dfc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001dfe:	4b21      	ldr	r3, [pc, #132]	@ (8001e84 <MX_TIM1_Init+0xa4>)
 8001e00:	4a21      	ldr	r2, [pc, #132]	@ (8001e88 <MX_TIM1_Init+0xa8>)
 8001e02:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 10000;
 8001e04:	4b1f      	ldr	r3, [pc, #124]	@ (8001e84 <MX_TIM1_Init+0xa4>)
 8001e06:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001e0a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e0c:	4b1d      	ldr	r3, [pc, #116]	@ (8001e84 <MX_TIM1_Init+0xa4>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001e12:	4b1c      	ldr	r3, [pc, #112]	@ (8001e84 <MX_TIM1_Init+0xa4>)
 8001e14:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e18:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001e1a:	4b1a      	ldr	r3, [pc, #104]	@ (8001e84 <MX_TIM1_Init+0xa4>)
 8001e1c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e20:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e22:	4b18      	ldr	r3, [pc, #96]	@ (8001e84 <MX_TIM1_Init+0xa4>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e28:	4b16      	ldr	r3, [pc, #88]	@ (8001e84 <MX_TIM1_Init+0xa4>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e2e:	4815      	ldr	r0, [pc, #84]	@ (8001e84 <MX_TIM1_Init+0xa4>)
 8001e30:	f002 fd1a 	bl	8004868 <HAL_TIM_Base_Init>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 8001e3a:	f7ff fe05 	bl	8001a48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e42:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e44:	f107 0310 	add.w	r3, r7, #16
 8001e48:	4619      	mov	r1, r3
 8001e4a:	480e      	ldr	r0, [pc, #56]	@ (8001e84 <MX_TIM1_Init+0xa4>)
 8001e4c:	f002 fd64 	bl	8004918 <HAL_TIM_ConfigClockSource>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001e56:	f7ff fdf7 	bl	8001a48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e62:	2300      	movs	r3, #0
 8001e64:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e66:	1d3b      	adds	r3, r7, #4
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4806      	ldr	r0, [pc, #24]	@ (8001e84 <MX_TIM1_Init+0xa4>)
 8001e6c:	f002 ff5e 	bl	8004d2c <HAL_TIMEx_MasterConfigSynchronization>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 8001e76:	f7ff fde7 	bl	8001a48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001e7a:	bf00      	nop
 8001e7c:	3720      	adds	r7, #32
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	20000148 	.word	0x20000148
 8001e88:	40010000 	.word	0x40010000

08001e8c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a0a      	ldr	r2, [pc, #40]	@ (8001ec4 <HAL_TIM_Base_MspInit+0x38>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d10b      	bne.n	8001eb6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec8 <HAL_TIM_Base_MspInit+0x3c>)
 8001ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ea2:	4a09      	ldr	r2, [pc, #36]	@ (8001ec8 <HAL_TIM_Base_MspInit+0x3c>)
 8001ea4:	f043 0301 	orr.w	r3, r3, #1
 8001ea8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001eaa:	4b07      	ldr	r3, [pc, #28]	@ (8001ec8 <HAL_TIM_Base_MspInit+0x3c>)
 8001eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	60fb      	str	r3, [r7, #12]
 8001eb4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001eb6:	bf00      	nop
 8001eb8:	3714      	adds	r7, #20
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	40010000 	.word	0x40010000
 8001ec8:	40023800 	.word	0x40023800

08001ecc <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001ed0:	4b14      	ldr	r3, [pc, #80]	@ (8001f24 <MX_USART3_UART_Init+0x58>)
 8001ed2:	4a15      	ldr	r2, [pc, #84]	@ (8001f28 <MX_USART3_UART_Init+0x5c>)
 8001ed4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001ed6:	4b13      	ldr	r3, [pc, #76]	@ (8001f24 <MX_USART3_UART_Init+0x58>)
 8001ed8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001edc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_7B;
 8001ede:	4b11      	ldr	r3, [pc, #68]	@ (8001f24 <MX_USART3_UART_Init+0x58>)
 8001ee0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001ee4:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001ee6:	4b0f      	ldr	r3, [pc, #60]	@ (8001f24 <MX_USART3_UART_Init+0x58>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001eec:	4b0d      	ldr	r3, [pc, #52]	@ (8001f24 <MX_USART3_UART_Init+0x58>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001ef2:	4b0c      	ldr	r3, [pc, #48]	@ (8001f24 <MX_USART3_UART_Init+0x58>)
 8001ef4:	220c      	movs	r2, #12
 8001ef6:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8001f24 <MX_USART3_UART_Init+0x58>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001efe:	4b09      	ldr	r3, [pc, #36]	@ (8001f24 <MX_USART3_UART_Init+0x58>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f04:	4b07      	ldr	r3, [pc, #28]	@ (8001f24 <MX_USART3_UART_Init+0x58>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f0a:	4b06      	ldr	r3, [pc, #24]	@ (8001f24 <MX_USART3_UART_Init+0x58>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001f10:	4804      	ldr	r0, [pc, #16]	@ (8001f24 <MX_USART3_UART_Init+0x58>)
 8001f12:	f002 ff99 	bl	8004e48 <HAL_UART_Init>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d001      	beq.n	8001f20 <MX_USART3_UART_Init+0x54>
  {
    Error_Handler();
 8001f1c:	f7ff fd94 	bl	8001a48 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001f20:	bf00      	nop
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	20000194 	.word	0x20000194
 8001f28:	40004800 	.word	0x40004800

08001f2c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b0ae      	sub	sp, #184	@ 0xb8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f34:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001f38:	2200      	movs	r2, #0
 8001f3a:	601a      	str	r2, [r3, #0]
 8001f3c:	605a      	str	r2, [r3, #4]
 8001f3e:	609a      	str	r2, [r3, #8]
 8001f40:	60da      	str	r2, [r3, #12]
 8001f42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f44:	f107 0314 	add.w	r3, r7, #20
 8001f48:	2290      	movs	r2, #144	@ 0x90
 8001f4a:	2100      	movs	r1, #0
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f003 fc6b 	bl	8005828 <memset>
  if(uartHandle->Instance==USART3)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a22      	ldr	r2, [pc, #136]	@ (8001fe0 <HAL_UART_MspInit+0xb4>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d13c      	bne.n	8001fd6 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001f5c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f60:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001f62:	2300      	movs	r3, #0
 8001f64:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f66:	f107 0314 	add.w	r3, r7, #20
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f001 f8d8 	bl	8003120 <HAL_RCCEx_PeriphCLKConfig>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001f76:	f7ff fd67 	bl	8001a48 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f7a:	4b1a      	ldr	r3, [pc, #104]	@ (8001fe4 <HAL_UART_MspInit+0xb8>)
 8001f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f7e:	4a19      	ldr	r2, [pc, #100]	@ (8001fe4 <HAL_UART_MspInit+0xb8>)
 8001f80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f84:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f86:	4b17      	ldr	r3, [pc, #92]	@ (8001fe4 <HAL_UART_MspInit+0xb8>)
 8001f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f8e:	613b      	str	r3, [r7, #16]
 8001f90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f92:	4b14      	ldr	r3, [pc, #80]	@ (8001fe4 <HAL_UART_MspInit+0xb8>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f96:	4a13      	ldr	r2, [pc, #76]	@ (8001fe4 <HAL_UART_MspInit+0xb8>)
 8001f98:	f043 0308 	orr.w	r3, r3, #8
 8001f9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f9e:	4b11      	ldr	r3, [pc, #68]	@ (8001fe4 <HAL_UART_MspInit+0xb8>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa2:	f003 0308 	and.w	r3, r3, #8
 8001fa6:	60fb      	str	r3, [r7, #12]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001faa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001fae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001fc4:	2307      	movs	r3, #7
 8001fc6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fca:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4805      	ldr	r0, [pc, #20]	@ (8001fe8 <HAL_UART_MspInit+0xbc>)
 8001fd2:	f000 f9ab 	bl	800232c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001fd6:	bf00      	nop
 8001fd8:	37b8      	adds	r7, #184	@ 0xb8
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	40004800 	.word	0x40004800
 8001fe4:	40023800 	.word	0x40023800
 8001fe8:	40020c00 	.word	0x40020c00

08001fec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001fec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002024 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ff0:	f7ff fee4 	bl	8001dbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ff4:	480c      	ldr	r0, [pc, #48]	@ (8002028 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ff6:	490d      	ldr	r1, [pc, #52]	@ (800202c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ff8:	4a0d      	ldr	r2, [pc, #52]	@ (8002030 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ffa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ffc:	e002      	b.n	8002004 <LoopCopyDataInit>

08001ffe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ffe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002000:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002002:	3304      	adds	r3, #4

08002004 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002004:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002006:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002008:	d3f9      	bcc.n	8001ffe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800200a:	4a0a      	ldr	r2, [pc, #40]	@ (8002034 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800200c:	4c0a      	ldr	r4, [pc, #40]	@ (8002038 <LoopFillZerobss+0x22>)
  movs r3, #0
 800200e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002010:	e001      	b.n	8002016 <LoopFillZerobss>

08002012 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002012:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002014:	3204      	adds	r2, #4

08002016 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002016:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002018:	d3fb      	bcc.n	8002012 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800201a:	f003 fc13 	bl	8005844 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800201e:	f7ff fb5f 	bl	80016e0 <main>
  bx  lr    
 8002022:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002024:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002028:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800202c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002030:	0802bc00 	.word	0x0802bc00
  ldr r2, =_sbss
 8002034:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002038:	20000368 	.word	0x20000368

0800203c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800203c:	e7fe      	b.n	800203c <ADC_IRQHandler>
	...

08002040 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCELERATOR_ENABLE != 0)
  __HAL_FLASH_ART_ENABLE();
 8002044:	4b0b      	ldr	r3, [pc, #44]	@ (8002074 <HAL_Init+0x34>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a0a      	ldr	r2, [pc, #40]	@ (8002074 <HAL_Init+0x34>)
 800204a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800204e:	6013      	str	r3, [r2, #0]
#endif /* ART_ACCELERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002050:	4b08      	ldr	r3, [pc, #32]	@ (8002074 <HAL_Init+0x34>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a07      	ldr	r2, [pc, #28]	@ (8002074 <HAL_Init+0x34>)
 8002056:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800205a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800205c:	2003      	movs	r0, #3
 800205e:	f000 f931 	bl	80022c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002062:	2000      	movs	r0, #0
 8002064:	f000 f808 	bl	8002078 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002068:	f7ff fe1e 	bl	8001ca8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800206c:	2300      	movs	r3, #0
}
 800206e:	4618      	mov	r0, r3
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	40023c00 	.word	0x40023c00

08002078 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002080:	4b12      	ldr	r3, [pc, #72]	@ (80020cc <HAL_InitTick+0x54>)
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	4b12      	ldr	r3, [pc, #72]	@ (80020d0 <HAL_InitTick+0x58>)
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	4619      	mov	r1, r3
 800208a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800208e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002092:	fbb2 f3f3 	udiv	r3, r2, r3
 8002096:	4618      	mov	r0, r3
 8002098:	f000 f93b 	bl	8002312 <HAL_SYSTICK_Config>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e00e      	b.n	80020c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2b0f      	cmp	r3, #15
 80020aa:	d80a      	bhi.n	80020c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020ac:	2200      	movs	r2, #0
 80020ae:	6879      	ldr	r1, [r7, #4]
 80020b0:	f04f 30ff 	mov.w	r0, #4294967295
 80020b4:	f000 f911 	bl	80022da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020b8:	4a06      	ldr	r2, [pc, #24]	@ (80020d4 <HAL_InitTick+0x5c>)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020be:	2300      	movs	r3, #0
 80020c0:	e000      	b.n	80020c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3708      	adds	r7, #8
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	20000004 	.word	0x20000004
 80020d0:	2000000c 	.word	0x2000000c
 80020d4:	20000008 	.word	0x20000008

080020d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020dc:	4b06      	ldr	r3, [pc, #24]	@ (80020f8 <HAL_IncTick+0x20>)
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	461a      	mov	r2, r3
 80020e2:	4b06      	ldr	r3, [pc, #24]	@ (80020fc <HAL_IncTick+0x24>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4413      	add	r3, r2
 80020e8:	4a04      	ldr	r2, [pc, #16]	@ (80020fc <HAL_IncTick+0x24>)
 80020ea:	6013      	str	r3, [r2, #0]
}
 80020ec:	bf00      	nop
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	2000000c 	.word	0x2000000c
 80020fc:	2000021c 	.word	0x2000021c

08002100 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  return uwTick;
 8002104:	4b03      	ldr	r3, [pc, #12]	@ (8002114 <HAL_GetTick+0x14>)
 8002106:	681b      	ldr	r3, [r3, #0]
}
 8002108:	4618      	mov	r0, r3
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	2000021c 	.word	0x2000021c

08002118 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002120:	f7ff ffee 	bl	8002100 <HAL_GetTick>
 8002124:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002130:	d005      	beq.n	800213e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002132:	4b0a      	ldr	r3, [pc, #40]	@ (800215c <HAL_Delay+0x44>)
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	461a      	mov	r2, r3
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	4413      	add	r3, r2
 800213c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800213e:	bf00      	nop
 8002140:	f7ff ffde 	bl	8002100 <HAL_GetTick>
 8002144:	4602      	mov	r2, r0
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	1ad3      	subs	r3, r2, r3
 800214a:	68fa      	ldr	r2, [r7, #12]
 800214c:	429a      	cmp	r2, r3
 800214e:	d8f7      	bhi.n	8002140 <HAL_Delay+0x28>
  {
  }
}
 8002150:	bf00      	nop
 8002152:	bf00      	nop
 8002154:	3710      	adds	r7, #16
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	2000000c 	.word	0x2000000c

08002160 <__NVIC_SetPriorityGrouping>:
{
 8002160:	b480      	push	{r7}
 8002162:	b085      	sub	sp, #20
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f003 0307 	and.w	r3, r3, #7
 800216e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002170:	4b0b      	ldr	r3, [pc, #44]	@ (80021a0 <__NVIC_SetPriorityGrouping+0x40>)
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002176:	68ba      	ldr	r2, [r7, #8]
 8002178:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800217c:	4013      	ands	r3, r2
 800217e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002188:	4b06      	ldr	r3, [pc, #24]	@ (80021a4 <__NVIC_SetPriorityGrouping+0x44>)
 800218a:	4313      	orrs	r3, r2
 800218c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800218e:	4a04      	ldr	r2, [pc, #16]	@ (80021a0 <__NVIC_SetPriorityGrouping+0x40>)
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	60d3      	str	r3, [r2, #12]
}
 8002194:	bf00      	nop
 8002196:	3714      	adds	r7, #20
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr
 80021a0:	e000ed00 	.word	0xe000ed00
 80021a4:	05fa0000 	.word	0x05fa0000

080021a8 <__NVIC_GetPriorityGrouping>:
{
 80021a8:	b480      	push	{r7}
 80021aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021ac:	4b04      	ldr	r3, [pc, #16]	@ (80021c0 <__NVIC_GetPriorityGrouping+0x18>)
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	0a1b      	lsrs	r3, r3, #8
 80021b2:	f003 0307 	and.w	r3, r3, #7
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr
 80021c0:	e000ed00 	.word	0xe000ed00

080021c4 <__NVIC_SetPriority>:
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	4603      	mov	r3, r0
 80021cc:	6039      	str	r1, [r7, #0]
 80021ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	db0a      	blt.n	80021ee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	b2da      	uxtb	r2, r3
 80021dc:	490c      	ldr	r1, [pc, #48]	@ (8002210 <__NVIC_SetPriority+0x4c>)
 80021de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e2:	0112      	lsls	r2, r2, #4
 80021e4:	b2d2      	uxtb	r2, r2
 80021e6:	440b      	add	r3, r1
 80021e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80021ec:	e00a      	b.n	8002204 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	b2da      	uxtb	r2, r3
 80021f2:	4908      	ldr	r1, [pc, #32]	@ (8002214 <__NVIC_SetPriority+0x50>)
 80021f4:	79fb      	ldrb	r3, [r7, #7]
 80021f6:	f003 030f 	and.w	r3, r3, #15
 80021fa:	3b04      	subs	r3, #4
 80021fc:	0112      	lsls	r2, r2, #4
 80021fe:	b2d2      	uxtb	r2, r2
 8002200:	440b      	add	r3, r1
 8002202:	761a      	strb	r2, [r3, #24]
}
 8002204:	bf00      	nop
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr
 8002210:	e000e100 	.word	0xe000e100
 8002214:	e000ed00 	.word	0xe000ed00

08002218 <NVIC_EncodePriority>:
{
 8002218:	b480      	push	{r7}
 800221a:	b089      	sub	sp, #36	@ 0x24
 800221c:	af00      	add	r7, sp, #0
 800221e:	60f8      	str	r0, [r7, #12]
 8002220:	60b9      	str	r1, [r7, #8]
 8002222:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f003 0307 	and.w	r3, r3, #7
 800222a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800222c:	69fb      	ldr	r3, [r7, #28]
 800222e:	f1c3 0307 	rsb	r3, r3, #7
 8002232:	2b04      	cmp	r3, #4
 8002234:	bf28      	it	cs
 8002236:	2304      	movcs	r3, #4
 8002238:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	3304      	adds	r3, #4
 800223e:	2b06      	cmp	r3, #6
 8002240:	d902      	bls.n	8002248 <NVIC_EncodePriority+0x30>
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	3b03      	subs	r3, #3
 8002246:	e000      	b.n	800224a <NVIC_EncodePriority+0x32>
 8002248:	2300      	movs	r3, #0
 800224a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800224c:	f04f 32ff 	mov.w	r2, #4294967295
 8002250:	69bb      	ldr	r3, [r7, #24]
 8002252:	fa02 f303 	lsl.w	r3, r2, r3
 8002256:	43da      	mvns	r2, r3
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	401a      	ands	r2, r3
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002260:	f04f 31ff 	mov.w	r1, #4294967295
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	fa01 f303 	lsl.w	r3, r1, r3
 800226a:	43d9      	mvns	r1, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002270:	4313      	orrs	r3, r2
}
 8002272:	4618      	mov	r0, r3
 8002274:	3724      	adds	r7, #36	@ 0x24
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
	...

08002280 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	3b01      	subs	r3, #1
 800228c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002290:	d301      	bcc.n	8002296 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002292:	2301      	movs	r3, #1
 8002294:	e00f      	b.n	80022b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002296:	4a0a      	ldr	r2, [pc, #40]	@ (80022c0 <SysTick_Config+0x40>)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	3b01      	subs	r3, #1
 800229c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800229e:	210f      	movs	r1, #15
 80022a0:	f04f 30ff 	mov.w	r0, #4294967295
 80022a4:	f7ff ff8e 	bl	80021c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022a8:	4b05      	ldr	r3, [pc, #20]	@ (80022c0 <SysTick_Config+0x40>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022ae:	4b04      	ldr	r3, [pc, #16]	@ (80022c0 <SysTick_Config+0x40>)
 80022b0:	2207      	movs	r2, #7
 80022b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3708      	adds	r7, #8
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	e000e010 	.word	0xe000e010

080022c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022cc:	6878      	ldr	r0, [r7, #4]
 80022ce:	f7ff ff47 	bl	8002160 <__NVIC_SetPriorityGrouping>
}
 80022d2:	bf00      	nop
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}

080022da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022da:	b580      	push	{r7, lr}
 80022dc:	b086      	sub	sp, #24
 80022de:	af00      	add	r7, sp, #0
 80022e0:	4603      	mov	r3, r0
 80022e2:	60b9      	str	r1, [r7, #8]
 80022e4:	607a      	str	r2, [r7, #4]
 80022e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80022e8:	2300      	movs	r3, #0
 80022ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022ec:	f7ff ff5c 	bl	80021a8 <__NVIC_GetPriorityGrouping>
 80022f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	68b9      	ldr	r1, [r7, #8]
 80022f6:	6978      	ldr	r0, [r7, #20]
 80022f8:	f7ff ff8e 	bl	8002218 <NVIC_EncodePriority>
 80022fc:	4602      	mov	r2, r0
 80022fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002302:	4611      	mov	r1, r2
 8002304:	4618      	mov	r0, r3
 8002306:	f7ff ff5d 	bl	80021c4 <__NVIC_SetPriority>
}
 800230a:	bf00      	nop
 800230c:	3718      	adds	r7, #24
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}

08002312 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b082      	sub	sp, #8
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800231a:	6878      	ldr	r0, [r7, #4]
 800231c:	f7ff ffb0 	bl	8002280 <SysTick_Config>
 8002320:	4603      	mov	r3, r0
}
 8002322:	4618      	mov	r0, r3
 8002324:	3708      	adds	r7, #8
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
	...

0800232c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800232c:	b480      	push	{r7}
 800232e:	b089      	sub	sp, #36	@ 0x24
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002336:	2300      	movs	r3, #0
 8002338:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800233a:	2300      	movs	r3, #0
 800233c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800233e:	2300      	movs	r3, #0
 8002340:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002342:	2300      	movs	r3, #0
 8002344:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002346:	2300      	movs	r3, #0
 8002348:	61fb      	str	r3, [r7, #28]
 800234a:	e175      	b.n	8002638 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800234c:	2201      	movs	r2, #1
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	fa02 f303 	lsl.w	r3, r2, r3
 8002354:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	697a      	ldr	r2, [r7, #20]
 800235c:	4013      	ands	r3, r2
 800235e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002360:	693a      	ldr	r2, [r7, #16]
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	429a      	cmp	r2, r3
 8002366:	f040 8164 	bne.w	8002632 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	f003 0303 	and.w	r3, r3, #3
 8002372:	2b01      	cmp	r3, #1
 8002374:	d005      	beq.n	8002382 <HAL_GPIO_Init+0x56>
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	f003 0303 	and.w	r3, r3, #3
 800237e:	2b02      	cmp	r3, #2
 8002380:	d130      	bne.n	80023e4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	005b      	lsls	r3, r3, #1
 800238c:	2203      	movs	r2, #3
 800238e:	fa02 f303 	lsl.w	r3, r2, r3
 8002392:	43db      	mvns	r3, r3
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	4013      	ands	r3, r2
 8002398:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	68da      	ldr	r2, [r3, #12]
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	005b      	lsls	r3, r3, #1
 80023a2:	fa02 f303 	lsl.w	r3, r2, r3
 80023a6:	69ba      	ldr	r2, [r7, #24]
 80023a8:	4313      	orrs	r3, r2
 80023aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	69ba      	ldr	r2, [r7, #24]
 80023b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023b8:	2201      	movs	r2, #1
 80023ba:	69fb      	ldr	r3, [r7, #28]
 80023bc:	fa02 f303 	lsl.w	r3, r2, r3
 80023c0:	43db      	mvns	r3, r3
 80023c2:	69ba      	ldr	r2, [r7, #24]
 80023c4:	4013      	ands	r3, r2
 80023c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	091b      	lsrs	r3, r3, #4
 80023ce:	f003 0201 	and.w	r2, r3, #1
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	fa02 f303 	lsl.w	r3, r2, r3
 80023d8:	69ba      	ldr	r2, [r7, #24]
 80023da:	4313      	orrs	r3, r2
 80023dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	69ba      	ldr	r2, [r7, #24]
 80023e2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f003 0303 	and.w	r3, r3, #3
 80023ec:	2b03      	cmp	r3, #3
 80023ee:	d017      	beq.n	8002420 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	005b      	lsls	r3, r3, #1
 80023fa:	2203      	movs	r2, #3
 80023fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002400:	43db      	mvns	r3, r3
 8002402:	69ba      	ldr	r2, [r7, #24]
 8002404:	4013      	ands	r3, r2
 8002406:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	689a      	ldr	r2, [r3, #8]
 800240c:	69fb      	ldr	r3, [r7, #28]
 800240e:	005b      	lsls	r3, r3, #1
 8002410:	fa02 f303 	lsl.w	r3, r2, r3
 8002414:	69ba      	ldr	r2, [r7, #24]
 8002416:	4313      	orrs	r3, r2
 8002418:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	69ba      	ldr	r2, [r7, #24]
 800241e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f003 0303 	and.w	r3, r3, #3
 8002428:	2b02      	cmp	r3, #2
 800242a:	d123      	bne.n	8002474 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800242c:	69fb      	ldr	r3, [r7, #28]
 800242e:	08da      	lsrs	r2, r3, #3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	3208      	adds	r2, #8
 8002434:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002438:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	f003 0307 	and.w	r3, r3, #7
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	220f      	movs	r2, #15
 8002444:	fa02 f303 	lsl.w	r3, r2, r3
 8002448:	43db      	mvns	r3, r3
 800244a:	69ba      	ldr	r2, [r7, #24]
 800244c:	4013      	ands	r3, r2
 800244e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	691a      	ldr	r2, [r3, #16]
 8002454:	69fb      	ldr	r3, [r7, #28]
 8002456:	f003 0307 	and.w	r3, r3, #7
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	fa02 f303 	lsl.w	r3, r2, r3
 8002460:	69ba      	ldr	r2, [r7, #24]
 8002462:	4313      	orrs	r3, r2
 8002464:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	08da      	lsrs	r2, r3, #3
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	3208      	adds	r2, #8
 800246e:	69b9      	ldr	r1, [r7, #24]
 8002470:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	005b      	lsls	r3, r3, #1
 800247e:	2203      	movs	r2, #3
 8002480:	fa02 f303 	lsl.w	r3, r2, r3
 8002484:	43db      	mvns	r3, r3
 8002486:	69ba      	ldr	r2, [r7, #24]
 8002488:	4013      	ands	r3, r2
 800248a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	f003 0203 	and.w	r2, r3, #3
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	005b      	lsls	r3, r3, #1
 8002498:	fa02 f303 	lsl.w	r3, r2, r3
 800249c:	69ba      	ldr	r2, [r7, #24]
 800249e:	4313      	orrs	r3, r2
 80024a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	69ba      	ldr	r2, [r7, #24]
 80024a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	f000 80be 	beq.w	8002632 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024b6:	4b66      	ldr	r3, [pc, #408]	@ (8002650 <HAL_GPIO_Init+0x324>)
 80024b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ba:	4a65      	ldr	r2, [pc, #404]	@ (8002650 <HAL_GPIO_Init+0x324>)
 80024bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80024c2:	4b63      	ldr	r3, [pc, #396]	@ (8002650 <HAL_GPIO_Init+0x324>)
 80024c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024ca:	60fb      	str	r3, [r7, #12]
 80024cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80024ce:	4a61      	ldr	r2, [pc, #388]	@ (8002654 <HAL_GPIO_Init+0x328>)
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	089b      	lsrs	r3, r3, #2
 80024d4:	3302      	adds	r3, #2
 80024d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024da:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	f003 0303 	and.w	r3, r3, #3
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	220f      	movs	r2, #15
 80024e6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ea:	43db      	mvns	r3, r3
 80024ec:	69ba      	ldr	r2, [r7, #24]
 80024ee:	4013      	ands	r3, r2
 80024f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4a58      	ldr	r2, [pc, #352]	@ (8002658 <HAL_GPIO_Init+0x32c>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d037      	beq.n	800256a <HAL_GPIO_Init+0x23e>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4a57      	ldr	r2, [pc, #348]	@ (800265c <HAL_GPIO_Init+0x330>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d031      	beq.n	8002566 <HAL_GPIO_Init+0x23a>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a56      	ldr	r2, [pc, #344]	@ (8002660 <HAL_GPIO_Init+0x334>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d02b      	beq.n	8002562 <HAL_GPIO_Init+0x236>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a55      	ldr	r2, [pc, #340]	@ (8002664 <HAL_GPIO_Init+0x338>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d025      	beq.n	800255e <HAL_GPIO_Init+0x232>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a54      	ldr	r2, [pc, #336]	@ (8002668 <HAL_GPIO_Init+0x33c>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d01f      	beq.n	800255a <HAL_GPIO_Init+0x22e>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a53      	ldr	r2, [pc, #332]	@ (800266c <HAL_GPIO_Init+0x340>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d019      	beq.n	8002556 <HAL_GPIO_Init+0x22a>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4a52      	ldr	r2, [pc, #328]	@ (8002670 <HAL_GPIO_Init+0x344>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d013      	beq.n	8002552 <HAL_GPIO_Init+0x226>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a51      	ldr	r2, [pc, #324]	@ (8002674 <HAL_GPIO_Init+0x348>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d00d      	beq.n	800254e <HAL_GPIO_Init+0x222>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a50      	ldr	r2, [pc, #320]	@ (8002678 <HAL_GPIO_Init+0x34c>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d007      	beq.n	800254a <HAL_GPIO_Init+0x21e>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4a4f      	ldr	r2, [pc, #316]	@ (800267c <HAL_GPIO_Init+0x350>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d101      	bne.n	8002546 <HAL_GPIO_Init+0x21a>
 8002542:	2309      	movs	r3, #9
 8002544:	e012      	b.n	800256c <HAL_GPIO_Init+0x240>
 8002546:	230a      	movs	r3, #10
 8002548:	e010      	b.n	800256c <HAL_GPIO_Init+0x240>
 800254a:	2308      	movs	r3, #8
 800254c:	e00e      	b.n	800256c <HAL_GPIO_Init+0x240>
 800254e:	2307      	movs	r3, #7
 8002550:	e00c      	b.n	800256c <HAL_GPIO_Init+0x240>
 8002552:	2306      	movs	r3, #6
 8002554:	e00a      	b.n	800256c <HAL_GPIO_Init+0x240>
 8002556:	2305      	movs	r3, #5
 8002558:	e008      	b.n	800256c <HAL_GPIO_Init+0x240>
 800255a:	2304      	movs	r3, #4
 800255c:	e006      	b.n	800256c <HAL_GPIO_Init+0x240>
 800255e:	2303      	movs	r3, #3
 8002560:	e004      	b.n	800256c <HAL_GPIO_Init+0x240>
 8002562:	2302      	movs	r3, #2
 8002564:	e002      	b.n	800256c <HAL_GPIO_Init+0x240>
 8002566:	2301      	movs	r3, #1
 8002568:	e000      	b.n	800256c <HAL_GPIO_Init+0x240>
 800256a:	2300      	movs	r3, #0
 800256c:	69fa      	ldr	r2, [r7, #28]
 800256e:	f002 0203 	and.w	r2, r2, #3
 8002572:	0092      	lsls	r2, r2, #2
 8002574:	4093      	lsls	r3, r2
 8002576:	69ba      	ldr	r2, [r7, #24]
 8002578:	4313      	orrs	r3, r2
 800257a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800257c:	4935      	ldr	r1, [pc, #212]	@ (8002654 <HAL_GPIO_Init+0x328>)
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	089b      	lsrs	r3, r3, #2
 8002582:	3302      	adds	r3, #2
 8002584:	69ba      	ldr	r2, [r7, #24]
 8002586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800258a:	4b3d      	ldr	r3, [pc, #244]	@ (8002680 <HAL_GPIO_Init+0x354>)
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	43db      	mvns	r3, r3
 8002594:	69ba      	ldr	r2, [r7, #24]
 8002596:	4013      	ands	r3, r2
 8002598:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d003      	beq.n	80025ae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80025a6:	69ba      	ldr	r2, [r7, #24]
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	4313      	orrs	r3, r2
 80025ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025ae:	4a34      	ldr	r2, [pc, #208]	@ (8002680 <HAL_GPIO_Init+0x354>)
 80025b0:	69bb      	ldr	r3, [r7, #24]
 80025b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025b4:	4b32      	ldr	r3, [pc, #200]	@ (8002680 <HAL_GPIO_Init+0x354>)
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	43db      	mvns	r3, r3
 80025be:	69ba      	ldr	r2, [r7, #24]
 80025c0:	4013      	ands	r3, r2
 80025c2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d003      	beq.n	80025d8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80025d0:	69ba      	ldr	r2, [r7, #24]
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80025d8:	4a29      	ldr	r2, [pc, #164]	@ (8002680 <HAL_GPIO_Init+0x354>)
 80025da:	69bb      	ldr	r3, [r7, #24]
 80025dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80025de:	4b28      	ldr	r3, [pc, #160]	@ (8002680 <HAL_GPIO_Init+0x354>)
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	43db      	mvns	r3, r3
 80025e8:	69ba      	ldr	r2, [r7, #24]
 80025ea:	4013      	ands	r3, r2
 80025ec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d003      	beq.n	8002602 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80025fa:	69ba      	ldr	r2, [r7, #24]
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	4313      	orrs	r3, r2
 8002600:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002602:	4a1f      	ldr	r2, [pc, #124]	@ (8002680 <HAL_GPIO_Init+0x354>)
 8002604:	69bb      	ldr	r3, [r7, #24]
 8002606:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002608:	4b1d      	ldr	r3, [pc, #116]	@ (8002680 <HAL_GPIO_Init+0x354>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	43db      	mvns	r3, r3
 8002612:	69ba      	ldr	r2, [r7, #24]
 8002614:	4013      	ands	r3, r2
 8002616:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002620:	2b00      	cmp	r3, #0
 8002622:	d003      	beq.n	800262c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002624:	69ba      	ldr	r2, [r7, #24]
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	4313      	orrs	r3, r2
 800262a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800262c:	4a14      	ldr	r2, [pc, #80]	@ (8002680 <HAL_GPIO_Init+0x354>)
 800262e:	69bb      	ldr	r3, [r7, #24]
 8002630:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	3301      	adds	r3, #1
 8002636:	61fb      	str	r3, [r7, #28]
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	2b0f      	cmp	r3, #15
 800263c:	f67f ae86 	bls.w	800234c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002640:	bf00      	nop
 8002642:	bf00      	nop
 8002644:	3724      	adds	r7, #36	@ 0x24
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	40023800 	.word	0x40023800
 8002654:	40013800 	.word	0x40013800
 8002658:	40020000 	.word	0x40020000
 800265c:	40020400 	.word	0x40020400
 8002660:	40020800 	.word	0x40020800
 8002664:	40020c00 	.word	0x40020c00
 8002668:	40021000 	.word	0x40021000
 800266c:	40021400 	.word	0x40021400
 8002670:	40021800 	.word	0x40021800
 8002674:	40021c00 	.word	0x40021c00
 8002678:	40022000 	.word	0x40022000
 800267c:	40022400 	.word	0x40022400
 8002680:	40013c00 	.word	0x40013c00

08002684 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	460b      	mov	r3, r1
 800268e:	807b      	strh	r3, [r7, #2]
 8002690:	4613      	mov	r3, r2
 8002692:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002694:	787b      	ldrb	r3, [r7, #1]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d003      	beq.n	80026a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800269a:	887a      	ldrh	r2, [r7, #2]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80026a0:	e003      	b.n	80026aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80026a2:	887b      	ldrh	r3, [r7, #2]
 80026a4:	041a      	lsls	r2, r3, #16
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	619a      	str	r2, [r3, #24]
}
 80026aa:	bf00      	nop
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
	...

080026b8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80026b8:	b480      	push	{r7}
 80026ba:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80026bc:	4b05      	ldr	r3, [pc, #20]	@ (80026d4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a04      	ldr	r2, [pc, #16]	@ (80026d4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80026c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026c6:	6013      	str	r3, [r2, #0]
}
 80026c8:	bf00      	nop
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr
 80026d2:	bf00      	nop
 80026d4:	40007000 	.word	0x40007000

080026d8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b082      	sub	sp, #8
 80026dc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80026de:	2300      	movs	r3, #0
 80026e0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80026e2:	4b23      	ldr	r3, [pc, #140]	@ (8002770 <HAL_PWREx_EnableOverDrive+0x98>)
 80026e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e6:	4a22      	ldr	r2, [pc, #136]	@ (8002770 <HAL_PWREx_EnableOverDrive+0x98>)
 80026e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80026ee:	4b20      	ldr	r3, [pc, #128]	@ (8002770 <HAL_PWREx_EnableOverDrive+0x98>)
 80026f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026f6:	603b      	str	r3, [r7, #0]
 80026f8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80026fa:	4b1e      	ldr	r3, [pc, #120]	@ (8002774 <HAL_PWREx_EnableOverDrive+0x9c>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a1d      	ldr	r2, [pc, #116]	@ (8002774 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002700:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002704:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002706:	f7ff fcfb 	bl	8002100 <HAL_GetTick>
 800270a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800270c:	e009      	b.n	8002722 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800270e:	f7ff fcf7 	bl	8002100 <HAL_GetTick>
 8002712:	4602      	mov	r2, r0
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	1ad3      	subs	r3, r2, r3
 8002718:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800271c:	d901      	bls.n	8002722 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800271e:	2303      	movs	r3, #3
 8002720:	e022      	b.n	8002768 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002722:	4b14      	ldr	r3, [pc, #80]	@ (8002774 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800272a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800272e:	d1ee      	bne.n	800270e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002730:	4b10      	ldr	r3, [pc, #64]	@ (8002774 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a0f      	ldr	r2, [pc, #60]	@ (8002774 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002736:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800273a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800273c:	f7ff fce0 	bl	8002100 <HAL_GetTick>
 8002740:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002742:	e009      	b.n	8002758 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002744:	f7ff fcdc 	bl	8002100 <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002752:	d901      	bls.n	8002758 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002754:	2303      	movs	r3, #3
 8002756:	e007      	b.n	8002768 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002758:	4b06      	ldr	r3, [pc, #24]	@ (8002774 <HAL_PWREx_EnableOverDrive+0x9c>)
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002760:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002764:	d1ee      	bne.n	8002744 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002766:	2300      	movs	r3, #0
}
 8002768:	4618      	mov	r0, r3
 800276a:	3708      	adds	r7, #8
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}
 8002770:	40023800 	.word	0x40023800
 8002774:	40007000 	.word	0x40007000

08002778 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b086      	sub	sp, #24
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002780:	2300      	movs	r3, #0
 8002782:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d101      	bne.n	800278e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e29b      	b.n	8002cc6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0301 	and.w	r3, r3, #1
 8002796:	2b00      	cmp	r3, #0
 8002798:	f000 8087 	beq.w	80028aa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800279c:	4b96      	ldr	r3, [pc, #600]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	f003 030c 	and.w	r3, r3, #12
 80027a4:	2b04      	cmp	r3, #4
 80027a6:	d00c      	beq.n	80027c2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027a8:	4b93      	ldr	r3, [pc, #588]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	f003 030c 	and.w	r3, r3, #12
 80027b0:	2b08      	cmp	r3, #8
 80027b2:	d112      	bne.n	80027da <HAL_RCC_OscConfig+0x62>
 80027b4:	4b90      	ldr	r3, [pc, #576]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027c0:	d10b      	bne.n	80027da <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027c2:	4b8d      	ldr	r3, [pc, #564]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d06c      	beq.n	80028a8 <HAL_RCC_OscConfig+0x130>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d168      	bne.n	80028a8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e275      	b.n	8002cc6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027e2:	d106      	bne.n	80027f2 <HAL_RCC_OscConfig+0x7a>
 80027e4:	4b84      	ldr	r3, [pc, #528]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a83      	ldr	r2, [pc, #524]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 80027ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027ee:	6013      	str	r3, [r2, #0]
 80027f0:	e02e      	b.n	8002850 <HAL_RCC_OscConfig+0xd8>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d10c      	bne.n	8002814 <HAL_RCC_OscConfig+0x9c>
 80027fa:	4b7f      	ldr	r3, [pc, #508]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a7e      	ldr	r2, [pc, #504]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 8002800:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002804:	6013      	str	r3, [r2, #0]
 8002806:	4b7c      	ldr	r3, [pc, #496]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a7b      	ldr	r2, [pc, #492]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 800280c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002810:	6013      	str	r3, [r2, #0]
 8002812:	e01d      	b.n	8002850 <HAL_RCC_OscConfig+0xd8>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800281c:	d10c      	bne.n	8002838 <HAL_RCC_OscConfig+0xc0>
 800281e:	4b76      	ldr	r3, [pc, #472]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a75      	ldr	r2, [pc, #468]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 8002824:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002828:	6013      	str	r3, [r2, #0]
 800282a:	4b73      	ldr	r3, [pc, #460]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a72      	ldr	r2, [pc, #456]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 8002830:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002834:	6013      	str	r3, [r2, #0]
 8002836:	e00b      	b.n	8002850 <HAL_RCC_OscConfig+0xd8>
 8002838:	4b6f      	ldr	r3, [pc, #444]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a6e      	ldr	r2, [pc, #440]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 800283e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002842:	6013      	str	r3, [r2, #0]
 8002844:	4b6c      	ldr	r3, [pc, #432]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a6b      	ldr	r2, [pc, #428]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 800284a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800284e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d013      	beq.n	8002880 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002858:	f7ff fc52 	bl	8002100 <HAL_GetTick>
 800285c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800285e:	e008      	b.n	8002872 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002860:	f7ff fc4e 	bl	8002100 <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	2b64      	cmp	r3, #100	@ 0x64
 800286c:	d901      	bls.n	8002872 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e229      	b.n	8002cc6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002872:	4b61      	ldr	r3, [pc, #388]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d0f0      	beq.n	8002860 <HAL_RCC_OscConfig+0xe8>
 800287e:	e014      	b.n	80028aa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002880:	f7ff fc3e 	bl	8002100 <HAL_GetTick>
 8002884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002886:	e008      	b.n	800289a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002888:	f7ff fc3a 	bl	8002100 <HAL_GetTick>
 800288c:	4602      	mov	r2, r0
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	2b64      	cmp	r3, #100	@ 0x64
 8002894:	d901      	bls.n	800289a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e215      	b.n	8002cc6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800289a:	4b57      	ldr	r3, [pc, #348]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d1f0      	bne.n	8002888 <HAL_RCC_OscConfig+0x110>
 80028a6:	e000      	b.n	80028aa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 0302 	and.w	r3, r3, #2
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d069      	beq.n	800298a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028b6:	4b50      	ldr	r3, [pc, #320]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	f003 030c 	and.w	r3, r3, #12
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d00b      	beq.n	80028da <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028c2:	4b4d      	ldr	r3, [pc, #308]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	f003 030c 	and.w	r3, r3, #12
 80028ca:	2b08      	cmp	r3, #8
 80028cc:	d11c      	bne.n	8002908 <HAL_RCC_OscConfig+0x190>
 80028ce:	4b4a      	ldr	r3, [pc, #296]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d116      	bne.n	8002908 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028da:	4b47      	ldr	r3, [pc, #284]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 0302 	and.w	r3, r3, #2
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d005      	beq.n	80028f2 <HAL_RCC_OscConfig+0x17a>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	68db      	ldr	r3, [r3, #12]
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d001      	beq.n	80028f2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e1e9      	b.n	8002cc6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028f2:	4b41      	ldr	r3, [pc, #260]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	691b      	ldr	r3, [r3, #16]
 80028fe:	00db      	lsls	r3, r3, #3
 8002900:	493d      	ldr	r1, [pc, #244]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 8002902:	4313      	orrs	r3, r2
 8002904:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002906:	e040      	b.n	800298a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d023      	beq.n	8002958 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002910:	4b39      	ldr	r3, [pc, #228]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a38      	ldr	r2, [pc, #224]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 8002916:	f043 0301 	orr.w	r3, r3, #1
 800291a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800291c:	f7ff fbf0 	bl	8002100 <HAL_GetTick>
 8002920:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002922:	e008      	b.n	8002936 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002924:	f7ff fbec 	bl	8002100 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	2b02      	cmp	r3, #2
 8002930:	d901      	bls.n	8002936 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e1c7      	b.n	8002cc6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002936:	4b30      	ldr	r3, [pc, #192]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0302 	and.w	r3, r3, #2
 800293e:	2b00      	cmp	r3, #0
 8002940:	d0f0      	beq.n	8002924 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002942:	4b2d      	ldr	r3, [pc, #180]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	691b      	ldr	r3, [r3, #16]
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	4929      	ldr	r1, [pc, #164]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 8002952:	4313      	orrs	r3, r2
 8002954:	600b      	str	r3, [r1, #0]
 8002956:	e018      	b.n	800298a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002958:	4b27      	ldr	r3, [pc, #156]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a26      	ldr	r2, [pc, #152]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 800295e:	f023 0301 	bic.w	r3, r3, #1
 8002962:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002964:	f7ff fbcc 	bl	8002100 <HAL_GetTick>
 8002968:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800296a:	e008      	b.n	800297e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800296c:	f7ff fbc8 	bl	8002100 <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	2b02      	cmp	r3, #2
 8002978:	d901      	bls.n	800297e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e1a3      	b.n	8002cc6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800297e:	4b1e      	ldr	r3, [pc, #120]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0302 	and.w	r3, r3, #2
 8002986:	2b00      	cmp	r3, #0
 8002988:	d1f0      	bne.n	800296c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0308 	and.w	r3, r3, #8
 8002992:	2b00      	cmp	r3, #0
 8002994:	d038      	beq.n	8002a08 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	695b      	ldr	r3, [r3, #20]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d019      	beq.n	80029d2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800299e:	4b16      	ldr	r3, [pc, #88]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 80029a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029a2:	4a15      	ldr	r2, [pc, #84]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 80029a4:	f043 0301 	orr.w	r3, r3, #1
 80029a8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029aa:	f7ff fba9 	bl	8002100 <HAL_GetTick>
 80029ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029b0:	e008      	b.n	80029c4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029b2:	f7ff fba5 	bl	8002100 <HAL_GetTick>
 80029b6:	4602      	mov	r2, r0
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d901      	bls.n	80029c4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80029c0:	2303      	movs	r3, #3
 80029c2:	e180      	b.n	8002cc6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029c4:	4b0c      	ldr	r3, [pc, #48]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 80029c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029c8:	f003 0302 	and.w	r3, r3, #2
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d0f0      	beq.n	80029b2 <HAL_RCC_OscConfig+0x23a>
 80029d0:	e01a      	b.n	8002a08 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029d2:	4b09      	ldr	r3, [pc, #36]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 80029d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029d6:	4a08      	ldr	r2, [pc, #32]	@ (80029f8 <HAL_RCC_OscConfig+0x280>)
 80029d8:	f023 0301 	bic.w	r3, r3, #1
 80029dc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029de:	f7ff fb8f 	bl	8002100 <HAL_GetTick>
 80029e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029e4:	e00a      	b.n	80029fc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029e6:	f7ff fb8b 	bl	8002100 <HAL_GetTick>
 80029ea:	4602      	mov	r2, r0
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	2b02      	cmp	r3, #2
 80029f2:	d903      	bls.n	80029fc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80029f4:	2303      	movs	r3, #3
 80029f6:	e166      	b.n	8002cc6 <HAL_RCC_OscConfig+0x54e>
 80029f8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029fc:	4b92      	ldr	r3, [pc, #584]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 80029fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a00:	f003 0302 	and.w	r3, r3, #2
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d1ee      	bne.n	80029e6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 0304 	and.w	r3, r3, #4
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	f000 80a4 	beq.w	8002b5e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a16:	4b8c      	ldr	r3, [pc, #560]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d10d      	bne.n	8002a3e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a22:	4b89      	ldr	r3, [pc, #548]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a26:	4a88      	ldr	r2, [pc, #544]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002a28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a2e:	4b86      	ldr	r3, [pc, #536]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a36:	60bb      	str	r3, [r7, #8]
 8002a38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a3e:	4b83      	ldr	r3, [pc, #524]	@ (8002c4c <HAL_RCC_OscConfig+0x4d4>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d118      	bne.n	8002a7c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002a4a:	4b80      	ldr	r3, [pc, #512]	@ (8002c4c <HAL_RCC_OscConfig+0x4d4>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a7f      	ldr	r2, [pc, #508]	@ (8002c4c <HAL_RCC_OscConfig+0x4d4>)
 8002a50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a56:	f7ff fb53 	bl	8002100 <HAL_GetTick>
 8002a5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a5c:	e008      	b.n	8002a70 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a5e:	f7ff fb4f 	bl	8002100 <HAL_GetTick>
 8002a62:	4602      	mov	r2, r0
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	2b64      	cmp	r3, #100	@ 0x64
 8002a6a:	d901      	bls.n	8002a70 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002a6c:	2303      	movs	r3, #3
 8002a6e:	e12a      	b.n	8002cc6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a70:	4b76      	ldr	r3, [pc, #472]	@ (8002c4c <HAL_RCC_OscConfig+0x4d4>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d0f0      	beq.n	8002a5e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d106      	bne.n	8002a92 <HAL_RCC_OscConfig+0x31a>
 8002a84:	4b70      	ldr	r3, [pc, #448]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002a86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a88:	4a6f      	ldr	r2, [pc, #444]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002a8a:	f043 0301 	orr.w	r3, r3, #1
 8002a8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a90:	e02d      	b.n	8002aee <HAL_RCC_OscConfig+0x376>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d10c      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x33c>
 8002a9a:	4b6b      	ldr	r3, [pc, #428]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002a9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a9e:	4a6a      	ldr	r2, [pc, #424]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002aa0:	f023 0301 	bic.w	r3, r3, #1
 8002aa4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002aa6:	4b68      	ldr	r3, [pc, #416]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002aa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aaa:	4a67      	ldr	r2, [pc, #412]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002aac:	f023 0304 	bic.w	r3, r3, #4
 8002ab0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ab2:	e01c      	b.n	8002aee <HAL_RCC_OscConfig+0x376>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	2b05      	cmp	r3, #5
 8002aba:	d10c      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x35e>
 8002abc:	4b62      	ldr	r3, [pc, #392]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002abe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ac0:	4a61      	ldr	r2, [pc, #388]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002ac2:	f043 0304 	orr.w	r3, r3, #4
 8002ac6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ac8:	4b5f      	ldr	r3, [pc, #380]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002aca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002acc:	4a5e      	ldr	r2, [pc, #376]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002ace:	f043 0301 	orr.w	r3, r3, #1
 8002ad2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ad4:	e00b      	b.n	8002aee <HAL_RCC_OscConfig+0x376>
 8002ad6:	4b5c      	ldr	r3, [pc, #368]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002ad8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ada:	4a5b      	ldr	r2, [pc, #364]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002adc:	f023 0301 	bic.w	r3, r3, #1
 8002ae0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ae2:	4b59      	ldr	r3, [pc, #356]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002ae4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ae6:	4a58      	ldr	r2, [pc, #352]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002ae8:	f023 0304 	bic.w	r3, r3, #4
 8002aec:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d015      	beq.n	8002b22 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002af6:	f7ff fb03 	bl	8002100 <HAL_GetTick>
 8002afa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002afc:	e00a      	b.n	8002b14 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002afe:	f7ff faff 	bl	8002100 <HAL_GetTick>
 8002b02:	4602      	mov	r2, r0
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d901      	bls.n	8002b14 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002b10:	2303      	movs	r3, #3
 8002b12:	e0d8      	b.n	8002cc6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b14:	4b4c      	ldr	r3, [pc, #304]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b18:	f003 0302 	and.w	r3, r3, #2
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d0ee      	beq.n	8002afe <HAL_RCC_OscConfig+0x386>
 8002b20:	e014      	b.n	8002b4c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b22:	f7ff faed 	bl	8002100 <HAL_GetTick>
 8002b26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b28:	e00a      	b.n	8002b40 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b2a:	f7ff fae9 	bl	8002100 <HAL_GetTick>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	1ad3      	subs	r3, r2, r3
 8002b34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d901      	bls.n	8002b40 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	e0c2      	b.n	8002cc6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b40:	4b41      	ldr	r3, [pc, #260]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002b42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b44:	f003 0302 	and.w	r3, r3, #2
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d1ee      	bne.n	8002b2a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b4c:	7dfb      	ldrb	r3, [r7, #23]
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d105      	bne.n	8002b5e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b52:	4b3d      	ldr	r3, [pc, #244]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b56:	4a3c      	ldr	r2, [pc, #240]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002b58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b5c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	699b      	ldr	r3, [r3, #24]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	f000 80ae 	beq.w	8002cc4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b68:	4b37      	ldr	r3, [pc, #220]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f003 030c 	and.w	r3, r3, #12
 8002b70:	2b08      	cmp	r3, #8
 8002b72:	d06d      	beq.n	8002c50 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	699b      	ldr	r3, [r3, #24]
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d14b      	bne.n	8002c14 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b7c:	4b32      	ldr	r3, [pc, #200]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a31      	ldr	r2, [pc, #196]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002b82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b88:	f7ff faba 	bl	8002100 <HAL_GetTick>
 8002b8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b8e:	e008      	b.n	8002ba2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b90:	f7ff fab6 	bl	8002100 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e091      	b.n	8002cc6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ba2:	4b29      	ldr	r3, [pc, #164]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d1f0      	bne.n	8002b90 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	69da      	ldr	r2, [r3, #28]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6a1b      	ldr	r3, [r3, #32]
 8002bb6:	431a      	orrs	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bbc:	019b      	lsls	r3, r3, #6
 8002bbe:	431a      	orrs	r2, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bc4:	085b      	lsrs	r3, r3, #1
 8002bc6:	3b01      	subs	r3, #1
 8002bc8:	041b      	lsls	r3, r3, #16
 8002bca:	431a      	orrs	r2, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd0:	061b      	lsls	r3, r3, #24
 8002bd2:	431a      	orrs	r2, r3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd8:	071b      	lsls	r3, r3, #28
 8002bda:	491b      	ldr	r1, [pc, #108]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002be0:	4b19      	ldr	r3, [pc, #100]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a18      	ldr	r2, [pc, #96]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002be6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002bea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bec:	f7ff fa88 	bl	8002100 <HAL_GetTick>
 8002bf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bf2:	e008      	b.n	8002c06 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bf4:	f7ff fa84 	bl	8002100 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d901      	bls.n	8002c06 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e05f      	b.n	8002cc6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c06:	4b10      	ldr	r3, [pc, #64]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d0f0      	beq.n	8002bf4 <HAL_RCC_OscConfig+0x47c>
 8002c12:	e057      	b.n	8002cc4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c14:	4b0c      	ldr	r3, [pc, #48]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a0b      	ldr	r2, [pc, #44]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002c1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c20:	f7ff fa6e 	bl	8002100 <HAL_GetTick>
 8002c24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c26:	e008      	b.n	8002c3a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c28:	f7ff fa6a 	bl	8002100 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d901      	bls.n	8002c3a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e045      	b.n	8002cc6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c3a:	4b03      	ldr	r3, [pc, #12]	@ (8002c48 <HAL_RCC_OscConfig+0x4d0>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d1f0      	bne.n	8002c28 <HAL_RCC_OscConfig+0x4b0>
 8002c46:	e03d      	b.n	8002cc4 <HAL_RCC_OscConfig+0x54c>
 8002c48:	40023800 	.word	0x40023800
 8002c4c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002c50:	4b1f      	ldr	r3, [pc, #124]	@ (8002cd0 <HAL_RCC_OscConfig+0x558>)
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	699b      	ldr	r3, [r3, #24]
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d030      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d129      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d122      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c7a:	68fa      	ldr	r2, [r7, #12]
 8002c7c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002c80:	4013      	ands	r3, r2
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c86:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d119      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c96:	085b      	lsrs	r3, r3, #1
 8002c98:	3b01      	subs	r3, #1
 8002c9a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d10f      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002caa:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d107      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cba:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d001      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e000      	b.n	8002cc6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002cc4:	2300      	movs	r3, #0
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3718      	adds	r7, #24
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	40023800 	.word	0x40023800

08002cd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d101      	bne.n	8002cec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e0d0      	b.n	8002e8e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cec:	4b6a      	ldr	r3, [pc, #424]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 030f 	and.w	r3, r3, #15
 8002cf4:	683a      	ldr	r2, [r7, #0]
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d910      	bls.n	8002d1c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cfa:	4b67      	ldr	r3, [pc, #412]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f023 020f 	bic.w	r2, r3, #15
 8002d02:	4965      	ldr	r1, [pc, #404]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d0a:	4b63      	ldr	r3, [pc, #396]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 030f 	and.w	r3, r3, #15
 8002d12:	683a      	ldr	r2, [r7, #0]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d001      	beq.n	8002d1c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e0b8      	b.n	8002e8e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0302 	and.w	r3, r3, #2
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d020      	beq.n	8002d6a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0304 	and.w	r3, r3, #4
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d005      	beq.n	8002d40 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d34:	4b59      	ldr	r3, [pc, #356]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c8>)
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	4a58      	ldr	r2, [pc, #352]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c8>)
 8002d3a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002d3e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0308 	and.w	r3, r3, #8
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d005      	beq.n	8002d58 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d4c:	4b53      	ldr	r3, [pc, #332]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c8>)
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	4a52      	ldr	r2, [pc, #328]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c8>)
 8002d52:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002d56:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d58:	4b50      	ldr	r3, [pc, #320]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c8>)
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	494d      	ldr	r1, [pc, #308]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c8>)
 8002d66:	4313      	orrs	r3, r2
 8002d68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d040      	beq.n	8002df8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d107      	bne.n	8002d8e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d7e:	4b47      	ldr	r3, [pc, #284]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c8>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d115      	bne.n	8002db6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e07f      	b.n	8002e8e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d107      	bne.n	8002da6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d96:	4b41      	ldr	r3, [pc, #260]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c8>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d109      	bne.n	8002db6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e073      	b.n	8002e8e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002da6:	4b3d      	ldr	r3, [pc, #244]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c8>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 0302 	and.w	r3, r3, #2
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d101      	bne.n	8002db6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e06b      	b.n	8002e8e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002db6:	4b39      	ldr	r3, [pc, #228]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c8>)
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	f023 0203 	bic.w	r2, r3, #3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	4936      	ldr	r1, [pc, #216]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c8>)
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002dc8:	f7ff f99a 	bl	8002100 <HAL_GetTick>
 8002dcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dce:	e00a      	b.n	8002de6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dd0:	f7ff f996 	bl	8002100 <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d901      	bls.n	8002de6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	e053      	b.n	8002e8e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002de6:	4b2d      	ldr	r3, [pc, #180]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c8>)
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	f003 020c 	and.w	r2, r3, #12
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d1eb      	bne.n	8002dd0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002df8:	4b27      	ldr	r3, [pc, #156]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 030f 	and.w	r3, r3, #15
 8002e00:	683a      	ldr	r2, [r7, #0]
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d210      	bcs.n	8002e28 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e06:	4b24      	ldr	r3, [pc, #144]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f023 020f 	bic.w	r2, r3, #15
 8002e0e:	4922      	ldr	r1, [pc, #136]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e16:	4b20      	ldr	r3, [pc, #128]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c4>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 030f 	and.w	r3, r3, #15
 8002e1e:	683a      	ldr	r2, [r7, #0]
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d001      	beq.n	8002e28 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e032      	b.n	8002e8e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0304 	and.w	r3, r3, #4
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d008      	beq.n	8002e46 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e34:	4b19      	ldr	r3, [pc, #100]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c8>)
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	4916      	ldr	r1, [pc, #88]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c8>)
 8002e42:	4313      	orrs	r3, r2
 8002e44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0308 	and.w	r3, r3, #8
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d009      	beq.n	8002e66 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e52:	4b12      	ldr	r3, [pc, #72]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c8>)
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	691b      	ldr	r3, [r3, #16]
 8002e5e:	00db      	lsls	r3, r3, #3
 8002e60:	490e      	ldr	r1, [pc, #56]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c8>)
 8002e62:	4313      	orrs	r3, r2
 8002e64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e66:	f000 f821 	bl	8002eac <HAL_RCC_GetSysClockFreq>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c8>)
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	091b      	lsrs	r3, r3, #4
 8002e72:	f003 030f 	and.w	r3, r3, #15
 8002e76:	490a      	ldr	r1, [pc, #40]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1cc>)
 8002e78:	5ccb      	ldrb	r3, [r1, r3]
 8002e7a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e7e:	4a09      	ldr	r2, [pc, #36]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1d0>)
 8002e80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e82:	4b09      	ldr	r3, [pc, #36]	@ (8002ea8 <HAL_RCC_ClockConfig+0x1d4>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4618      	mov	r0, r3
 8002e88:	f7ff f8f6 	bl	8002078 <HAL_InitTick>

  return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3710      	adds	r7, #16
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	40023c00 	.word	0x40023c00
 8002e9c:	40023800 	.word	0x40023800
 8002ea0:	0802bba4 	.word	0x0802bba4
 8002ea4:	20000004 	.word	0x20000004
 8002ea8:	20000008 	.word	0x20000008

08002eac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002eac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002eb0:	b094      	sub	sp, #80	@ 0x50
 8002eb2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	647b      	str	r3, [r7, #68]	@ 0x44
 8002eb8:	2300      	movs	r3, #0
 8002eba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ec4:	4b79      	ldr	r3, [pc, #484]	@ (80030ac <HAL_RCC_GetSysClockFreq+0x200>)
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	f003 030c 	and.w	r3, r3, #12
 8002ecc:	2b08      	cmp	r3, #8
 8002ece:	d00d      	beq.n	8002eec <HAL_RCC_GetSysClockFreq+0x40>
 8002ed0:	2b08      	cmp	r3, #8
 8002ed2:	f200 80e1 	bhi.w	8003098 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d002      	beq.n	8002ee0 <HAL_RCC_GetSysClockFreq+0x34>
 8002eda:	2b04      	cmp	r3, #4
 8002edc:	d003      	beq.n	8002ee6 <HAL_RCC_GetSysClockFreq+0x3a>
 8002ede:	e0db      	b.n	8003098 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ee0:	4b73      	ldr	r3, [pc, #460]	@ (80030b0 <HAL_RCC_GetSysClockFreq+0x204>)
 8002ee2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ee4:	e0db      	b.n	800309e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ee6:	4b73      	ldr	r3, [pc, #460]	@ (80030b4 <HAL_RCC_GetSysClockFreq+0x208>)
 8002ee8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002eea:	e0d8      	b.n	800309e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002eec:	4b6f      	ldr	r3, [pc, #444]	@ (80030ac <HAL_RCC_GetSysClockFreq+0x200>)
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ef4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002ef6:	4b6d      	ldr	r3, [pc, #436]	@ (80030ac <HAL_RCC_GetSysClockFreq+0x200>)
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d063      	beq.n	8002fca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f02:	4b6a      	ldr	r3, [pc, #424]	@ (80030ac <HAL_RCC_GetSysClockFreq+0x200>)
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	099b      	lsrs	r3, r3, #6
 8002f08:	2200      	movs	r2, #0
 8002f0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f0c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002f0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f14:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f16:	2300      	movs	r3, #0
 8002f18:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f1a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002f1e:	4622      	mov	r2, r4
 8002f20:	462b      	mov	r3, r5
 8002f22:	f04f 0000 	mov.w	r0, #0
 8002f26:	f04f 0100 	mov.w	r1, #0
 8002f2a:	0159      	lsls	r1, r3, #5
 8002f2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f30:	0150      	lsls	r0, r2, #5
 8002f32:	4602      	mov	r2, r0
 8002f34:	460b      	mov	r3, r1
 8002f36:	4621      	mov	r1, r4
 8002f38:	1a51      	subs	r1, r2, r1
 8002f3a:	6139      	str	r1, [r7, #16]
 8002f3c:	4629      	mov	r1, r5
 8002f3e:	eb63 0301 	sbc.w	r3, r3, r1
 8002f42:	617b      	str	r3, [r7, #20]
 8002f44:	f04f 0200 	mov.w	r2, #0
 8002f48:	f04f 0300 	mov.w	r3, #0
 8002f4c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f50:	4659      	mov	r1, fp
 8002f52:	018b      	lsls	r3, r1, #6
 8002f54:	4651      	mov	r1, sl
 8002f56:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f5a:	4651      	mov	r1, sl
 8002f5c:	018a      	lsls	r2, r1, #6
 8002f5e:	4651      	mov	r1, sl
 8002f60:	ebb2 0801 	subs.w	r8, r2, r1
 8002f64:	4659      	mov	r1, fp
 8002f66:	eb63 0901 	sbc.w	r9, r3, r1
 8002f6a:	f04f 0200 	mov.w	r2, #0
 8002f6e:	f04f 0300 	mov.w	r3, #0
 8002f72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f76:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f7a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f7e:	4690      	mov	r8, r2
 8002f80:	4699      	mov	r9, r3
 8002f82:	4623      	mov	r3, r4
 8002f84:	eb18 0303 	adds.w	r3, r8, r3
 8002f88:	60bb      	str	r3, [r7, #8]
 8002f8a:	462b      	mov	r3, r5
 8002f8c:	eb49 0303 	adc.w	r3, r9, r3
 8002f90:	60fb      	str	r3, [r7, #12]
 8002f92:	f04f 0200 	mov.w	r2, #0
 8002f96:	f04f 0300 	mov.w	r3, #0
 8002f9a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002f9e:	4629      	mov	r1, r5
 8002fa0:	024b      	lsls	r3, r1, #9
 8002fa2:	4621      	mov	r1, r4
 8002fa4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002fa8:	4621      	mov	r1, r4
 8002faa:	024a      	lsls	r2, r1, #9
 8002fac:	4610      	mov	r0, r2
 8002fae:	4619      	mov	r1, r3
 8002fb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002fb6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002fb8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002fbc:	f7fd f990 	bl	80002e0 <__aeabi_uldivmod>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	460b      	mov	r3, r1
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002fc8:	e058      	b.n	800307c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fca:	4b38      	ldr	r3, [pc, #224]	@ (80030ac <HAL_RCC_GetSysClockFreq+0x200>)
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	099b      	lsrs	r3, r3, #6
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	4611      	mov	r1, r2
 8002fd6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002fda:	623b      	str	r3, [r7, #32]
 8002fdc:	2300      	movs	r3, #0
 8002fde:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fe0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002fe4:	4642      	mov	r2, r8
 8002fe6:	464b      	mov	r3, r9
 8002fe8:	f04f 0000 	mov.w	r0, #0
 8002fec:	f04f 0100 	mov.w	r1, #0
 8002ff0:	0159      	lsls	r1, r3, #5
 8002ff2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ff6:	0150      	lsls	r0, r2, #5
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	460b      	mov	r3, r1
 8002ffc:	4641      	mov	r1, r8
 8002ffe:	ebb2 0a01 	subs.w	sl, r2, r1
 8003002:	4649      	mov	r1, r9
 8003004:	eb63 0b01 	sbc.w	fp, r3, r1
 8003008:	f04f 0200 	mov.w	r2, #0
 800300c:	f04f 0300 	mov.w	r3, #0
 8003010:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003014:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003018:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800301c:	ebb2 040a 	subs.w	r4, r2, sl
 8003020:	eb63 050b 	sbc.w	r5, r3, fp
 8003024:	f04f 0200 	mov.w	r2, #0
 8003028:	f04f 0300 	mov.w	r3, #0
 800302c:	00eb      	lsls	r3, r5, #3
 800302e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003032:	00e2      	lsls	r2, r4, #3
 8003034:	4614      	mov	r4, r2
 8003036:	461d      	mov	r5, r3
 8003038:	4643      	mov	r3, r8
 800303a:	18e3      	adds	r3, r4, r3
 800303c:	603b      	str	r3, [r7, #0]
 800303e:	464b      	mov	r3, r9
 8003040:	eb45 0303 	adc.w	r3, r5, r3
 8003044:	607b      	str	r3, [r7, #4]
 8003046:	f04f 0200 	mov.w	r2, #0
 800304a:	f04f 0300 	mov.w	r3, #0
 800304e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003052:	4629      	mov	r1, r5
 8003054:	028b      	lsls	r3, r1, #10
 8003056:	4621      	mov	r1, r4
 8003058:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800305c:	4621      	mov	r1, r4
 800305e:	028a      	lsls	r2, r1, #10
 8003060:	4610      	mov	r0, r2
 8003062:	4619      	mov	r1, r3
 8003064:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003066:	2200      	movs	r2, #0
 8003068:	61bb      	str	r3, [r7, #24]
 800306a:	61fa      	str	r2, [r7, #28]
 800306c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003070:	f7fd f936 	bl	80002e0 <__aeabi_uldivmod>
 8003074:	4602      	mov	r2, r0
 8003076:	460b      	mov	r3, r1
 8003078:	4613      	mov	r3, r2
 800307a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800307c:	4b0b      	ldr	r3, [pc, #44]	@ (80030ac <HAL_RCC_GetSysClockFreq+0x200>)
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	0c1b      	lsrs	r3, r3, #16
 8003082:	f003 0303 	and.w	r3, r3, #3
 8003086:	3301      	adds	r3, #1
 8003088:	005b      	lsls	r3, r3, #1
 800308a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800308c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800308e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003090:	fbb2 f3f3 	udiv	r3, r2, r3
 8003094:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003096:	e002      	b.n	800309e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003098:	4b05      	ldr	r3, [pc, #20]	@ (80030b0 <HAL_RCC_GetSysClockFreq+0x204>)
 800309a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800309c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800309e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3750      	adds	r7, #80	@ 0x50
 80030a4:	46bd      	mov	sp, r7
 80030a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030aa:	bf00      	nop
 80030ac:	40023800 	.word	0x40023800
 80030b0:	00f42400 	.word	0x00f42400
 80030b4:	007a1200 	.word	0x007a1200

080030b8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030bc:	4b03      	ldr	r3, [pc, #12]	@ (80030cc <HAL_RCC_GetHCLKFreq+0x14>)
 80030be:	681b      	ldr	r3, [r3, #0]
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop
 80030cc:	20000004 	.word	0x20000004

080030d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80030d4:	f7ff fff0 	bl	80030b8 <HAL_RCC_GetHCLKFreq>
 80030d8:	4602      	mov	r2, r0
 80030da:	4b05      	ldr	r3, [pc, #20]	@ (80030f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	0a9b      	lsrs	r3, r3, #10
 80030e0:	f003 0307 	and.w	r3, r3, #7
 80030e4:	4903      	ldr	r1, [pc, #12]	@ (80030f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030e6:	5ccb      	ldrb	r3, [r1, r3]
 80030e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	bd80      	pop	{r7, pc}
 80030f0:	40023800 	.word	0x40023800
 80030f4:	0802bbb4 	.word	0x0802bbb4

080030f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80030fc:	f7ff ffdc 	bl	80030b8 <HAL_RCC_GetHCLKFreq>
 8003100:	4602      	mov	r2, r0
 8003102:	4b05      	ldr	r3, [pc, #20]	@ (8003118 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	0b5b      	lsrs	r3, r3, #13
 8003108:	f003 0307 	and.w	r3, r3, #7
 800310c:	4903      	ldr	r1, [pc, #12]	@ (800311c <HAL_RCC_GetPCLK2Freq+0x24>)
 800310e:	5ccb      	ldrb	r3, [r1, r3]
 8003110:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003114:	4618      	mov	r0, r3
 8003116:	bd80      	pop	{r7, pc}
 8003118:	40023800 	.word	0x40023800
 800311c:	0802bbb4 	.word	0x0802bbb4

08003120 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b088      	sub	sp, #32
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003128:	2300      	movs	r3, #0
 800312a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800312c:	2300      	movs	r3, #0
 800312e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003130:	2300      	movs	r3, #0
 8003132:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003134:	2300      	movs	r3, #0
 8003136:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003138:	2300      	movs	r3, #0
 800313a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 0301 	and.w	r3, r3, #1
 8003144:	2b00      	cmp	r3, #0
 8003146:	d012      	beq.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003148:	4b69      	ldr	r3, [pc, #420]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	4a68      	ldr	r2, [pc, #416]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800314e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003152:	6093      	str	r3, [r2, #8]
 8003154:	4b66      	ldr	r3, [pc, #408]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003156:	689a      	ldr	r2, [r3, #8]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800315c:	4964      	ldr	r1, [pc, #400]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800315e:	4313      	orrs	r3, r2
 8003160:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003166:	2b00      	cmp	r3, #0
 8003168:	d101      	bne.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800316a:	2301      	movs	r3, #1
 800316c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d017      	beq.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800317a:	4b5d      	ldr	r3, [pc, #372]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800317c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003180:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003188:	4959      	ldr	r1, [pc, #356]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800318a:	4313      	orrs	r3, r2
 800318c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003194:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003198:	d101      	bne.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800319a:	2301      	movs	r3, #1
 800319c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d101      	bne.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80031a6:	2301      	movs	r3, #1
 80031a8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d017      	beq.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80031b6:	4b4e      	ldr	r3, [pc, #312]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80031bc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c4:	494a      	ldr	r1, [pc, #296]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031c6:	4313      	orrs	r3, r2
 80031c8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80031d4:	d101      	bne.n	80031da <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80031d6:	2301      	movs	r3, #1
 80031d8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d101      	bne.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80031e2:	2301      	movs	r3, #1
 80031e4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d001      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80031f2:	2301      	movs	r3, #1
 80031f4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0320 	and.w	r3, r3, #32
 80031fe:	2b00      	cmp	r3, #0
 8003200:	f000 808b 	beq.w	800331a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003204:	4b3a      	ldr	r3, [pc, #232]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003206:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003208:	4a39      	ldr	r2, [pc, #228]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800320a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800320e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003210:	4b37      	ldr	r3, [pc, #220]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003214:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003218:	60bb      	str	r3, [r7, #8]
 800321a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800321c:	4b35      	ldr	r3, [pc, #212]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a34      	ldr	r2, [pc, #208]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003222:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003226:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003228:	f7fe ff6a 	bl	8002100 <HAL_GetTick>
 800322c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800322e:	e008      	b.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003230:	f7fe ff66 	bl	8002100 <HAL_GetTick>
 8003234:	4602      	mov	r2, r0
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	2b64      	cmp	r3, #100	@ 0x64
 800323c:	d901      	bls.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800323e:	2303      	movs	r3, #3
 8003240:	e38f      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003242:	4b2c      	ldr	r3, [pc, #176]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800324a:	2b00      	cmp	r3, #0
 800324c:	d0f0      	beq.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800324e:	4b28      	ldr	r3, [pc, #160]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003250:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003252:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003256:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d035      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003262:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003266:	693a      	ldr	r2, [r7, #16]
 8003268:	429a      	cmp	r2, r3
 800326a:	d02e      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800326c:	4b20      	ldr	r3, [pc, #128]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800326e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003270:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003274:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003276:	4b1e      	ldr	r3, [pc, #120]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003278:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800327a:	4a1d      	ldr	r2, [pc, #116]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800327c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003280:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003282:	4b1b      	ldr	r3, [pc, #108]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003284:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003286:	4a1a      	ldr	r2, [pc, #104]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003288:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800328c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800328e:	4a18      	ldr	r2, [pc, #96]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003294:	4b16      	ldr	r3, [pc, #88]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003296:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003298:	f003 0301 	and.w	r3, r3, #1
 800329c:	2b01      	cmp	r3, #1
 800329e:	d114      	bne.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a0:	f7fe ff2e 	bl	8002100 <HAL_GetTick>
 80032a4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032a6:	e00a      	b.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032a8:	f7fe ff2a 	bl	8002100 <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d901      	bls.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e351      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032be:	4b0c      	ldr	r3, [pc, #48]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032c2:	f003 0302 	and.w	r3, r3, #2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d0ee      	beq.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80032d6:	d111      	bne.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80032d8:	4b05      	ldr	r3, [pc, #20]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80032e4:	4b04      	ldr	r3, [pc, #16]	@ (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80032e6:	400b      	ands	r3, r1
 80032e8:	4901      	ldr	r1, [pc, #4]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032ea:	4313      	orrs	r3, r2
 80032ec:	608b      	str	r3, [r1, #8]
 80032ee:	e00b      	b.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80032f0:	40023800 	.word	0x40023800
 80032f4:	40007000 	.word	0x40007000
 80032f8:	0ffffcff 	.word	0x0ffffcff
 80032fc:	4bac      	ldr	r3, [pc, #688]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	4aab      	ldr	r2, [pc, #684]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003302:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003306:	6093      	str	r3, [r2, #8]
 8003308:	4ba9      	ldr	r3, [pc, #676]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800330a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003310:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003314:	49a6      	ldr	r1, [pc, #664]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003316:	4313      	orrs	r3, r2
 8003318:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0310 	and.w	r3, r3, #16
 8003322:	2b00      	cmp	r3, #0
 8003324:	d010      	beq.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003326:	4ba2      	ldr	r3, [pc, #648]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003328:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800332c:	4aa0      	ldr	r2, [pc, #640]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800332e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003332:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003336:	4b9e      	ldr	r3, [pc, #632]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003338:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003340:	499b      	ldr	r1, [pc, #620]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003342:	4313      	orrs	r3, r2
 8003344:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003350:	2b00      	cmp	r3, #0
 8003352:	d00a      	beq.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003354:	4b96      	ldr	r3, [pc, #600]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003356:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800335a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003362:	4993      	ldr	r1, [pc, #588]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003364:	4313      	orrs	r3, r2
 8003366:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00a      	beq.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003376:	4b8e      	ldr	r3, [pc, #568]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003378:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800337c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003384:	498a      	ldr	r1, [pc, #552]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003386:	4313      	orrs	r3, r2
 8003388:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003394:	2b00      	cmp	r3, #0
 8003396:	d00a      	beq.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003398:	4b85      	ldr	r3, [pc, #532]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800339a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800339e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033a6:	4982      	ldr	r1, [pc, #520]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033a8:	4313      	orrs	r3, r2
 80033aa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d00a      	beq.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80033ba:	4b7d      	ldr	r3, [pc, #500]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033c0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033c8:	4979      	ldr	r1, [pc, #484]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d00a      	beq.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80033dc:	4b74      	ldr	r3, [pc, #464]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033e2:	f023 0203 	bic.w	r2, r3, #3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ea:	4971      	ldr	r1, [pc, #452]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033ec:	4313      	orrs	r3, r2
 80033ee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d00a      	beq.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80033fe:	4b6c      	ldr	r3, [pc, #432]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003400:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003404:	f023 020c 	bic.w	r2, r3, #12
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800340c:	4968      	ldr	r1, [pc, #416]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800340e:	4313      	orrs	r3, r2
 8003410:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800341c:	2b00      	cmp	r3, #0
 800341e:	d00a      	beq.n	8003436 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003420:	4b63      	ldr	r3, [pc, #396]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003422:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003426:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800342e:	4960      	ldr	r1, [pc, #384]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003430:	4313      	orrs	r3, r2
 8003432:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800343e:	2b00      	cmp	r3, #0
 8003440:	d00a      	beq.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003442:	4b5b      	ldr	r3, [pc, #364]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003444:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003448:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003450:	4957      	ldr	r1, [pc, #348]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003452:	4313      	orrs	r3, r2
 8003454:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003460:	2b00      	cmp	r3, #0
 8003462:	d00a      	beq.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003464:	4b52      	ldr	r3, [pc, #328]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003466:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800346a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003472:	494f      	ldr	r1, [pc, #316]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003474:	4313      	orrs	r3, r2
 8003476:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003482:	2b00      	cmp	r3, #0
 8003484:	d00a      	beq.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003486:	4b4a      	ldr	r3, [pc, #296]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003488:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800348c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003494:	4946      	ldr	r1, [pc, #280]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003496:	4313      	orrs	r3, r2
 8003498:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d00a      	beq.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80034a8:	4b41      	ldr	r3, [pc, #260]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ae:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034b6:	493e      	ldr	r1, [pc, #248]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034b8:	4313      	orrs	r3, r2
 80034ba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d00a      	beq.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80034ca:	4b39      	ldr	r3, [pc, #228]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034d0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034d8:	4935      	ldr	r1, [pc, #212]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d00a      	beq.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80034ec:	4b30      	ldr	r3, [pc, #192]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034f2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034fa:	492d      	ldr	r1, [pc, #180]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034fc:	4313      	orrs	r3, r2
 80034fe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d011      	beq.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800350e:	4b28      	ldr	r3, [pc, #160]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003510:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003514:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800351c:	4924      	ldr	r1, [pc, #144]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800351e:	4313      	orrs	r3, r2
 8003520:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003528:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800352c:	d101      	bne.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800352e:	2301      	movs	r3, #1
 8003530:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0308 	and.w	r3, r3, #8
 800353a:	2b00      	cmp	r3, #0
 800353c:	d001      	beq.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800353e:	2301      	movs	r3, #1
 8003540:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800354a:	2b00      	cmp	r3, #0
 800354c:	d00a      	beq.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800354e:	4b18      	ldr	r3, [pc, #96]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003550:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003554:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800355c:	4914      	ldr	r1, [pc, #80]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800355e:	4313      	orrs	r3, r2
 8003560:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800356c:	2b00      	cmp	r3, #0
 800356e:	d00b      	beq.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003570:	4b0f      	ldr	r3, [pc, #60]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003572:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003576:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003580:	490b      	ldr	r1, [pc, #44]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003582:	4313      	orrs	r3, r2
 8003584:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00f      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003594:	4b06      	ldr	r3, [pc, #24]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003596:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800359a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035a4:	4902      	ldr	r1, [pc, #8]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035a6:	4313      	orrs	r3, r2
 80035a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80035ac:	e002      	b.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80035ae:	bf00      	nop
 80035b0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d00b      	beq.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80035c0:	4b8a      	ldr	r3, [pc, #552]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80035c6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035d0:	4986      	ldr	r1, [pc, #536]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035d2:	4313      	orrs	r3, r2
 80035d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d00b      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80035e4:	4b81      	ldr	r3, [pc, #516]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80035ea:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80035f4:	497d      	ldr	r1, [pc, #500]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035f6:	4313      	orrs	r3, r2
 80035f8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d006      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800360a:	2b00      	cmp	r3, #0
 800360c:	f000 80d6 	beq.w	80037bc <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003610:	4b76      	ldr	r3, [pc, #472]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a75      	ldr	r2, [pc, #468]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003616:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800361a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800361c:	f7fe fd70 	bl	8002100 <HAL_GetTick>
 8003620:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003622:	e008      	b.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003624:	f7fe fd6c 	bl	8002100 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	2b64      	cmp	r3, #100	@ 0x64
 8003630:	d901      	bls.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e195      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003636:	4b6d      	ldr	r3, [pc, #436]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d1f0      	bne.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0301 	and.w	r3, r3, #1
 800364a:	2b00      	cmp	r3, #0
 800364c:	d021      	beq.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003652:	2b00      	cmp	r3, #0
 8003654:	d11d      	bne.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003656:	4b65      	ldr	r3, [pc, #404]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003658:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800365c:	0c1b      	lsrs	r3, r3, #16
 800365e:	f003 0303 	and.w	r3, r3, #3
 8003662:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003664:	4b61      	ldr	r3, [pc, #388]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003666:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800366a:	0e1b      	lsrs	r3, r3, #24
 800366c:	f003 030f 	and.w	r3, r3, #15
 8003670:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	019a      	lsls	r2, r3, #6
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	041b      	lsls	r3, r3, #16
 800367c:	431a      	orrs	r2, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	061b      	lsls	r3, r3, #24
 8003682:	431a      	orrs	r2, r3
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	071b      	lsls	r3, r3, #28
 800368a:	4958      	ldr	r1, [pc, #352]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800368c:	4313      	orrs	r3, r2
 800368e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d004      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036a6:	d00a      	beq.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d02e      	beq.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036bc:	d129      	bne.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80036be:	4b4b      	ldr	r3, [pc, #300]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80036c4:	0c1b      	lsrs	r3, r3, #16
 80036c6:	f003 0303 	and.w	r3, r3, #3
 80036ca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80036cc:	4b47      	ldr	r3, [pc, #284]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80036d2:	0f1b      	lsrs	r3, r3, #28
 80036d4:	f003 0307 	and.w	r3, r3, #7
 80036d8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	019a      	lsls	r2, r3, #6
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	041b      	lsls	r3, r3, #16
 80036e4:	431a      	orrs	r2, r3
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	68db      	ldr	r3, [r3, #12]
 80036ea:	061b      	lsls	r3, r3, #24
 80036ec:	431a      	orrs	r2, r3
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	071b      	lsls	r3, r3, #28
 80036f2:	493e      	ldr	r1, [pc, #248]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036f4:	4313      	orrs	r3, r2
 80036f6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80036fa:	4b3c      	ldr	r3, [pc, #240]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003700:	f023 021f 	bic.w	r2, r3, #31
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003708:	3b01      	subs	r3, #1
 800370a:	4938      	ldr	r1, [pc, #224]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800370c:	4313      	orrs	r3, r2
 800370e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800371a:	2b00      	cmp	r3, #0
 800371c:	d01d      	beq.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800371e:	4b33      	ldr	r3, [pc, #204]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003720:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003724:	0e1b      	lsrs	r3, r3, #24
 8003726:	f003 030f 	and.w	r3, r3, #15
 800372a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800372c:	4b2f      	ldr	r3, [pc, #188]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800372e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003732:	0f1b      	lsrs	r3, r3, #28
 8003734:	f003 0307 	and.w	r3, r3, #7
 8003738:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	019a      	lsls	r2, r3, #6
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	691b      	ldr	r3, [r3, #16]
 8003744:	041b      	lsls	r3, r3, #16
 8003746:	431a      	orrs	r2, r3
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	061b      	lsls	r3, r3, #24
 800374c:	431a      	orrs	r2, r3
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	071b      	lsls	r3, r3, #28
 8003752:	4926      	ldr	r1, [pc, #152]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003754:	4313      	orrs	r3, r2
 8003756:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d011      	beq.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	019a      	lsls	r2, r3, #6
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	691b      	ldr	r3, [r3, #16]
 8003770:	041b      	lsls	r3, r3, #16
 8003772:	431a      	orrs	r2, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	061b      	lsls	r3, r3, #24
 800377a:	431a      	orrs	r2, r3
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	071b      	lsls	r3, r3, #28
 8003782:	491a      	ldr	r1, [pc, #104]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003784:	4313      	orrs	r3, r2
 8003786:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800378a:	4b18      	ldr	r3, [pc, #96]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a17      	ldr	r2, [pc, #92]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003790:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003794:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003796:	f7fe fcb3 	bl	8002100 <HAL_GetTick>
 800379a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800379c:	e008      	b.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800379e:	f7fe fcaf 	bl	8002100 <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	2b64      	cmp	r3, #100	@ 0x64
 80037aa:	d901      	bls.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80037ac:	2303      	movs	r3, #3
 80037ae:	e0d8      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80037b0:	4b0e      	ldr	r3, [pc, #56]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d0f0      	beq.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	2b01      	cmp	r3, #1
 80037c0:	f040 80ce 	bne.w	8003960 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80037c4:	4b09      	ldr	r3, [pc, #36]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a08      	ldr	r2, [pc, #32]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037d0:	f7fe fc96 	bl	8002100 <HAL_GetTick>
 80037d4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80037d6:	e00b      	b.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80037d8:	f7fe fc92 	bl	8002100 <HAL_GetTick>
 80037dc:	4602      	mov	r2, r0
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	2b64      	cmp	r3, #100	@ 0x64
 80037e4:	d904      	bls.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e0bb      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80037ea:	bf00      	nop
 80037ec:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80037f0:	4b5e      	ldr	r3, [pc, #376]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80037f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037fc:	d0ec      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d003      	beq.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800380e:	2b00      	cmp	r3, #0
 8003810:	d009      	beq.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800381a:	2b00      	cmp	r3, #0
 800381c:	d02e      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003822:	2b00      	cmp	r3, #0
 8003824:	d12a      	bne.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003826:	4b51      	ldr	r3, [pc, #324]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003828:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800382c:	0c1b      	lsrs	r3, r3, #16
 800382e:	f003 0303 	and.w	r3, r3, #3
 8003832:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003834:	4b4d      	ldr	r3, [pc, #308]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003836:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800383a:	0f1b      	lsrs	r3, r3, #28
 800383c:	f003 0307 	and.w	r3, r3, #7
 8003840:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	695b      	ldr	r3, [r3, #20]
 8003846:	019a      	lsls	r2, r3, #6
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	041b      	lsls	r3, r3, #16
 800384c:	431a      	orrs	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	699b      	ldr	r3, [r3, #24]
 8003852:	061b      	lsls	r3, r3, #24
 8003854:	431a      	orrs	r2, r3
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	071b      	lsls	r3, r3, #28
 800385a:	4944      	ldr	r1, [pc, #272]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800385c:	4313      	orrs	r3, r2
 800385e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003862:	4b42      	ldr	r3, [pc, #264]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003864:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003868:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003870:	3b01      	subs	r3, #1
 8003872:	021b      	lsls	r3, r3, #8
 8003874:	493d      	ldr	r1, [pc, #244]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003876:	4313      	orrs	r3, r2
 8003878:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d022      	beq.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800388c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003890:	d11d      	bne.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003892:	4b36      	ldr	r3, [pc, #216]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003894:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003898:	0e1b      	lsrs	r3, r3, #24
 800389a:	f003 030f 	and.w	r3, r3, #15
 800389e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80038a0:	4b32      	ldr	r3, [pc, #200]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80038a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038a6:	0f1b      	lsrs	r3, r3, #28
 80038a8:	f003 0307 	and.w	r3, r3, #7
 80038ac:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	695b      	ldr	r3, [r3, #20]
 80038b2:	019a      	lsls	r2, r3, #6
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6a1b      	ldr	r3, [r3, #32]
 80038b8:	041b      	lsls	r3, r3, #16
 80038ba:	431a      	orrs	r2, r3
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	061b      	lsls	r3, r3, #24
 80038c0:	431a      	orrs	r2, r3
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	071b      	lsls	r3, r3, #28
 80038c6:	4929      	ldr	r1, [pc, #164]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80038c8:	4313      	orrs	r3, r2
 80038ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 0308 	and.w	r3, r3, #8
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d028      	beq.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80038da:	4b24      	ldr	r3, [pc, #144]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80038dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038e0:	0e1b      	lsrs	r3, r3, #24
 80038e2:	f003 030f 	and.w	r3, r3, #15
 80038e6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80038e8:	4b20      	ldr	r3, [pc, #128]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80038ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038ee:	0c1b      	lsrs	r3, r3, #16
 80038f0:	f003 0303 	and.w	r3, r3, #3
 80038f4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	019a      	lsls	r2, r3, #6
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	041b      	lsls	r3, r3, #16
 8003900:	431a      	orrs	r2, r3
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	061b      	lsls	r3, r3, #24
 8003906:	431a      	orrs	r2, r3
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	69db      	ldr	r3, [r3, #28]
 800390c:	071b      	lsls	r3, r3, #28
 800390e:	4917      	ldr	r1, [pc, #92]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003910:	4313      	orrs	r3, r2
 8003912:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003916:	4b15      	ldr	r3, [pc, #84]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003918:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800391c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003924:	4911      	ldr	r1, [pc, #68]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003926:	4313      	orrs	r3, r2
 8003928:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800392c:	4b0f      	ldr	r3, [pc, #60]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a0e      	ldr	r2, [pc, #56]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003932:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003936:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003938:	f7fe fbe2 	bl	8002100 <HAL_GetTick>
 800393c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800393e:	e008      	b.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003940:	f7fe fbde 	bl	8002100 <HAL_GetTick>
 8003944:	4602      	mov	r2, r0
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	2b64      	cmp	r3, #100	@ 0x64
 800394c:	d901      	bls.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e007      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003952:	4b06      	ldr	r3, [pc, #24]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800395a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800395e:	d1ef      	bne.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003960:	2300      	movs	r3, #0
}
 8003962:	4618      	mov	r0, r3
 8003964:	3720      	adds	r7, #32
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
 800396a:	bf00      	nop
 800396c:	40023800 	.word	0x40023800

08003970 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b084      	sub	sp, #16
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d101      	bne.n	8003982 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e09d      	b.n	8003abe <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003986:	2b00      	cmp	r3, #0
 8003988:	d108      	bne.n	800399c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003992:	d009      	beq.n	80039a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2200      	movs	r2, #0
 8003998:	61da      	str	r2, [r3, #28]
 800399a:	e005      	b.n	80039a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2200      	movs	r2, #0
 80039ac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d106      	bne.n	80039c8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2200      	movs	r2, #0
 80039be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f7fe f8be 	bl	8001b44 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2202      	movs	r2, #2
 80039cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039de:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80039e8:	d902      	bls.n	80039f0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80039ea:	2300      	movs	r3, #0
 80039ec:	60fb      	str	r3, [r7, #12]
 80039ee:	e002      	b.n	80039f6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80039f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80039f4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	68db      	ldr	r3, [r3, #12]
 80039fa:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80039fe:	d007      	beq.n	8003a10 <HAL_SPI_Init+0xa0>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a08:	d002      	beq.n	8003a10 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003a20:	431a      	orrs	r2, r3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	691b      	ldr	r3, [r3, #16]
 8003a26:	f003 0302 	and.w	r3, r3, #2
 8003a2a:	431a      	orrs	r2, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	695b      	ldr	r3, [r3, #20]
 8003a30:	f003 0301 	and.w	r3, r3, #1
 8003a34:	431a      	orrs	r2, r3
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	699b      	ldr	r3, [r3, #24]
 8003a3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a3e:	431a      	orrs	r2, r3
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	69db      	ldr	r3, [r3, #28]
 8003a44:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a48:	431a      	orrs	r2, r3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a1b      	ldr	r3, [r3, #32]
 8003a4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a52:	ea42 0103 	orr.w	r1, r2, r3
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a5a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	430a      	orrs	r2, r1
 8003a64:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	699b      	ldr	r3, [r3, #24]
 8003a6a:	0c1b      	lsrs	r3, r3, #16
 8003a6c:	f003 0204 	and.w	r2, r3, #4
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a74:	f003 0310 	and.w	r3, r3, #16
 8003a78:	431a      	orrs	r2, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a7e:	f003 0308 	and.w	r3, r3, #8
 8003a82:	431a      	orrs	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003a8c:	ea42 0103 	orr.w	r1, r2, r3
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	430a      	orrs	r2, r1
 8003a9c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	69da      	ldr	r2, [r3, #28]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003aac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003abc:	2300      	movs	r3, #0
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3710      	adds	r7, #16
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}

08003ac6 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ac6:	b580      	push	{r7, lr}
 8003ac8:	b088      	sub	sp, #32
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	60f8      	str	r0, [r7, #12]
 8003ace:	60b9      	str	r1, [r7, #8]
 8003ad0:	603b      	str	r3, [r7, #0]
 8003ad2:	4613      	mov	r3, r2
 8003ad4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003ad6:	f7fe fb13 	bl	8002100 <HAL_GetTick>
 8003ada:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003adc:	88fb      	ldrh	r3, [r7, #6]
 8003ade:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d001      	beq.n	8003af0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003aec:	2302      	movs	r3, #2
 8003aee:	e15c      	b.n	8003daa <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d002      	beq.n	8003afc <HAL_SPI_Transmit+0x36>
 8003af6:	88fb      	ldrh	r3, [r7, #6]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d101      	bne.n	8003b00 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	e154      	b.n	8003daa <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d101      	bne.n	8003b0e <HAL_SPI_Transmit+0x48>
 8003b0a:	2302      	movs	r3, #2
 8003b0c:	e14d      	b.n	8003daa <HAL_SPI_Transmit+0x2e4>
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2201      	movs	r2, #1
 8003b12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2203      	movs	r2, #3
 8003b1a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2200      	movs	r2, #0
 8003b22:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	68ba      	ldr	r2, [r7, #8]
 8003b28:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	88fa      	ldrh	r2, [r7, #6]
 8003b2e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	88fa      	ldrh	r2, [r7, #6]
 8003b34:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2200      	movs	r2, #0
 8003b48:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2200      	movs	r2, #0
 8003b56:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b60:	d10f      	bne.n	8003b82 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b70:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b80:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b8c:	2b40      	cmp	r3, #64	@ 0x40
 8003b8e:	d007      	beq.n	8003ba0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b9e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003ba8:	d952      	bls.n	8003c50 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d002      	beq.n	8003bb8 <HAL_SPI_Transmit+0xf2>
 8003bb2:	8b7b      	ldrh	r3, [r7, #26]
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d145      	bne.n	8003c44 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bbc:	881a      	ldrh	r2, [r3, #0]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bc8:	1c9a      	adds	r2, r3, #2
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bd2:	b29b      	uxth	r3, r3
 8003bd4:	3b01      	subs	r3, #1
 8003bd6:	b29a      	uxth	r2, r3
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003bdc:	e032      	b.n	8003c44 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	f003 0302 	and.w	r3, r3, #2
 8003be8:	2b02      	cmp	r3, #2
 8003bea:	d112      	bne.n	8003c12 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bf0:	881a      	ldrh	r2, [r3, #0]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bfc:	1c9a      	adds	r2, r3, #2
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c06:	b29b      	uxth	r3, r3
 8003c08:	3b01      	subs	r3, #1
 8003c0a:	b29a      	uxth	r2, r3
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003c10:	e018      	b.n	8003c44 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c12:	f7fe fa75 	bl	8002100 <HAL_GetTick>
 8003c16:	4602      	mov	r2, r0
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	683a      	ldr	r2, [r7, #0]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d803      	bhi.n	8003c2a <HAL_SPI_Transmit+0x164>
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c28:	d102      	bne.n	8003c30 <HAL_SPI_Transmit+0x16a>
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d109      	bne.n	8003c44 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2201      	movs	r2, #1
 8003c34:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003c40:	2303      	movs	r3, #3
 8003c42:	e0b2      	b.n	8003daa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c48:	b29b      	uxth	r3, r3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d1c7      	bne.n	8003bde <HAL_SPI_Transmit+0x118>
 8003c4e:	e083      	b.n	8003d58 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d002      	beq.n	8003c5e <HAL_SPI_Transmit+0x198>
 8003c58:	8b7b      	ldrh	r3, [r7, #26]
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d177      	bne.n	8003d4e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c62:	b29b      	uxth	r3, r3
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d912      	bls.n	8003c8e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c6c:	881a      	ldrh	r2, [r3, #0]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c78:	1c9a      	adds	r2, r3, #2
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c82:	b29b      	uxth	r3, r3
 8003c84:	3b02      	subs	r3, #2
 8003c86:	b29a      	uxth	r2, r3
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003c8c:	e05f      	b.n	8003d4e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	330c      	adds	r3, #12
 8003c98:	7812      	ldrb	r2, [r2, #0]
 8003c9a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ca0:	1c5a      	adds	r2, r3, #1
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003caa:	b29b      	uxth	r3, r3
 8003cac:	3b01      	subs	r3, #1
 8003cae:	b29a      	uxth	r2, r3
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003cb4:	e04b      	b.n	8003d4e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	f003 0302 	and.w	r3, r3, #2
 8003cc0:	2b02      	cmp	r3, #2
 8003cc2:	d12b      	bne.n	8003d1c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d912      	bls.n	8003cf4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cd2:	881a      	ldrh	r2, [r3, #0]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cde:	1c9a      	adds	r2, r3, #2
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ce8:	b29b      	uxth	r3, r3
 8003cea:	3b02      	subs	r3, #2
 8003cec:	b29a      	uxth	r2, r3
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003cf2:	e02c      	b.n	8003d4e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	330c      	adds	r3, #12
 8003cfe:	7812      	ldrb	r2, [r2, #0]
 8003d00:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d06:	1c5a      	adds	r2, r3, #1
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d10:	b29b      	uxth	r3, r3
 8003d12:	3b01      	subs	r3, #1
 8003d14:	b29a      	uxth	r2, r3
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003d1a:	e018      	b.n	8003d4e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d1c:	f7fe f9f0 	bl	8002100 <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	683a      	ldr	r2, [r7, #0]
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d803      	bhi.n	8003d34 <HAL_SPI_Transmit+0x26e>
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d32:	d102      	bne.n	8003d3a <HAL_SPI_Transmit+0x274>
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d109      	bne.n	8003d4e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2200      	movs	r2, #0
 8003d46:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	e02d      	b.n	8003daa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d1ae      	bne.n	8003cb6 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d58:	69fa      	ldr	r2, [r7, #28]
 8003d5a:	6839      	ldr	r1, [r7, #0]
 8003d5c:	68f8      	ldr	r0, [r7, #12]
 8003d5e:	f000 fd19 	bl	8004794 <SPI_EndRxTxTransaction>
 8003d62:	4603      	mov	r3, r0
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d002      	beq.n	8003d6e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2220      	movs	r2, #32
 8003d6c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d10a      	bne.n	8003d8c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d76:	2300      	movs	r3, #0
 8003d78:	617b      	str	r3, [r7, #20]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	617b      	str	r3, [r7, #20]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	617b      	str	r3, [r7, #20]
 8003d8a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d001      	beq.n	8003da8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e000      	b.n	8003daa <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003da8:	2300      	movs	r3, #0
  }
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	3720      	adds	r7, #32
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}

08003db2 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003db2:	b580      	push	{r7, lr}
 8003db4:	b088      	sub	sp, #32
 8003db6:	af02      	add	r7, sp, #8
 8003db8:	60f8      	str	r0, [r7, #12]
 8003dba:	60b9      	str	r1, [r7, #8]
 8003dbc:	603b      	str	r3, [r7, #0]
 8003dbe:	4613      	mov	r3, r2
 8003dc0:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d001      	beq.n	8003dd2 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8003dce:	2302      	movs	r3, #2
 8003dd0:	e123      	b.n	800401a <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d002      	beq.n	8003dde <HAL_SPI_Receive+0x2c>
 8003dd8:	88fb      	ldrh	r3, [r7, #6]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d101      	bne.n	8003de2 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	e11b      	b.n	800401a <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003dea:	d112      	bne.n	8003e12 <HAL_SPI_Receive+0x60>
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d10e      	bne.n	8003e12 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2204      	movs	r2, #4
 8003df8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003dfc:	88fa      	ldrh	r2, [r7, #6]
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	9300      	str	r3, [sp, #0]
 8003e02:	4613      	mov	r3, r2
 8003e04:	68ba      	ldr	r2, [r7, #8]
 8003e06:	68b9      	ldr	r1, [r7, #8]
 8003e08:	68f8      	ldr	r0, [r7, #12]
 8003e0a:	f000 f90a 	bl	8004022 <HAL_SPI_TransmitReceive>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	e103      	b.n	800401a <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e12:	f7fe f975 	bl	8002100 <HAL_GetTick>
 8003e16:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d101      	bne.n	8003e26 <HAL_SPI_Receive+0x74>
 8003e22:	2302      	movs	r3, #2
 8003e24:	e0f9      	b.n	800401a <HAL_SPI_Receive+0x268>
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2201      	movs	r2, #1
 8003e2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2204      	movs	r2, #4
 8003e32:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	68ba      	ldr	r2, [r7, #8]
 8003e40:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	88fa      	ldrh	r2, [r7, #6]
 8003e46:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	88fa      	ldrh	r2, [r7, #6]
 8003e4e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2200      	movs	r2, #0
 8003e56:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2200      	movs	r2, #0
 8003e62:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2200      	movs	r2, #0
 8003e68:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003e78:	d908      	bls.n	8003e8c <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	685a      	ldr	r2, [r3, #4]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003e88:	605a      	str	r2, [r3, #4]
 8003e8a:	e007      	b.n	8003e9c <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	685a      	ldr	r2, [r3, #4]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003e9a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ea4:	d10f      	bne.n	8003ec6 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003eb4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003ec4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ed0:	2b40      	cmp	r3, #64	@ 0x40
 8003ed2:	d007      	beq.n	8003ee4 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ee2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003eec:	d875      	bhi.n	8003fda <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003eee:	e037      	b.n	8003f60 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	f003 0301 	and.w	r3, r3, #1
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d117      	bne.n	8003f2e <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f103 020c 	add.w	r2, r3, #12
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f0a:	7812      	ldrb	r2, [r2, #0]
 8003f0c:	b2d2      	uxtb	r2, r2
 8003f0e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f14:	1c5a      	adds	r2, r3, #1
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	3b01      	subs	r3, #1
 8003f24:	b29a      	uxth	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8003f2c:	e018      	b.n	8003f60 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f2e:	f7fe f8e7 	bl	8002100 <HAL_GetTick>
 8003f32:	4602      	mov	r2, r0
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	1ad3      	subs	r3, r2, r3
 8003f38:	683a      	ldr	r2, [r7, #0]
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d803      	bhi.n	8003f46 <HAL_SPI_Receive+0x194>
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f44:	d102      	bne.n	8003f4c <HAL_SPI_Receive+0x19a>
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d109      	bne.n	8003f60 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2200      	movs	r2, #0
 8003f58:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003f5c:	2303      	movs	r3, #3
 8003f5e:	e05c      	b.n	800401a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f66:	b29b      	uxth	r3, r3
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d1c1      	bne.n	8003ef0 <HAL_SPI_Receive+0x13e>
 8003f6c:	e03b      	b.n	8003fe6 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	f003 0301 	and.w	r3, r3, #1
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d115      	bne.n	8003fa8 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	68da      	ldr	r2, [r3, #12]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f86:	b292      	uxth	r2, r2
 8003f88:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f8e:	1c9a      	adds	r2, r3, #2
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f9a:	b29b      	uxth	r3, r3
 8003f9c:	3b01      	subs	r3, #1
 8003f9e:	b29a      	uxth	r2, r3
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8003fa6:	e018      	b.n	8003fda <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003fa8:	f7fe f8aa 	bl	8002100 <HAL_GetTick>
 8003fac:	4602      	mov	r2, r0
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	683a      	ldr	r2, [r7, #0]
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d803      	bhi.n	8003fc0 <HAL_SPI_Receive+0x20e>
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fbe:	d102      	bne.n	8003fc6 <HAL_SPI_Receive+0x214>
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d109      	bne.n	8003fda <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2201      	movs	r2, #1
 8003fca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e01f      	b.n	800401a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003fe0:	b29b      	uxth	r3, r3
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d1c3      	bne.n	8003f6e <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003fe6:	697a      	ldr	r2, [r7, #20]
 8003fe8:	6839      	ldr	r1, [r7, #0]
 8003fea:	68f8      	ldr	r0, [r7, #12]
 8003fec:	f000 fb56 	bl	800469c <SPI_EndRxTransaction>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d002      	beq.n	8003ffc <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2220      	movs	r2, #32
 8003ffa:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2201      	movs	r2, #1
 8004000:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2200      	movs	r2, #0
 8004008:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004010:	2b00      	cmp	r3, #0
 8004012:	d001      	beq.n	8004018 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	e000      	b.n	800401a <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8004018:	2300      	movs	r3, #0
  }
}
 800401a:	4618      	mov	r0, r3
 800401c:	3718      	adds	r7, #24
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}

08004022 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004022:	b580      	push	{r7, lr}
 8004024:	b08a      	sub	sp, #40	@ 0x28
 8004026:	af00      	add	r7, sp, #0
 8004028:	60f8      	str	r0, [r7, #12]
 800402a:	60b9      	str	r1, [r7, #8]
 800402c:	607a      	str	r2, [r7, #4]
 800402e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004030:	2301      	movs	r3, #1
 8004032:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004034:	f7fe f864 	bl	8002100 <HAL_GetTick>
 8004038:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004040:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004048:	887b      	ldrh	r3, [r7, #2]
 800404a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800404c:	887b      	ldrh	r3, [r7, #2]
 800404e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004050:	7ffb      	ldrb	r3, [r7, #31]
 8004052:	2b01      	cmp	r3, #1
 8004054:	d00c      	beq.n	8004070 <HAL_SPI_TransmitReceive+0x4e>
 8004056:	69bb      	ldr	r3, [r7, #24]
 8004058:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800405c:	d106      	bne.n	800406c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d102      	bne.n	800406c <HAL_SPI_TransmitReceive+0x4a>
 8004066:	7ffb      	ldrb	r3, [r7, #31]
 8004068:	2b04      	cmp	r3, #4
 800406a:	d001      	beq.n	8004070 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800406c:	2302      	movs	r3, #2
 800406e:	e1f3      	b.n	8004458 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d005      	beq.n	8004082 <HAL_SPI_TransmitReceive+0x60>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d002      	beq.n	8004082 <HAL_SPI_TransmitReceive+0x60>
 800407c:	887b      	ldrh	r3, [r7, #2]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d101      	bne.n	8004086 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e1e8      	b.n	8004458 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800408c:	2b01      	cmp	r3, #1
 800408e:	d101      	bne.n	8004094 <HAL_SPI_TransmitReceive+0x72>
 8004090:	2302      	movs	r3, #2
 8004092:	e1e1      	b.n	8004458 <HAL_SPI_TransmitReceive+0x436>
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	2b04      	cmp	r3, #4
 80040a6:	d003      	beq.n	80040b0 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2205      	movs	r2, #5
 80040ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	687a      	ldr	r2, [r7, #4]
 80040ba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	887a      	ldrh	r2, [r7, #2]
 80040c0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	887a      	ldrh	r2, [r7, #2]
 80040c8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	68ba      	ldr	r2, [r7, #8]
 80040d0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	887a      	ldrh	r2, [r7, #2]
 80040d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	887a      	ldrh	r2, [r7, #2]
 80040dc:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2200      	movs	r2, #0
 80040e2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2200      	movs	r2, #0
 80040e8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	68db      	ldr	r3, [r3, #12]
 80040ee:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80040f2:	d802      	bhi.n	80040fa <HAL_SPI_TransmitReceive+0xd8>
 80040f4:	8abb      	ldrh	r3, [r7, #20]
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d908      	bls.n	800410c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	685a      	ldr	r2, [r3, #4]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004108:	605a      	str	r2, [r3, #4]
 800410a:	e007      	b.n	800411c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	685a      	ldr	r2, [r3, #4]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800411a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004126:	2b40      	cmp	r3, #64	@ 0x40
 8004128:	d007      	beq.n	800413a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004138:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004142:	f240 8083 	bls.w	800424c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d002      	beq.n	8004154 <HAL_SPI_TransmitReceive+0x132>
 800414e:	8afb      	ldrh	r3, [r7, #22]
 8004150:	2b01      	cmp	r3, #1
 8004152:	d16f      	bne.n	8004234 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004158:	881a      	ldrh	r2, [r3, #0]
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004164:	1c9a      	adds	r2, r3, #2
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800416e:	b29b      	uxth	r3, r3
 8004170:	3b01      	subs	r3, #1
 8004172:	b29a      	uxth	r2, r3
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004178:	e05c      	b.n	8004234 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	f003 0302 	and.w	r3, r3, #2
 8004184:	2b02      	cmp	r3, #2
 8004186:	d11b      	bne.n	80041c0 <HAL_SPI_TransmitReceive+0x19e>
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800418c:	b29b      	uxth	r3, r3
 800418e:	2b00      	cmp	r3, #0
 8004190:	d016      	beq.n	80041c0 <HAL_SPI_TransmitReceive+0x19e>
 8004192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004194:	2b01      	cmp	r3, #1
 8004196:	d113      	bne.n	80041c0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800419c:	881a      	ldrh	r2, [r3, #0]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041a8:	1c9a      	adds	r2, r3, #2
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	3b01      	subs	r3, #1
 80041b6:	b29a      	uxth	r2, r3
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80041bc:	2300      	movs	r3, #0
 80041be:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	689b      	ldr	r3, [r3, #8]
 80041c6:	f003 0301 	and.w	r3, r3, #1
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d11c      	bne.n	8004208 <HAL_SPI_TransmitReceive+0x1e6>
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d016      	beq.n	8004208 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	68da      	ldr	r2, [r3, #12]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e4:	b292      	uxth	r2, r2
 80041e6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ec:	1c9a      	adds	r2, r3, #2
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	3b01      	subs	r3, #1
 80041fc:	b29a      	uxth	r2, r3
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004204:	2301      	movs	r3, #1
 8004206:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004208:	f7fd ff7a 	bl	8002100 <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	6a3b      	ldr	r3, [r7, #32]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004214:	429a      	cmp	r2, r3
 8004216:	d80d      	bhi.n	8004234 <HAL_SPI_TransmitReceive+0x212>
 8004218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800421a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800421e:	d009      	beq.n	8004234 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2200      	movs	r2, #0
 800422c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004230:	2303      	movs	r3, #3
 8004232:	e111      	b.n	8004458 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004238:	b29b      	uxth	r3, r3
 800423a:	2b00      	cmp	r3, #0
 800423c:	d19d      	bne.n	800417a <HAL_SPI_TransmitReceive+0x158>
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004244:	b29b      	uxth	r3, r3
 8004246:	2b00      	cmp	r3, #0
 8004248:	d197      	bne.n	800417a <HAL_SPI_TransmitReceive+0x158>
 800424a:	e0e5      	b.n	8004418 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d003      	beq.n	800425c <HAL_SPI_TransmitReceive+0x23a>
 8004254:	8afb      	ldrh	r3, [r7, #22]
 8004256:	2b01      	cmp	r3, #1
 8004258:	f040 80d1 	bne.w	80043fe <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004260:	b29b      	uxth	r3, r3
 8004262:	2b01      	cmp	r3, #1
 8004264:	d912      	bls.n	800428c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800426a:	881a      	ldrh	r2, [r3, #0]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004276:	1c9a      	adds	r2, r3, #2
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004280:	b29b      	uxth	r3, r3
 8004282:	3b02      	subs	r3, #2
 8004284:	b29a      	uxth	r2, r3
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800428a:	e0b8      	b.n	80043fe <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	330c      	adds	r3, #12
 8004296:	7812      	ldrb	r2, [r2, #0]
 8004298:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800429e:	1c5a      	adds	r2, r3, #1
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	3b01      	subs	r3, #1
 80042ac:	b29a      	uxth	r2, r3
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80042b2:	e0a4      	b.n	80043fe <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	f003 0302 	and.w	r3, r3, #2
 80042be:	2b02      	cmp	r3, #2
 80042c0:	d134      	bne.n	800432c <HAL_SPI_TransmitReceive+0x30a>
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042c6:	b29b      	uxth	r3, r3
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d02f      	beq.n	800432c <HAL_SPI_TransmitReceive+0x30a>
 80042cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d12c      	bne.n	800432c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042d6:	b29b      	uxth	r3, r3
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d912      	bls.n	8004302 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042e0:	881a      	ldrh	r2, [r3, #0]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ec:	1c9a      	adds	r2, r3, #2
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	3b02      	subs	r3, #2
 80042fa:	b29a      	uxth	r2, r3
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004300:	e012      	b.n	8004328 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	330c      	adds	r3, #12
 800430c:	7812      	ldrb	r2, [r2, #0]
 800430e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004314:	1c5a      	adds	r2, r3, #1
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800431e:	b29b      	uxth	r3, r3
 8004320:	3b01      	subs	r3, #1
 8004322:	b29a      	uxth	r2, r3
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004328:	2300      	movs	r3, #0
 800432a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	f003 0301 	and.w	r3, r3, #1
 8004336:	2b01      	cmp	r3, #1
 8004338:	d148      	bne.n	80043cc <HAL_SPI_TransmitReceive+0x3aa>
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004340:	b29b      	uxth	r3, r3
 8004342:	2b00      	cmp	r3, #0
 8004344:	d042      	beq.n	80043cc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800434c:	b29b      	uxth	r3, r3
 800434e:	2b01      	cmp	r3, #1
 8004350:	d923      	bls.n	800439a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	68da      	ldr	r2, [r3, #12]
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800435c:	b292      	uxth	r2, r2
 800435e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004364:	1c9a      	adds	r2, r3, #2
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004370:	b29b      	uxth	r3, r3
 8004372:	3b02      	subs	r3, #2
 8004374:	b29a      	uxth	r2, r3
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004382:	b29b      	uxth	r3, r3
 8004384:	2b01      	cmp	r3, #1
 8004386:	d81f      	bhi.n	80043c8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	685a      	ldr	r2, [r3, #4]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004396:	605a      	str	r2, [r3, #4]
 8004398:	e016      	b.n	80043c8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f103 020c 	add.w	r2, r3, #12
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a6:	7812      	ldrb	r2, [r2, #0]
 80043a8:	b2d2      	uxtb	r2, r2
 80043aa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b0:	1c5a      	adds	r2, r3, #1
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80043bc:	b29b      	uxth	r3, r3
 80043be:	3b01      	subs	r3, #1
 80043c0:	b29a      	uxth	r2, r3
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80043c8:	2301      	movs	r3, #1
 80043ca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80043cc:	f7fd fe98 	bl	8002100 <HAL_GetTick>
 80043d0:	4602      	mov	r2, r0
 80043d2:	6a3b      	ldr	r3, [r7, #32]
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043d8:	429a      	cmp	r2, r3
 80043da:	d803      	bhi.n	80043e4 <HAL_SPI_TransmitReceive+0x3c2>
 80043dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043e2:	d102      	bne.n	80043ea <HAL_SPI_TransmitReceive+0x3c8>
 80043e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d109      	bne.n	80043fe <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2201      	movs	r2, #1
 80043ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2200      	movs	r2, #0
 80043f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e02c      	b.n	8004458 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004402:	b29b      	uxth	r3, r3
 8004404:	2b00      	cmp	r3, #0
 8004406:	f47f af55 	bne.w	80042b4 <HAL_SPI_TransmitReceive+0x292>
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004410:	b29b      	uxth	r3, r3
 8004412:	2b00      	cmp	r3, #0
 8004414:	f47f af4e 	bne.w	80042b4 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004418:	6a3a      	ldr	r2, [r7, #32]
 800441a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800441c:	68f8      	ldr	r0, [r7, #12]
 800441e:	f000 f9b9 	bl	8004794 <SPI_EndRxTxTransaction>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d008      	beq.n	800443a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2220      	movs	r2, #32
 800442c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2200      	movs	r2, #0
 8004432:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e00e      	b.n	8004458 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2201      	movs	r2, #1
 800443e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2200      	movs	r2, #0
 8004446:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800444e:	2b00      	cmp	r3, #0
 8004450:	d001      	beq.n	8004456 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	e000      	b.n	8004458 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8004456:	2300      	movs	r3, #0
  }
}
 8004458:	4618      	mov	r0, r3
 800445a:	3728      	adds	r7, #40	@ 0x28
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}

08004460 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b088      	sub	sp, #32
 8004464:	af00      	add	r7, sp, #0
 8004466:	60f8      	str	r0, [r7, #12]
 8004468:	60b9      	str	r1, [r7, #8]
 800446a:	603b      	str	r3, [r7, #0]
 800446c:	4613      	mov	r3, r2
 800446e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004470:	f7fd fe46 	bl	8002100 <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004478:	1a9b      	subs	r3, r3, r2
 800447a:	683a      	ldr	r2, [r7, #0]
 800447c:	4413      	add	r3, r2
 800447e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004480:	f7fd fe3e 	bl	8002100 <HAL_GetTick>
 8004484:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004486:	4b39      	ldr	r3, [pc, #228]	@ (800456c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	015b      	lsls	r3, r3, #5
 800448c:	0d1b      	lsrs	r3, r3, #20
 800448e:	69fa      	ldr	r2, [r7, #28]
 8004490:	fb02 f303 	mul.w	r3, r2, r3
 8004494:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004496:	e055      	b.n	8004544 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800449e:	d051      	beq.n	8004544 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80044a0:	f7fd fe2e 	bl	8002100 <HAL_GetTick>
 80044a4:	4602      	mov	r2, r0
 80044a6:	69bb      	ldr	r3, [r7, #24]
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	69fa      	ldr	r2, [r7, #28]
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d902      	bls.n	80044b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d13d      	bne.n	8004532 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	685a      	ldr	r2, [r3, #4]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80044c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044ce:	d111      	bne.n	80044f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044d8:	d004      	beq.n	80044e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044e2:	d107      	bne.n	80044f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80044f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044fc:	d10f      	bne.n	800451e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800450c:	601a      	str	r2, [r3, #0]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800451c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2201      	movs	r2, #1
 8004522:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	2200      	movs	r2, #0
 800452a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800452e:	2303      	movs	r3, #3
 8004530:	e018      	b.n	8004564 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d102      	bne.n	800453e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004538:	2300      	movs	r3, #0
 800453a:	61fb      	str	r3, [r7, #28]
 800453c:	e002      	b.n	8004544 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	3b01      	subs	r3, #1
 8004542:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	689a      	ldr	r2, [r3, #8]
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	4013      	ands	r3, r2
 800454e:	68ba      	ldr	r2, [r7, #8]
 8004550:	429a      	cmp	r2, r3
 8004552:	bf0c      	ite	eq
 8004554:	2301      	moveq	r3, #1
 8004556:	2300      	movne	r3, #0
 8004558:	b2db      	uxtb	r3, r3
 800455a:	461a      	mov	r2, r3
 800455c:	79fb      	ldrb	r3, [r7, #7]
 800455e:	429a      	cmp	r2, r3
 8004560:	d19a      	bne.n	8004498 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004562:	2300      	movs	r3, #0
}
 8004564:	4618      	mov	r0, r3
 8004566:	3720      	adds	r7, #32
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}
 800456c:	20000004 	.word	0x20000004

08004570 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b08a      	sub	sp, #40	@ 0x28
 8004574:	af00      	add	r7, sp, #0
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	60b9      	str	r1, [r7, #8]
 800457a:	607a      	str	r2, [r7, #4]
 800457c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800457e:	2300      	movs	r3, #0
 8004580:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004582:	f7fd fdbd 	bl	8002100 <HAL_GetTick>
 8004586:	4602      	mov	r2, r0
 8004588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800458a:	1a9b      	subs	r3, r3, r2
 800458c:	683a      	ldr	r2, [r7, #0]
 800458e:	4413      	add	r3, r2
 8004590:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004592:	f7fd fdb5 	bl	8002100 <HAL_GetTick>
 8004596:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	330c      	adds	r3, #12
 800459e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80045a0:	4b3d      	ldr	r3, [pc, #244]	@ (8004698 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	4613      	mov	r3, r2
 80045a6:	009b      	lsls	r3, r3, #2
 80045a8:	4413      	add	r3, r2
 80045aa:	00da      	lsls	r2, r3, #3
 80045ac:	1ad3      	subs	r3, r2, r3
 80045ae:	0d1b      	lsrs	r3, r3, #20
 80045b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045b2:	fb02 f303 	mul.w	r3, r2, r3
 80045b6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80045b8:	e061      	b.n	800467e <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80045c0:	d107      	bne.n	80045d2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d104      	bne.n	80045d2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80045c8:	69fb      	ldr	r3, [r7, #28]
 80045ca:	781b      	ldrb	r3, [r3, #0]
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80045d0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045d8:	d051      	beq.n	800467e <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80045da:	f7fd fd91 	bl	8002100 <HAL_GetTick>
 80045de:	4602      	mov	r2, r0
 80045e0:	6a3b      	ldr	r3, [r7, #32]
 80045e2:	1ad3      	subs	r3, r2, r3
 80045e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045e6:	429a      	cmp	r2, r3
 80045e8:	d902      	bls.n	80045f0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80045ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d13d      	bne.n	800466c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	685a      	ldr	r2, [r3, #4]
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80045fe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004608:	d111      	bne.n	800462e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004612:	d004      	beq.n	800461e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800461c:	d107      	bne.n	800462e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800462c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004632:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004636:	d10f      	bne.n	8004658 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004646:	601a      	str	r2, [r3, #0]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004656:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2200      	movs	r2, #0
 8004664:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004668:	2303      	movs	r3, #3
 800466a:	e011      	b.n	8004690 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800466c:	69bb      	ldr	r3, [r7, #24]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d102      	bne.n	8004678 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8004672:	2300      	movs	r3, #0
 8004674:	627b      	str	r3, [r7, #36]	@ 0x24
 8004676:	e002      	b.n	800467e <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8004678:	69bb      	ldr	r3, [r7, #24]
 800467a:	3b01      	subs	r3, #1
 800467c:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	689a      	ldr	r2, [r3, #8]
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	4013      	ands	r3, r2
 8004688:	687a      	ldr	r2, [r7, #4]
 800468a:	429a      	cmp	r2, r3
 800468c:	d195      	bne.n	80045ba <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800468e:	2300      	movs	r3, #0
}
 8004690:	4618      	mov	r0, r3
 8004692:	3728      	adds	r7, #40	@ 0x28
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}
 8004698:	20000004 	.word	0x20000004

0800469c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b088      	sub	sp, #32
 80046a0:	af02      	add	r7, sp, #8
 80046a2:	60f8      	str	r0, [r7, #12]
 80046a4:	60b9      	str	r1, [r7, #8]
 80046a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046b0:	d111      	bne.n	80046d6 <SPI_EndRxTransaction+0x3a>
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046ba:	d004      	beq.n	80046c6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046c4:	d107      	bne.n	80046d6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046d4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046de:	d112      	bne.n	8004706 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	9300      	str	r3, [sp, #0]
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	2200      	movs	r2, #0
 80046e8:	2180      	movs	r1, #128	@ 0x80
 80046ea:	68f8      	ldr	r0, [r7, #12]
 80046ec:	f7ff feb8 	bl	8004460 <SPI_WaitFlagStateUntilTimeout>
 80046f0:	4603      	mov	r3, r0
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d021      	beq.n	800473a <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046fa:	f043 0220 	orr.w	r2, r3, #32
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004702:	2303      	movs	r3, #3
 8004704:	e03d      	b.n	8004782 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004706:	4b21      	ldr	r3, [pc, #132]	@ (800478c <SPI_EndRxTransaction+0xf0>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a21      	ldr	r2, [pc, #132]	@ (8004790 <SPI_EndRxTransaction+0xf4>)
 800470c:	fba2 2303 	umull	r2, r3, r2, r3
 8004710:	0d5b      	lsrs	r3, r3, #21
 8004712:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004716:	fb02 f303 	mul.w	r3, r2, r3
 800471a:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d00a      	beq.n	8004738 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	3b01      	subs	r3, #1
 8004726:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004732:	2b80      	cmp	r3, #128	@ 0x80
 8004734:	d0f2      	beq.n	800471c <SPI_EndRxTransaction+0x80>
 8004736:	e000      	b.n	800473a <SPI_EndRxTransaction+0x9e>
        break;
 8004738:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004742:	d11d      	bne.n	8004780 <SPI_EndRxTransaction+0xe4>
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800474c:	d004      	beq.n	8004758 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004756:	d113      	bne.n	8004780 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	9300      	str	r3, [sp, #0]
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	2200      	movs	r2, #0
 8004760:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004764:	68f8      	ldr	r0, [r7, #12]
 8004766:	f7ff ff03 	bl	8004570 <SPI_WaitFifoStateUntilTimeout>
 800476a:	4603      	mov	r3, r0
 800476c:	2b00      	cmp	r3, #0
 800476e:	d007      	beq.n	8004780 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004774:	f043 0220 	orr.w	r2, r3, #32
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800477c:	2303      	movs	r3, #3
 800477e:	e000      	b.n	8004782 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8004780:	2300      	movs	r3, #0
}
 8004782:	4618      	mov	r0, r3
 8004784:	3718      	adds	r7, #24
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
 800478a:	bf00      	nop
 800478c:	20000004 	.word	0x20000004
 8004790:	165e9f81 	.word	0x165e9f81

08004794 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b088      	sub	sp, #32
 8004798:	af02      	add	r7, sp, #8
 800479a:	60f8      	str	r0, [r7, #12]
 800479c:	60b9      	str	r1, [r7, #8]
 800479e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	9300      	str	r3, [sp, #0]
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	2200      	movs	r2, #0
 80047a8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80047ac:	68f8      	ldr	r0, [r7, #12]
 80047ae:	f7ff fedf 	bl	8004570 <SPI_WaitFifoStateUntilTimeout>
 80047b2:	4603      	mov	r3, r0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d007      	beq.n	80047c8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047bc:	f043 0220 	orr.w	r2, r3, #32
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80047c4:	2303      	movs	r3, #3
 80047c6:	e046      	b.n	8004856 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80047c8:	4b25      	ldr	r3, [pc, #148]	@ (8004860 <SPI_EndRxTxTransaction+0xcc>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a25      	ldr	r2, [pc, #148]	@ (8004864 <SPI_EndRxTxTransaction+0xd0>)
 80047ce:	fba2 2303 	umull	r2, r3, r2, r3
 80047d2:	0d5b      	lsrs	r3, r3, #21
 80047d4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80047d8:	fb02 f303 	mul.w	r3, r2, r3
 80047dc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047e6:	d112      	bne.n	800480e <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	9300      	str	r3, [sp, #0]
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	2200      	movs	r2, #0
 80047f0:	2180      	movs	r1, #128	@ 0x80
 80047f2:	68f8      	ldr	r0, [r7, #12]
 80047f4:	f7ff fe34 	bl	8004460 <SPI_WaitFlagStateUntilTimeout>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d016      	beq.n	800482c <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004802:	f043 0220 	orr.w	r2, r3, #32
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800480a:	2303      	movs	r3, #3
 800480c:	e023      	b.n	8004856 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d00a      	beq.n	800482a <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	3b01      	subs	r3, #1
 8004818:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004824:	2b80      	cmp	r3, #128	@ 0x80
 8004826:	d0f2      	beq.n	800480e <SPI_EndRxTxTransaction+0x7a>
 8004828:	e000      	b.n	800482c <SPI_EndRxTxTransaction+0x98>
        break;
 800482a:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	9300      	str	r3, [sp, #0]
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	2200      	movs	r2, #0
 8004834:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004838:	68f8      	ldr	r0, [r7, #12]
 800483a:	f7ff fe99 	bl	8004570 <SPI_WaitFifoStateUntilTimeout>
 800483e:	4603      	mov	r3, r0
 8004840:	2b00      	cmp	r3, #0
 8004842:	d007      	beq.n	8004854 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004848:	f043 0220 	orr.w	r2, r3, #32
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004850:	2303      	movs	r3, #3
 8004852:	e000      	b.n	8004856 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8004854:	2300      	movs	r3, #0
}
 8004856:	4618      	mov	r0, r3
 8004858:	3718      	adds	r7, #24
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
 800485e:	bf00      	nop
 8004860:	20000004 	.word	0x20000004
 8004864:	165e9f81 	.word	0x165e9f81

08004868 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b082      	sub	sp, #8
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d101      	bne.n	800487a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	e049      	b.n	800490e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004880:	b2db      	uxtb	r3, r3
 8004882:	2b00      	cmp	r3, #0
 8004884:	d106      	bne.n	8004894 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2200      	movs	r2, #0
 800488a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f7fd fafc 	bl	8001e8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2202      	movs	r2, #2
 8004898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	3304      	adds	r3, #4
 80048a4:	4619      	mov	r1, r3
 80048a6:	4610      	mov	r0, r2
 80048a8:	f000 f900 	bl	8004aac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2201      	movs	r2, #1
 80048b0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2201      	movs	r2, #1
 80048b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2201      	movs	r2, #1
 80048d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2201      	movs	r2, #1
 80048f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2201      	movs	r2, #1
 80048f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2201      	movs	r2, #1
 8004908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800490c:	2300      	movs	r3, #0
}
 800490e:	4618      	mov	r0, r3
 8004910:	3708      	adds	r7, #8
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}
	...

08004918 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b084      	sub	sp, #16
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
 8004920:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004922:	2300      	movs	r3, #0
 8004924:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800492c:	2b01      	cmp	r3, #1
 800492e:	d101      	bne.n	8004934 <HAL_TIM_ConfigClockSource+0x1c>
 8004930:	2302      	movs	r3, #2
 8004932:	e0b4      	b.n	8004a9e <HAL_TIM_ConfigClockSource+0x186>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2202      	movs	r2, #2
 8004940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800494c:	68ba      	ldr	r2, [r7, #8]
 800494e:	4b56      	ldr	r3, [pc, #344]	@ (8004aa8 <HAL_TIM_ConfigClockSource+0x190>)
 8004950:	4013      	ands	r3, r2
 8004952:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800495a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	68ba      	ldr	r2, [r7, #8]
 8004962:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800496c:	d03e      	beq.n	80049ec <HAL_TIM_ConfigClockSource+0xd4>
 800496e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004972:	f200 8087 	bhi.w	8004a84 <HAL_TIM_ConfigClockSource+0x16c>
 8004976:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800497a:	f000 8086 	beq.w	8004a8a <HAL_TIM_ConfigClockSource+0x172>
 800497e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004982:	d87f      	bhi.n	8004a84 <HAL_TIM_ConfigClockSource+0x16c>
 8004984:	2b70      	cmp	r3, #112	@ 0x70
 8004986:	d01a      	beq.n	80049be <HAL_TIM_ConfigClockSource+0xa6>
 8004988:	2b70      	cmp	r3, #112	@ 0x70
 800498a:	d87b      	bhi.n	8004a84 <HAL_TIM_ConfigClockSource+0x16c>
 800498c:	2b60      	cmp	r3, #96	@ 0x60
 800498e:	d050      	beq.n	8004a32 <HAL_TIM_ConfigClockSource+0x11a>
 8004990:	2b60      	cmp	r3, #96	@ 0x60
 8004992:	d877      	bhi.n	8004a84 <HAL_TIM_ConfigClockSource+0x16c>
 8004994:	2b50      	cmp	r3, #80	@ 0x50
 8004996:	d03c      	beq.n	8004a12 <HAL_TIM_ConfigClockSource+0xfa>
 8004998:	2b50      	cmp	r3, #80	@ 0x50
 800499a:	d873      	bhi.n	8004a84 <HAL_TIM_ConfigClockSource+0x16c>
 800499c:	2b40      	cmp	r3, #64	@ 0x40
 800499e:	d058      	beq.n	8004a52 <HAL_TIM_ConfigClockSource+0x13a>
 80049a0:	2b40      	cmp	r3, #64	@ 0x40
 80049a2:	d86f      	bhi.n	8004a84 <HAL_TIM_ConfigClockSource+0x16c>
 80049a4:	2b30      	cmp	r3, #48	@ 0x30
 80049a6:	d064      	beq.n	8004a72 <HAL_TIM_ConfigClockSource+0x15a>
 80049a8:	2b30      	cmp	r3, #48	@ 0x30
 80049aa:	d86b      	bhi.n	8004a84 <HAL_TIM_ConfigClockSource+0x16c>
 80049ac:	2b20      	cmp	r3, #32
 80049ae:	d060      	beq.n	8004a72 <HAL_TIM_ConfigClockSource+0x15a>
 80049b0:	2b20      	cmp	r3, #32
 80049b2:	d867      	bhi.n	8004a84 <HAL_TIM_ConfigClockSource+0x16c>
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d05c      	beq.n	8004a72 <HAL_TIM_ConfigClockSource+0x15a>
 80049b8:	2b10      	cmp	r3, #16
 80049ba:	d05a      	beq.n	8004a72 <HAL_TIM_ConfigClockSource+0x15a>
 80049bc:	e062      	b.n	8004a84 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80049ce:	f000 f98d 	bl	8004cec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80049e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	68ba      	ldr	r2, [r7, #8]
 80049e8:	609a      	str	r2, [r3, #8]
      break;
 80049ea:	e04f      	b.n	8004a8c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80049fc:	f000 f976 	bl	8004cec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	689a      	ldr	r2, [r3, #8]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a0e:	609a      	str	r2, [r3, #8]
      break;
 8004a10:	e03c      	b.n	8004a8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a1e:	461a      	mov	r2, r3
 8004a20:	f000 f8ea 	bl	8004bf8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	2150      	movs	r1, #80	@ 0x50
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f000 f943 	bl	8004cb6 <TIM_ITRx_SetConfig>
      break;
 8004a30:	e02c      	b.n	8004a8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a3e:	461a      	mov	r2, r3
 8004a40:	f000 f909 	bl	8004c56 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2160      	movs	r1, #96	@ 0x60
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f000 f933 	bl	8004cb6 <TIM_ITRx_SetConfig>
      break;
 8004a50:	e01c      	b.n	8004a8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a5e:	461a      	mov	r2, r3
 8004a60:	f000 f8ca 	bl	8004bf8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	2140      	movs	r1, #64	@ 0x40
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f000 f923 	bl	8004cb6 <TIM_ITRx_SetConfig>
      break;
 8004a70:	e00c      	b.n	8004a8c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4619      	mov	r1, r3
 8004a7c:	4610      	mov	r0, r2
 8004a7e:	f000 f91a 	bl	8004cb6 <TIM_ITRx_SetConfig>
      break;
 8004a82:	e003      	b.n	8004a8c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	73fb      	strb	r3, [r7, #15]
      break;
 8004a88:	e000      	b.n	8004a8c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004a8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2200      	movs	r2, #0
 8004a98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	3710      	adds	r7, #16
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bd80      	pop	{r7, pc}
 8004aa6:	bf00      	nop
 8004aa8:	fffeff88 	.word	0xfffeff88

08004aac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b085      	sub	sp, #20
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	4a43      	ldr	r2, [pc, #268]	@ (8004bcc <TIM_Base_SetConfig+0x120>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d013      	beq.n	8004aec <TIM_Base_SetConfig+0x40>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aca:	d00f      	beq.n	8004aec <TIM_Base_SetConfig+0x40>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	4a40      	ldr	r2, [pc, #256]	@ (8004bd0 <TIM_Base_SetConfig+0x124>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d00b      	beq.n	8004aec <TIM_Base_SetConfig+0x40>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	4a3f      	ldr	r2, [pc, #252]	@ (8004bd4 <TIM_Base_SetConfig+0x128>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d007      	beq.n	8004aec <TIM_Base_SetConfig+0x40>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	4a3e      	ldr	r2, [pc, #248]	@ (8004bd8 <TIM_Base_SetConfig+0x12c>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d003      	beq.n	8004aec <TIM_Base_SetConfig+0x40>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4a3d      	ldr	r2, [pc, #244]	@ (8004bdc <TIM_Base_SetConfig+0x130>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d108      	bne.n	8004afe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004af2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	68fa      	ldr	r2, [r7, #12]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	4a32      	ldr	r2, [pc, #200]	@ (8004bcc <TIM_Base_SetConfig+0x120>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d02b      	beq.n	8004b5e <TIM_Base_SetConfig+0xb2>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b0c:	d027      	beq.n	8004b5e <TIM_Base_SetConfig+0xb2>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	4a2f      	ldr	r2, [pc, #188]	@ (8004bd0 <TIM_Base_SetConfig+0x124>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d023      	beq.n	8004b5e <TIM_Base_SetConfig+0xb2>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	4a2e      	ldr	r2, [pc, #184]	@ (8004bd4 <TIM_Base_SetConfig+0x128>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d01f      	beq.n	8004b5e <TIM_Base_SetConfig+0xb2>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	4a2d      	ldr	r2, [pc, #180]	@ (8004bd8 <TIM_Base_SetConfig+0x12c>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d01b      	beq.n	8004b5e <TIM_Base_SetConfig+0xb2>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	4a2c      	ldr	r2, [pc, #176]	@ (8004bdc <TIM_Base_SetConfig+0x130>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d017      	beq.n	8004b5e <TIM_Base_SetConfig+0xb2>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4a2b      	ldr	r2, [pc, #172]	@ (8004be0 <TIM_Base_SetConfig+0x134>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d013      	beq.n	8004b5e <TIM_Base_SetConfig+0xb2>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4a2a      	ldr	r2, [pc, #168]	@ (8004be4 <TIM_Base_SetConfig+0x138>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d00f      	beq.n	8004b5e <TIM_Base_SetConfig+0xb2>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4a29      	ldr	r2, [pc, #164]	@ (8004be8 <TIM_Base_SetConfig+0x13c>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d00b      	beq.n	8004b5e <TIM_Base_SetConfig+0xb2>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4a28      	ldr	r2, [pc, #160]	@ (8004bec <TIM_Base_SetConfig+0x140>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d007      	beq.n	8004b5e <TIM_Base_SetConfig+0xb2>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	4a27      	ldr	r2, [pc, #156]	@ (8004bf0 <TIM_Base_SetConfig+0x144>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d003      	beq.n	8004b5e <TIM_Base_SetConfig+0xb2>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	4a26      	ldr	r2, [pc, #152]	@ (8004bf4 <TIM_Base_SetConfig+0x148>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d108      	bne.n	8004b70 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	68fa      	ldr	r2, [r7, #12]
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	695b      	ldr	r3, [r3, #20]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	689a      	ldr	r2, [r3, #8]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	4a0e      	ldr	r2, [pc, #56]	@ (8004bcc <TIM_Base_SetConfig+0x120>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d003      	beq.n	8004b9e <TIM_Base_SetConfig+0xf2>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	4a10      	ldr	r2, [pc, #64]	@ (8004bdc <TIM_Base_SetConfig+0x130>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d103      	bne.n	8004ba6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	691a      	ldr	r2, [r3, #16]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f043 0204 	orr.w	r2, r3, #4
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	601a      	str	r2, [r3, #0]
}
 8004bbe:	bf00      	nop
 8004bc0:	3714      	adds	r7, #20
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr
 8004bca:	bf00      	nop
 8004bcc:	40010000 	.word	0x40010000
 8004bd0:	40000400 	.word	0x40000400
 8004bd4:	40000800 	.word	0x40000800
 8004bd8:	40000c00 	.word	0x40000c00
 8004bdc:	40010400 	.word	0x40010400
 8004be0:	40014000 	.word	0x40014000
 8004be4:	40014400 	.word	0x40014400
 8004be8:	40014800 	.word	0x40014800
 8004bec:	40001800 	.word	0x40001800
 8004bf0:	40001c00 	.word	0x40001c00
 8004bf4:	40002000 	.word	0x40002000

08004bf8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b087      	sub	sp, #28
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	60f8      	str	r0, [r7, #12]
 8004c00:	60b9      	str	r1, [r7, #8]
 8004c02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6a1b      	ldr	r3, [r3, #32]
 8004c08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	6a1b      	ldr	r3, [r3, #32]
 8004c0e:	f023 0201 	bic.w	r2, r3, #1
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	699b      	ldr	r3, [r3, #24]
 8004c1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c1c:	693b      	ldr	r3, [r7, #16]
 8004c1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	011b      	lsls	r3, r3, #4
 8004c28:	693a      	ldr	r2, [r7, #16]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	f023 030a 	bic.w	r3, r3, #10
 8004c34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c36:	697a      	ldr	r2, [r7, #20]
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	693a      	ldr	r2, [r7, #16]
 8004c42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	697a      	ldr	r2, [r7, #20]
 8004c48:	621a      	str	r2, [r3, #32]
}
 8004c4a:	bf00      	nop
 8004c4c:	371c      	adds	r7, #28
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c54:	4770      	bx	lr

08004c56 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c56:	b480      	push	{r7}
 8004c58:	b087      	sub	sp, #28
 8004c5a:	af00      	add	r7, sp, #0
 8004c5c:	60f8      	str	r0, [r7, #12]
 8004c5e:	60b9      	str	r1, [r7, #8]
 8004c60:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	6a1b      	ldr	r3, [r3, #32]
 8004c66:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6a1b      	ldr	r3, [r3, #32]
 8004c6c:	f023 0210 	bic.w	r2, r3, #16
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	699b      	ldr	r3, [r3, #24]
 8004c78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004c80:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	031b      	lsls	r3, r3, #12
 8004c86:	693a      	ldr	r2, [r7, #16]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004c92:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	011b      	lsls	r3, r3, #4
 8004c98:	697a      	ldr	r2, [r7, #20]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	693a      	ldr	r2, [r7, #16]
 8004ca2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	697a      	ldr	r2, [r7, #20]
 8004ca8:	621a      	str	r2, [r3, #32]
}
 8004caa:	bf00      	nop
 8004cac:	371c      	adds	r7, #28
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb4:	4770      	bx	lr

08004cb6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004cb6:	b480      	push	{r7}
 8004cb8:	b085      	sub	sp, #20
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	6078      	str	r0, [r7, #4]
 8004cbe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ccc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004cce:	683a      	ldr	r2, [r7, #0]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	f043 0307 	orr.w	r3, r3, #7
 8004cd8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	68fa      	ldr	r2, [r7, #12]
 8004cde:	609a      	str	r2, [r3, #8]
}
 8004ce0:	bf00      	nop
 8004ce2:	3714      	adds	r7, #20
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cea:	4770      	bx	lr

08004cec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b087      	sub	sp, #28
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	60f8      	str	r0, [r7, #12]
 8004cf4:	60b9      	str	r1, [r7, #8]
 8004cf6:	607a      	str	r2, [r7, #4]
 8004cf8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	021a      	lsls	r2, r3, #8
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	431a      	orrs	r2, r3
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	697a      	ldr	r2, [r7, #20]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	697a      	ldr	r2, [r7, #20]
 8004d1e:	609a      	str	r2, [r3, #8]
}
 8004d20:	bf00      	nop
 8004d22:	371c      	adds	r7, #28
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr

08004d2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b085      	sub	sp, #20
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
 8004d34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d101      	bne.n	8004d44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d40:	2302      	movs	r3, #2
 8004d42:	e06d      	b.n	8004e20 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2202      	movs	r2, #2
 8004d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a30      	ldr	r2, [pc, #192]	@ (8004e2c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d004      	beq.n	8004d78 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a2f      	ldr	r2, [pc, #188]	@ (8004e30 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d108      	bne.n	8004d8a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004d7e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	68fa      	ldr	r2, [r7, #12]
 8004d86:	4313      	orrs	r3, r2
 8004d88:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d90:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	68fa      	ldr	r2, [r7, #12]
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	68fa      	ldr	r2, [r7, #12]
 8004da2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a20      	ldr	r2, [pc, #128]	@ (8004e2c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d022      	beq.n	8004df4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004db6:	d01d      	beq.n	8004df4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a1d      	ldr	r2, [pc, #116]	@ (8004e34 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d018      	beq.n	8004df4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a1c      	ldr	r2, [pc, #112]	@ (8004e38 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d013      	beq.n	8004df4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a1a      	ldr	r2, [pc, #104]	@ (8004e3c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d00e      	beq.n	8004df4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a15      	ldr	r2, [pc, #84]	@ (8004e30 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d009      	beq.n	8004df4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a16      	ldr	r2, [pc, #88]	@ (8004e40 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d004      	beq.n	8004df4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a15      	ldr	r2, [pc, #84]	@ (8004e44 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d10c      	bne.n	8004e0e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004dfa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	68ba      	ldr	r2, [r7, #8]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	68ba      	ldr	r2, [r7, #8]
 8004e0c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2201      	movs	r2, #1
 8004e12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004e1e:	2300      	movs	r3, #0
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3714      	adds	r7, #20
 8004e24:	46bd      	mov	sp, r7
 8004e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2a:	4770      	bx	lr
 8004e2c:	40010000 	.word	0x40010000
 8004e30:	40010400 	.word	0x40010400
 8004e34:	40000400 	.word	0x40000400
 8004e38:	40000800 	.word	0x40000800
 8004e3c:	40000c00 	.word	0x40000c00
 8004e40:	40014000 	.word	0x40014000
 8004e44:	40001800 	.word	0x40001800

08004e48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b082      	sub	sp, #8
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d101      	bne.n	8004e5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e040      	b.n	8004edc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d106      	bne.n	8004e70 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f7fd f85e 	bl	8001f2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2224      	movs	r2, #36	@ 0x24
 8004e74:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f022 0201 	bic.w	r2, r2, #1
 8004e84:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d002      	beq.n	8004e94 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004e8e:	6878      	ldr	r0, [r7, #4]
 8004e90:	f000 fa8c 	bl	80053ac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e94:	6878      	ldr	r0, [r7, #4]
 8004e96:	f000 f825 	bl	8004ee4 <UART_SetConfig>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d101      	bne.n	8004ea4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e01b      	b.n	8004edc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	685a      	ldr	r2, [r3, #4]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004eb2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	689a      	ldr	r2, [r3, #8]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ec2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f042 0201 	orr.w	r2, r2, #1
 8004ed2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f000 fb0b 	bl	80054f0 <UART_CheckIdleState>
 8004eda:	4603      	mov	r3, r0
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3708      	adds	r7, #8
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}

08004ee4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b088      	sub	sp, #32
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004eec:	2300      	movs	r3, #0
 8004eee:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	689a      	ldr	r2, [r3, #8]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	691b      	ldr	r3, [r3, #16]
 8004ef8:	431a      	orrs	r2, r3
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	695b      	ldr	r3, [r3, #20]
 8004efe:	431a      	orrs	r2, r3
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	69db      	ldr	r3, [r3, #28]
 8004f04:	4313      	orrs	r3, r2
 8004f06:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	4ba6      	ldr	r3, [pc, #664]	@ (80051a8 <UART_SetConfig+0x2c4>)
 8004f10:	4013      	ands	r3, r2
 8004f12:	687a      	ldr	r2, [r7, #4]
 8004f14:	6812      	ldr	r2, [r2, #0]
 8004f16:	6979      	ldr	r1, [r7, #20]
 8004f18:	430b      	orrs	r3, r1
 8004f1a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	68da      	ldr	r2, [r3, #12]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	430a      	orrs	r2, r1
 8004f30:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	699b      	ldr	r3, [r3, #24]
 8004f36:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6a1b      	ldr	r3, [r3, #32]
 8004f3c:	697a      	ldr	r2, [r7, #20]
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	697a      	ldr	r2, [r7, #20]
 8004f52:	430a      	orrs	r2, r1
 8004f54:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a94      	ldr	r2, [pc, #592]	@ (80051ac <UART_SetConfig+0x2c8>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d120      	bne.n	8004fa2 <UART_SetConfig+0xbe>
 8004f60:	4b93      	ldr	r3, [pc, #588]	@ (80051b0 <UART_SetConfig+0x2cc>)
 8004f62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f66:	f003 0303 	and.w	r3, r3, #3
 8004f6a:	2b03      	cmp	r3, #3
 8004f6c:	d816      	bhi.n	8004f9c <UART_SetConfig+0xb8>
 8004f6e:	a201      	add	r2, pc, #4	@ (adr r2, 8004f74 <UART_SetConfig+0x90>)
 8004f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f74:	08004f85 	.word	0x08004f85
 8004f78:	08004f91 	.word	0x08004f91
 8004f7c:	08004f8b 	.word	0x08004f8b
 8004f80:	08004f97 	.word	0x08004f97
 8004f84:	2301      	movs	r3, #1
 8004f86:	77fb      	strb	r3, [r7, #31]
 8004f88:	e150      	b.n	800522c <UART_SetConfig+0x348>
 8004f8a:	2302      	movs	r3, #2
 8004f8c:	77fb      	strb	r3, [r7, #31]
 8004f8e:	e14d      	b.n	800522c <UART_SetConfig+0x348>
 8004f90:	2304      	movs	r3, #4
 8004f92:	77fb      	strb	r3, [r7, #31]
 8004f94:	e14a      	b.n	800522c <UART_SetConfig+0x348>
 8004f96:	2308      	movs	r3, #8
 8004f98:	77fb      	strb	r3, [r7, #31]
 8004f9a:	e147      	b.n	800522c <UART_SetConfig+0x348>
 8004f9c:	2310      	movs	r3, #16
 8004f9e:	77fb      	strb	r3, [r7, #31]
 8004fa0:	e144      	b.n	800522c <UART_SetConfig+0x348>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a83      	ldr	r2, [pc, #524]	@ (80051b4 <UART_SetConfig+0x2d0>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d132      	bne.n	8005012 <UART_SetConfig+0x12e>
 8004fac:	4b80      	ldr	r3, [pc, #512]	@ (80051b0 <UART_SetConfig+0x2cc>)
 8004fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fb2:	f003 030c 	and.w	r3, r3, #12
 8004fb6:	2b0c      	cmp	r3, #12
 8004fb8:	d828      	bhi.n	800500c <UART_SetConfig+0x128>
 8004fba:	a201      	add	r2, pc, #4	@ (adr r2, 8004fc0 <UART_SetConfig+0xdc>)
 8004fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fc0:	08004ff5 	.word	0x08004ff5
 8004fc4:	0800500d 	.word	0x0800500d
 8004fc8:	0800500d 	.word	0x0800500d
 8004fcc:	0800500d 	.word	0x0800500d
 8004fd0:	08005001 	.word	0x08005001
 8004fd4:	0800500d 	.word	0x0800500d
 8004fd8:	0800500d 	.word	0x0800500d
 8004fdc:	0800500d 	.word	0x0800500d
 8004fe0:	08004ffb 	.word	0x08004ffb
 8004fe4:	0800500d 	.word	0x0800500d
 8004fe8:	0800500d 	.word	0x0800500d
 8004fec:	0800500d 	.word	0x0800500d
 8004ff0:	08005007 	.word	0x08005007
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	77fb      	strb	r3, [r7, #31]
 8004ff8:	e118      	b.n	800522c <UART_SetConfig+0x348>
 8004ffa:	2302      	movs	r3, #2
 8004ffc:	77fb      	strb	r3, [r7, #31]
 8004ffe:	e115      	b.n	800522c <UART_SetConfig+0x348>
 8005000:	2304      	movs	r3, #4
 8005002:	77fb      	strb	r3, [r7, #31]
 8005004:	e112      	b.n	800522c <UART_SetConfig+0x348>
 8005006:	2308      	movs	r3, #8
 8005008:	77fb      	strb	r3, [r7, #31]
 800500a:	e10f      	b.n	800522c <UART_SetConfig+0x348>
 800500c:	2310      	movs	r3, #16
 800500e:	77fb      	strb	r3, [r7, #31]
 8005010:	e10c      	b.n	800522c <UART_SetConfig+0x348>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a68      	ldr	r2, [pc, #416]	@ (80051b8 <UART_SetConfig+0x2d4>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d120      	bne.n	800505e <UART_SetConfig+0x17a>
 800501c:	4b64      	ldr	r3, [pc, #400]	@ (80051b0 <UART_SetConfig+0x2cc>)
 800501e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005022:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005026:	2b30      	cmp	r3, #48	@ 0x30
 8005028:	d013      	beq.n	8005052 <UART_SetConfig+0x16e>
 800502a:	2b30      	cmp	r3, #48	@ 0x30
 800502c:	d814      	bhi.n	8005058 <UART_SetConfig+0x174>
 800502e:	2b20      	cmp	r3, #32
 8005030:	d009      	beq.n	8005046 <UART_SetConfig+0x162>
 8005032:	2b20      	cmp	r3, #32
 8005034:	d810      	bhi.n	8005058 <UART_SetConfig+0x174>
 8005036:	2b00      	cmp	r3, #0
 8005038:	d002      	beq.n	8005040 <UART_SetConfig+0x15c>
 800503a:	2b10      	cmp	r3, #16
 800503c:	d006      	beq.n	800504c <UART_SetConfig+0x168>
 800503e:	e00b      	b.n	8005058 <UART_SetConfig+0x174>
 8005040:	2300      	movs	r3, #0
 8005042:	77fb      	strb	r3, [r7, #31]
 8005044:	e0f2      	b.n	800522c <UART_SetConfig+0x348>
 8005046:	2302      	movs	r3, #2
 8005048:	77fb      	strb	r3, [r7, #31]
 800504a:	e0ef      	b.n	800522c <UART_SetConfig+0x348>
 800504c:	2304      	movs	r3, #4
 800504e:	77fb      	strb	r3, [r7, #31]
 8005050:	e0ec      	b.n	800522c <UART_SetConfig+0x348>
 8005052:	2308      	movs	r3, #8
 8005054:	77fb      	strb	r3, [r7, #31]
 8005056:	e0e9      	b.n	800522c <UART_SetConfig+0x348>
 8005058:	2310      	movs	r3, #16
 800505a:	77fb      	strb	r3, [r7, #31]
 800505c:	e0e6      	b.n	800522c <UART_SetConfig+0x348>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a56      	ldr	r2, [pc, #344]	@ (80051bc <UART_SetConfig+0x2d8>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d120      	bne.n	80050aa <UART_SetConfig+0x1c6>
 8005068:	4b51      	ldr	r3, [pc, #324]	@ (80051b0 <UART_SetConfig+0x2cc>)
 800506a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800506e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005072:	2bc0      	cmp	r3, #192	@ 0xc0
 8005074:	d013      	beq.n	800509e <UART_SetConfig+0x1ba>
 8005076:	2bc0      	cmp	r3, #192	@ 0xc0
 8005078:	d814      	bhi.n	80050a4 <UART_SetConfig+0x1c0>
 800507a:	2b80      	cmp	r3, #128	@ 0x80
 800507c:	d009      	beq.n	8005092 <UART_SetConfig+0x1ae>
 800507e:	2b80      	cmp	r3, #128	@ 0x80
 8005080:	d810      	bhi.n	80050a4 <UART_SetConfig+0x1c0>
 8005082:	2b00      	cmp	r3, #0
 8005084:	d002      	beq.n	800508c <UART_SetConfig+0x1a8>
 8005086:	2b40      	cmp	r3, #64	@ 0x40
 8005088:	d006      	beq.n	8005098 <UART_SetConfig+0x1b4>
 800508a:	e00b      	b.n	80050a4 <UART_SetConfig+0x1c0>
 800508c:	2300      	movs	r3, #0
 800508e:	77fb      	strb	r3, [r7, #31]
 8005090:	e0cc      	b.n	800522c <UART_SetConfig+0x348>
 8005092:	2302      	movs	r3, #2
 8005094:	77fb      	strb	r3, [r7, #31]
 8005096:	e0c9      	b.n	800522c <UART_SetConfig+0x348>
 8005098:	2304      	movs	r3, #4
 800509a:	77fb      	strb	r3, [r7, #31]
 800509c:	e0c6      	b.n	800522c <UART_SetConfig+0x348>
 800509e:	2308      	movs	r3, #8
 80050a0:	77fb      	strb	r3, [r7, #31]
 80050a2:	e0c3      	b.n	800522c <UART_SetConfig+0x348>
 80050a4:	2310      	movs	r3, #16
 80050a6:	77fb      	strb	r3, [r7, #31]
 80050a8:	e0c0      	b.n	800522c <UART_SetConfig+0x348>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a44      	ldr	r2, [pc, #272]	@ (80051c0 <UART_SetConfig+0x2dc>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d125      	bne.n	8005100 <UART_SetConfig+0x21c>
 80050b4:	4b3e      	ldr	r3, [pc, #248]	@ (80051b0 <UART_SetConfig+0x2cc>)
 80050b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050c2:	d017      	beq.n	80050f4 <UART_SetConfig+0x210>
 80050c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050c8:	d817      	bhi.n	80050fa <UART_SetConfig+0x216>
 80050ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050ce:	d00b      	beq.n	80050e8 <UART_SetConfig+0x204>
 80050d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050d4:	d811      	bhi.n	80050fa <UART_SetConfig+0x216>
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d003      	beq.n	80050e2 <UART_SetConfig+0x1fe>
 80050da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050de:	d006      	beq.n	80050ee <UART_SetConfig+0x20a>
 80050e0:	e00b      	b.n	80050fa <UART_SetConfig+0x216>
 80050e2:	2300      	movs	r3, #0
 80050e4:	77fb      	strb	r3, [r7, #31]
 80050e6:	e0a1      	b.n	800522c <UART_SetConfig+0x348>
 80050e8:	2302      	movs	r3, #2
 80050ea:	77fb      	strb	r3, [r7, #31]
 80050ec:	e09e      	b.n	800522c <UART_SetConfig+0x348>
 80050ee:	2304      	movs	r3, #4
 80050f0:	77fb      	strb	r3, [r7, #31]
 80050f2:	e09b      	b.n	800522c <UART_SetConfig+0x348>
 80050f4:	2308      	movs	r3, #8
 80050f6:	77fb      	strb	r3, [r7, #31]
 80050f8:	e098      	b.n	800522c <UART_SetConfig+0x348>
 80050fa:	2310      	movs	r3, #16
 80050fc:	77fb      	strb	r3, [r7, #31]
 80050fe:	e095      	b.n	800522c <UART_SetConfig+0x348>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a2f      	ldr	r2, [pc, #188]	@ (80051c4 <UART_SetConfig+0x2e0>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d125      	bne.n	8005156 <UART_SetConfig+0x272>
 800510a:	4b29      	ldr	r3, [pc, #164]	@ (80051b0 <UART_SetConfig+0x2cc>)
 800510c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005110:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005114:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005118:	d017      	beq.n	800514a <UART_SetConfig+0x266>
 800511a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800511e:	d817      	bhi.n	8005150 <UART_SetConfig+0x26c>
 8005120:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005124:	d00b      	beq.n	800513e <UART_SetConfig+0x25a>
 8005126:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800512a:	d811      	bhi.n	8005150 <UART_SetConfig+0x26c>
 800512c:	2b00      	cmp	r3, #0
 800512e:	d003      	beq.n	8005138 <UART_SetConfig+0x254>
 8005130:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005134:	d006      	beq.n	8005144 <UART_SetConfig+0x260>
 8005136:	e00b      	b.n	8005150 <UART_SetConfig+0x26c>
 8005138:	2301      	movs	r3, #1
 800513a:	77fb      	strb	r3, [r7, #31]
 800513c:	e076      	b.n	800522c <UART_SetConfig+0x348>
 800513e:	2302      	movs	r3, #2
 8005140:	77fb      	strb	r3, [r7, #31]
 8005142:	e073      	b.n	800522c <UART_SetConfig+0x348>
 8005144:	2304      	movs	r3, #4
 8005146:	77fb      	strb	r3, [r7, #31]
 8005148:	e070      	b.n	800522c <UART_SetConfig+0x348>
 800514a:	2308      	movs	r3, #8
 800514c:	77fb      	strb	r3, [r7, #31]
 800514e:	e06d      	b.n	800522c <UART_SetConfig+0x348>
 8005150:	2310      	movs	r3, #16
 8005152:	77fb      	strb	r3, [r7, #31]
 8005154:	e06a      	b.n	800522c <UART_SetConfig+0x348>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a1b      	ldr	r2, [pc, #108]	@ (80051c8 <UART_SetConfig+0x2e4>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d138      	bne.n	80051d2 <UART_SetConfig+0x2ee>
 8005160:	4b13      	ldr	r3, [pc, #76]	@ (80051b0 <UART_SetConfig+0x2cc>)
 8005162:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005166:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800516a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800516e:	d017      	beq.n	80051a0 <UART_SetConfig+0x2bc>
 8005170:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005174:	d82a      	bhi.n	80051cc <UART_SetConfig+0x2e8>
 8005176:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800517a:	d00b      	beq.n	8005194 <UART_SetConfig+0x2b0>
 800517c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005180:	d824      	bhi.n	80051cc <UART_SetConfig+0x2e8>
 8005182:	2b00      	cmp	r3, #0
 8005184:	d003      	beq.n	800518e <UART_SetConfig+0x2aa>
 8005186:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800518a:	d006      	beq.n	800519a <UART_SetConfig+0x2b6>
 800518c:	e01e      	b.n	80051cc <UART_SetConfig+0x2e8>
 800518e:	2300      	movs	r3, #0
 8005190:	77fb      	strb	r3, [r7, #31]
 8005192:	e04b      	b.n	800522c <UART_SetConfig+0x348>
 8005194:	2302      	movs	r3, #2
 8005196:	77fb      	strb	r3, [r7, #31]
 8005198:	e048      	b.n	800522c <UART_SetConfig+0x348>
 800519a:	2304      	movs	r3, #4
 800519c:	77fb      	strb	r3, [r7, #31]
 800519e:	e045      	b.n	800522c <UART_SetConfig+0x348>
 80051a0:	2308      	movs	r3, #8
 80051a2:	77fb      	strb	r3, [r7, #31]
 80051a4:	e042      	b.n	800522c <UART_SetConfig+0x348>
 80051a6:	bf00      	nop
 80051a8:	efff69f3 	.word	0xefff69f3
 80051ac:	40011000 	.word	0x40011000
 80051b0:	40023800 	.word	0x40023800
 80051b4:	40004400 	.word	0x40004400
 80051b8:	40004800 	.word	0x40004800
 80051bc:	40004c00 	.word	0x40004c00
 80051c0:	40005000 	.word	0x40005000
 80051c4:	40011400 	.word	0x40011400
 80051c8:	40007800 	.word	0x40007800
 80051cc:	2310      	movs	r3, #16
 80051ce:	77fb      	strb	r3, [r7, #31]
 80051d0:	e02c      	b.n	800522c <UART_SetConfig+0x348>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a72      	ldr	r2, [pc, #456]	@ (80053a0 <UART_SetConfig+0x4bc>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d125      	bne.n	8005228 <UART_SetConfig+0x344>
 80051dc:	4b71      	ldr	r3, [pc, #452]	@ (80053a4 <UART_SetConfig+0x4c0>)
 80051de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051e2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80051e6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80051ea:	d017      	beq.n	800521c <UART_SetConfig+0x338>
 80051ec:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80051f0:	d817      	bhi.n	8005222 <UART_SetConfig+0x33e>
 80051f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051f6:	d00b      	beq.n	8005210 <UART_SetConfig+0x32c>
 80051f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051fc:	d811      	bhi.n	8005222 <UART_SetConfig+0x33e>
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d003      	beq.n	800520a <UART_SetConfig+0x326>
 8005202:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005206:	d006      	beq.n	8005216 <UART_SetConfig+0x332>
 8005208:	e00b      	b.n	8005222 <UART_SetConfig+0x33e>
 800520a:	2300      	movs	r3, #0
 800520c:	77fb      	strb	r3, [r7, #31]
 800520e:	e00d      	b.n	800522c <UART_SetConfig+0x348>
 8005210:	2302      	movs	r3, #2
 8005212:	77fb      	strb	r3, [r7, #31]
 8005214:	e00a      	b.n	800522c <UART_SetConfig+0x348>
 8005216:	2304      	movs	r3, #4
 8005218:	77fb      	strb	r3, [r7, #31]
 800521a:	e007      	b.n	800522c <UART_SetConfig+0x348>
 800521c:	2308      	movs	r3, #8
 800521e:	77fb      	strb	r3, [r7, #31]
 8005220:	e004      	b.n	800522c <UART_SetConfig+0x348>
 8005222:	2310      	movs	r3, #16
 8005224:	77fb      	strb	r3, [r7, #31]
 8005226:	e001      	b.n	800522c <UART_SetConfig+0x348>
 8005228:	2310      	movs	r3, #16
 800522a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	69db      	ldr	r3, [r3, #28]
 8005230:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005234:	d15b      	bne.n	80052ee <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005236:	7ffb      	ldrb	r3, [r7, #31]
 8005238:	2b08      	cmp	r3, #8
 800523a:	d828      	bhi.n	800528e <UART_SetConfig+0x3aa>
 800523c:	a201      	add	r2, pc, #4	@ (adr r2, 8005244 <UART_SetConfig+0x360>)
 800523e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005242:	bf00      	nop
 8005244:	08005269 	.word	0x08005269
 8005248:	08005271 	.word	0x08005271
 800524c:	08005279 	.word	0x08005279
 8005250:	0800528f 	.word	0x0800528f
 8005254:	0800527f 	.word	0x0800527f
 8005258:	0800528f 	.word	0x0800528f
 800525c:	0800528f 	.word	0x0800528f
 8005260:	0800528f 	.word	0x0800528f
 8005264:	08005287 	.word	0x08005287
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005268:	f7fd ff32 	bl	80030d0 <HAL_RCC_GetPCLK1Freq>
 800526c:	61b8      	str	r0, [r7, #24]
        break;
 800526e:	e013      	b.n	8005298 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005270:	f7fd ff42 	bl	80030f8 <HAL_RCC_GetPCLK2Freq>
 8005274:	61b8      	str	r0, [r7, #24]
        break;
 8005276:	e00f      	b.n	8005298 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005278:	4b4b      	ldr	r3, [pc, #300]	@ (80053a8 <UART_SetConfig+0x4c4>)
 800527a:	61bb      	str	r3, [r7, #24]
        break;
 800527c:	e00c      	b.n	8005298 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800527e:	f7fd fe15 	bl	8002eac <HAL_RCC_GetSysClockFreq>
 8005282:	61b8      	str	r0, [r7, #24]
        break;
 8005284:	e008      	b.n	8005298 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005286:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800528a:	61bb      	str	r3, [r7, #24]
        break;
 800528c:	e004      	b.n	8005298 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800528e:	2300      	movs	r3, #0
 8005290:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	77bb      	strb	r3, [r7, #30]
        break;
 8005296:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005298:	69bb      	ldr	r3, [r7, #24]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d074      	beq.n	8005388 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800529e:	69bb      	ldr	r3, [r7, #24]
 80052a0:	005a      	lsls	r2, r3, #1
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	085b      	lsrs	r3, r3, #1
 80052a8:	441a      	add	r2, r3
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80052b2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	2b0f      	cmp	r3, #15
 80052b8:	d916      	bls.n	80052e8 <UART_SetConfig+0x404>
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052c0:	d212      	bcs.n	80052e8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	b29b      	uxth	r3, r3
 80052c6:	f023 030f 	bic.w	r3, r3, #15
 80052ca:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	085b      	lsrs	r3, r3, #1
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	f003 0307 	and.w	r3, r3, #7
 80052d6:	b29a      	uxth	r2, r3
 80052d8:	89fb      	ldrh	r3, [r7, #14]
 80052da:	4313      	orrs	r3, r2
 80052dc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	89fa      	ldrh	r2, [r7, #14]
 80052e4:	60da      	str	r2, [r3, #12]
 80052e6:	e04f      	b.n	8005388 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	77bb      	strb	r3, [r7, #30]
 80052ec:	e04c      	b.n	8005388 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80052ee:	7ffb      	ldrb	r3, [r7, #31]
 80052f0:	2b08      	cmp	r3, #8
 80052f2:	d828      	bhi.n	8005346 <UART_SetConfig+0x462>
 80052f4:	a201      	add	r2, pc, #4	@ (adr r2, 80052fc <UART_SetConfig+0x418>)
 80052f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052fa:	bf00      	nop
 80052fc:	08005321 	.word	0x08005321
 8005300:	08005329 	.word	0x08005329
 8005304:	08005331 	.word	0x08005331
 8005308:	08005347 	.word	0x08005347
 800530c:	08005337 	.word	0x08005337
 8005310:	08005347 	.word	0x08005347
 8005314:	08005347 	.word	0x08005347
 8005318:	08005347 	.word	0x08005347
 800531c:	0800533f 	.word	0x0800533f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005320:	f7fd fed6 	bl	80030d0 <HAL_RCC_GetPCLK1Freq>
 8005324:	61b8      	str	r0, [r7, #24]
        break;
 8005326:	e013      	b.n	8005350 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005328:	f7fd fee6 	bl	80030f8 <HAL_RCC_GetPCLK2Freq>
 800532c:	61b8      	str	r0, [r7, #24]
        break;
 800532e:	e00f      	b.n	8005350 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005330:	4b1d      	ldr	r3, [pc, #116]	@ (80053a8 <UART_SetConfig+0x4c4>)
 8005332:	61bb      	str	r3, [r7, #24]
        break;
 8005334:	e00c      	b.n	8005350 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005336:	f7fd fdb9 	bl	8002eac <HAL_RCC_GetSysClockFreq>
 800533a:	61b8      	str	r0, [r7, #24]
        break;
 800533c:	e008      	b.n	8005350 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800533e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005342:	61bb      	str	r3, [r7, #24]
        break;
 8005344:	e004      	b.n	8005350 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005346:	2300      	movs	r3, #0
 8005348:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	77bb      	strb	r3, [r7, #30]
        break;
 800534e:	bf00      	nop
    }

    if (pclk != 0U)
 8005350:	69bb      	ldr	r3, [r7, #24]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d018      	beq.n	8005388 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	085a      	lsrs	r2, r3, #1
 800535c:	69bb      	ldr	r3, [r7, #24]
 800535e:	441a      	add	r2, r3
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	fbb2 f3f3 	udiv	r3, r2, r3
 8005368:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	2b0f      	cmp	r3, #15
 800536e:	d909      	bls.n	8005384 <UART_SetConfig+0x4a0>
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005376:	d205      	bcs.n	8005384 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	b29a      	uxth	r2, r3
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	60da      	str	r2, [r3, #12]
 8005382:	e001      	b.n	8005388 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005384:	2301      	movs	r3, #1
 8005386:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005394:	7fbb      	ldrb	r3, [r7, #30]
}
 8005396:	4618      	mov	r0, r3
 8005398:	3720      	adds	r7, #32
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}
 800539e:	bf00      	nop
 80053a0:	40007c00 	.word	0x40007c00
 80053a4:	40023800 	.word	0x40023800
 80053a8:	00f42400 	.word	0x00f42400

080053ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b083      	sub	sp, #12
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b8:	f003 0308 	and.w	r3, r3, #8
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d00a      	beq.n	80053d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	430a      	orrs	r2, r1
 80053d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053da:	f003 0301 	and.w	r3, r3, #1
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00a      	beq.n	80053f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	430a      	orrs	r2, r1
 80053f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053fc:	f003 0302 	and.w	r3, r3, #2
 8005400:	2b00      	cmp	r3, #0
 8005402:	d00a      	beq.n	800541a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	430a      	orrs	r2, r1
 8005418:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800541e:	f003 0304 	and.w	r3, r3, #4
 8005422:	2b00      	cmp	r3, #0
 8005424:	d00a      	beq.n	800543c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	430a      	orrs	r2, r1
 800543a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005440:	f003 0310 	and.w	r3, r3, #16
 8005444:	2b00      	cmp	r3, #0
 8005446:	d00a      	beq.n	800545e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	430a      	orrs	r2, r1
 800545c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005462:	f003 0320 	and.w	r3, r3, #32
 8005466:	2b00      	cmp	r3, #0
 8005468:	d00a      	beq.n	8005480 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	689b      	ldr	r3, [r3, #8]
 8005470:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	430a      	orrs	r2, r1
 800547e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005484:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005488:	2b00      	cmp	r3, #0
 800548a:	d01a      	beq.n	80054c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	430a      	orrs	r2, r1
 80054a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054aa:	d10a      	bne.n	80054c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	430a      	orrs	r2, r1
 80054c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d00a      	beq.n	80054e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	430a      	orrs	r2, r1
 80054e2:	605a      	str	r2, [r3, #4]
  }
}
 80054e4:	bf00      	nop
 80054e6:	370c      	adds	r7, #12
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr

080054f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b098      	sub	sp, #96	@ 0x60
 80054f4:	af02      	add	r7, sp, #8
 80054f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2200      	movs	r2, #0
 80054fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005500:	f7fc fdfe 	bl	8002100 <HAL_GetTick>
 8005504:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f003 0308 	and.w	r3, r3, #8
 8005510:	2b08      	cmp	r3, #8
 8005512:	d12e      	bne.n	8005572 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005514:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005518:	9300      	str	r3, [sp, #0]
 800551a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800551c:	2200      	movs	r2, #0
 800551e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f000 f88c 	bl	8005640 <UART_WaitOnFlagUntilTimeout>
 8005528:	4603      	mov	r3, r0
 800552a:	2b00      	cmp	r3, #0
 800552c:	d021      	beq.n	8005572 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005536:	e853 3f00 	ldrex	r3, [r3]
 800553a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800553c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800553e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005542:	653b      	str	r3, [r7, #80]	@ 0x50
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	461a      	mov	r2, r3
 800554a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800554c:	647b      	str	r3, [r7, #68]	@ 0x44
 800554e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005550:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005552:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005554:	e841 2300 	strex	r3, r2, [r1]
 8005558:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800555a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800555c:	2b00      	cmp	r3, #0
 800555e:	d1e6      	bne.n	800552e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2220      	movs	r2, #32
 8005564:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2200      	movs	r2, #0
 800556a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800556e:	2303      	movs	r3, #3
 8005570:	e062      	b.n	8005638 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f003 0304 	and.w	r3, r3, #4
 800557c:	2b04      	cmp	r3, #4
 800557e:	d149      	bne.n	8005614 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005580:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005584:	9300      	str	r3, [sp, #0]
 8005586:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005588:	2200      	movs	r2, #0
 800558a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 f856 	bl	8005640 <UART_WaitOnFlagUntilTimeout>
 8005594:	4603      	mov	r3, r0
 8005596:	2b00      	cmp	r3, #0
 8005598:	d03c      	beq.n	8005614 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a2:	e853 3f00 	ldrex	r3, [r3]
 80055a6:	623b      	str	r3, [r7, #32]
   return(result);
 80055a8:	6a3b      	ldr	r3, [r7, #32]
 80055aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	461a      	mov	r2, r3
 80055b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80055ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055bc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055c0:	e841 2300 	strex	r3, r2, [r1]
 80055c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80055c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d1e6      	bne.n	800559a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	3308      	adds	r3, #8
 80055d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	e853 3f00 	ldrex	r3, [r3]
 80055da:	60fb      	str	r3, [r7, #12]
   return(result);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f023 0301 	bic.w	r3, r3, #1
 80055e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	3308      	adds	r3, #8
 80055ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80055ec:	61fa      	str	r2, [r7, #28]
 80055ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f0:	69b9      	ldr	r1, [r7, #24]
 80055f2:	69fa      	ldr	r2, [r7, #28]
 80055f4:	e841 2300 	strex	r3, r2, [r1]
 80055f8:	617b      	str	r3, [r7, #20]
   return(result);
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d1e5      	bne.n	80055cc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2220      	movs	r2, #32
 8005604:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2200      	movs	r2, #0
 800560c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005610:	2303      	movs	r3, #3
 8005612:	e011      	b.n	8005638 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2220      	movs	r2, #32
 8005618:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2220      	movs	r2, #32
 800561e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2200      	movs	r2, #0
 8005626:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2200      	movs	r2, #0
 800562c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005636:	2300      	movs	r3, #0
}
 8005638:	4618      	mov	r0, r3
 800563a:	3758      	adds	r7, #88	@ 0x58
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}

08005640 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b084      	sub	sp, #16
 8005644:	af00      	add	r7, sp, #0
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	60b9      	str	r1, [r7, #8]
 800564a:	603b      	str	r3, [r7, #0]
 800564c:	4613      	mov	r3, r2
 800564e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005650:	e04f      	b.n	80056f2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005652:	69bb      	ldr	r3, [r7, #24]
 8005654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005658:	d04b      	beq.n	80056f2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800565a:	f7fc fd51 	bl	8002100 <HAL_GetTick>
 800565e:	4602      	mov	r2, r0
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	1ad3      	subs	r3, r2, r3
 8005664:	69ba      	ldr	r2, [r7, #24]
 8005666:	429a      	cmp	r2, r3
 8005668:	d302      	bcc.n	8005670 <UART_WaitOnFlagUntilTimeout+0x30>
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d101      	bne.n	8005674 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005670:	2303      	movs	r3, #3
 8005672:	e04e      	b.n	8005712 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 0304 	and.w	r3, r3, #4
 800567e:	2b00      	cmp	r3, #0
 8005680:	d037      	beq.n	80056f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	2b80      	cmp	r3, #128	@ 0x80
 8005686:	d034      	beq.n	80056f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	2b40      	cmp	r3, #64	@ 0x40
 800568c:	d031      	beq.n	80056f2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	69db      	ldr	r3, [r3, #28]
 8005694:	f003 0308 	and.w	r3, r3, #8
 8005698:	2b08      	cmp	r3, #8
 800569a:	d110      	bne.n	80056be <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	2208      	movs	r2, #8
 80056a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056a4:	68f8      	ldr	r0, [r7, #12]
 80056a6:	f000 f838 	bl	800571a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2208      	movs	r2, #8
 80056ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2200      	movs	r2, #0
 80056b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e029      	b.n	8005712 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	69db      	ldr	r3, [r3, #28]
 80056c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056cc:	d111      	bne.n	80056f2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80056d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056d8:	68f8      	ldr	r0, [r7, #12]
 80056da:	f000 f81e 	bl	800571a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2220      	movs	r2, #32
 80056e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2200      	movs	r2, #0
 80056ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80056ee:	2303      	movs	r3, #3
 80056f0:	e00f      	b.n	8005712 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	69da      	ldr	r2, [r3, #28]
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	4013      	ands	r3, r2
 80056fc:	68ba      	ldr	r2, [r7, #8]
 80056fe:	429a      	cmp	r2, r3
 8005700:	bf0c      	ite	eq
 8005702:	2301      	moveq	r3, #1
 8005704:	2300      	movne	r3, #0
 8005706:	b2db      	uxtb	r3, r3
 8005708:	461a      	mov	r2, r3
 800570a:	79fb      	ldrb	r3, [r7, #7]
 800570c:	429a      	cmp	r2, r3
 800570e:	d0a0      	beq.n	8005652 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005710:	2300      	movs	r3, #0
}
 8005712:	4618      	mov	r0, r3
 8005714:	3710      	adds	r7, #16
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}

0800571a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800571a:	b480      	push	{r7}
 800571c:	b095      	sub	sp, #84	@ 0x54
 800571e:	af00      	add	r7, sp, #0
 8005720:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005728:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800572a:	e853 3f00 	ldrex	r3, [r3]
 800572e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005732:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005736:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	461a      	mov	r2, r3
 800573e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005740:	643b      	str	r3, [r7, #64]	@ 0x40
 8005742:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005744:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005746:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005748:	e841 2300 	strex	r3, r2, [r1]
 800574c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800574e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005750:	2b00      	cmp	r3, #0
 8005752:	d1e6      	bne.n	8005722 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	3308      	adds	r3, #8
 800575a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800575c:	6a3b      	ldr	r3, [r7, #32]
 800575e:	e853 3f00 	ldrex	r3, [r3]
 8005762:	61fb      	str	r3, [r7, #28]
   return(result);
 8005764:	69fb      	ldr	r3, [r7, #28]
 8005766:	f023 0301 	bic.w	r3, r3, #1
 800576a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	3308      	adds	r3, #8
 8005772:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005774:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005776:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005778:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800577a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800577c:	e841 2300 	strex	r3, r2, [r1]
 8005780:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005784:	2b00      	cmp	r3, #0
 8005786:	d1e5      	bne.n	8005754 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800578c:	2b01      	cmp	r3, #1
 800578e:	d118      	bne.n	80057c2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	e853 3f00 	ldrex	r3, [r3]
 800579c:	60bb      	str	r3, [r7, #8]
   return(result);
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	f023 0310 	bic.w	r3, r3, #16
 80057a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	461a      	mov	r2, r3
 80057ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057ae:	61bb      	str	r3, [r7, #24]
 80057b0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b2:	6979      	ldr	r1, [r7, #20]
 80057b4:	69ba      	ldr	r2, [r7, #24]
 80057b6:	e841 2300 	strex	r3, r2, [r1]
 80057ba:	613b      	str	r3, [r7, #16]
   return(result);
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d1e6      	bne.n	8005790 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2220      	movs	r2, #32
 80057c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2200      	movs	r2, #0
 80057ce:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2200      	movs	r2, #0
 80057d4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80057d6:	bf00      	nop
 80057d8:	3754      	adds	r7, #84	@ 0x54
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr
	...

080057e4 <siprintf>:
 80057e4:	b40e      	push	{r1, r2, r3}
 80057e6:	b510      	push	{r4, lr}
 80057e8:	b09d      	sub	sp, #116	@ 0x74
 80057ea:	ab1f      	add	r3, sp, #124	@ 0x7c
 80057ec:	9002      	str	r0, [sp, #8]
 80057ee:	9006      	str	r0, [sp, #24]
 80057f0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80057f4:	480a      	ldr	r0, [pc, #40]	@ (8005820 <siprintf+0x3c>)
 80057f6:	9107      	str	r1, [sp, #28]
 80057f8:	9104      	str	r1, [sp, #16]
 80057fa:	490a      	ldr	r1, [pc, #40]	@ (8005824 <siprintf+0x40>)
 80057fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8005800:	9105      	str	r1, [sp, #20]
 8005802:	2400      	movs	r4, #0
 8005804:	a902      	add	r1, sp, #8
 8005806:	6800      	ldr	r0, [r0, #0]
 8005808:	9301      	str	r3, [sp, #4]
 800580a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800580c:	f000 f994 	bl	8005b38 <_svfiprintf_r>
 8005810:	9b02      	ldr	r3, [sp, #8]
 8005812:	701c      	strb	r4, [r3, #0]
 8005814:	b01d      	add	sp, #116	@ 0x74
 8005816:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800581a:	b003      	add	sp, #12
 800581c:	4770      	bx	lr
 800581e:	bf00      	nop
 8005820:	20000010 	.word	0x20000010
 8005824:	ffff0208 	.word	0xffff0208

08005828 <memset>:
 8005828:	4402      	add	r2, r0
 800582a:	4603      	mov	r3, r0
 800582c:	4293      	cmp	r3, r2
 800582e:	d100      	bne.n	8005832 <memset+0xa>
 8005830:	4770      	bx	lr
 8005832:	f803 1b01 	strb.w	r1, [r3], #1
 8005836:	e7f9      	b.n	800582c <memset+0x4>

08005838 <__errno>:
 8005838:	4b01      	ldr	r3, [pc, #4]	@ (8005840 <__errno+0x8>)
 800583a:	6818      	ldr	r0, [r3, #0]
 800583c:	4770      	bx	lr
 800583e:	bf00      	nop
 8005840:	20000010 	.word	0x20000010

08005844 <__libc_init_array>:
 8005844:	b570      	push	{r4, r5, r6, lr}
 8005846:	4d0d      	ldr	r5, [pc, #52]	@ (800587c <__libc_init_array+0x38>)
 8005848:	4c0d      	ldr	r4, [pc, #52]	@ (8005880 <__libc_init_array+0x3c>)
 800584a:	1b64      	subs	r4, r4, r5
 800584c:	10a4      	asrs	r4, r4, #2
 800584e:	2600      	movs	r6, #0
 8005850:	42a6      	cmp	r6, r4
 8005852:	d109      	bne.n	8005868 <__libc_init_array+0x24>
 8005854:	4d0b      	ldr	r5, [pc, #44]	@ (8005884 <__libc_init_array+0x40>)
 8005856:	4c0c      	ldr	r4, [pc, #48]	@ (8005888 <__libc_init_array+0x44>)
 8005858:	f000 fc64 	bl	8006124 <_init>
 800585c:	1b64      	subs	r4, r4, r5
 800585e:	10a4      	asrs	r4, r4, #2
 8005860:	2600      	movs	r6, #0
 8005862:	42a6      	cmp	r6, r4
 8005864:	d105      	bne.n	8005872 <__libc_init_array+0x2e>
 8005866:	bd70      	pop	{r4, r5, r6, pc}
 8005868:	f855 3b04 	ldr.w	r3, [r5], #4
 800586c:	4798      	blx	r3
 800586e:	3601      	adds	r6, #1
 8005870:	e7ee      	b.n	8005850 <__libc_init_array+0xc>
 8005872:	f855 3b04 	ldr.w	r3, [r5], #4
 8005876:	4798      	blx	r3
 8005878:	3601      	adds	r6, #1
 800587a:	e7f2      	b.n	8005862 <__libc_init_array+0x1e>
 800587c:	0802bbf8 	.word	0x0802bbf8
 8005880:	0802bbf8 	.word	0x0802bbf8
 8005884:	0802bbf8 	.word	0x0802bbf8
 8005888:	0802bbfc 	.word	0x0802bbfc

0800588c <__retarget_lock_acquire_recursive>:
 800588c:	4770      	bx	lr

0800588e <__retarget_lock_release_recursive>:
 800588e:	4770      	bx	lr

08005890 <_free_r>:
 8005890:	b538      	push	{r3, r4, r5, lr}
 8005892:	4605      	mov	r5, r0
 8005894:	2900      	cmp	r1, #0
 8005896:	d041      	beq.n	800591c <_free_r+0x8c>
 8005898:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800589c:	1f0c      	subs	r4, r1, #4
 800589e:	2b00      	cmp	r3, #0
 80058a0:	bfb8      	it	lt
 80058a2:	18e4      	addlt	r4, r4, r3
 80058a4:	f000 f8e0 	bl	8005a68 <__malloc_lock>
 80058a8:	4a1d      	ldr	r2, [pc, #116]	@ (8005920 <_free_r+0x90>)
 80058aa:	6813      	ldr	r3, [r2, #0]
 80058ac:	b933      	cbnz	r3, 80058bc <_free_r+0x2c>
 80058ae:	6063      	str	r3, [r4, #4]
 80058b0:	6014      	str	r4, [r2, #0]
 80058b2:	4628      	mov	r0, r5
 80058b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80058b8:	f000 b8dc 	b.w	8005a74 <__malloc_unlock>
 80058bc:	42a3      	cmp	r3, r4
 80058be:	d908      	bls.n	80058d2 <_free_r+0x42>
 80058c0:	6820      	ldr	r0, [r4, #0]
 80058c2:	1821      	adds	r1, r4, r0
 80058c4:	428b      	cmp	r3, r1
 80058c6:	bf01      	itttt	eq
 80058c8:	6819      	ldreq	r1, [r3, #0]
 80058ca:	685b      	ldreq	r3, [r3, #4]
 80058cc:	1809      	addeq	r1, r1, r0
 80058ce:	6021      	streq	r1, [r4, #0]
 80058d0:	e7ed      	b.n	80058ae <_free_r+0x1e>
 80058d2:	461a      	mov	r2, r3
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	b10b      	cbz	r3, 80058dc <_free_r+0x4c>
 80058d8:	42a3      	cmp	r3, r4
 80058da:	d9fa      	bls.n	80058d2 <_free_r+0x42>
 80058dc:	6811      	ldr	r1, [r2, #0]
 80058de:	1850      	adds	r0, r2, r1
 80058e0:	42a0      	cmp	r0, r4
 80058e2:	d10b      	bne.n	80058fc <_free_r+0x6c>
 80058e4:	6820      	ldr	r0, [r4, #0]
 80058e6:	4401      	add	r1, r0
 80058e8:	1850      	adds	r0, r2, r1
 80058ea:	4283      	cmp	r3, r0
 80058ec:	6011      	str	r1, [r2, #0]
 80058ee:	d1e0      	bne.n	80058b2 <_free_r+0x22>
 80058f0:	6818      	ldr	r0, [r3, #0]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	6053      	str	r3, [r2, #4]
 80058f6:	4408      	add	r0, r1
 80058f8:	6010      	str	r0, [r2, #0]
 80058fa:	e7da      	b.n	80058b2 <_free_r+0x22>
 80058fc:	d902      	bls.n	8005904 <_free_r+0x74>
 80058fe:	230c      	movs	r3, #12
 8005900:	602b      	str	r3, [r5, #0]
 8005902:	e7d6      	b.n	80058b2 <_free_r+0x22>
 8005904:	6820      	ldr	r0, [r4, #0]
 8005906:	1821      	adds	r1, r4, r0
 8005908:	428b      	cmp	r3, r1
 800590a:	bf04      	itt	eq
 800590c:	6819      	ldreq	r1, [r3, #0]
 800590e:	685b      	ldreq	r3, [r3, #4]
 8005910:	6063      	str	r3, [r4, #4]
 8005912:	bf04      	itt	eq
 8005914:	1809      	addeq	r1, r1, r0
 8005916:	6021      	streq	r1, [r4, #0]
 8005918:	6054      	str	r4, [r2, #4]
 800591a:	e7ca      	b.n	80058b2 <_free_r+0x22>
 800591c:	bd38      	pop	{r3, r4, r5, pc}
 800591e:	bf00      	nop
 8005920:	20000364 	.word	0x20000364

08005924 <sbrk_aligned>:
 8005924:	b570      	push	{r4, r5, r6, lr}
 8005926:	4e0f      	ldr	r6, [pc, #60]	@ (8005964 <sbrk_aligned+0x40>)
 8005928:	460c      	mov	r4, r1
 800592a:	6831      	ldr	r1, [r6, #0]
 800592c:	4605      	mov	r5, r0
 800592e:	b911      	cbnz	r1, 8005936 <sbrk_aligned+0x12>
 8005930:	f000 fba4 	bl	800607c <_sbrk_r>
 8005934:	6030      	str	r0, [r6, #0]
 8005936:	4621      	mov	r1, r4
 8005938:	4628      	mov	r0, r5
 800593a:	f000 fb9f 	bl	800607c <_sbrk_r>
 800593e:	1c43      	adds	r3, r0, #1
 8005940:	d103      	bne.n	800594a <sbrk_aligned+0x26>
 8005942:	f04f 34ff 	mov.w	r4, #4294967295
 8005946:	4620      	mov	r0, r4
 8005948:	bd70      	pop	{r4, r5, r6, pc}
 800594a:	1cc4      	adds	r4, r0, #3
 800594c:	f024 0403 	bic.w	r4, r4, #3
 8005950:	42a0      	cmp	r0, r4
 8005952:	d0f8      	beq.n	8005946 <sbrk_aligned+0x22>
 8005954:	1a21      	subs	r1, r4, r0
 8005956:	4628      	mov	r0, r5
 8005958:	f000 fb90 	bl	800607c <_sbrk_r>
 800595c:	3001      	adds	r0, #1
 800595e:	d1f2      	bne.n	8005946 <sbrk_aligned+0x22>
 8005960:	e7ef      	b.n	8005942 <sbrk_aligned+0x1e>
 8005962:	bf00      	nop
 8005964:	20000360 	.word	0x20000360

08005968 <_malloc_r>:
 8005968:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800596c:	1ccd      	adds	r5, r1, #3
 800596e:	f025 0503 	bic.w	r5, r5, #3
 8005972:	3508      	adds	r5, #8
 8005974:	2d0c      	cmp	r5, #12
 8005976:	bf38      	it	cc
 8005978:	250c      	movcc	r5, #12
 800597a:	2d00      	cmp	r5, #0
 800597c:	4606      	mov	r6, r0
 800597e:	db01      	blt.n	8005984 <_malloc_r+0x1c>
 8005980:	42a9      	cmp	r1, r5
 8005982:	d904      	bls.n	800598e <_malloc_r+0x26>
 8005984:	230c      	movs	r3, #12
 8005986:	6033      	str	r3, [r6, #0]
 8005988:	2000      	movs	r0, #0
 800598a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800598e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005a64 <_malloc_r+0xfc>
 8005992:	f000 f869 	bl	8005a68 <__malloc_lock>
 8005996:	f8d8 3000 	ldr.w	r3, [r8]
 800599a:	461c      	mov	r4, r3
 800599c:	bb44      	cbnz	r4, 80059f0 <_malloc_r+0x88>
 800599e:	4629      	mov	r1, r5
 80059a0:	4630      	mov	r0, r6
 80059a2:	f7ff ffbf 	bl	8005924 <sbrk_aligned>
 80059a6:	1c43      	adds	r3, r0, #1
 80059a8:	4604      	mov	r4, r0
 80059aa:	d158      	bne.n	8005a5e <_malloc_r+0xf6>
 80059ac:	f8d8 4000 	ldr.w	r4, [r8]
 80059b0:	4627      	mov	r7, r4
 80059b2:	2f00      	cmp	r7, #0
 80059b4:	d143      	bne.n	8005a3e <_malloc_r+0xd6>
 80059b6:	2c00      	cmp	r4, #0
 80059b8:	d04b      	beq.n	8005a52 <_malloc_r+0xea>
 80059ba:	6823      	ldr	r3, [r4, #0]
 80059bc:	4639      	mov	r1, r7
 80059be:	4630      	mov	r0, r6
 80059c0:	eb04 0903 	add.w	r9, r4, r3
 80059c4:	f000 fb5a 	bl	800607c <_sbrk_r>
 80059c8:	4581      	cmp	r9, r0
 80059ca:	d142      	bne.n	8005a52 <_malloc_r+0xea>
 80059cc:	6821      	ldr	r1, [r4, #0]
 80059ce:	1a6d      	subs	r5, r5, r1
 80059d0:	4629      	mov	r1, r5
 80059d2:	4630      	mov	r0, r6
 80059d4:	f7ff ffa6 	bl	8005924 <sbrk_aligned>
 80059d8:	3001      	adds	r0, #1
 80059da:	d03a      	beq.n	8005a52 <_malloc_r+0xea>
 80059dc:	6823      	ldr	r3, [r4, #0]
 80059de:	442b      	add	r3, r5
 80059e0:	6023      	str	r3, [r4, #0]
 80059e2:	f8d8 3000 	ldr.w	r3, [r8]
 80059e6:	685a      	ldr	r2, [r3, #4]
 80059e8:	bb62      	cbnz	r2, 8005a44 <_malloc_r+0xdc>
 80059ea:	f8c8 7000 	str.w	r7, [r8]
 80059ee:	e00f      	b.n	8005a10 <_malloc_r+0xa8>
 80059f0:	6822      	ldr	r2, [r4, #0]
 80059f2:	1b52      	subs	r2, r2, r5
 80059f4:	d420      	bmi.n	8005a38 <_malloc_r+0xd0>
 80059f6:	2a0b      	cmp	r2, #11
 80059f8:	d917      	bls.n	8005a2a <_malloc_r+0xc2>
 80059fa:	1961      	adds	r1, r4, r5
 80059fc:	42a3      	cmp	r3, r4
 80059fe:	6025      	str	r5, [r4, #0]
 8005a00:	bf18      	it	ne
 8005a02:	6059      	strne	r1, [r3, #4]
 8005a04:	6863      	ldr	r3, [r4, #4]
 8005a06:	bf08      	it	eq
 8005a08:	f8c8 1000 	streq.w	r1, [r8]
 8005a0c:	5162      	str	r2, [r4, r5]
 8005a0e:	604b      	str	r3, [r1, #4]
 8005a10:	4630      	mov	r0, r6
 8005a12:	f000 f82f 	bl	8005a74 <__malloc_unlock>
 8005a16:	f104 000b 	add.w	r0, r4, #11
 8005a1a:	1d23      	adds	r3, r4, #4
 8005a1c:	f020 0007 	bic.w	r0, r0, #7
 8005a20:	1ac2      	subs	r2, r0, r3
 8005a22:	bf1c      	itt	ne
 8005a24:	1a1b      	subne	r3, r3, r0
 8005a26:	50a3      	strne	r3, [r4, r2]
 8005a28:	e7af      	b.n	800598a <_malloc_r+0x22>
 8005a2a:	6862      	ldr	r2, [r4, #4]
 8005a2c:	42a3      	cmp	r3, r4
 8005a2e:	bf0c      	ite	eq
 8005a30:	f8c8 2000 	streq.w	r2, [r8]
 8005a34:	605a      	strne	r2, [r3, #4]
 8005a36:	e7eb      	b.n	8005a10 <_malloc_r+0xa8>
 8005a38:	4623      	mov	r3, r4
 8005a3a:	6864      	ldr	r4, [r4, #4]
 8005a3c:	e7ae      	b.n	800599c <_malloc_r+0x34>
 8005a3e:	463c      	mov	r4, r7
 8005a40:	687f      	ldr	r7, [r7, #4]
 8005a42:	e7b6      	b.n	80059b2 <_malloc_r+0x4a>
 8005a44:	461a      	mov	r2, r3
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	42a3      	cmp	r3, r4
 8005a4a:	d1fb      	bne.n	8005a44 <_malloc_r+0xdc>
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	6053      	str	r3, [r2, #4]
 8005a50:	e7de      	b.n	8005a10 <_malloc_r+0xa8>
 8005a52:	230c      	movs	r3, #12
 8005a54:	6033      	str	r3, [r6, #0]
 8005a56:	4630      	mov	r0, r6
 8005a58:	f000 f80c 	bl	8005a74 <__malloc_unlock>
 8005a5c:	e794      	b.n	8005988 <_malloc_r+0x20>
 8005a5e:	6005      	str	r5, [r0, #0]
 8005a60:	e7d6      	b.n	8005a10 <_malloc_r+0xa8>
 8005a62:	bf00      	nop
 8005a64:	20000364 	.word	0x20000364

08005a68 <__malloc_lock>:
 8005a68:	4801      	ldr	r0, [pc, #4]	@ (8005a70 <__malloc_lock+0x8>)
 8005a6a:	f7ff bf0f 	b.w	800588c <__retarget_lock_acquire_recursive>
 8005a6e:	bf00      	nop
 8005a70:	2000035c 	.word	0x2000035c

08005a74 <__malloc_unlock>:
 8005a74:	4801      	ldr	r0, [pc, #4]	@ (8005a7c <__malloc_unlock+0x8>)
 8005a76:	f7ff bf0a 	b.w	800588e <__retarget_lock_release_recursive>
 8005a7a:	bf00      	nop
 8005a7c:	2000035c 	.word	0x2000035c

08005a80 <__ssputs_r>:
 8005a80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a84:	688e      	ldr	r6, [r1, #8]
 8005a86:	461f      	mov	r7, r3
 8005a88:	42be      	cmp	r6, r7
 8005a8a:	680b      	ldr	r3, [r1, #0]
 8005a8c:	4682      	mov	sl, r0
 8005a8e:	460c      	mov	r4, r1
 8005a90:	4690      	mov	r8, r2
 8005a92:	d82d      	bhi.n	8005af0 <__ssputs_r+0x70>
 8005a94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005a98:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005a9c:	d026      	beq.n	8005aec <__ssputs_r+0x6c>
 8005a9e:	6965      	ldr	r5, [r4, #20]
 8005aa0:	6909      	ldr	r1, [r1, #16]
 8005aa2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005aa6:	eba3 0901 	sub.w	r9, r3, r1
 8005aaa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005aae:	1c7b      	adds	r3, r7, #1
 8005ab0:	444b      	add	r3, r9
 8005ab2:	106d      	asrs	r5, r5, #1
 8005ab4:	429d      	cmp	r5, r3
 8005ab6:	bf38      	it	cc
 8005ab8:	461d      	movcc	r5, r3
 8005aba:	0553      	lsls	r3, r2, #21
 8005abc:	d527      	bpl.n	8005b0e <__ssputs_r+0x8e>
 8005abe:	4629      	mov	r1, r5
 8005ac0:	f7ff ff52 	bl	8005968 <_malloc_r>
 8005ac4:	4606      	mov	r6, r0
 8005ac6:	b360      	cbz	r0, 8005b22 <__ssputs_r+0xa2>
 8005ac8:	6921      	ldr	r1, [r4, #16]
 8005aca:	464a      	mov	r2, r9
 8005acc:	f000 fae6 	bl	800609c <memcpy>
 8005ad0:	89a3      	ldrh	r3, [r4, #12]
 8005ad2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005ad6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ada:	81a3      	strh	r3, [r4, #12]
 8005adc:	6126      	str	r6, [r4, #16]
 8005ade:	6165      	str	r5, [r4, #20]
 8005ae0:	444e      	add	r6, r9
 8005ae2:	eba5 0509 	sub.w	r5, r5, r9
 8005ae6:	6026      	str	r6, [r4, #0]
 8005ae8:	60a5      	str	r5, [r4, #8]
 8005aea:	463e      	mov	r6, r7
 8005aec:	42be      	cmp	r6, r7
 8005aee:	d900      	bls.n	8005af2 <__ssputs_r+0x72>
 8005af0:	463e      	mov	r6, r7
 8005af2:	6820      	ldr	r0, [r4, #0]
 8005af4:	4632      	mov	r2, r6
 8005af6:	4641      	mov	r1, r8
 8005af8:	f000 faa6 	bl	8006048 <memmove>
 8005afc:	68a3      	ldr	r3, [r4, #8]
 8005afe:	1b9b      	subs	r3, r3, r6
 8005b00:	60a3      	str	r3, [r4, #8]
 8005b02:	6823      	ldr	r3, [r4, #0]
 8005b04:	4433      	add	r3, r6
 8005b06:	6023      	str	r3, [r4, #0]
 8005b08:	2000      	movs	r0, #0
 8005b0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b0e:	462a      	mov	r2, r5
 8005b10:	f000 fad2 	bl	80060b8 <_realloc_r>
 8005b14:	4606      	mov	r6, r0
 8005b16:	2800      	cmp	r0, #0
 8005b18:	d1e0      	bne.n	8005adc <__ssputs_r+0x5c>
 8005b1a:	6921      	ldr	r1, [r4, #16]
 8005b1c:	4650      	mov	r0, sl
 8005b1e:	f7ff feb7 	bl	8005890 <_free_r>
 8005b22:	230c      	movs	r3, #12
 8005b24:	f8ca 3000 	str.w	r3, [sl]
 8005b28:	89a3      	ldrh	r3, [r4, #12]
 8005b2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b2e:	81a3      	strh	r3, [r4, #12]
 8005b30:	f04f 30ff 	mov.w	r0, #4294967295
 8005b34:	e7e9      	b.n	8005b0a <__ssputs_r+0x8a>
	...

08005b38 <_svfiprintf_r>:
 8005b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b3c:	4698      	mov	r8, r3
 8005b3e:	898b      	ldrh	r3, [r1, #12]
 8005b40:	061b      	lsls	r3, r3, #24
 8005b42:	b09d      	sub	sp, #116	@ 0x74
 8005b44:	4607      	mov	r7, r0
 8005b46:	460d      	mov	r5, r1
 8005b48:	4614      	mov	r4, r2
 8005b4a:	d510      	bpl.n	8005b6e <_svfiprintf_r+0x36>
 8005b4c:	690b      	ldr	r3, [r1, #16]
 8005b4e:	b973      	cbnz	r3, 8005b6e <_svfiprintf_r+0x36>
 8005b50:	2140      	movs	r1, #64	@ 0x40
 8005b52:	f7ff ff09 	bl	8005968 <_malloc_r>
 8005b56:	6028      	str	r0, [r5, #0]
 8005b58:	6128      	str	r0, [r5, #16]
 8005b5a:	b930      	cbnz	r0, 8005b6a <_svfiprintf_r+0x32>
 8005b5c:	230c      	movs	r3, #12
 8005b5e:	603b      	str	r3, [r7, #0]
 8005b60:	f04f 30ff 	mov.w	r0, #4294967295
 8005b64:	b01d      	add	sp, #116	@ 0x74
 8005b66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b6a:	2340      	movs	r3, #64	@ 0x40
 8005b6c:	616b      	str	r3, [r5, #20]
 8005b6e:	2300      	movs	r3, #0
 8005b70:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b72:	2320      	movs	r3, #32
 8005b74:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005b78:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b7c:	2330      	movs	r3, #48	@ 0x30
 8005b7e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005d1c <_svfiprintf_r+0x1e4>
 8005b82:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005b86:	f04f 0901 	mov.w	r9, #1
 8005b8a:	4623      	mov	r3, r4
 8005b8c:	469a      	mov	sl, r3
 8005b8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b92:	b10a      	cbz	r2, 8005b98 <_svfiprintf_r+0x60>
 8005b94:	2a25      	cmp	r2, #37	@ 0x25
 8005b96:	d1f9      	bne.n	8005b8c <_svfiprintf_r+0x54>
 8005b98:	ebba 0b04 	subs.w	fp, sl, r4
 8005b9c:	d00b      	beq.n	8005bb6 <_svfiprintf_r+0x7e>
 8005b9e:	465b      	mov	r3, fp
 8005ba0:	4622      	mov	r2, r4
 8005ba2:	4629      	mov	r1, r5
 8005ba4:	4638      	mov	r0, r7
 8005ba6:	f7ff ff6b 	bl	8005a80 <__ssputs_r>
 8005baa:	3001      	adds	r0, #1
 8005bac:	f000 80a7 	beq.w	8005cfe <_svfiprintf_r+0x1c6>
 8005bb0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005bb2:	445a      	add	r2, fp
 8005bb4:	9209      	str	r2, [sp, #36]	@ 0x24
 8005bb6:	f89a 3000 	ldrb.w	r3, [sl]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	f000 809f 	beq.w	8005cfe <_svfiprintf_r+0x1c6>
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	f04f 32ff 	mov.w	r2, #4294967295
 8005bc6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005bca:	f10a 0a01 	add.w	sl, sl, #1
 8005bce:	9304      	str	r3, [sp, #16]
 8005bd0:	9307      	str	r3, [sp, #28]
 8005bd2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005bd6:	931a      	str	r3, [sp, #104]	@ 0x68
 8005bd8:	4654      	mov	r4, sl
 8005bda:	2205      	movs	r2, #5
 8005bdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005be0:	484e      	ldr	r0, [pc, #312]	@ (8005d1c <_svfiprintf_r+0x1e4>)
 8005be2:	f7fa fb2d 	bl	8000240 <memchr>
 8005be6:	9a04      	ldr	r2, [sp, #16]
 8005be8:	b9d8      	cbnz	r0, 8005c22 <_svfiprintf_r+0xea>
 8005bea:	06d0      	lsls	r0, r2, #27
 8005bec:	bf44      	itt	mi
 8005bee:	2320      	movmi	r3, #32
 8005bf0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005bf4:	0711      	lsls	r1, r2, #28
 8005bf6:	bf44      	itt	mi
 8005bf8:	232b      	movmi	r3, #43	@ 0x2b
 8005bfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005bfe:	f89a 3000 	ldrb.w	r3, [sl]
 8005c02:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c04:	d015      	beq.n	8005c32 <_svfiprintf_r+0xfa>
 8005c06:	9a07      	ldr	r2, [sp, #28]
 8005c08:	4654      	mov	r4, sl
 8005c0a:	2000      	movs	r0, #0
 8005c0c:	f04f 0c0a 	mov.w	ip, #10
 8005c10:	4621      	mov	r1, r4
 8005c12:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c16:	3b30      	subs	r3, #48	@ 0x30
 8005c18:	2b09      	cmp	r3, #9
 8005c1a:	d94b      	bls.n	8005cb4 <_svfiprintf_r+0x17c>
 8005c1c:	b1b0      	cbz	r0, 8005c4c <_svfiprintf_r+0x114>
 8005c1e:	9207      	str	r2, [sp, #28]
 8005c20:	e014      	b.n	8005c4c <_svfiprintf_r+0x114>
 8005c22:	eba0 0308 	sub.w	r3, r0, r8
 8005c26:	fa09 f303 	lsl.w	r3, r9, r3
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	9304      	str	r3, [sp, #16]
 8005c2e:	46a2      	mov	sl, r4
 8005c30:	e7d2      	b.n	8005bd8 <_svfiprintf_r+0xa0>
 8005c32:	9b03      	ldr	r3, [sp, #12]
 8005c34:	1d19      	adds	r1, r3, #4
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	9103      	str	r1, [sp, #12]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	bfbb      	ittet	lt
 8005c3e:	425b      	neglt	r3, r3
 8005c40:	f042 0202 	orrlt.w	r2, r2, #2
 8005c44:	9307      	strge	r3, [sp, #28]
 8005c46:	9307      	strlt	r3, [sp, #28]
 8005c48:	bfb8      	it	lt
 8005c4a:	9204      	strlt	r2, [sp, #16]
 8005c4c:	7823      	ldrb	r3, [r4, #0]
 8005c4e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005c50:	d10a      	bne.n	8005c68 <_svfiprintf_r+0x130>
 8005c52:	7863      	ldrb	r3, [r4, #1]
 8005c54:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c56:	d132      	bne.n	8005cbe <_svfiprintf_r+0x186>
 8005c58:	9b03      	ldr	r3, [sp, #12]
 8005c5a:	1d1a      	adds	r2, r3, #4
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	9203      	str	r2, [sp, #12]
 8005c60:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005c64:	3402      	adds	r4, #2
 8005c66:	9305      	str	r3, [sp, #20]
 8005c68:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005d2c <_svfiprintf_r+0x1f4>
 8005c6c:	7821      	ldrb	r1, [r4, #0]
 8005c6e:	2203      	movs	r2, #3
 8005c70:	4650      	mov	r0, sl
 8005c72:	f7fa fae5 	bl	8000240 <memchr>
 8005c76:	b138      	cbz	r0, 8005c88 <_svfiprintf_r+0x150>
 8005c78:	9b04      	ldr	r3, [sp, #16]
 8005c7a:	eba0 000a 	sub.w	r0, r0, sl
 8005c7e:	2240      	movs	r2, #64	@ 0x40
 8005c80:	4082      	lsls	r2, r0
 8005c82:	4313      	orrs	r3, r2
 8005c84:	3401      	adds	r4, #1
 8005c86:	9304      	str	r3, [sp, #16]
 8005c88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c8c:	4824      	ldr	r0, [pc, #144]	@ (8005d20 <_svfiprintf_r+0x1e8>)
 8005c8e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005c92:	2206      	movs	r2, #6
 8005c94:	f7fa fad4 	bl	8000240 <memchr>
 8005c98:	2800      	cmp	r0, #0
 8005c9a:	d036      	beq.n	8005d0a <_svfiprintf_r+0x1d2>
 8005c9c:	4b21      	ldr	r3, [pc, #132]	@ (8005d24 <_svfiprintf_r+0x1ec>)
 8005c9e:	bb1b      	cbnz	r3, 8005ce8 <_svfiprintf_r+0x1b0>
 8005ca0:	9b03      	ldr	r3, [sp, #12]
 8005ca2:	3307      	adds	r3, #7
 8005ca4:	f023 0307 	bic.w	r3, r3, #7
 8005ca8:	3308      	adds	r3, #8
 8005caa:	9303      	str	r3, [sp, #12]
 8005cac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cae:	4433      	add	r3, r6
 8005cb0:	9309      	str	r3, [sp, #36]	@ 0x24
 8005cb2:	e76a      	b.n	8005b8a <_svfiprintf_r+0x52>
 8005cb4:	fb0c 3202 	mla	r2, ip, r2, r3
 8005cb8:	460c      	mov	r4, r1
 8005cba:	2001      	movs	r0, #1
 8005cbc:	e7a8      	b.n	8005c10 <_svfiprintf_r+0xd8>
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	3401      	adds	r4, #1
 8005cc2:	9305      	str	r3, [sp, #20]
 8005cc4:	4619      	mov	r1, r3
 8005cc6:	f04f 0c0a 	mov.w	ip, #10
 8005cca:	4620      	mov	r0, r4
 8005ccc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005cd0:	3a30      	subs	r2, #48	@ 0x30
 8005cd2:	2a09      	cmp	r2, #9
 8005cd4:	d903      	bls.n	8005cde <_svfiprintf_r+0x1a6>
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d0c6      	beq.n	8005c68 <_svfiprintf_r+0x130>
 8005cda:	9105      	str	r1, [sp, #20]
 8005cdc:	e7c4      	b.n	8005c68 <_svfiprintf_r+0x130>
 8005cde:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ce2:	4604      	mov	r4, r0
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e7f0      	b.n	8005cca <_svfiprintf_r+0x192>
 8005ce8:	ab03      	add	r3, sp, #12
 8005cea:	9300      	str	r3, [sp, #0]
 8005cec:	462a      	mov	r2, r5
 8005cee:	4b0e      	ldr	r3, [pc, #56]	@ (8005d28 <_svfiprintf_r+0x1f0>)
 8005cf0:	a904      	add	r1, sp, #16
 8005cf2:	4638      	mov	r0, r7
 8005cf4:	f3af 8000 	nop.w
 8005cf8:	1c42      	adds	r2, r0, #1
 8005cfa:	4606      	mov	r6, r0
 8005cfc:	d1d6      	bne.n	8005cac <_svfiprintf_r+0x174>
 8005cfe:	89ab      	ldrh	r3, [r5, #12]
 8005d00:	065b      	lsls	r3, r3, #25
 8005d02:	f53f af2d 	bmi.w	8005b60 <_svfiprintf_r+0x28>
 8005d06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d08:	e72c      	b.n	8005b64 <_svfiprintf_r+0x2c>
 8005d0a:	ab03      	add	r3, sp, #12
 8005d0c:	9300      	str	r3, [sp, #0]
 8005d0e:	462a      	mov	r2, r5
 8005d10:	4b05      	ldr	r3, [pc, #20]	@ (8005d28 <_svfiprintf_r+0x1f0>)
 8005d12:	a904      	add	r1, sp, #16
 8005d14:	4638      	mov	r0, r7
 8005d16:	f000 f879 	bl	8005e0c <_printf_i>
 8005d1a:	e7ed      	b.n	8005cf8 <_svfiprintf_r+0x1c0>
 8005d1c:	0802bbbc 	.word	0x0802bbbc
 8005d20:	0802bbc6 	.word	0x0802bbc6
 8005d24:	00000000 	.word	0x00000000
 8005d28:	08005a81 	.word	0x08005a81
 8005d2c:	0802bbc2 	.word	0x0802bbc2

08005d30 <_printf_common>:
 8005d30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d34:	4616      	mov	r6, r2
 8005d36:	4698      	mov	r8, r3
 8005d38:	688a      	ldr	r2, [r1, #8]
 8005d3a:	690b      	ldr	r3, [r1, #16]
 8005d3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005d40:	4293      	cmp	r3, r2
 8005d42:	bfb8      	it	lt
 8005d44:	4613      	movlt	r3, r2
 8005d46:	6033      	str	r3, [r6, #0]
 8005d48:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005d4c:	4607      	mov	r7, r0
 8005d4e:	460c      	mov	r4, r1
 8005d50:	b10a      	cbz	r2, 8005d56 <_printf_common+0x26>
 8005d52:	3301      	adds	r3, #1
 8005d54:	6033      	str	r3, [r6, #0]
 8005d56:	6823      	ldr	r3, [r4, #0]
 8005d58:	0699      	lsls	r1, r3, #26
 8005d5a:	bf42      	ittt	mi
 8005d5c:	6833      	ldrmi	r3, [r6, #0]
 8005d5e:	3302      	addmi	r3, #2
 8005d60:	6033      	strmi	r3, [r6, #0]
 8005d62:	6825      	ldr	r5, [r4, #0]
 8005d64:	f015 0506 	ands.w	r5, r5, #6
 8005d68:	d106      	bne.n	8005d78 <_printf_common+0x48>
 8005d6a:	f104 0a19 	add.w	sl, r4, #25
 8005d6e:	68e3      	ldr	r3, [r4, #12]
 8005d70:	6832      	ldr	r2, [r6, #0]
 8005d72:	1a9b      	subs	r3, r3, r2
 8005d74:	42ab      	cmp	r3, r5
 8005d76:	dc26      	bgt.n	8005dc6 <_printf_common+0x96>
 8005d78:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005d7c:	6822      	ldr	r2, [r4, #0]
 8005d7e:	3b00      	subs	r3, #0
 8005d80:	bf18      	it	ne
 8005d82:	2301      	movne	r3, #1
 8005d84:	0692      	lsls	r2, r2, #26
 8005d86:	d42b      	bmi.n	8005de0 <_printf_common+0xb0>
 8005d88:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005d8c:	4641      	mov	r1, r8
 8005d8e:	4638      	mov	r0, r7
 8005d90:	47c8      	blx	r9
 8005d92:	3001      	adds	r0, #1
 8005d94:	d01e      	beq.n	8005dd4 <_printf_common+0xa4>
 8005d96:	6823      	ldr	r3, [r4, #0]
 8005d98:	6922      	ldr	r2, [r4, #16]
 8005d9a:	f003 0306 	and.w	r3, r3, #6
 8005d9e:	2b04      	cmp	r3, #4
 8005da0:	bf02      	ittt	eq
 8005da2:	68e5      	ldreq	r5, [r4, #12]
 8005da4:	6833      	ldreq	r3, [r6, #0]
 8005da6:	1aed      	subeq	r5, r5, r3
 8005da8:	68a3      	ldr	r3, [r4, #8]
 8005daa:	bf0c      	ite	eq
 8005dac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005db0:	2500      	movne	r5, #0
 8005db2:	4293      	cmp	r3, r2
 8005db4:	bfc4      	itt	gt
 8005db6:	1a9b      	subgt	r3, r3, r2
 8005db8:	18ed      	addgt	r5, r5, r3
 8005dba:	2600      	movs	r6, #0
 8005dbc:	341a      	adds	r4, #26
 8005dbe:	42b5      	cmp	r5, r6
 8005dc0:	d11a      	bne.n	8005df8 <_printf_common+0xc8>
 8005dc2:	2000      	movs	r0, #0
 8005dc4:	e008      	b.n	8005dd8 <_printf_common+0xa8>
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	4652      	mov	r2, sl
 8005dca:	4641      	mov	r1, r8
 8005dcc:	4638      	mov	r0, r7
 8005dce:	47c8      	blx	r9
 8005dd0:	3001      	adds	r0, #1
 8005dd2:	d103      	bne.n	8005ddc <_printf_common+0xac>
 8005dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8005dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ddc:	3501      	adds	r5, #1
 8005dde:	e7c6      	b.n	8005d6e <_printf_common+0x3e>
 8005de0:	18e1      	adds	r1, r4, r3
 8005de2:	1c5a      	adds	r2, r3, #1
 8005de4:	2030      	movs	r0, #48	@ 0x30
 8005de6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005dea:	4422      	add	r2, r4
 8005dec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005df0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005df4:	3302      	adds	r3, #2
 8005df6:	e7c7      	b.n	8005d88 <_printf_common+0x58>
 8005df8:	2301      	movs	r3, #1
 8005dfa:	4622      	mov	r2, r4
 8005dfc:	4641      	mov	r1, r8
 8005dfe:	4638      	mov	r0, r7
 8005e00:	47c8      	blx	r9
 8005e02:	3001      	adds	r0, #1
 8005e04:	d0e6      	beq.n	8005dd4 <_printf_common+0xa4>
 8005e06:	3601      	adds	r6, #1
 8005e08:	e7d9      	b.n	8005dbe <_printf_common+0x8e>
	...

08005e0c <_printf_i>:
 8005e0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e10:	7e0f      	ldrb	r7, [r1, #24]
 8005e12:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005e14:	2f78      	cmp	r7, #120	@ 0x78
 8005e16:	4691      	mov	r9, r2
 8005e18:	4680      	mov	r8, r0
 8005e1a:	460c      	mov	r4, r1
 8005e1c:	469a      	mov	sl, r3
 8005e1e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005e22:	d807      	bhi.n	8005e34 <_printf_i+0x28>
 8005e24:	2f62      	cmp	r7, #98	@ 0x62
 8005e26:	d80a      	bhi.n	8005e3e <_printf_i+0x32>
 8005e28:	2f00      	cmp	r7, #0
 8005e2a:	f000 80d1 	beq.w	8005fd0 <_printf_i+0x1c4>
 8005e2e:	2f58      	cmp	r7, #88	@ 0x58
 8005e30:	f000 80b8 	beq.w	8005fa4 <_printf_i+0x198>
 8005e34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e38:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005e3c:	e03a      	b.n	8005eb4 <_printf_i+0xa8>
 8005e3e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005e42:	2b15      	cmp	r3, #21
 8005e44:	d8f6      	bhi.n	8005e34 <_printf_i+0x28>
 8005e46:	a101      	add	r1, pc, #4	@ (adr r1, 8005e4c <_printf_i+0x40>)
 8005e48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005e4c:	08005ea5 	.word	0x08005ea5
 8005e50:	08005eb9 	.word	0x08005eb9
 8005e54:	08005e35 	.word	0x08005e35
 8005e58:	08005e35 	.word	0x08005e35
 8005e5c:	08005e35 	.word	0x08005e35
 8005e60:	08005e35 	.word	0x08005e35
 8005e64:	08005eb9 	.word	0x08005eb9
 8005e68:	08005e35 	.word	0x08005e35
 8005e6c:	08005e35 	.word	0x08005e35
 8005e70:	08005e35 	.word	0x08005e35
 8005e74:	08005e35 	.word	0x08005e35
 8005e78:	08005fb7 	.word	0x08005fb7
 8005e7c:	08005ee3 	.word	0x08005ee3
 8005e80:	08005f71 	.word	0x08005f71
 8005e84:	08005e35 	.word	0x08005e35
 8005e88:	08005e35 	.word	0x08005e35
 8005e8c:	08005fd9 	.word	0x08005fd9
 8005e90:	08005e35 	.word	0x08005e35
 8005e94:	08005ee3 	.word	0x08005ee3
 8005e98:	08005e35 	.word	0x08005e35
 8005e9c:	08005e35 	.word	0x08005e35
 8005ea0:	08005f79 	.word	0x08005f79
 8005ea4:	6833      	ldr	r3, [r6, #0]
 8005ea6:	1d1a      	adds	r2, r3, #4
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	6032      	str	r2, [r6, #0]
 8005eac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005eb0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	e09c      	b.n	8005ff2 <_printf_i+0x1e6>
 8005eb8:	6833      	ldr	r3, [r6, #0]
 8005eba:	6820      	ldr	r0, [r4, #0]
 8005ebc:	1d19      	adds	r1, r3, #4
 8005ebe:	6031      	str	r1, [r6, #0]
 8005ec0:	0606      	lsls	r6, r0, #24
 8005ec2:	d501      	bpl.n	8005ec8 <_printf_i+0xbc>
 8005ec4:	681d      	ldr	r5, [r3, #0]
 8005ec6:	e003      	b.n	8005ed0 <_printf_i+0xc4>
 8005ec8:	0645      	lsls	r5, r0, #25
 8005eca:	d5fb      	bpl.n	8005ec4 <_printf_i+0xb8>
 8005ecc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005ed0:	2d00      	cmp	r5, #0
 8005ed2:	da03      	bge.n	8005edc <_printf_i+0xd0>
 8005ed4:	232d      	movs	r3, #45	@ 0x2d
 8005ed6:	426d      	negs	r5, r5
 8005ed8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005edc:	4858      	ldr	r0, [pc, #352]	@ (8006040 <_printf_i+0x234>)
 8005ede:	230a      	movs	r3, #10
 8005ee0:	e011      	b.n	8005f06 <_printf_i+0xfa>
 8005ee2:	6821      	ldr	r1, [r4, #0]
 8005ee4:	6833      	ldr	r3, [r6, #0]
 8005ee6:	0608      	lsls	r0, r1, #24
 8005ee8:	f853 5b04 	ldr.w	r5, [r3], #4
 8005eec:	d402      	bmi.n	8005ef4 <_printf_i+0xe8>
 8005eee:	0649      	lsls	r1, r1, #25
 8005ef0:	bf48      	it	mi
 8005ef2:	b2ad      	uxthmi	r5, r5
 8005ef4:	2f6f      	cmp	r7, #111	@ 0x6f
 8005ef6:	4852      	ldr	r0, [pc, #328]	@ (8006040 <_printf_i+0x234>)
 8005ef8:	6033      	str	r3, [r6, #0]
 8005efa:	bf14      	ite	ne
 8005efc:	230a      	movne	r3, #10
 8005efe:	2308      	moveq	r3, #8
 8005f00:	2100      	movs	r1, #0
 8005f02:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005f06:	6866      	ldr	r6, [r4, #4]
 8005f08:	60a6      	str	r6, [r4, #8]
 8005f0a:	2e00      	cmp	r6, #0
 8005f0c:	db05      	blt.n	8005f1a <_printf_i+0x10e>
 8005f0e:	6821      	ldr	r1, [r4, #0]
 8005f10:	432e      	orrs	r6, r5
 8005f12:	f021 0104 	bic.w	r1, r1, #4
 8005f16:	6021      	str	r1, [r4, #0]
 8005f18:	d04b      	beq.n	8005fb2 <_printf_i+0x1a6>
 8005f1a:	4616      	mov	r6, r2
 8005f1c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005f20:	fb03 5711 	mls	r7, r3, r1, r5
 8005f24:	5dc7      	ldrb	r7, [r0, r7]
 8005f26:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005f2a:	462f      	mov	r7, r5
 8005f2c:	42bb      	cmp	r3, r7
 8005f2e:	460d      	mov	r5, r1
 8005f30:	d9f4      	bls.n	8005f1c <_printf_i+0x110>
 8005f32:	2b08      	cmp	r3, #8
 8005f34:	d10b      	bne.n	8005f4e <_printf_i+0x142>
 8005f36:	6823      	ldr	r3, [r4, #0]
 8005f38:	07df      	lsls	r7, r3, #31
 8005f3a:	d508      	bpl.n	8005f4e <_printf_i+0x142>
 8005f3c:	6923      	ldr	r3, [r4, #16]
 8005f3e:	6861      	ldr	r1, [r4, #4]
 8005f40:	4299      	cmp	r1, r3
 8005f42:	bfde      	ittt	le
 8005f44:	2330      	movle	r3, #48	@ 0x30
 8005f46:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005f4a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005f4e:	1b92      	subs	r2, r2, r6
 8005f50:	6122      	str	r2, [r4, #16]
 8005f52:	f8cd a000 	str.w	sl, [sp]
 8005f56:	464b      	mov	r3, r9
 8005f58:	aa03      	add	r2, sp, #12
 8005f5a:	4621      	mov	r1, r4
 8005f5c:	4640      	mov	r0, r8
 8005f5e:	f7ff fee7 	bl	8005d30 <_printf_common>
 8005f62:	3001      	adds	r0, #1
 8005f64:	d14a      	bne.n	8005ffc <_printf_i+0x1f0>
 8005f66:	f04f 30ff 	mov.w	r0, #4294967295
 8005f6a:	b004      	add	sp, #16
 8005f6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f70:	6823      	ldr	r3, [r4, #0]
 8005f72:	f043 0320 	orr.w	r3, r3, #32
 8005f76:	6023      	str	r3, [r4, #0]
 8005f78:	4832      	ldr	r0, [pc, #200]	@ (8006044 <_printf_i+0x238>)
 8005f7a:	2778      	movs	r7, #120	@ 0x78
 8005f7c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005f80:	6823      	ldr	r3, [r4, #0]
 8005f82:	6831      	ldr	r1, [r6, #0]
 8005f84:	061f      	lsls	r7, r3, #24
 8005f86:	f851 5b04 	ldr.w	r5, [r1], #4
 8005f8a:	d402      	bmi.n	8005f92 <_printf_i+0x186>
 8005f8c:	065f      	lsls	r7, r3, #25
 8005f8e:	bf48      	it	mi
 8005f90:	b2ad      	uxthmi	r5, r5
 8005f92:	6031      	str	r1, [r6, #0]
 8005f94:	07d9      	lsls	r1, r3, #31
 8005f96:	bf44      	itt	mi
 8005f98:	f043 0320 	orrmi.w	r3, r3, #32
 8005f9c:	6023      	strmi	r3, [r4, #0]
 8005f9e:	b11d      	cbz	r5, 8005fa8 <_printf_i+0x19c>
 8005fa0:	2310      	movs	r3, #16
 8005fa2:	e7ad      	b.n	8005f00 <_printf_i+0xf4>
 8005fa4:	4826      	ldr	r0, [pc, #152]	@ (8006040 <_printf_i+0x234>)
 8005fa6:	e7e9      	b.n	8005f7c <_printf_i+0x170>
 8005fa8:	6823      	ldr	r3, [r4, #0]
 8005faa:	f023 0320 	bic.w	r3, r3, #32
 8005fae:	6023      	str	r3, [r4, #0]
 8005fb0:	e7f6      	b.n	8005fa0 <_printf_i+0x194>
 8005fb2:	4616      	mov	r6, r2
 8005fb4:	e7bd      	b.n	8005f32 <_printf_i+0x126>
 8005fb6:	6833      	ldr	r3, [r6, #0]
 8005fb8:	6825      	ldr	r5, [r4, #0]
 8005fba:	6961      	ldr	r1, [r4, #20]
 8005fbc:	1d18      	adds	r0, r3, #4
 8005fbe:	6030      	str	r0, [r6, #0]
 8005fc0:	062e      	lsls	r6, r5, #24
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	d501      	bpl.n	8005fca <_printf_i+0x1be>
 8005fc6:	6019      	str	r1, [r3, #0]
 8005fc8:	e002      	b.n	8005fd0 <_printf_i+0x1c4>
 8005fca:	0668      	lsls	r0, r5, #25
 8005fcc:	d5fb      	bpl.n	8005fc6 <_printf_i+0x1ba>
 8005fce:	8019      	strh	r1, [r3, #0]
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	6123      	str	r3, [r4, #16]
 8005fd4:	4616      	mov	r6, r2
 8005fd6:	e7bc      	b.n	8005f52 <_printf_i+0x146>
 8005fd8:	6833      	ldr	r3, [r6, #0]
 8005fda:	1d1a      	adds	r2, r3, #4
 8005fdc:	6032      	str	r2, [r6, #0]
 8005fde:	681e      	ldr	r6, [r3, #0]
 8005fe0:	6862      	ldr	r2, [r4, #4]
 8005fe2:	2100      	movs	r1, #0
 8005fe4:	4630      	mov	r0, r6
 8005fe6:	f7fa f92b 	bl	8000240 <memchr>
 8005fea:	b108      	cbz	r0, 8005ff0 <_printf_i+0x1e4>
 8005fec:	1b80      	subs	r0, r0, r6
 8005fee:	6060      	str	r0, [r4, #4]
 8005ff0:	6863      	ldr	r3, [r4, #4]
 8005ff2:	6123      	str	r3, [r4, #16]
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ffa:	e7aa      	b.n	8005f52 <_printf_i+0x146>
 8005ffc:	6923      	ldr	r3, [r4, #16]
 8005ffe:	4632      	mov	r2, r6
 8006000:	4649      	mov	r1, r9
 8006002:	4640      	mov	r0, r8
 8006004:	47d0      	blx	sl
 8006006:	3001      	adds	r0, #1
 8006008:	d0ad      	beq.n	8005f66 <_printf_i+0x15a>
 800600a:	6823      	ldr	r3, [r4, #0]
 800600c:	079b      	lsls	r3, r3, #30
 800600e:	d413      	bmi.n	8006038 <_printf_i+0x22c>
 8006010:	68e0      	ldr	r0, [r4, #12]
 8006012:	9b03      	ldr	r3, [sp, #12]
 8006014:	4298      	cmp	r0, r3
 8006016:	bfb8      	it	lt
 8006018:	4618      	movlt	r0, r3
 800601a:	e7a6      	b.n	8005f6a <_printf_i+0x15e>
 800601c:	2301      	movs	r3, #1
 800601e:	4632      	mov	r2, r6
 8006020:	4649      	mov	r1, r9
 8006022:	4640      	mov	r0, r8
 8006024:	47d0      	blx	sl
 8006026:	3001      	adds	r0, #1
 8006028:	d09d      	beq.n	8005f66 <_printf_i+0x15a>
 800602a:	3501      	adds	r5, #1
 800602c:	68e3      	ldr	r3, [r4, #12]
 800602e:	9903      	ldr	r1, [sp, #12]
 8006030:	1a5b      	subs	r3, r3, r1
 8006032:	42ab      	cmp	r3, r5
 8006034:	dcf2      	bgt.n	800601c <_printf_i+0x210>
 8006036:	e7eb      	b.n	8006010 <_printf_i+0x204>
 8006038:	2500      	movs	r5, #0
 800603a:	f104 0619 	add.w	r6, r4, #25
 800603e:	e7f5      	b.n	800602c <_printf_i+0x220>
 8006040:	0802bbcd 	.word	0x0802bbcd
 8006044:	0802bbde 	.word	0x0802bbde

08006048 <memmove>:
 8006048:	4288      	cmp	r0, r1
 800604a:	b510      	push	{r4, lr}
 800604c:	eb01 0402 	add.w	r4, r1, r2
 8006050:	d902      	bls.n	8006058 <memmove+0x10>
 8006052:	4284      	cmp	r4, r0
 8006054:	4623      	mov	r3, r4
 8006056:	d807      	bhi.n	8006068 <memmove+0x20>
 8006058:	1e43      	subs	r3, r0, #1
 800605a:	42a1      	cmp	r1, r4
 800605c:	d008      	beq.n	8006070 <memmove+0x28>
 800605e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006062:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006066:	e7f8      	b.n	800605a <memmove+0x12>
 8006068:	4402      	add	r2, r0
 800606a:	4601      	mov	r1, r0
 800606c:	428a      	cmp	r2, r1
 800606e:	d100      	bne.n	8006072 <memmove+0x2a>
 8006070:	bd10      	pop	{r4, pc}
 8006072:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006076:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800607a:	e7f7      	b.n	800606c <memmove+0x24>

0800607c <_sbrk_r>:
 800607c:	b538      	push	{r3, r4, r5, lr}
 800607e:	4d06      	ldr	r5, [pc, #24]	@ (8006098 <_sbrk_r+0x1c>)
 8006080:	2300      	movs	r3, #0
 8006082:	4604      	mov	r4, r0
 8006084:	4608      	mov	r0, r1
 8006086:	602b      	str	r3, [r5, #0]
 8006088:	f7fb fe62 	bl	8001d50 <_sbrk>
 800608c:	1c43      	adds	r3, r0, #1
 800608e:	d102      	bne.n	8006096 <_sbrk_r+0x1a>
 8006090:	682b      	ldr	r3, [r5, #0]
 8006092:	b103      	cbz	r3, 8006096 <_sbrk_r+0x1a>
 8006094:	6023      	str	r3, [r4, #0]
 8006096:	bd38      	pop	{r3, r4, r5, pc}
 8006098:	20000358 	.word	0x20000358

0800609c <memcpy>:
 800609c:	440a      	add	r2, r1
 800609e:	4291      	cmp	r1, r2
 80060a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80060a4:	d100      	bne.n	80060a8 <memcpy+0xc>
 80060a6:	4770      	bx	lr
 80060a8:	b510      	push	{r4, lr}
 80060aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80060ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80060b2:	4291      	cmp	r1, r2
 80060b4:	d1f9      	bne.n	80060aa <memcpy+0xe>
 80060b6:	bd10      	pop	{r4, pc}

080060b8 <_realloc_r>:
 80060b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060bc:	4607      	mov	r7, r0
 80060be:	4614      	mov	r4, r2
 80060c0:	460d      	mov	r5, r1
 80060c2:	b921      	cbnz	r1, 80060ce <_realloc_r+0x16>
 80060c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060c8:	4611      	mov	r1, r2
 80060ca:	f7ff bc4d 	b.w	8005968 <_malloc_r>
 80060ce:	b92a      	cbnz	r2, 80060dc <_realloc_r+0x24>
 80060d0:	f7ff fbde 	bl	8005890 <_free_r>
 80060d4:	4625      	mov	r5, r4
 80060d6:	4628      	mov	r0, r5
 80060d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060dc:	f000 f81a 	bl	8006114 <_malloc_usable_size_r>
 80060e0:	4284      	cmp	r4, r0
 80060e2:	4606      	mov	r6, r0
 80060e4:	d802      	bhi.n	80060ec <_realloc_r+0x34>
 80060e6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80060ea:	d8f4      	bhi.n	80060d6 <_realloc_r+0x1e>
 80060ec:	4621      	mov	r1, r4
 80060ee:	4638      	mov	r0, r7
 80060f0:	f7ff fc3a 	bl	8005968 <_malloc_r>
 80060f4:	4680      	mov	r8, r0
 80060f6:	b908      	cbnz	r0, 80060fc <_realloc_r+0x44>
 80060f8:	4645      	mov	r5, r8
 80060fa:	e7ec      	b.n	80060d6 <_realloc_r+0x1e>
 80060fc:	42b4      	cmp	r4, r6
 80060fe:	4622      	mov	r2, r4
 8006100:	4629      	mov	r1, r5
 8006102:	bf28      	it	cs
 8006104:	4632      	movcs	r2, r6
 8006106:	f7ff ffc9 	bl	800609c <memcpy>
 800610a:	4629      	mov	r1, r5
 800610c:	4638      	mov	r0, r7
 800610e:	f7ff fbbf 	bl	8005890 <_free_r>
 8006112:	e7f1      	b.n	80060f8 <_realloc_r+0x40>

08006114 <_malloc_usable_size_r>:
 8006114:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006118:	1f18      	subs	r0, r3, #4
 800611a:	2b00      	cmp	r3, #0
 800611c:	bfbc      	itt	lt
 800611e:	580b      	ldrlt	r3, [r1, r0]
 8006120:	18c0      	addlt	r0, r0, r3
 8006122:	4770      	bx	lr

08006124 <_init>:
 8006124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006126:	bf00      	nop
 8006128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800612a:	bc08      	pop	{r3}
 800612c:	469e      	mov	lr, r3
 800612e:	4770      	bx	lr

08006130 <_fini>:
 8006130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006132:	bf00      	nop
 8006134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006136:	bc08      	pop	{r3}
 8006138:	469e      	mov	lr, r3
 800613a:	4770      	bx	lr
