[14:30:16.416] <TB1>     INFO: *** Welcome to pxar ***
[14:30:16.416] <TB1>     INFO: *** Today: 2016/05/20
[14:30:16.424] <TB1>     INFO: *** Version: b2a7-dirty
[14:30:16.424] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C15.dat
[14:30:16.425] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:30:16.425] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//defaultMaskFile.dat
[14:30:16.425] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters_C15.dat
[14:30:16.507] <TB1>     INFO:         clk: 4
[14:30:16.507] <TB1>     INFO:         ctr: 4
[14:30:16.507] <TB1>     INFO:         sda: 19
[14:30:16.507] <TB1>     INFO:         tin: 9
[14:30:16.507] <TB1>     INFO:         level: 15
[14:30:16.507] <TB1>     INFO:         triggerdelay: 0
[14:30:16.507] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:30:16.507] <TB1>     INFO: Log level: DEBUG
[14:30:16.518] <TB1>     INFO: Found DTB DTB_WRECOM
[14:30:16.527] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[14:30:16.531] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[14:30:16.534] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[14:30:18.093] <TB1>     INFO: DUT info: 
[14:30:18.093] <TB1>     INFO: The DUT currently contains the following objects:
[14:30:18.093] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:30:18.093] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[14:30:18.093] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[14:30:18.093] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:30:18.093] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:18.093] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:18.093] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:18.093] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:18.093] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:18.093] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:18.093] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:18.093] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:18.093] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:18.093] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:18.093] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:18.093] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:18.093] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:18.093] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:18.093] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:18.093] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:30:18.094] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:30:18.095] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:30:18.096] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:30:18.106] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30941184
[14:30:18.106] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x18b1f90
[14:30:18.106] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1828770
[14:30:18.106] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f7c25d94010
[14:30:18.106] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f7c2bfff510
[14:30:18.106] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31006720 fPxarMemory = 0x7f7c25d94010
[14:30:18.107] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 360.1mA
[14:30:18.109] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 466.3mA
[14:30:18.109] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.2 C
[14:30:18.109] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:30:18.509] <TB1>     INFO: enter 'restricted' command line mode
[14:30:18.510] <TB1>     INFO: enter test to run
[14:30:18.510] <TB1>     INFO:   test: FPIXTest no parameter change
[14:30:18.510] <TB1>     INFO:   running: fpixtest
[14:30:18.510] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:30:18.513] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:30:18.513] <TB1>     INFO: ######################################################################
[14:30:18.513] <TB1>     INFO: PixTestFPIXTest::doTest()
[14:30:18.513] <TB1>     INFO: ######################################################################
[14:30:18.516] <TB1>     INFO: ######################################################################
[14:30:18.516] <TB1>     INFO: PixTestPretest::doTest()
[14:30:18.517] <TB1>     INFO: ######################################################################
[14:30:18.519] <TB1>     INFO:    ----------------------------------------------------------------------
[14:30:18.519] <TB1>     INFO:    PixTestPretest::programROC() 
[14:30:18.519] <TB1>     INFO:    ----------------------------------------------------------------------
[14:30:36.539] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:30:36.539] <TB1>     INFO: IA differences per ROC:  17.7 16.9 16.9 17.7 18.5 18.5 18.5 18.5 17.7 16.1 18.5 18.5 17.7 16.9 16.9 17.7
[14:30:36.610] <TB1>     INFO:    ----------------------------------------------------------------------
[14:30:36.610] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:30:36.610] <TB1>     INFO:    ----------------------------------------------------------------------
[14:30:36.713] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 66.2812 mA
[14:30:36.817] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.1188 mA
[14:30:36.918] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  89 Ia 25.3187 mA
[14:30:37.019] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  82 Ia 23.7188 mA
[14:30:37.119] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  84 Ia 23.7188 mA
[14:30:37.220] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  86 Ia 24.5188 mA
[14:30:37.320] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  84 Ia 24.5188 mA
[14:30:37.421] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  82 Ia 23.7188 mA
[14:30:37.522] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  84 Ia 24.5188 mA
[14:30:37.623] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  82 Ia 23.7188 mA
[14:30:37.724] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  84 Ia 24.5188 mA
[14:30:37.825] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  82 Ia 23.7188 mA
[14:30:37.925] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  84 Ia 24.5188 mA
[14:30:38.027] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 21.3187 mA
[14:30:38.127] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  94 Ia 24.5188 mA
[14:30:38.229] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  92 Ia 24.5188 mA
[14:30:38.330] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  90 Ia 23.7188 mA
[14:30:38.430] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  92 Ia 24.5188 mA
[14:30:38.531] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  90 Ia 23.7188 mA
[14:30:38.631] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  92 Ia 24.5188 mA
[14:30:38.732] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  90 Ia 23.7188 mA
[14:30:38.833] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  92 Ia 24.5188 mA
[14:30:38.934] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  90 Ia 23.7188 mA
[14:30:39.034] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  92 Ia 23.7188 mA
[14:30:39.135] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  94 Ia 24.5188 mA
[14:30:39.236] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.1188 mA
[14:30:39.337] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  89 Ia 24.5188 mA
[14:30:39.437] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  87 Ia 24.5188 mA
[14:30:39.538] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  85 Ia 23.7188 mA
[14:30:39.639] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  87 Ia 24.5188 mA
[14:30:39.739] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  85 Ia 23.7188 mA
[14:30:39.840] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  87 Ia 24.5188 mA
[14:30:39.941] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  85 Ia 23.7188 mA
[14:30:40.042] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  87 Ia 24.5188 mA
[14:30:40.143] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  85 Ia 23.7188 mA
[14:30:40.244] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  87 Ia 24.5188 mA
[14:30:40.345] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  85 Ia 23.7188 mA
[14:30:40.446] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.9188 mA
[14:30:40.547] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  85 Ia 24.5188 mA
[14:30:40.648] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  83 Ia 24.5188 mA
[14:30:40.749] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  81 Ia 23.7188 mA
[14:30:40.850] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  83 Ia 23.7188 mA
[14:30:40.951] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  85 Ia 24.5188 mA
[14:30:41.052] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  83 Ia 24.5188 mA
[14:30:41.153] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  81 Ia 23.7188 mA
[14:30:41.253] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  83 Ia 23.7188 mA
[14:30:41.354] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  85 Ia 24.5188 mA
[14:30:41.454] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  83 Ia 24.5188 mA
[14:30:41.555] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  81 Ia 23.7188 mA
[14:30:41.656] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.9188 mA
[14:30:41.757] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  85 Ia 25.3187 mA
[14:30:41.858] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  78 Ia 22.9188 mA
[14:30:41.958] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  85 Ia 25.3187 mA
[14:30:42.059] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  78 Ia 22.9188 mA
[14:30:42.159] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  85 Ia 25.3187 mA
[14:30:42.260] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  78 Ia 22.9188 mA
[14:30:42.361] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  85 Ia 24.5188 mA
[14:30:42.462] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  83 Ia 24.5188 mA
[14:30:42.563] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  81 Ia 24.5188 mA
[14:30:42.664] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  79 Ia 23.7188 mA
[14:30:42.764] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  81 Ia 24.5188 mA
[14:30:42.865] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.9188 mA
[14:30:42.966] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  85 Ia 25.3187 mA
[14:30:43.068] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  78 Ia 22.9188 mA
[14:30:43.169] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  85 Ia 25.3187 mA
[14:30:43.269] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  78 Ia 22.9188 mA
[14:30:43.370] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  85 Ia 25.3187 mA
[14:30:43.471] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  78 Ia 22.9188 mA
[14:30:43.572] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  85 Ia 25.3187 mA
[14:30:43.672] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  78 Ia 22.9188 mA
[14:30:43.773] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  85 Ia 25.3187 mA
[14:30:43.873] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  78 Ia 22.9188 mA
[14:30:43.974] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  85 Ia 25.3187 mA
[14:30:44.076] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.9188 mA
[14:30:44.176] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  85 Ia 25.3187 mA
[14:30:44.278] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  78 Ia 23.7188 mA
[14:30:44.378] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  80 Ia 23.7188 mA
[14:30:44.479] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  82 Ia 24.5188 mA
[14:30:44.580] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  80 Ia 23.7188 mA
[14:30:44.682] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  82 Ia 25.3187 mA
[14:30:44.782] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  75 Ia 22.1188 mA
[14:30:44.883] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  86 Ia 25.3187 mA
[14:30:44.983] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  79 Ia 23.7188 mA
[14:30:45.084] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  81 Ia 24.5188 mA
[14:30:45.185] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  79 Ia 23.7188 mA
[14:30:45.287] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.9188 mA
[14:30:45.388] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  85 Ia 25.3187 mA
[14:30:45.489] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  78 Ia 22.9188 mA
[14:30:45.589] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  85 Ia 25.3187 mA
[14:30:45.690] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  78 Ia 22.9188 mA
[14:30:45.791] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  85 Ia 24.5188 mA
[14:30:45.892] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  83 Ia 24.5188 mA
[14:30:45.993] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  81 Ia 23.7188 mA
[14:30:46.094] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  83 Ia 24.5188 mA
[14:30:46.194] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  81 Ia 23.7188 mA
[14:30:46.295] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  83 Ia 24.5188 mA
[14:30:46.397] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  81 Ia 23.7188 mA
[14:30:46.498] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.9188 mA
[14:30:46.598] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  85 Ia 24.5188 mA
[14:30:46.699] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  83 Ia 24.5188 mA
[14:30:46.800] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  81 Ia 23.7188 mA
[14:30:46.901] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  83 Ia 24.5188 mA
[14:30:46.002] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  81 Ia 23.7188 mA
[14:30:47.103] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  83 Ia 23.7188 mA
[14:30:47.204] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  85 Ia 24.5188 mA
[14:30:47.304] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  83 Ia 24.5188 mA
[14:30:47.405] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  81 Ia 23.7188 mA
[14:30:47.506] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  83 Ia 23.7188 mA
[14:30:47.607] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  85 Ia 24.5188 mA
[14:30:47.708] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 20.5187 mA
[14:30:47.809] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  99 Ia 25.3187 mA
[14:30:47.909] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  92 Ia 23.7188 mA
[14:30:48.010] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  94 Ia 24.5188 mA
[14:30:48.111] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  92 Ia 23.7188 mA
[14:30:48.211] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  94 Ia 24.5188 mA
[14:30:48.312] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  92 Ia 23.7188 mA
[14:30:48.413] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  94 Ia 24.5188 mA
[14:30:48.513] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  92 Ia 24.5188 mA
[14:30:48.614] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  90 Ia 23.7188 mA
[14:30:48.714] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  92 Ia 24.5188 mA
[14:30:48.815] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  90 Ia 23.7188 mA
[14:30:48.917] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.9188 mA
[14:30:49.017] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  85 Ia 24.5188 mA
[14:30:49.118] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  83 Ia 24.5188 mA
[14:30:49.219] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  81 Ia 23.7188 mA
[14:30:49.320] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  83 Ia 24.5188 mA
[14:30:49.421] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  81 Ia 23.7188 mA
[14:30:49.521] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  83 Ia 24.5188 mA
[14:30:49.622] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  81 Ia 23.7188 mA
[14:30:49.723] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  83 Ia 24.5188 mA
[14:30:49.824] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  81 Ia 23.7188 mA
[14:30:49.925] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  83 Ia 24.5188 mA
[14:30:50.025] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  81 Ia 23.7188 mA
[14:30:50.127] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.9188 mA
[14:30:50.227] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  85 Ia 24.5188 mA
[14:30:50.328] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  83 Ia 24.5188 mA
[14:30:50.429] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  81 Ia 24.5188 mA
[14:30:50.531] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  79 Ia 22.9188 mA
[14:30:50.631] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  86 Ia 25.3187 mA
[14:30:50.732] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  79 Ia 22.9188 mA
[14:30:50.834] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  86 Ia 25.3187 mA
[14:30:50.935] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  79 Ia 22.9188 mA
[14:30:51.035] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  86 Ia 25.3187 mA
[14:30:51.136] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  79 Ia 23.7188 mA
[14:30:51.236] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  81 Ia 23.7188 mA
[14:30:51.337] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.1188 mA
[14:30:51.438] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  89 Ia 24.5188 mA
[14:30:51.539] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  87 Ia 24.5188 mA
[14:30:51.640] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  85 Ia 23.7188 mA
[14:30:51.740] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  87 Ia 24.5188 mA
[14:30:51.840] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  85 Ia 23.7188 mA
[14:30:51.941] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  87 Ia 24.5188 mA
[14:30:52.041] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  85 Ia 23.7188 mA
[14:30:52.142] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  87 Ia 24.5188 mA
[14:30:52.243] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  85 Ia 24.5188 mA
[14:30:52.343] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  83 Ia 23.7188 mA
[14:30:52.444] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  85 Ia 23.7188 mA
[14:30:52.545] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.1188 mA
[14:30:52.647] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  89 Ia 24.5188 mA
[14:30:52.748] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  87 Ia 24.5188 mA
[14:30:52.849] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  85 Ia 23.7188 mA
[14:30:52.949] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  87 Ia 24.5188 mA
[14:30:53.050] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  85 Ia 23.7188 mA
[14:30:53.151] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  87 Ia 24.5188 mA
[14:30:53.252] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  85 Ia 23.7188 mA
[14:30:53.353] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  87 Ia 24.5188 mA
[14:30:53.454] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  85 Ia 23.7188 mA
[14:30:53.555] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  87 Ia 24.5188 mA
[14:30:53.655] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  85 Ia 24.5188 mA
[14:30:53.756] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 21.3187 mA
[14:30:53.858] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  94 Ia 24.5188 mA
[14:30:53.959] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  92 Ia 23.7188 mA
[14:30:54.060] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  94 Ia 24.5188 mA
[14:30:54.161] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  92 Ia 23.7188 mA
[14:30:54.262] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  94 Ia 24.5188 mA
[14:30:54.363] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  92 Ia 24.5188 mA
[14:30:54.463] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  90 Ia 23.7188 mA
[14:30:54.564] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  92 Ia 23.7188 mA
[14:30:54.665] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  94 Ia 24.5188 mA
[14:30:54.765] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  92 Ia 23.7188 mA
[14:30:54.866] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  94 Ia 24.5188 mA
[14:30:54.967] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.1188 mA
[14:30:55.067] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  89 Ia 24.5188 mA
[14:30:55.168] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  87 Ia 24.5188 mA
[14:30:55.269] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  85 Ia 24.5188 mA
[14:30:55.370] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  83 Ia 23.7188 mA
[14:30:55.470] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  85 Ia 24.5188 mA
[14:30:55.571] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  83 Ia 23.7188 mA
[14:30:55.672] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  85 Ia 24.5188 mA
[14:30:55.773] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  83 Ia 23.7188 mA
[14:30:55.874] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  85 Ia 23.7188 mA
[14:30:55.976] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  87 Ia 24.5188 mA
[14:30:56.078] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  85 Ia 24.5188 mA
[14:30:56.103] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  84
[14:30:56.104] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  94
[14:30:56.104] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  85
[14:30:56.104] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  81
[14:30:56.104] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  81
[14:30:56.104] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  85
[14:30:56.104] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  79
[14:30:56.104] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  81
[14:30:56.105] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  85
[14:30:56.105] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  90
[14:30:56.105] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  81
[14:30:56.105] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  81
[14:30:56.105] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  85
[14:30:56.105] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  85
[14:30:56.105] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  94
[14:30:56.105] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  85
[14:30:57.932] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 390.7 mA = 24.4187 mA/ROC
[14:30:57.932] <TB1>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.1  20.1  20.9  19.3  20.1  20.9  19.3  19.3  20.1  20.1  19.3  20.1  20.1
[14:30:57.970] <TB1>     INFO:    ----------------------------------------------------------------------
[14:30:57.970] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[14:30:57.970] <TB1>     INFO:    ----------------------------------------------------------------------
[14:30:58.107] <TB1>     INFO: Expecting 231680 events.
[14:31:06.239] <TB1>     INFO: 231680 events read in total (7415ms).
[14:31:06.393] <TB1>     INFO: Test took 8421ms.
[14:31:06.594] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 99 and Delta(CalDel) = 62
[14:31:06.597] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 56
[14:31:06.601] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 91 and Delta(CalDel) = 56
[14:31:06.605] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 104 and Delta(CalDel) = 64
[14:31:06.608] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 101 and Delta(CalDel) = 62
[14:31:06.612] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 59
[14:31:06.618] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 104 and Delta(CalDel) = 59
[14:31:06.622] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 83 and Delta(CalDel) = 63
[14:31:06.626] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 65
[14:31:06.629] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 80 and Delta(CalDel) = 59
[14:31:06.636] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 108 and Delta(CalDel) = 63
[14:31:06.640] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 91 and Delta(CalDel) = 63
[14:31:06.643] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 70 and Delta(CalDel) = 63
[14:31:06.646] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 86 and Delta(CalDel) = 62
[14:31:06.650] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 95 and Delta(CalDel) = 62
[14:31:06.654] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 79 and Delta(CalDel) = 63
[14:31:06.698] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:31:06.734] <TB1>     INFO:    ----------------------------------------------------------------------
[14:31:06.734] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:31:06.734] <TB1>     INFO:    ----------------------------------------------------------------------
[14:31:06.871] <TB1>     INFO: Expecting 231680 events.
[14:31:14.990] <TB1>     INFO: 231680 events read in total (7404ms).
[14:31:14.995] <TB1>     INFO: Test took 8256ms.
[14:31:15.019] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31
[14:31:15.334] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29
[14:31:15.337] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 29.5
[14:31:15.341] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 32
[14:31:15.344] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[14:31:15.348] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 29
[14:31:15.352] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 117 +/- 28.5
[14:31:15.355] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31.5
[14:31:15.359] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 32.5
[14:31:15.363] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[14:31:15.367] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 32
[14:31:15.371] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30.5
[14:31:15.375] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[14:31:15.378] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30.5
[14:31:15.382] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30.5
[14:31:15.387] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 29.5
[14:31:15.428] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:31:15.428] <TB1>     INFO: CalDel:      145   130   131   144   142   123   117   149   145   129   144   140   143   140   135   140
[14:31:15.428] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:31:15.433] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C0.dat
[14:31:15.433] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C1.dat
[14:31:15.434] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C2.dat
[14:31:15.434] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C3.dat
[14:31:15.434] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C4.dat
[14:31:15.434] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C5.dat
[14:31:15.434] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C6.dat
[14:31:15.434] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C7.dat
[14:31:15.434] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C8.dat
[14:31:15.435] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C9.dat
[14:31:15.435] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C10.dat
[14:31:15.435] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C11.dat
[14:31:15.435] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C12.dat
[14:31:15.435] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C13.dat
[14:31:15.435] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C14.dat
[14:31:15.435] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C15.dat
[14:31:15.435] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:31:15.435] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:31:15.436] <TB1>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[14:31:15.436] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:31:15.525] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:31:15.525] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:31:15.525] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:31:15.525] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:31:15.528] <TB1>     INFO: ######################################################################
[14:31:15.528] <TB1>     INFO: PixTestTiming::doTest()
[14:31:15.528] <TB1>     INFO: ######################################################################
[14:31:15.528] <TB1>     INFO:    ----------------------------------------------------------------------
[14:31:15.528] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[14:31:15.528] <TB1>     INFO:    ----------------------------------------------------------------------
[14:31:15.528] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:31:17.424] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:31:19.699] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:31:21.973] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:31:24.247] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:31:26.520] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:31:28.793] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:31:31.067] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:31:33.340] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:31:35.615] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:31:37.890] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:31:40.164] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:31:42.437] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:31:44.710] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:31:46.984] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:31:49.258] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:31:51.531] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:31:54.368] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:31:55.887] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:31:57.407] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:31:58.928] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:32:00.447] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:32:01.966] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:32:03.486] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:32:05.005] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:32:06.526] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:32:08.047] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:32:09.568] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:32:11.088] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:32:12.612] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:32:14.133] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:32:15.662] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:32:17.188] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:32:18.715] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:32:20.238] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:32:21.769] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:32:23.291] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:32:24.811] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:32:26.332] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:32:27.853] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:32:29.374] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:32:31.648] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:32:33.921] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:32:36.194] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:32:38.470] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:32:40.743] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:32:43.017] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:32:45.290] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:32:47.563] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:32:49.836] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:32:52.110] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:32:54.383] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:32:56.656] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:32:58.929] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:33:01.203] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:33:03.477] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:33:05.750] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:33:08.023] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:33:10.296] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:33:12.569] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:33:14.843] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:33:17.116] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:33:19.389] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:33:21.662] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:33:23.936] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:33:26.208] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:33:28.481] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:33:30.754] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:33:33.028] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:33:35.303] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:33:37.576] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:33:39.849] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:33:42.122] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:33:43.642] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:33:45.161] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:33:46.681] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:33:48.201] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:33:49.720] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:33:51.240] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:33:52.759] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:33:54.279] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:33:58.055] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:33:59.575] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:34:01.095] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:34:02.617] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:34:04.136] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:34:05.656] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:34:07.177] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:34:08.698] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:34:10.218] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:34:13.994] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:34:17.769] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:34:21.545] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:34:25.322] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:34:29.098] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:34:32.874] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:34:36.650] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:34:38.170] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:34:39.691] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:34:41.210] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:34:42.730] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:34:44.251] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:34:45.772] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:34:47.292] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:34:48.814] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:34:51.087] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:34:53.360] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:34:55.634] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:34:57.908] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:35:00.182] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:35:02.455] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:35:04.729] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:35:06.002] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:35:09.275] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:35:11.548] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:35:13.822] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:35:16.095] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:35:18.368] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:35:20.644] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:35:22.916] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:35:25.189] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:35:27.463] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:35:29.736] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:35:32.011] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:35:34.284] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:35:36.558] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:35:38.832] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:35:41.105] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:35:43.764] <TB1>     INFO: TBM Phase Settings: 204
[14:35:43.764] <TB1>     INFO: 400MHz Phase: 3
[14:35:43.764] <TB1>     INFO: 160MHz Phase: 6
[14:35:43.764] <TB1>     INFO: Functional Phase Area: 4
[14:35:43.769] <TB1>     INFO: Test took 268241 ms.
[14:35:43.769] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:35:43.769] <TB1>     INFO:    ----------------------------------------------------------------------
[14:35:43.769] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[14:35:43.769] <TB1>     INFO:    ----------------------------------------------------------------------
[14:35:43.769] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:35:45.850] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:35:47.747] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:35:50.019] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:35:51.539] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:35:53.434] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:35:55.330] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:35:56.851] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:35:58.371] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:35:59.891] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:36:01.413] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:36:03.688] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:36:05.962] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:36:08.235] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:36:10.517] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:36:12.047] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:36:13.571] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:36:15.098] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:36:16.617] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:36:18.891] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:36:21.167] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:36:23.440] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:36:25.718] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:36:27.238] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:36:28.758] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:36:30.279] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:36:31.801] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:36:34.076] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:36:36.349] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:36:38.624] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:36:40.897] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:36:42.417] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:36:43.936] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:36:45.459] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:36:46.976] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:36:49.249] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:36:51.523] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:36:53.799] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:36:56.071] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:36:57.592] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:36:59.113] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:37:00.633] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:37:02.153] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:37:04.426] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:37:06.699] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:37:08.973] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:37:11.246] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:37:12.767] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:37:14.287] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:37:15.807] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:37:17.328] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:37:19.600] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:37:21.874] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:37:24.147] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:37:26.421] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:37:27.941] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:37:29.463] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:37:30.985] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:37:32.505] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:37:34.025] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:37:35.545] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:37:37.065] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:37:38.586] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:37:40.106] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:37:42.009] <TB1>     INFO: ROC Delay Settings: 219
[14:37:42.009] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[14:37:42.009] <TB1>     INFO: ROC Port 0 Delay: 3
[14:37:42.010] <TB1>     INFO: ROC Port 1 Delay: 3
[14:37:42.010] <TB1>     INFO: Functional ROC Area: 4
[14:37:42.014] <TB1>     INFO: Test took 118245 ms.
[14:37:42.014] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[14:37:42.014] <TB1>     INFO:    ----------------------------------------------------------------------
[14:37:42.014] <TB1>     INFO:    PixTestTiming::TimingTest()
[14:37:42.014] <TB1>     INFO:    ----------------------------------------------------------------------
[14:37:43.153] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4838 4838 4838 4838 4838 4839 4839 4839 e062 c000 a101 80c0 4838 4838 4838 4838 4838 4838 4838 4838 e062 c000 
[14:37:43.153] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4838 4838 4839 4839 4838 4838 4839 4839 e022 c000 a102 8000 4839 4839 4839 4839 4839 4839 4839 4839 e022 c000 
[14:37:43.153] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4838 4839 4838 4839 4838 4839 4838 4838 e022 c000 a103 8040 4839 4839 4839 4839 4839 4839 4839 4839 e022 c000 
[14:37:43.153] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:37:57.419] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:57.419] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:38:11.511] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:11.511] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:38:25.573] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:25.573] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:38:39.601] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:39.602] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:38:53.650] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:53.650] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:39:07.720] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:07.720] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:39:21.749] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:21.749] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:39:35.795] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:35.795] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:39:49.857] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:49.857] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:40:03.900] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:04.285] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:04.299] <TB1>     INFO: Decoding statistics:
[14:40:04.299] <TB1>     INFO:   General information:
[14:40:04.299] <TB1>     INFO: 	 16bit words read:         240000000
[14:40:04.299] <TB1>     INFO: 	 valid events total:       20000000
[14:40:04.299] <TB1>     INFO: 	 empty events:             20000000
[14:40:04.299] <TB1>     INFO: 	 valid events with pixels: 0
[14:40:04.299] <TB1>     INFO: 	 valid pixel hits:         0
[14:40:04.299] <TB1>     INFO:   Event errors: 	           0
[14:40:04.299] <TB1>     INFO: 	 start marker:             0
[14:40:04.299] <TB1>     INFO: 	 stop marker:              0
[14:40:04.299] <TB1>     INFO: 	 overflow:                 0
[14:40:04.299] <TB1>     INFO: 	 invalid 5bit words:       0
[14:40:04.299] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[14:40:04.299] <TB1>     INFO:   TBM errors: 		           0
[14:40:04.299] <TB1>     INFO: 	 flawed TBM headers:       0
[14:40:04.299] <TB1>     INFO: 	 flawed TBM trailers:      0
[14:40:04.299] <TB1>     INFO: 	 event ID mismatches:      0
[14:40:04.299] <TB1>     INFO:   ROC errors: 		           0
[14:40:04.299] <TB1>     INFO: 	 missing ROC header(s):    0
[14:40:04.299] <TB1>     INFO: 	 misplaced readback start: 0
[14:40:04.300] <TB1>     INFO:   Pixel decoding errors:	   0
[14:40:04.300] <TB1>     INFO: 	 pixel data incomplete:    0
[14:40:04.300] <TB1>     INFO: 	 pixel address:            0
[14:40:04.300] <TB1>     INFO: 	 pulse height fill bit:    0
[14:40:04.300] <TB1>     INFO: 	 buffer corruption:        0
[14:40:04.300] <TB1>     INFO:    ----------------------------------------------------------------------
[14:40:04.300] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:40:04.300] <TB1>     INFO:    ----------------------------------------------------------------------
[14:40:04.300] <TB1>     INFO:    ----------------------------------------------------------------------
[14:40:04.300] <TB1>     INFO:    Read back bit status: 1
[14:40:04.300] <TB1>     INFO:    ----------------------------------------------------------------------
[14:40:04.300] <TB1>     INFO:    ----------------------------------------------------------------------
[14:40:04.300] <TB1>     INFO:    Timings are good!
[14:40:04.300] <TB1>     INFO:    ----------------------------------------------------------------------
[14:40:04.300] <TB1>     INFO: Test took 142286 ms.
[14:40:04.300] <TB1>     INFO: PixTestTiming::TimingTest() done.
[14:40:04.300] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:40:04.300] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:40:04.300] <TB1>     INFO: PixTestTiming::doTest took 528775 ms.
[14:40:04.300] <TB1>     INFO: PixTestTiming::doTest() done
[14:40:04.300] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:40:04.300] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[14:40:04.300] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[14:40:04.301] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[14:40:04.301] <TB1>     INFO: Write out ROCDelayScan3_V0
[14:40:04.301] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:40:04.301] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:40:04.652] <TB1>     INFO: ######################################################################
[14:40:04.652] <TB1>     INFO: PixTestAlive::doTest()
[14:40:04.652] <TB1>     INFO: ######################################################################
[14:40:04.656] <TB1>     INFO:    ----------------------------------------------------------------------
[14:40:04.656] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:40:04.656] <TB1>     INFO:    ----------------------------------------------------------------------
[14:40:04.657] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:40:04.003] <TB1>     INFO: Expecting 41600 events.
[14:40:09.066] <TB1>     INFO: 41600 events read in total (3348ms).
[14:40:09.067] <TB1>     INFO: Test took 4410ms.
[14:40:09.075] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:09.075] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:40:09.075] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:40:09.447] <TB1>     INFO: PixTestAlive::aliveTest() done
[14:40:09.447] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    1    0
[14:40:09.447] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    1    0
[14:40:09.451] <TB1>     INFO:    ----------------------------------------------------------------------
[14:40:09.451] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:40:09.451] <TB1>     INFO:    ----------------------------------------------------------------------
[14:40:09.452] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:40:09.797] <TB1>     INFO: Expecting 41600 events.
[14:40:12.772] <TB1>     INFO: 41600 events read in total (2260ms).
[14:40:12.772] <TB1>     INFO: Test took 3320ms.
[14:40:12.772] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:12.772] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:40:12.772] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:40:12.772] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:40:13.181] <TB1>     INFO: PixTestAlive::maskTest() done
[14:40:13.181] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:40:13.184] <TB1>     INFO:    ----------------------------------------------------------------------
[14:40:13.184] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:40:13.184] <TB1>     INFO:    ----------------------------------------------------------------------
[14:40:13.185] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:40:13.533] <TB1>     INFO: Expecting 41600 events.
[14:40:17.588] <TB1>     INFO: 41600 events read in total (3341ms).
[14:40:17.589] <TB1>     INFO: Test took 4404ms.
[14:40:17.597] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:17.597] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:40:17.597] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:40:17.976] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[14:40:17.976] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:40:17.976] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:40:17.976] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:40:17.985] <TB1>     INFO: ######################################################################
[14:40:17.985] <TB1>     INFO: PixTestTrim::doTest()
[14:40:17.985] <TB1>     INFO: ######################################################################
[14:40:17.989] <TB1>     INFO:    ----------------------------------------------------------------------
[14:40:17.989] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:40:17.989] <TB1>     INFO:    ----------------------------------------------------------------------
[14:40:18.067] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:40:18.067] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:40:18.081] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:40:18.081] <TB1>     INFO:     run 1 of 1
[14:40:18.081] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:18.429] <TB1>     INFO: Expecting 5025280 events.
[14:41:02.588] <TB1>     INFO: 1367120 events read in total (43444ms).
[14:41:46.044] <TB1>     INFO: 2720784 events read in total (86900ms).
[14:42:29.820] <TB1>     INFO: 4087928 events read in total (130676ms).
[14:42:59.773] <TB1>     INFO: 5025280 events read in total (160629ms).
[14:42:59.824] <TB1>     INFO: Test took 161743ms.
[14:42:59.891] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:00.013] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:01.457] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:02.846] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:04.228] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:05.627] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:06.999] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:08.449] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:09.824] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:11.204] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:12.612] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:13.972] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:15.661] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:17.301] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:18.735] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:20.103] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:21.495] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:22.836] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306905088
[14:43:22.840] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4043 minThrLimit = 96.3817 minThrNLimit = 120.629 -> result = 96.4043 -> 96
[14:43:22.841] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.9941 minThrLimit = 85.9735 minThrNLimit = 116.373 -> result = 85.9941 -> 85
[14:43:22.842] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.746 minThrLimit = 86.6989 minThrNLimit = 113.724 -> result = 86.746 -> 86
[14:43:22.842] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5081 minThrLimit = 95.497 minThrNLimit = 122.734 -> result = 95.5081 -> 95
[14:43:22.843] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.721 minThrLimit = 92.7058 minThrNLimit = 117.657 -> result = 92.721 -> 92
[14:43:22.843] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.061 minThrLimit = 100.057 minThrNLimit = 130.244 -> result = 100.061 -> 100
[14:43:22.843] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.5771 minThrLimit = 91.5475 minThrNLimit = 117.438 -> result = 91.5771 -> 91
[14:43:22.844] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.076 minThrLimit = 98.0671 minThrNLimit = 121.763 -> result = 98.076 -> 98
[14:43:22.844] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.148 minThrLimit = 101.136 minThrNLimit = 126.303 -> result = 101.148 -> 101
[14:43:22.845] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9522 minThrLimit = 88.6657 minThrNLimit = 110.415 -> result = 88.9522 -> 88
[14:43:22.845] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.965 minThrLimit = 99.9574 minThrNLimit = 129.99 -> result = 99.965 -> 99
[14:43:22.845] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.6106 minThrLimit = 93.573 minThrNLimit = 116.274 -> result = 93.6106 -> 93
[14:43:22.846] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.711 minThrLimit = 92.7034 minThrNLimit = 115.972 -> result = 92.711 -> 92
[14:43:22.846] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2678 minThrLimit = 91.225 minThrNLimit = 118.709 -> result = 91.2678 -> 91
[14:43:22.847] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.8267 minThrLimit = 99.8118 minThrNLimit = 124.513 -> result = 99.8267 -> 99
[14:43:22.847] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.7012 minThrLimit = 82.6828 minThrNLimit = 110.598 -> result = 82.7012 -> 82
[14:43:22.847] <TB1>     INFO: ROC 0 VthrComp = 96
[14:43:22.850] <TB1>     INFO: ROC 1 VthrComp = 85
[14:43:22.851] <TB1>     INFO: ROC 2 VthrComp = 86
[14:43:22.852] <TB1>     INFO: ROC 3 VthrComp = 95
[14:43:22.853] <TB1>     INFO: ROC 4 VthrComp = 92
[14:43:22.853] <TB1>     INFO: ROC 5 VthrComp = 100
[14:43:22.853] <TB1>     INFO: ROC 6 VthrComp = 91
[14:43:22.853] <TB1>     INFO: ROC 7 VthrComp = 98
[14:43:22.853] <TB1>     INFO: ROC 8 VthrComp = 101
[14:43:22.853] <TB1>     INFO: ROC 9 VthrComp = 88
[14:43:22.853] <TB1>     INFO: ROC 10 VthrComp = 99
[14:43:22.853] <TB1>     INFO: ROC 11 VthrComp = 93
[14:43:22.853] <TB1>     INFO: ROC 12 VthrComp = 92
[14:43:22.853] <TB1>     INFO: ROC 13 VthrComp = 91
[14:43:22.854] <TB1>     INFO: ROC 14 VthrComp = 99
[14:43:22.854] <TB1>     INFO: ROC 15 VthrComp = 82
[14:43:22.854] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:43:22.854] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:43:22.868] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:43:22.868] <TB1>     INFO:     run 1 of 1
[14:43:22.869] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:23.213] <TB1>     INFO: Expecting 5025280 events.
[14:43:58.361] <TB1>     INFO: 880760 events read in total (34430ms).
[14:44:33.520] <TB1>     INFO: 1761024 events read in total (69589ms).
[14:45:08.704] <TB1>     INFO: 2641104 events read in total (104773ms).
[14:45:43.802] <TB1>     INFO: 3512696 events read in total (139871ms).
[14:46:18.917] <TB1>     INFO: 4380016 events read in total (174986ms).
[14:46:45.051] <TB1>     INFO: 5025280 events read in total (201120ms).
[14:46:45.130] <TB1>     INFO: Test took 202262ms.
[14:46:45.312] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:45.662] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:46:47.256] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:46:48.847] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:46:50.449] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:46:52.045] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:53.615] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:55.189] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:56.767] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:58.356] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:59.952] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:47:01.555] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:47:03.141] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:47:04.890] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:47:06.648] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:47:08.276] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:47:09.870] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:47:11.473] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312651776
[14:47:11.477] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.5751 for pixel 19/16 mean/min/max = 44.4232/32.2666/56.5797
[14:47:11.477] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.2728 for pixel 7/79 mean/min/max = 44.1753/32.8869/55.4636
[14:47:11.478] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 54.588 for pixel 12/79 mean/min/max = 43.7063/32.6063/54.8063
[14:47:11.478] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.8234 for pixel 20/1 mean/min/max = 43.9433/32.9877/54.899
[14:47:11.480] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.7551 for pixel 0/11 mean/min/max = 45.088/33.3739/56.8021
[14:47:11.480] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.2725 for pixel 2/4 mean/min/max = 44.0955/31.5757/56.6152
[14:47:11.481] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.8206 for pixel 5/35 mean/min/max = 45.3825/32.9059/57.8591
[14:47:11.481] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 53.5141 for pixel 51/49 mean/min/max = 42.8193/31.5683/54.0704
[14:47:11.481] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.564 for pixel 21/9 mean/min/max = 43.6019/31.6333/55.5705
[14:47:11.482] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.4261 for pixel 15/13 mean/min/max = 45.3256/34.9563/55.6948
[14:47:11.482] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.3624 for pixel 51/4 mean/min/max = 44.0012/32.49/55.5124
[14:47:11.483] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.7549 for pixel 24/4 mean/min/max = 45.3795/33.8232/56.9359
[14:47:11.485] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.9806 for pixel 22/29 mean/min/max = 44.9489/33.8929/56.0048
[14:47:11.486] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.4012 for pixel 12/2 mean/min/max = 43.9718/33.4742/54.4694
[14:47:11.486] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.8049 for pixel 34/5 mean/min/max = 44.1885/32.3499/56.0271
[14:47:11.486] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 53.1063 for pixel 17/3 mean/min/max = 43.1413/32.6848/53.5979
[14:47:11.487] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:11.619] <TB1>     INFO: Expecting 411648 events.
[14:47:19.410] <TB1>     INFO: 411648 events read in total (7073ms).
[14:47:19.420] <TB1>     INFO: Expecting 411648 events.
[14:47:27.300] <TB1>     INFO: 411648 events read in total (7225ms).
[14:47:27.310] <TB1>     INFO: Expecting 411648 events.
[14:47:34.749] <TB1>     INFO: 411648 events read in total (6796ms).
[14:47:34.762] <TB1>     INFO: Expecting 411648 events.
[14:47:42.224] <TB1>     INFO: 411648 events read in total (6804ms).
[14:47:42.241] <TB1>     INFO: Expecting 411648 events.
[14:47:49.847] <TB1>     INFO: 411648 events read in total (6953ms).
[14:47:49.864] <TB1>     INFO: Expecting 411648 events.
[14:47:57.559] <TB1>     INFO: 411648 events read in total (7034ms).
[14:47:57.581] <TB1>     INFO: Expecting 411648 events.
[14:48:05.235] <TB1>     INFO: 411648 events read in total (7007ms).
[14:48:05.257] <TB1>     INFO: Expecting 411648 events.
[14:48:12.873] <TB1>     INFO: 411648 events read in total (6965ms).
[14:48:12.896] <TB1>     INFO: Expecting 411648 events.
[14:48:20.564] <TB1>     INFO: 411648 events read in total (7013ms).
[14:48:20.590] <TB1>     INFO: Expecting 411648 events.
[14:48:28.248] <TB1>     INFO: 411648 events read in total (7010ms).
[14:48:28.277] <TB1>     INFO: Expecting 411648 events.
[14:48:35.965] <TB1>     INFO: 411648 events read in total (7046ms).
[14:48:35.996] <TB1>     INFO: Expecting 411648 events.
[14:48:43.659] <TB1>     INFO: 411648 events read in total (7023ms).
[14:48:43.697] <TB1>     INFO: Expecting 411648 events.
[14:48:51.359] <TB1>     INFO: 411648 events read in total (7027ms).
[14:48:51.395] <TB1>     INFO: Expecting 411648 events.
[14:48:59.079] <TB1>     INFO: 411648 events read in total (7047ms).
[14:48:59.121] <TB1>     INFO: Expecting 411648 events.
[14:49:06.774] <TB1>     INFO: 411648 events read in total (7028ms).
[14:49:06.820] <TB1>     INFO: Expecting 411648 events.
[14:49:14.480] <TB1>     INFO: 411648 events read in total (7035ms).
[14:49:14.526] <TB1>     INFO: Test took 123039ms.
[14:49:15.033] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0629 < 35 for itrim = 102; old thr = 34.0567 ... break
[14:49:15.077] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3691 < 35 for itrim = 108; old thr = 33.9985 ... break
[14:49:15.117] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0225 < 35 for itrim = 101; old thr = 34.5124 ... break
[14:49:15.164] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9514 < 35 for itrim = 100; old thr = 33.5119 ... break
[14:49:15.196] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5415 < 35 for itrim+1 = 84; old thr = 34.9476 ... break
[14:49:15.242] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.371 < 35 for itrim+1 = 106; old thr = 34.7301 ... break
[14:49:15.284] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0542 < 35 for itrim+1 = 107; old thr = 34.7387 ... break
[14:49:15.318] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.635 < 35 for itrim+1 = 84; old thr = 34.4979 ... break
[14:49:15.359] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8679 < 35 for itrim+1 = 97; old thr = 34.8745 ... break
[14:49:15.401] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2945 < 35 for itrim = 96; old thr = 34.281 ... break
[14:49:15.445] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2789 < 35 for itrim+1 = 101; old thr = 34.9911 ... break
[14:49:15.485] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0355 < 35 for itrim = 107; old thr = 34.4058 ... break
[14:49:15.528] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.438 < 35 for itrim = 103; old thr = 34.045 ... break
[14:49:15.574] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0212 < 35 for itrim = 102; old thr = 34.0379 ... break
[14:49:15.614] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.085 < 35 for itrim = 105; old thr = 34.6808 ... break
[14:49:15.662] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1784 < 35 for itrim+1 = 104; old thr = 34.8589 ... break
[14:49:15.738] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:49:15.748] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:49:15.748] <TB1>     INFO:     run 1 of 1
[14:49:15.749] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:49:16.091] <TB1>     INFO: Expecting 5025280 events.
[14:49:51.722] <TB1>     INFO: 868912 events read in total (34916ms).
[14:50:26.925] <TB1>     INFO: 1737176 events read in total (70119ms).
[14:51:02.208] <TB1>     INFO: 2605232 events read in total (105402ms).
[14:51:37.270] <TB1>     INFO: 3464648 events read in total (140464ms).
[14:52:12.278] <TB1>     INFO: 4319536 events read in total (175472ms).
[14:52:41.196] <TB1>     INFO: 5025280 events read in total (204390ms).
[14:52:41.273] <TB1>     INFO: Test took 205524ms.
[14:52:41.461] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:41.835] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:43.650] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:45.167] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:52:46.703] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:52:48.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:52:49.803] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:52:51.343] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:52:52.904] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:52:54.451] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:52:56.008] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:57.551] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:59.153] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:53:00.797] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:53:02.467] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:53:04.079] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:53:05.707] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:53:07.292] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256958464
[14:53:07.294] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.616292 .. 49.523716
[14:53:07.371] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:53:07.381] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:53:07.382] <TB1>     INFO:     run 1 of 1
[14:53:07.382] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:53:07.729] <TB1>     INFO: Expecting 1930240 events.
[14:53:48.568] <TB1>     INFO: 1150912 events read in total (40124ms).
[14:54:16.383] <TB1>     INFO: 1930240 events read in total (67939ms).
[14:54:16.402] <TB1>     INFO: Test took 69020ms.
[14:54:16.441] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:16.523] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:54:17.517] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:54:18.515] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:54:19.511] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:54:20.502] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:54:21.497] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:54:22.496] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:54:23.488] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:54:24.480] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:54:25.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:54:26.470] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:54:27.464] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:54:28.456] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:54:29.452] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:54:30.442] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:54:31.430] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:54:32.427] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234938368
[14:54:32.512] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.604956 .. 44.562561
[14:54:32.586] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:54:32.597] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:54:32.597] <TB1>     INFO:     run 1 of 1
[14:54:32.597] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:54:32.939] <TB1>     INFO: Expecting 1630720 events.
[14:55:14.863] <TB1>     INFO: 1171264 events read in total (41209ms).
[14:55:31.191] <TB1>     INFO: 1630720 events read in total (57537ms).
[14:55:31.208] <TB1>     INFO: Test took 58611ms.
[14:55:31.242] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:31.316] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:55:32.275] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:55:33.242] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:55:34.212] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:55:35.175] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:55:36.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:55:37.073] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:55:38.064] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:55:39.073] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:55:40.073] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:55:41.063] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:55:42.057] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:55:43.045] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:55:44.032] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:55:45.021] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:55:46.005] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:55:47.006] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293580800
[14:55:47.090] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.252966 .. 39.880275
[14:55:47.168] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 49 (-1/-1) hits flags = 528 (plus default)
[14:55:47.178] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:55:47.179] <TB1>     INFO:     run 1 of 1
[14:55:47.179] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:55:47.538] <TB1>     INFO: Expecting 1297920 events.
[14:56:29.510] <TB1>     INFO: 1201752 events read in total (41257ms).
[14:56:33.184] <TB1>     INFO: 1297920 events read in total (44931ms).
[14:56:33.201] <TB1>     INFO: Test took 46023ms.
[14:56:33.236] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:33.288] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:56:34.210] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:56:35.126] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:56:36.043] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:56:36.956] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:56:37.851] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:56:38.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:39.673] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:40.583] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:41.492] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:42.400] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:43.311] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:44.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:45.125] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:46.033] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:56:46.937] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:56:47.852] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234938368
[14:56:47.933] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.571459 .. 39.084691
[14:56:48.008] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 49 (-1/-1) hits flags = 528 (plus default)
[14:56:48.019] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:56:48.019] <TB1>     INFO:     run 1 of 1
[14:56:48.019] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:56:48.362] <TB1>     INFO: Expecting 1264640 events.
[14:57:31.040] <TB1>     INFO: 1193352 events read in total (41963ms).
[14:57:33.772] <TB1>     INFO: 1264640 events read in total (44695ms).
[14:57:33.783] <TB1>     INFO: Test took 45764ms.
[14:57:33.809] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:33.867] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:57:34.766] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:57:35.671] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:57:36.577] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:57:37.485] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:57:38.374] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:57:39.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:57:40.183] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:57:41.082] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:57:41.980] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:57:42.877] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:57:43.778] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:57:44.675] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:57:45.575] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:57:46.477] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:57:47.373] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:57:48.282] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295297024
[14:57:48.364] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:57:48.364] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:57:48.375] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:57:48.375] <TB1>     INFO:     run 1 of 1
[14:57:48.375] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:57:48.718] <TB1>     INFO: Expecting 1364480 events.
[14:58:29.069] <TB1>     INFO: 1074536 events read in total (39636ms).
[14:58:39.623] <TB1>     INFO: 1364480 events read in total (50190ms).
[14:58:39.636] <TB1>     INFO: Test took 51261ms.
[14:58:39.669] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:39.739] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:58:40.702] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:58:41.670] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:58:42.637] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:58:43.599] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:58:44.562] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:58:45.530] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:58:46.492] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:58:47.461] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:58:48.426] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:58:49.391] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:58:50.355] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:58:51.322] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:58:52.281] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:58:53.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:58:54.204] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:58:55.175] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 269328384
[14:58:55.209] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C0.dat
[14:58:55.209] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C1.dat
[14:58:55.209] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C2.dat
[14:58:55.209] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C3.dat
[14:58:55.209] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C4.dat
[14:58:55.209] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C5.dat
[14:58:55.209] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C6.dat
[14:58:55.209] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C7.dat
[14:58:55.209] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C8.dat
[14:58:55.209] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C9.dat
[14:58:55.210] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C10.dat
[14:58:55.210] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C11.dat
[14:58:55.210] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C12.dat
[14:58:55.210] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C13.dat
[14:58:55.210] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C14.dat
[14:58:55.210] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C15.dat
[14:58:55.210] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C0.dat
[14:58:55.217] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C1.dat
[14:58:55.224] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C2.dat
[14:58:55.231] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C3.dat
[14:58:55.238] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C4.dat
[14:58:55.245] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C5.dat
[14:58:55.252] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C6.dat
[14:58:55.259] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C7.dat
[14:58:55.266] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C8.dat
[14:58:55.273] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C9.dat
[14:58:55.279] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C10.dat
[14:58:55.286] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C11.dat
[14:58:55.293] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C12.dat
[14:58:55.300] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C13.dat
[14:58:55.307] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C14.dat
[14:58:55.314] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C15.dat
[14:58:55.321] <TB1>     INFO: PixTestTrim::trimTest() done
[14:58:55.321] <TB1>     INFO: vtrim:     102 108 101 100  84 106 107  84  97  96 101 107 103 102 105 104 
[14:58:55.321] <TB1>     INFO: vthrcomp:   96  85  86  95  92 100  91  98 101  88  99  93  92  91  99  82 
[14:58:55.321] <TB1>     INFO: vcal mean:  34.94  34.98  34.95  34.98  34.82  34.91  35.00  34.95  34.94  34.99  34.97  35.01  34.95  35.00  34.95  34.96 
[14:58:55.321] <TB1>     INFO: vcal RMS:    0.83   0.78   0.79   0.81   1.30   0.80   0.81   0.80   0.85   0.81   0.77   0.82   0.81   0.75   1.02   0.75 
[14:58:55.321] <TB1>     INFO: bits mean:  10.06   9.95  10.01   9.95   8.60   9.81   9.42  10.16  10.39   9.28   9.42   9.18   9.39   9.59  10.06  10.29 
[14:58:55.321] <TB1>     INFO: bits RMS:    2.50   2.47   2.50   2.47   3.31   2.80   2.68   2.60   2.44   2.41   2.83   2.63   2.54   2.54   2.50   2.36 
[14:58:55.333] <TB1>     INFO:    ----------------------------------------------------------------------
[14:58:55.333] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:58:55.333] <TB1>     INFO:    ----------------------------------------------------------------------
[14:58:55.337] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:58:55.337] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:58:55.347] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:58:55.347] <TB1>     INFO:     run 1 of 1
[14:58:55.347] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:58:55.692] <TB1>     INFO: Expecting 4160000 events.
[14:59:42.394] <TB1>     INFO: 1112595 events read in total (45988ms).
[15:00:27.002] <TB1>     INFO: 2216530 events read in total (91596ms).
[15:01:13.366] <TB1>     INFO: 3310910 events read in total (136961ms).
[15:01:48.688] <TB1>     INFO: 4160000 events read in total (172282ms).
[15:01:48.758] <TB1>     INFO: Test took 173411ms.
[15:01:48.900] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:49.169] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:01:51.133] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:01:53.093] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:01:55.067] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:01:56.969] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:01:58.893] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:02:00.807] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:02:02.737] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:02:04.688] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:02:06.670] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:02:08.626] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:02:10.563] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:02:12.521] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:02:14.451] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:02:16.430] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:02:18.420] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:02:20.403] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 346185728
[15:02:20.404] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:02:20.480] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:02:20.480] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[15:02:20.491] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:02:20.491] <TB1>     INFO:     run 1 of 1
[15:02:20.491] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:02:20.838] <TB1>     INFO: Expecting 3515200 events.
[15:03:08.159] <TB1>     INFO: 1162605 events read in total (46600ms).
[15:03:54.829] <TB1>     INFO: 2310945 events read in total (93270ms).
[15:04:40.448] <TB1>     INFO: 3450325 events read in total (138889ms).
[15:04:43.299] <TB1>     INFO: 3515200 events read in total (141740ms).
[15:04:43.348] <TB1>     INFO: Test took 142858ms.
[15:04:43.454] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:43.653] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:04:45.384] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:04:47.126] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:04:48.860] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:04:50.595] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:04:52.312] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:04:54.010] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:04:55.738] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:04:57.438] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:04:59.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:05:00.852] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:05:02.574] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:05:04.284] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:05:06.019] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:05:07.747] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:05:09.448] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:05:11.220] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354418688
[15:05:11.221] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:05:11.295] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:05:11.295] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[15:05:11.309] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:05:11.309] <TB1>     INFO:     run 1 of 1
[15:05:11.309] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:05:11.652] <TB1>     INFO: Expecting 3265600 events.
[15:06:00.410] <TB1>     INFO: 1211540 events read in total (48042ms).
[15:06:48.439] <TB1>     INFO: 2402625 events read in total (96071ms).
[15:07:23.095] <TB1>     INFO: 3265600 events read in total (130727ms).
[15:07:23.134] <TB1>     INFO: Test took 131826ms.
[15:07:23.222] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:23.386] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:07:25.033] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:07:26.704] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:07:28.371] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:07:30.011] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:07:31.639] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:07:33.257] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:07:34.890] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:07:36.503] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:07:38.102] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:07:39.756] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:07:41.387] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:07:43.016] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:07:44.693] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:07:46.353] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:07:47.958] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:07:49.646] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 304021504
[15:07:49.647] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:07:49.720] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:07:49.721] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[15:07:49.732] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:07:49.732] <TB1>     INFO:     run 1 of 1
[15:07:49.732] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:07:50.075] <TB1>     INFO: Expecting 3224000 events.
[15:08:39.110] <TB1>     INFO: 1217420 events read in total (48320ms).
[15:09:26.878] <TB1>     INFO: 2411025 events read in total (96089ms).
[15:09:59.386] <TB1>     INFO: 3224000 events read in total (128597ms).
[15:09:59.430] <TB1>     INFO: Test took 129699ms.
[15:09:59.517] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:59.671] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:10:01.304] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:10:02.970] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:10:04.632] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:10:06.259] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:10:07.899] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:10:09.512] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:10:11.141] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:10:12.755] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:10:14.356] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:10:15.004] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:10:17.634] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:10:19.258] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:10:20.908] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:10:22.574] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:10:24.188] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:10:25.877] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299499520
[15:10:25.877] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:10:25.951] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:10:25.951] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[15:10:25.963] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:10:25.963] <TB1>     INFO:     run 1 of 1
[15:10:25.963] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:10:26.310] <TB1>     INFO: Expecting 3244800 events.
[15:11:15.525] <TB1>     INFO: 1215215 events read in total (48500ms).
[15:12:03.271] <TB1>     INFO: 2409360 events read in total (96246ms).
[15:12:35.913] <TB1>     INFO: 3244800 events read in total (128888ms).
[15:12:35.951] <TB1>     INFO: Test took 129988ms.
[15:12:36.037] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:36.181] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:12:37.818] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:12:39.479] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:12:41.138] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:12:42.775] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:12:44.400] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:12:46.017] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:12:47.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:12:49.255] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:12:50.870] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:12:52.514] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:12:54.147] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:12:55.782] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:12:57.442] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:12:59.096] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:13:00.698] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:13:02.419] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303919104
[15:13:02.420] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.75214, thr difference RMS: 1.51566
[15:13:02.422] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.88676, thr difference RMS: 1.24839
[15:13:02.422] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.56497, thr difference RMS: 1.24861
[15:13:02.422] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.9415, thr difference RMS: 1.57518
[15:13:02.423] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 7.52975, thr difference RMS: 1.72127
[15:13:02.423] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.08427, thr difference RMS: 1.61735
[15:13:02.423] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.83717, thr difference RMS: 1.49077
[15:13:02.423] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.82964, thr difference RMS: 1.47534
[15:13:02.423] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.62824, thr difference RMS: 1.67507
[15:13:02.424] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.2688, thr difference RMS: 1.37547
[15:13:02.424] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.25338, thr difference RMS: 1.55112
[15:13:02.424] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.54681, thr difference RMS: 1.54641
[15:13:02.424] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.77692, thr difference RMS: 1.38295
[15:13:02.425] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.324, thr difference RMS: 1.3425
[15:13:02.425] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.02224, thr difference RMS: 1.60952
[15:13:02.425] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.1294, thr difference RMS: 1.28447
[15:13:02.425] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.84769, thr difference RMS: 1.50527
[15:13:02.426] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.93612, thr difference RMS: 1.25058
[15:13:02.426] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.55013, thr difference RMS: 1.25621
[15:13:02.426] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.87437, thr difference RMS: 1.5894
[15:13:02.426] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.50628, thr difference RMS: 1.71848
[15:13:02.426] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.1111, thr difference RMS: 1.59911
[15:13:02.427] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.82594, thr difference RMS: 1.4872
[15:13:02.427] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.76017, thr difference RMS: 1.47652
[15:13:02.427] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.6521, thr difference RMS: 1.68663
[15:13:02.427] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.26402, thr difference RMS: 1.39498
[15:13:02.428] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.27758, thr difference RMS: 1.55236
[15:13:02.428] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.52629, thr difference RMS: 1.54235
[15:13:02.428] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.76622, thr difference RMS: 1.35506
[15:13:02.428] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.25934, thr difference RMS: 1.32108
[15:13:02.429] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.07491, thr difference RMS: 1.60487
[15:13:02.429] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.05107, thr difference RMS: 1.26738
[15:13:02.429] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.92384, thr difference RMS: 1.50346
[15:13:02.429] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.97314, thr difference RMS: 1.2478
[15:13:02.429] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.63693, thr difference RMS: 1.23135
[15:13:02.430] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.88983, thr difference RMS: 1.5913
[15:13:02.430] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 11.5747, thr difference RMS: 7.41827
[15:13:02.430] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.20935, thr difference RMS: 1.60645
[15:13:02.431] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.98013, thr difference RMS: 1.46784
[15:13:02.431] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.87807, thr difference RMS: 1.47473
[15:13:02.431] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.83723, thr difference RMS: 1.66587
[15:13:02.431] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.39623, thr difference RMS: 1.37023
[15:13:02.431] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.29954, thr difference RMS: 1.54897
[15:13:02.432] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.66123, thr difference RMS: 1.55047
[15:13:02.432] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.86047, thr difference RMS: 1.34419
[15:13:02.432] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.29904, thr difference RMS: 1.3188
[15:13:02.432] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.20011, thr difference RMS: 1.59704
[15:13:02.432] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.0458, thr difference RMS: 1.265
[15:13:02.433] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.92588, thr difference RMS: 1.4951
[15:13:02.433] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.05018, thr difference RMS: 1.23511
[15:13:02.433] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.62197, thr difference RMS: 1.22097
[15:13:02.433] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.89792, thr difference RMS: 1.58202
[15:13:02.434] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 7.50728, thr difference RMS: 1.70996
[15:13:02.434] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.19839, thr difference RMS: 1.60407
[15:13:02.434] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.09054, thr difference RMS: 1.45535
[15:13:02.434] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.89373, thr difference RMS: 1.47277
[15:13:02.434] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.90678, thr difference RMS: 1.65841
[15:13:02.435] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.45103, thr difference RMS: 1.38441
[15:13:02.435] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.44395, thr difference RMS: 1.5348
[15:13:02.435] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.78086, thr difference RMS: 1.54351
[15:13:02.436] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.87494, thr difference RMS: 1.3594
[15:13:02.436] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.36795, thr difference RMS: 1.31829
[15:13:02.436] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.35385, thr difference RMS: 1.58652
[15:13:02.436] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.06619, thr difference RMS: 1.25268
[15:13:02.581] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[15:13:02.584] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1964 seconds
[15:13:02.585] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:13:03.330] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:13:03.330] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:13:03.335] <TB1>     INFO: ######################################################################
[15:13:03.335] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[15:13:03.336] <TB1>     INFO: ######################################################################
[15:13:03.336] <TB1>     INFO:    ----------------------------------------------------------------------
[15:13:03.337] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:13:03.337] <TB1>     INFO:    ----------------------------------------------------------------------
[15:13:03.338] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:13:03.360] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:13:03.362] <TB1>     INFO:     run 1 of 1
[15:13:03.362] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:13:03.736] <TB1>     INFO: Expecting 59072000 events.
[15:13:33.877] <TB1>     INFO: 1072600 events read in total (29425ms).
[15:14:02.576] <TB1>     INFO: 2141400 events read in total (58124ms).
[15:14:32.249] <TB1>     INFO: 3210800 events read in total (87797ms).
[15:15:01.130] <TB1>     INFO: 4282600 events read in total (116678ms).
[15:15:30.890] <TB1>     INFO: 5351000 events read in total (146438ms).
[15:15:59.793] <TB1>     INFO: 6421000 events read in total (175341ms).
[15:16:29.049] <TB1>     INFO: 7491800 events read in total (204597ms).
[15:16:57.984] <TB1>     INFO: 8560400 events read in total (233532ms).
[15:17:27.361] <TB1>     INFO: 9630800 events read in total (262909ms).
[15:17:56.259] <TB1>     INFO: 10701200 events read in total (291807ms).
[15:18:25.318] <TB1>     INFO: 11769600 events read in total (320866ms).
[15:18:54.580] <TB1>     INFO: 12838600 events read in total (350128ms).
[15:19:24.287] <TB1>     INFO: 13910200 events read in total (379835ms).
[15:19:53.630] <TB1>     INFO: 14978400 events read in total (409178ms).
[15:20:22.594] <TB1>     INFO: 16047400 events read in total (438142ms).
[15:20:51.622] <TB1>     INFO: 17119200 events read in total (467170ms).
[15:21:20.495] <TB1>     INFO: 18187400 events read in total (496043ms).
[15:21:49.439] <TB1>     INFO: 19256600 events read in total (524987ms).
[15:22:18.257] <TB1>     INFO: 20328200 events read in total (553805ms).
[15:22:46.996] <TB1>     INFO: 21396400 events read in total (582544ms).
[15:23:15.768] <TB1>     INFO: 22465800 events read in total (611316ms).
[15:23:44.533] <TB1>     INFO: 23537600 events read in total (640081ms).
[15:23:52.976] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[15:23:52.977] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:23:52.977] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03d 80b1 4e78 4e78 308 2084 4e78 4e78 308 206e 4e79 308 20a5 4e78 4e78 308 208c 4e79 308 2069 e022 c000 
[15:23:52.977] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a037 8000 4e79 4e79 308 2084 4e79 4e79 4e78 308 20a4 4e79 4e79 308 208d 4e78 308 2069 e022 c000 
[15:23:52.977] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a038 8040 4e78 308 2061 4e78 4e78 308 2086 4e78 4e78 4e78 308 2082 4e78 308 208c 4e78 308 2069 e022 c000 
[15:23:52.977] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a039 80b1 4e78 308 2060 4e78 4e78 4e78 308 206f 4e79 308 20a4 4e78 308 2082 4e78 4e79 308 2069 e022 c000 
[15:23:52.977] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03a 80c0 4e79 308 2061 4e79 308 2082 4e79 4e79 308 2081 4e78 5f9 4e79 308 208d 4e78 e022 c000 
[15:23:52.977] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03b 8000 4e78 308 2061 4e78 308 2084 4e78 4e78 4e7a 4e78 4e78 308 208c 4e7a 308 2069 e022 c000 
[15:23:52.977] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03c 8040 4e7a 308 2062 4e7a 308 2083 4e7a 4e7a 308 206d 4e78 4e7a 308 2081 4e7a 308 208d 4e78 308 2069 e022 c000 
[15:24:13.273] <TB1>     INFO: 24606200 events read in total (668821ms).
[15:24:42.800] <TB1>     INFO: 25675600 events read in total (698348ms).
[15:25:12.094] <TB1>     INFO: 26746800 events read in total (727642ms).
[15:25:41.174] <TB1>     INFO: 27815400 events read in total (756722ms).
[15:26:10.151] <TB1>     INFO: 28885600 events read in total (785699ms).
[15:26:39.289] <TB1>     INFO: 29956600 events read in total (814837ms).
[15:27:08.022] <TB1>     INFO: 31024800 events read in total (843570ms).
[15:27:36.763] <TB1>     INFO: 32094200 events read in total (872311ms).
[15:27:47.918] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:27:47.918] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a10a 80c0 4e78 4e78 4e78 4e78 493 2485 4e78 493 2482 4e78 493 24c5 4e78 493 2481 4e78 493 24a0 e022 c000 
[15:27:47.918] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a104 8040 4e7a 493 248d 4e7a 493 246d 4e7a 493 246f 4e7a 493 2484 4e7a 493 2480 4e7a 4e7a 4e7a 493 24a1 e022 c000 
[15:27:47.918] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a105 80b1 4e79 4e79 4e79 4e79 493 2484 4e79 4e79 4e79 4e79 e022 c000 
[15:27:47.918] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a106 80c0 4e78 4e78 493 246d 4e78 493 246f 4e78 493 2484 4e79 4e79 4e79 493 246f 4e79 e022 c000 
[15:27:47.918] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a107 8000 4e78 4e78 493 246d 4e79 493 246f 5e79 4e78 493 2480 4e78 4e79 4e79 493 24a1 e022 c000 
[15:27:47.918] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a108 8040 4e78 4e79 4e78 4e79 4e78 4e79 4e78 4e79 e022 c000 
[15:27:47.918] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a109 80b1 4e78 4e78 4e78 493 246f 4e78 493 2485 4e78 493 2480 4e78 493 24c3 4e78 493 2481 4e78 e022 c000 
[15:28:05.654] <TB1>     INFO: 33162200 events read in total (901202ms).
[15:28:34.774] <TB1>     INFO: 34229200 events read in total (930322ms).
[15:29:03.434] <TB1>     INFO: 35297400 events read in total (958982ms).
[15:29:32.161] <TB1>     INFO: 36365200 events read in total (987709ms).
[15:30:00.912] <TB1>     INFO: 37435200 events read in total (1016460ms).
[15:30:29.001] <TB1>     INFO: 38505400 events read in total (1045549ms).
[15:30:59.047] <TB1>     INFO: 39573800 events read in total (1074595ms).
[15:31:27.750] <TB1>     INFO: 40643200 events read in total (1103298ms).
[15:31:56.462] <TB1>     INFO: 41714000 events read in total (1132010ms).
[15:32:25.494] <TB1>     INFO: 42781800 events read in total (1161042ms).
[15:32:47.571] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[15:32:47.571] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:32:47.571] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ac 8040 4e7b 658 2064 4e7b 658 208d 4e7b 658 2088 4e7b 658 2084 4e78 658 20a3 4e7b 658 2081 4e7b 658 208c 4e78 658 2083 e022 c000 
[15:32:47.571] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a6 80c0 4e78 658 2064 4e78 658 208c 4e78 658 2088 4e78 658 2084 4e79 658 20a3 4e78 658 2081 4e78 658 208c 4e79 658 2084 e022 c000 
[15:32:47.571] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a7 8000 4e79 658 2063 4e79 658 208d 4e79 658 2088 4e79 658 2085 4e78 658 20a4 4e79 658 2080 4e79 658 208c 4e78 658 2084 e022 c000 
[15:32:47.571] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a8 8040 4e78 658 2062 4e78 658 208c 4e78 658 2088 4e78 658 2084 4e79 658 20a2 4e78 658 2080 4e78 658 208c 4e79 658 2082 e022 c000 
[15:32:47.571] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a0a9 80b1 4e79 658 2064 4e79 658 208e 4e79 658 2088 4e79 658 2084 4e78 658 20a2 4e79 658 2080 4e79 658 208b 4e78 658 2082 4e78 2020 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[15:32:47.571] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0aa 80c0 4e78 658 2064 4e78 658 208d 4e78 658 2088 4e78 658 2084 4e78 658 20a2 4e78 658 2080 4e78 658 208a 4e78 658 2083 e022 c000 
[15:32:47.571] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ab 8000 4e78 658 2063 4e78 658 208c 4e78 658 2088 4e78 658 2085 4e7b 658 20a3 4e78 658 2080 4e78 658 208c 4e7b e022 c000 
[15:32:54.021] <TB1>     INFO: 43850800 events read in total (1189569ms).
[15:33:23.019] <TB1>     INFO: 44922400 events read in total (1218567ms).
[15:33:52.055] <TB1>     INFO: 45990400 events read in total (1247603ms).
[15:34:21.113] <TB1>     INFO: 47058400 events read in total (1276661ms).
[15:34:50.941] <TB1>     INFO: 48130600 events read in total (1306489ms).
[15:35:20.025] <TB1>     INFO: 49199400 events read in total (1335573ms).
[15:35:48.645] <TB1>     INFO: 50267400 events read in total (1364193ms).
[15:36:17.358] <TB1>     INFO: 51338400 events read in total (1392906ms).
[15:36:46.042] <TB1>     INFO: 52407400 events read in total (1421590ms).
[15:37:14.799] <TB1>     INFO: 53475600 events read in total (1450347ms).
[15:37:43.288] <TB1>     INFO: 54545600 events read in total (1478836ms).
[15:38:11.911] <TB1>     INFO: 55616000 events read in total (1507459ms).
[15:38:40.417] <TB1>     INFO: 56684000 events read in total (1535965ms).
[15:39:09.561] <TB1>     INFO: 57753000 events read in total (1565109ms).
[15:39:38.212] <TB1>     INFO: 58824600 events read in total (1593760ms).
[15:39:45.219] <TB1>     INFO: 59072000 events read in total (1600767ms).
[15:39:45.238] <TB1>     INFO: Test took 1601876ms.
[15:39:45.295] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:45.419] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:39:45.419] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:46.595] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:39:46.595] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:47.740] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:39:47.740] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:48.925] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:39:48.926] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:50.099] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:39:50.099] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:51.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:39:51.265] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:52.429] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:39:52.429] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:53.604] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:39:53.605] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:54.776] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:39:54.776] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:55.944] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:39:55.944] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:57.092] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:39:57.092] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:58.263] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:39:58.263] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:59.448] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:39:59.448] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:00.622] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:40:00.622] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:01.802] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:40:01.802] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:02.979] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:40:02.979] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:04.183] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498429952
[15:40:04.226] <TB1>     INFO: PixTestScurves::scurves() done 
[15:40:04.226] <TB1>     INFO: Vcal mean:  35.21  35.11  35.07  35.07  34.91  35.00  35.12  35.08  35.04  35.10  35.05  35.16  35.01  35.13  35.09  35.03 
[15:40:04.226] <TB1>     INFO: Vcal RMS:    0.71   0.63   0.66   0.67   1.24   0.66   0.70   0.65   0.71   0.66   0.63   0.68   0.66   0.61   0.90   0.61 
[15:40:04.226] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:40:04.302] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:40:04.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:40:04.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:40:04.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:40:04.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:40:04.302] <TB1>     INFO: ######################################################################
[15:40:04.302] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:40:04.302] <TB1>     INFO: ######################################################################
[15:40:04.306] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:40:04.660] <TB1>     INFO: Expecting 41600 events.
[15:40:09.018] <TB1>     INFO: 41600 events read in total (3629ms).
[15:40:09.019] <TB1>     INFO: Test took 4713ms.
[15:40:09.032] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:09.033] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:40:09.033] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:40:09.051] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 42, 38] has eff 0/10
[15:40:09.052] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 42, 38]
[15:40:09.057] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[15:40:09.058] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:40:09.058] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:40:09.058] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:40:09.376] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:40:09.774] <TB1>     INFO: Expecting 41600 events.
[15:40:13.992] <TB1>     INFO: 41600 events read in total (3497ms).
[15:40:13.993] <TB1>     INFO: Test took 4616ms.
[15:40:13.002] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:13.002] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:40:13.002] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:40:14.007] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.324
[15:40:14.007] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:40:14.007] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.963
[15:40:14.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 181
[15:40:14.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.383
[15:40:14.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 187
[15:40:14.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.107
[15:40:14.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:40:14.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.246
[15:40:14.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[15:40:14.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.065
[15:40:14.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[15:40:14.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.923
[15:40:14.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 189
[15:40:14.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.243
[15:40:14.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[15:40:14.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.793
[15:40:14.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 186
[15:40:14.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.003
[15:40:14.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:40:14.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.979
[15:40:14.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 176
[15:40:14.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.506
[15:40:14.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 175
[15:40:14.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.902
[15:40:14.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[15:40:14.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 197.897
[15:40:14.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 197
[15:40:14.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.828
[15:40:14.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[15:40:14.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.915
[15:40:14.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 183
[15:40:14.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:40:14.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:40:14.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:40:14.089] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:40:14.441] <TB1>     INFO: Expecting 41600 events.
[15:40:18.527] <TB1>     INFO: 41600 events read in total (3371ms).
[15:40:18.529] <TB1>     INFO: Test took 4440ms.
[15:40:18.537] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:18.537] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:40:18.537] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:40:18.541] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:40:18.542] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 62minph_roc = 9
[15:40:18.542] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.7754
[15:40:18.542] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 68
[15:40:18.542] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.9851
[15:40:18.543] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,13] phvalue 78
[15:40:18.543] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.4075
[15:40:18.543] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 89
[15:40:18.543] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.0582
[15:40:18.543] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 79
[15:40:18.543] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.1643
[15:40:18.543] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 93
[15:40:18.543] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.8053
[15:40:18.543] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 76
[15:40:18.543] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.1681
[15:40:18.543] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 84
[15:40:18.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.1636
[15:40:18.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 78
[15:40:18.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.8529
[15:40:18.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,50] phvalue 85
[15:40:18.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.7718
[15:40:18.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,50] phvalue 67
[15:40:18.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.4994
[15:40:18.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 67
[15:40:18.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.2266
[15:40:18.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 71
[15:40:18.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.2791
[15:40:18.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 74
[15:40:18.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 95.701
[15:40:18.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 96
[15:40:18.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.7648
[15:40:18.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 76
[15:40:18.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.6364
[15:40:18.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 86
[15:40:18.547] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 0 0
[15:40:18.955] <TB1>     INFO: Expecting 2560 events.
[15:40:19.913] <TB1>     INFO: 2560 events read in total (243ms).
[15:40:19.913] <TB1>     INFO: Test took 1366ms.
[15:40:19.913] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:19.915] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 13, 1 1
[15:40:20.422] <TB1>     INFO: Expecting 2560 events.
[15:40:21.379] <TB1>     INFO: 2560 events read in total (242ms).
[15:40:21.379] <TB1>     INFO: Test took 1464ms.
[15:40:21.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:21.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 2 2
[15:40:21.888] <TB1>     INFO: Expecting 2560 events.
[15:40:22.847] <TB1>     INFO: 2560 events read in total (244ms).
[15:40:22.847] <TB1>     INFO: Test took 1467ms.
[15:40:22.849] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:22.849] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 3 3
[15:40:23.355] <TB1>     INFO: Expecting 2560 events.
[15:40:24.319] <TB1>     INFO: 2560 events read in total (249ms).
[15:40:24.320] <TB1>     INFO: Test took 1471ms.
[15:40:24.320] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:24.320] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 4 4
[15:40:24.827] <TB1>     INFO: Expecting 2560 events.
[15:40:25.783] <TB1>     INFO: 2560 events read in total (241ms).
[15:40:25.783] <TB1>     INFO: Test took 1463ms.
[15:40:25.784] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:25.784] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[15:40:26.292] <TB1>     INFO: Expecting 2560 events.
[15:40:27.250] <TB1>     INFO: 2560 events read in total (243ms).
[15:40:27.251] <TB1>     INFO: Test took 1467ms.
[15:40:27.251] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:27.251] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[15:40:27.758] <TB1>     INFO: Expecting 2560 events.
[15:40:28.715] <TB1>     INFO: 2560 events read in total (242ms).
[15:40:28.715] <TB1>     INFO: Test took 1464ms.
[15:40:28.715] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:28.716] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 7 7
[15:40:29.224] <TB1>     INFO: Expecting 2560 events.
[15:40:30.182] <TB1>     INFO: 2560 events read in total (243ms).
[15:40:30.182] <TB1>     INFO: Test took 1466ms.
[15:40:30.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:30.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 50, 8 8
[15:40:30.690] <TB1>     INFO: Expecting 2560 events.
[15:40:31.648] <TB1>     INFO: 2560 events read in total (242ms).
[15:40:31.649] <TB1>     INFO: Test took 1466ms.
[15:40:31.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:31.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 50, 9 9
[15:40:32.156] <TB1>     INFO: Expecting 2560 events.
[15:40:33.116] <TB1>     INFO: 2560 events read in total (245ms).
[15:40:33.117] <TB1>     INFO: Test took 1466ms.
[15:40:33.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:33.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 10 10
[15:40:33.624] <TB1>     INFO: Expecting 2560 events.
[15:40:34.583] <TB1>     INFO: 2560 events read in total (244ms).
[15:40:34.583] <TB1>     INFO: Test took 1466ms.
[15:40:34.584] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:34.584] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 11 11
[15:40:35.093] <TB1>     INFO: Expecting 2560 events.
[15:40:36.051] <TB1>     INFO: 2560 events read in total (242ms).
[15:40:36.052] <TB1>     INFO: Test took 1468ms.
[15:40:36.052] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:36.052] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 12 12
[15:40:36.559] <TB1>     INFO: Expecting 2560 events.
[15:40:37.516] <TB1>     INFO: 2560 events read in total (241ms).
[15:40:37.517] <TB1>     INFO: Test took 1465ms.
[15:40:37.519] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:37.519] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 13 13
[15:40:38.024] <TB1>     INFO: Expecting 2560 events.
[15:40:38.982] <TB1>     INFO: 2560 events read in total (243ms).
[15:40:38.982] <TB1>     INFO: Test took 1463ms.
[15:40:38.983] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:38.983] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 14 14
[15:40:39.490] <TB1>     INFO: Expecting 2560 events.
[15:40:40.447] <TB1>     INFO: 2560 events read in total (242ms).
[15:40:40.448] <TB1>     INFO: Test took 1465ms.
[15:40:40.448] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:40.448] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 15 15
[15:40:40.955] <TB1>     INFO: Expecting 2560 events.
[15:40:41.914] <TB1>     INFO: 2560 events read in total (244ms).
[15:40:41.915] <TB1>     INFO: Test took 1467ms.
[15:40:41.915] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:41.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:40:41.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:40:41.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:40:41.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:40:41.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:40:41.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[15:40:41.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[15:40:41.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[15:40:41.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:40:41.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[15:40:41.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[15:40:41.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:40:41.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[15:40:41.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:40:41.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:40:41.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[15:40:41.918] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:42.424] <TB1>     INFO: Expecting 655360 events.
[15:40:54.280] <TB1>     INFO: 655360 events read in total (11141ms).
[15:40:54.292] <TB1>     INFO: Expecting 655360 events.
[15:41:05.965] <TB1>     INFO: 655360 events read in total (11104ms).
[15:41:05.980] <TB1>     INFO: Expecting 655360 events.
[15:41:17.528] <TB1>     INFO: 655360 events read in total (10983ms).
[15:41:17.550] <TB1>     INFO: Expecting 655360 events.
[15:41:29.115] <TB1>     INFO: 655360 events read in total (11007ms).
[15:41:29.141] <TB1>     INFO: Expecting 655360 events.
[15:41:40.713] <TB1>     INFO: 655360 events read in total (11018ms).
[15:41:40.741] <TB1>     INFO: Expecting 655360 events.
[15:41:52.276] <TB1>     INFO: 655360 events read in total (10981ms).
[15:41:52.307] <TB1>     INFO: Expecting 655360 events.
[15:42:03.896] <TB1>     INFO: 655360 events read in total (11040ms).
[15:42:03.933] <TB1>     INFO: Expecting 655360 events.
[15:42:14.604] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[15:42:15.528] <TB1>     INFO: 655360 events read in total (11051ms).
[15:42:15.569] <TB1>     INFO: Expecting 655360 events.
[15:42:27.242] <TB1>     INFO: 655360 events read in total (11134ms).
[15:42:27.288] <TB1>     INFO: Expecting 655360 events.
[15:42:38.943] <TB1>     INFO: 655360 events read in total (11119ms).
[15:42:38.993] <TB1>     INFO: Expecting 655360 events.
[15:42:50.627] <TB1>     INFO: 655360 events read in total (11106ms).
[15:42:50.680] <TB1>     INFO: Expecting 655360 events.
[15:43:02.348] <TB1>     INFO: 655360 events read in total (11137ms).
[15:43:02.405] <TB1>     INFO: Expecting 655360 events.
[15:43:14.055] <TB1>     INFO: 655360 events read in total (11123ms).
[15:43:14.117] <TB1>     INFO: Expecting 655360 events.
[15:43:25.840] <TB1>     INFO: 655360 events read in total (11196ms).
[15:43:25.905] <TB1>     INFO: Expecting 655360 events.
[15:43:33.781] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[15:43:33.782] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (69) !=  TBM ID (244)
[15:43:37.167] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[15:43:37.167] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (69) !=  TBM ID (177)
[15:43:37.931] <TB1> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 10 triggers! Aborting data processing!
[15:43:37.945] <TB1>     INFO: 0 events read in total (11513ms).
[15:43:37.950] <TB1> CRITICAL: <hal.cc/SingleRocOnePixelDacDacScan:L1346> Incomplete DAQ data readout! Missing 65536 Events.
[15:43:37.989] <TB1> CRITICAL: <PixTestPhOptimization.cc/MaxPhVsDacDac:L868> pXar execption: Incomplete DAQ data readout in function SingleRocOnePixelDacDacScan
[15:43:37.989] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:43:38.199] <TB1>     INFO: Expecting 655360 events.
[15:43:50.077] <TB1>     INFO: 655360 events read in total (11163ms).
[15:43:50.089] <TB1>     INFO: Expecting 655360 events.
[15:44:01.836] <TB1>     INFO: 655360 events read in total (11175ms).
[15:44:01.854] <TB1>     INFO: Expecting 655360 events.
[15:44:13.543] <TB1>     INFO: 655360 events read in total (11127ms).
[15:44:13.562] <TB1>     INFO: Expecting 655360 events.
[15:44:25.318] <TB1>     INFO: 655360 events read in total (11196ms).
[15:44:25.344] <TB1>     INFO: Expecting 655360 events.
[15:44:36.218] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[15:44:36.964] <TB1>     INFO: 655360 events read in total (11071ms).
[15:44:36.991] <TB1>     INFO: Expecting 655360 events.
[15:44:48.667] <TB1>     INFO: 655360 events read in total (11124ms).
[15:44:48.699] <TB1>     INFO: Expecting 655360 events.
[15:45:00.430] <TB1>     INFO: 655360 events read in total (11182ms).
[15:45:00.467] <TB1>     INFO: Expecting 655360 events.
[15:45:12.150] <TB1>     INFO: 655360 events read in total (11140ms).
[15:45:12.190] <TB1>     INFO: Expecting 655360 events.
[15:45:23.971] <TB1>     INFO: 655360 events read in total (11239ms).
[15:45:24.025] <TB1>     INFO: Expecting 655360 events.
[15:45:35.769] <TB1>     INFO: 655360 events read in total (11214ms).
[15:45:35.819] <TB1>     INFO: Expecting 655360 events.
[15:45:47.452] <TB1>     INFO: 655360 events read in total (11102ms).
[15:45:47.509] <TB1>     INFO: Expecting 655360 events.
[15:45:59.179] <TB1>     INFO: 655360 events read in total (11144ms).
[15:45:59.237] <TB1>     INFO: Expecting 655360 events.
[15:46:10.933] <TB1>     INFO: 655360 events read in total (11164ms).
[15:46:10.994] <TB1>     INFO: Expecting 655360 events.
[15:46:22.697] <TB1>     INFO: 655360 events read in total (11176ms).
[15:46:22.764] <TB1>     INFO: Expecting 655360 events.
[15:46:34.472] <TB1>     INFO: 655360 events read in total (11183ms).
[15:46:34.542] <TB1>     INFO: Expecting 655360 events.
[15:46:46.240] <TB1>     INFO: 655360 events read in total (11172ms).
[15:46:46.314] <TB1>     INFO: Test took 188325ms.
[15:46:46.408] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:46.715] <TB1>     INFO: Expecting 655360 events.
[15:46:58.522] <TB1>     INFO: 655360 events read in total (11092ms).
[15:46:58.535] <TB1>     INFO: Expecting 655360 events.
[15:47:10.191] <TB1>     INFO: 655360 events read in total (11086ms).
[15:47:10.207] <TB1>     INFO: Expecting 655360 events.
[15:47:21.896] <TB1>     INFO: 655360 events read in total (11126ms).
[15:47:21.915] <TB1>     INFO: Expecting 655360 events.
[15:47:33.579] <TB1>     INFO: 655360 events read in total (11103ms).
[15:47:33.607] <TB1>     INFO: Expecting 655360 events.
[15:47:45.339] <TB1>     INFO: 655360 events read in total (11180ms).
[15:47:45.367] <TB1>     INFO: Expecting 655360 events.
[15:47:57.060] <TB1>     INFO: 655360 events read in total (11144ms).
[15:47:57.092] <TB1>     INFO: Expecting 655360 events.
[15:48:08.733] <TB1>     INFO: 655360 events read in total (11097ms).
[15:48:08.770] <TB1>     INFO: Expecting 655360 events.
[15:48:20.401] <TB1>     INFO: 655360 events read in total (11089ms).
[15:48:20.441] <TB1>     INFO: Expecting 655360 events.
[15:48:32.196] <TB1>     INFO: 655360 events read in total (11208ms).
[15:48:32.242] <TB1>     INFO: Expecting 655360 events.
[15:48:43.922] <TB1>     INFO: 655360 events read in total (11147ms).
[15:48:43.970] <TB1>     INFO: Expecting 655360 events.
[15:48:55.696] <TB1>     INFO: 655360 events read in total (11193ms).
[15:48:55.754] <TB1>     INFO: Expecting 655360 events.
[15:49:07.482] <TB1>     INFO: 655360 events read in total (11202ms).
[15:49:07.541] <TB1>     INFO: Expecting 655360 events.
[15:49:19.269] <TB1>     INFO: 655360 events read in total (11201ms).
[15:49:19.331] <TB1>     INFO: Expecting 655360 events.
[15:49:31.013] <TB1>     INFO: 655360 events read in total (11155ms).
[15:49:31.082] <TB1>     INFO: Expecting 655360 events.
[15:49:42.798] <TB1>     INFO: 655360 events read in total (11190ms).
[15:49:42.869] <TB1>     INFO: Expecting 655360 events.
[15:49:54.393] <TB1>     INFO: 655360 events read in total (10998ms).
[15:49:54.475] <TB1>     INFO: Test took 188067ms.
[15:49:54.664] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:49:54.664] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:49:54.665] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:49:54.665] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:49:54.665] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:49:54.666] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:49:54.666] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:49:54.666] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:49:54.666] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:49:54.666] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:49:54.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:49:54.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:49:54.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:49:54.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:49:54.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:49:54.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:49:54.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:49:54.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:49:54.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:49:54.669] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:49:54.669] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:49:54.669] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:49:54.669] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:49:54.670] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:49:54.670] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:49:54.670] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:49:54.670] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:49:54.671] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:49:54.671] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:49:54.671] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:49:54.671] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:49:54.671] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:49:54.671] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:49:54.679] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:49:54.689] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:49:54.697] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:49:54.705] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:49:54.713] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:49:54.721] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:49:54.729] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:49:54.737] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:49:54.745] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:49:54.753] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:49:54.761] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:49:54.769] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:49:54.777] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:49:54.784] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:49:54.794] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:49:54.802] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:49:54.811] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:49:54.819] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:49:54.845] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C0.dat
[15:49:54.845] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C1.dat
[15:49:54.845] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C2.dat
[15:49:54.845] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C3.dat
[15:49:54.846] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C4.dat
[15:49:54.846] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C5.dat
[15:49:54.846] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C6.dat
[15:49:54.846] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C7.dat
[15:49:54.846] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C8.dat
[15:49:54.846] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C9.dat
[15:49:54.846] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C10.dat
[15:49:54.847] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C11.dat
[15:49:54.847] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C12.dat
[15:49:54.847] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C13.dat
[15:49:54.847] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C14.dat
[15:49:54.847] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C15.dat
[15:49:55.197] <TB1>     INFO: Expecting 41600 events.
[15:49:59.013] <TB1>     INFO: 41600 events read in total (3101ms).
[15:49:59.014] <TB1>     INFO: Test took 4164ms.
[15:49:59.664] <TB1>     INFO: Expecting 41600 events.
[15:50:03.474] <TB1>     INFO: 41600 events read in total (3095ms).
[15:50:03.475] <TB1>     INFO: Test took 4155ms.
[15:50:04.144] <TB1>     INFO: Expecting 41600 events.
[15:50:07.951] <TB1>     INFO: 41600 events read in total (3091ms).
[15:50:07.952] <TB1>     INFO: Test took 4169ms.
[15:50:08.260] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:08.392] <TB1>     INFO: Expecting 2560 events.
[15:50:09.349] <TB1>     INFO: 2560 events read in total (242ms).
[15:50:09.350] <TB1>     INFO: Test took 1090ms.
[15:50:09.351] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:09.858] <TB1>     INFO: Expecting 2560 events.
[15:50:10.815] <TB1>     INFO: 2560 events read in total (242ms).
[15:50:10.816] <TB1>     INFO: Test took 1465ms.
[15:50:10.818] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:11.323] <TB1>     INFO: Expecting 2560 events.
[15:50:12.280] <TB1>     INFO: 2560 events read in total (242ms).
[15:50:12.281] <TB1>     INFO: Test took 1463ms.
[15:50:12.283] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:12.790] <TB1>     INFO: Expecting 2560 events.
[15:50:13.750] <TB1>     INFO: 2560 events read in total (245ms).
[15:50:13.750] <TB1>     INFO: Test took 1467ms.
[15:50:13.752] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:14.258] <TB1>     INFO: Expecting 2560 events.
[15:50:15.219] <TB1>     INFO: 2560 events read in total (246ms).
[15:50:15.220] <TB1>     INFO: Test took 1469ms.
[15:50:15.223] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:15.728] <TB1>     INFO: Expecting 2560 events.
[15:50:16.686] <TB1>     INFO: 2560 events read in total (242ms).
[15:50:16.686] <TB1>     INFO: Test took 1463ms.
[15:50:16.688] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:17.194] <TB1>     INFO: Expecting 2560 events.
[15:50:18.151] <TB1>     INFO: 2560 events read in total (242ms).
[15:50:18.151] <TB1>     INFO: Test took 1464ms.
[15:50:18.153] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:18.663] <TB1>     INFO: Expecting 2560 events.
[15:50:19.620] <TB1>     INFO: 2560 events read in total (243ms).
[15:50:19.621] <TB1>     INFO: Test took 1468ms.
[15:50:19.625] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:20.133] <TB1>     INFO: Expecting 2560 events.
[15:50:21.097] <TB1>     INFO: 2560 events read in total (249ms).
[15:50:21.097] <TB1>     INFO: Test took 1473ms.
[15:50:21.099] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:21.606] <TB1>     INFO: Expecting 2560 events.
[15:50:22.567] <TB1>     INFO: 2560 events read in total (246ms).
[15:50:22.567] <TB1>     INFO: Test took 1468ms.
[15:50:22.572] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:23.076] <TB1>     INFO: Expecting 2560 events.
[15:50:24.033] <TB1>     INFO: 2560 events read in total (243ms).
[15:50:24.035] <TB1>     INFO: Test took 1463ms.
[15:50:24.037] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:24.542] <TB1>     INFO: Expecting 2560 events.
[15:50:25.500] <TB1>     INFO: 2560 events read in total (243ms).
[15:50:25.500] <TB1>     INFO: Test took 1463ms.
[15:50:25.503] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:26.009] <TB1>     INFO: Expecting 2560 events.
[15:50:26.966] <TB1>     INFO: 2560 events read in total (242ms).
[15:50:26.967] <TB1>     INFO: Test took 1464ms.
[15:50:26.970] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:27.477] <TB1>     INFO: Expecting 2560 events.
[15:50:28.434] <TB1>     INFO: 2560 events read in total (243ms).
[15:50:28.434] <TB1>     INFO: Test took 1464ms.
[15:50:28.436] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:28.949] <TB1>     INFO: Expecting 2560 events.
[15:50:29.909] <TB1>     INFO: 2560 events read in total (244ms).
[15:50:29.909] <TB1>     INFO: Test took 1474ms.
[15:50:29.919] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:30.421] <TB1>     INFO: Expecting 2560 events.
[15:50:31.401] <TB1>     INFO: 2560 events read in total (265ms).
[15:50:31.402] <TB1>     INFO: Test took 1483ms.
[15:50:31.404] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:31.910] <TB1>     INFO: Expecting 2560 events.
[15:50:32.867] <TB1>     INFO: 2560 events read in total (241ms).
[15:50:32.867] <TB1>     INFO: Test took 1464ms.
[15:50:32.869] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:33.376] <TB1>     INFO: Expecting 2560 events.
[15:50:34.334] <TB1>     INFO: 2560 events read in total (243ms).
[15:50:34.334] <TB1>     INFO: Test took 1465ms.
[15:50:34.336] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:34.843] <TB1>     INFO: Expecting 2560 events.
[15:50:35.801] <TB1>     INFO: 2560 events read in total (242ms).
[15:50:35.802] <TB1>     INFO: Test took 1466ms.
[15:50:35.804] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:36.310] <TB1>     INFO: Expecting 2560 events.
[15:50:37.267] <TB1>     INFO: 2560 events read in total (243ms).
[15:50:37.267] <TB1>     INFO: Test took 1464ms.
[15:50:37.271] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:37.776] <TB1>     INFO: Expecting 2560 events.
[15:50:38.734] <TB1>     INFO: 2560 events read in total (243ms).
[15:50:38.734] <TB1>     INFO: Test took 1464ms.
[15:50:38.736] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:39.243] <TB1>     INFO: Expecting 2560 events.
[15:50:40.202] <TB1>     INFO: 2560 events read in total (244ms).
[15:50:40.202] <TB1>     INFO: Test took 1466ms.
[15:50:40.205] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:40.711] <TB1>     INFO: Expecting 2560 events.
[15:50:41.670] <TB1>     INFO: 2560 events read in total (243ms).
[15:50:41.671] <TB1>     INFO: Test took 1466ms.
[15:50:41.674] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:42.179] <TB1>     INFO: Expecting 2560 events.
[15:50:43.136] <TB1>     INFO: 2560 events read in total (242ms).
[15:50:43.137] <TB1>     INFO: Test took 1463ms.
[15:50:43.139] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:43.645] <TB1>     INFO: Expecting 2560 events.
[15:50:44.604] <TB1>     INFO: 2560 events read in total (243ms).
[15:50:44.604] <TB1>     INFO: Test took 1465ms.
[15:50:44.606] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:45.114] <TB1>     INFO: Expecting 2560 events.
[15:50:46.071] <TB1>     INFO: 2560 events read in total (242ms).
[15:50:46.072] <TB1>     INFO: Test took 1466ms.
[15:50:46.076] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:46.580] <TB1>     INFO: Expecting 2560 events.
[15:50:47.537] <TB1>     INFO: 2560 events read in total (242ms).
[15:50:47.538] <TB1>     INFO: Test took 1463ms.
[15:50:47.540] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:48.047] <TB1>     INFO: Expecting 2560 events.
[15:50:49.004] <TB1>     INFO: 2560 events read in total (242ms).
[15:50:49.005] <TB1>     INFO: Test took 1465ms.
[15:50:49.008] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:49.513] <TB1>     INFO: Expecting 2560 events.
[15:50:50.470] <TB1>     INFO: 2560 events read in total (242ms).
[15:50:50.471] <TB1>     INFO: Test took 1463ms.
[15:50:50.474] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:50.979] <TB1>     INFO: Expecting 2560 events.
[15:50:51.936] <TB1>     INFO: 2560 events read in total (242ms).
[15:50:51.937] <TB1>     INFO: Test took 1464ms.
[15:50:51.944] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:52.445] <TB1>     INFO: Expecting 2560 events.
[15:50:53.406] <TB1>     INFO: 2560 events read in total (246ms).
[15:50:53.406] <TB1>     INFO: Test took 1462ms.
[15:50:53.408] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:50:53.915] <TB1>     INFO: Expecting 2560 events.
[15:50:54.873] <TB1>     INFO: 2560 events read in total (244ms).
[15:50:54.874] <TB1>     INFO: Test took 1466ms.
[15:50:55.887] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 651 seconds
[15:50:55.887] <TB1>     INFO: PH scale (per ROC):    80  86  86  81  79  80  81  74  77  80  86  75  79  85  73  84
[15:50:55.887] <TB1>     INFO: PH offset (per ROC):  176 164 157 170 159 173 163 173 166 176 175 176 175 150 175 159
[15:50:56.070] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:50:56.073] <TB1>     INFO: ######################################################################
[15:50:56.073] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:50:56.073] <TB1>     INFO: ######################################################################
[15:50:56.073] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:50:56.086] <TB1>     INFO: scanning low vcal = 10
[15:50:56.445] <TB1>     INFO: Expecting 41600 events.
[15:51:00.160] <TB1>     INFO: 41600 events read in total (3000ms).
[15:51:00.160] <TB1>     INFO: Test took 4074ms.
[15:51:00.162] <TB1>     INFO: scanning low vcal = 20
[15:51:00.670] <TB1>     INFO: Expecting 41600 events.
[15:51:04.393] <TB1>     INFO: 41600 events read in total (3008ms).
[15:51:04.394] <TB1>     INFO: Test took 4232ms.
[15:51:04.397] <TB1>     INFO: scanning low vcal = 30
[15:51:04.904] <TB1>     INFO: Expecting 41600 events.
[15:51:08.686] <TB1>     INFO: 41600 events read in total (3066ms).
[15:51:08.686] <TB1>     INFO: Test took 4289ms.
[15:51:08.688] <TB1>     INFO: scanning low vcal = 40
[15:51:09.192] <TB1>     INFO: Expecting 41600 events.
[15:51:13.404] <TB1>     INFO: 41600 events read in total (3491ms).
[15:51:13.405] <TB1>     INFO: Test took 4717ms.
[15:51:13.409] <TB1>     INFO: scanning low vcal = 50
[15:51:13.829] <TB1>     INFO: Expecting 41600 events.
[15:51:18.122] <TB1>     INFO: 41600 events read in total (3577ms).
[15:51:18.122] <TB1>     INFO: Test took 4713ms.
[15:51:18.127] <TB1>     INFO: scanning low vcal = 60
[15:51:18.547] <TB1>     INFO: Expecting 41600 events.
[15:51:22.838] <TB1>     INFO: 41600 events read in total (3576ms).
[15:51:22.839] <TB1>     INFO: Test took 4712ms.
[15:51:22.842] <TB1>     INFO: scanning low vcal = 70
[15:51:23.268] <TB1>     INFO: Expecting 41600 events.
[15:51:27.550] <TB1>     INFO: 41600 events read in total (3567ms).
[15:51:27.551] <TB1>     INFO: Test took 4709ms.
[15:51:27.554] <TB1>     INFO: scanning low vcal = 80
[15:51:27.975] <TB1>     INFO: Expecting 41600 events.
[15:51:32.250] <TB1>     INFO: 41600 events read in total (3560ms).
[15:51:32.251] <TB1>     INFO: Test took 4697ms.
[15:51:32.254] <TB1>     INFO: scanning low vcal = 90
[15:51:32.676] <TB1>     INFO: Expecting 41600 events.
[15:51:36.952] <TB1>     INFO: 41600 events read in total (3561ms).
[15:51:36.953] <TB1>     INFO: Test took 4699ms.
[15:51:36.957] <TB1>     INFO: scanning low vcal = 100
[15:51:37.377] <TB1>     INFO: Expecting 41600 events.
[15:51:41.754] <TB1>     INFO: 41600 events read in total (3662ms).
[15:51:41.756] <TB1>     INFO: Test took 4799ms.
[15:51:41.759] <TB1>     INFO: scanning low vcal = 110
[15:51:42.184] <TB1>     INFO: Expecting 41600 events.
[15:51:46.429] <TB1>     INFO: 41600 events read in total (3530ms).
[15:51:46.430] <TB1>     INFO: Test took 4671ms.
[15:51:46.432] <TB1>     INFO: scanning low vcal = 120
[15:51:46.856] <TB1>     INFO: Expecting 41600 events.
[15:51:51.165] <TB1>     INFO: 41600 events read in total (3593ms).
[15:51:51.166] <TB1>     INFO: Test took 4734ms.
[15:51:51.172] <TB1>     INFO: scanning low vcal = 130
[15:51:51.594] <TB1>     INFO: Expecting 41600 events.
[15:51:55.867] <TB1>     INFO: 41600 events read in total (3558ms).
[15:51:55.868] <TB1>     INFO: Test took 4696ms.
[15:51:55.870] <TB1>     INFO: scanning low vcal = 140
[15:51:56.295] <TB1>     INFO: Expecting 41600 events.
[15:52:00.538] <TB1>     INFO: 41600 events read in total (3528ms).
[15:52:00.539] <TB1>     INFO: Test took 4669ms.
[15:52:00.541] <TB1>     INFO: scanning low vcal = 150
[15:52:00.965] <TB1>     INFO: Expecting 41600 events.
[15:52:05.206] <TB1>     INFO: 41600 events read in total (3526ms).
[15:52:05.207] <TB1>     INFO: Test took 4666ms.
[15:52:05.210] <TB1>     INFO: scanning low vcal = 160
[15:52:05.637] <TB1>     INFO: Expecting 41600 events.
[15:52:09.892] <TB1>     INFO: 41600 events read in total (3541ms).
[15:52:09.892] <TB1>     INFO: Test took 4682ms.
[15:52:09.895] <TB1>     INFO: scanning low vcal = 170
[15:52:10.314] <TB1>     INFO: Expecting 41600 events.
[15:52:14.589] <TB1>     INFO: 41600 events read in total (3560ms).
[15:52:14.589] <TB1>     INFO: Test took 4694ms.
[15:52:14.594] <TB1>     INFO: scanning low vcal = 180
[15:52:15.014] <TB1>     INFO: Expecting 41600 events.
[15:52:19.293] <TB1>     INFO: 41600 events read in total (3564ms).
[15:52:19.293] <TB1>     INFO: Test took 4699ms.
[15:52:19.296] <TB1>     INFO: scanning low vcal = 190
[15:52:19.718] <TB1>     INFO: Expecting 41600 events.
[15:52:23.972] <TB1>     INFO: 41600 events read in total (3539ms).
[15:52:23.973] <TB1>     INFO: Test took 4677ms.
[15:52:23.976] <TB1>     INFO: scanning low vcal = 200
[15:52:24.399] <TB1>     INFO: Expecting 41600 events.
[15:52:28.656] <TB1>     INFO: 41600 events read in total (3542ms).
[15:52:28.657] <TB1>     INFO: Test took 4681ms.
[15:52:28.660] <TB1>     INFO: scanning low vcal = 210
[15:52:29.077] <TB1>     INFO: Expecting 41600 events.
[15:52:33.315] <TB1>     INFO: 41600 events read in total (3523ms).
[15:52:33.316] <TB1>     INFO: Test took 4656ms.
[15:52:33.319] <TB1>     INFO: scanning low vcal = 220
[15:52:33.742] <TB1>     INFO: Expecting 41600 events.
[15:52:38.009] <TB1>     INFO: 41600 events read in total (3551ms).
[15:52:38.010] <TB1>     INFO: Test took 4691ms.
[15:52:38.013] <TB1>     INFO: scanning low vcal = 230
[15:52:38.433] <TB1>     INFO: Expecting 41600 events.
[15:52:42.691] <TB1>     INFO: 41600 events read in total (3542ms).
[15:52:42.692] <TB1>     INFO: Test took 4679ms.
[15:52:42.695] <TB1>     INFO: scanning low vcal = 240
[15:52:43.116] <TB1>     INFO: Expecting 41600 events.
[15:52:47.382] <TB1>     INFO: 41600 events read in total (3551ms).
[15:52:47.383] <TB1>     INFO: Test took 4687ms.
[15:52:47.386] <TB1>     INFO: scanning low vcal = 250
[15:52:47.810] <TB1>     INFO: Expecting 41600 events.
[15:52:52.031] <TB1>     INFO: 41600 events read in total (3504ms).
[15:52:52.033] <TB1>     INFO: Test took 4647ms.
[15:52:52.038] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:52:52.460] <TB1>     INFO: Expecting 41600 events.
[15:52:56.701] <TB1>     INFO: 41600 events read in total (3526ms).
[15:52:56.701] <TB1>     INFO: Test took 4663ms.
[15:52:56.706] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:52:57.131] <TB1>     INFO: Expecting 41600 events.
[15:53:01.405] <TB1>     INFO: 41600 events read in total (3560ms).
[15:53:01.405] <TB1>     INFO: Test took 4699ms.
[15:53:01.409] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:53:01.829] <TB1>     INFO: Expecting 41600 events.
[15:53:06.076] <TB1>     INFO: 41600 events read in total (3532ms).
[15:53:06.077] <TB1>     INFO: Test took 4668ms.
[15:53:06.080] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:53:06.502] <TB1>     INFO: Expecting 41600 events.
[15:53:10.739] <TB1>     INFO: 41600 events read in total (3522ms).
[15:53:10.739] <TB1>     INFO: Test took 4659ms.
[15:53:10.742] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:53:11.167] <TB1>     INFO: Expecting 41600 events.
[15:53:15.382] <TB1>     INFO: 41600 events read in total (3500ms).
[15:53:15.384] <TB1>     INFO: Test took 4642ms.
[15:53:15.925] <TB1>     INFO: PixTestGainPedestal::measure() done 
[15:53:15.928] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:53:15.928] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:53:15.928] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:53:15.929] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:53:15.929] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:53:15.929] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:53:15.930] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:53:15.930] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:53:15.930] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:53:15.931] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:53:15.932] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:53:15.932] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:53:15.933] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:53:15.933] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:53:15.933] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:53:15.934] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:53:56.917] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:53:56.917] <TB1>     INFO: non-linearity mean:  0.962 0.956 0.962 0.959 0.963 0.963 0.958 0.965 0.958 0.959 0.962 0.968 0.962 0.955 0.956 0.955
[15:53:56.917] <TB1>     INFO: non-linearity RMS:   0.006 0.005 0.006 0.005 0.004 0.005 0.005 0.006 0.006 0.005 0.005 0.006 0.006 0.006 0.005 0.006
[15:53:56.917] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:53:56.939] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:53:56.961] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:53:56.983] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:53:57.005] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:53:57.027] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:53:57.049] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:53:57.071] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:53:57.093] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:53:57.115] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:53:57.137] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:53:57.159] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:53:57.181] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:53:57.203] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:53:57.225] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:53:57.247] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-15_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:53:57.269] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 181 seconds
[15:53:57.269] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:53:57.276] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:53:57.276] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:53:57.279] <TB1>     INFO: ######################################################################
[15:53:57.279] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:53:57.279] <TB1>     INFO: ######################################################################
[15:53:57.282] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:53:57.293] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:53:57.293] <TB1>     INFO:     run 1 of 1
[15:53:57.293] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:53:57.636] <TB1>     INFO: Expecting 3120000 events.
[15:54:31.007] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[15:54:31.007] <TB1>  WARNING: Channel 1 ROC 6: Readback start marker after 1 readouts!
[15:54:31.007] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:54:31.007] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a018 8040 4e79 4e79 4e79 4e79 da 2040 4e79 4e79 da 2048 4e79 4e79 e022 c000 
[15:54:31.007] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a012 80c0 4e78 da 2040 4e78 4e78 4e78 da 2040 4e78 4e78 da 2046 4e78 4e78 da 2044 e022 c000 
[15:54:31.007] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a013 8000 4e78 4e78 4e78 4e78 da 2040 4e78 da 202e 4e78 da 2044 4e78 4e78 da 2043 e022 c000 
[15:54:31.007] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a014 8040 4e78 4e78 4e78 4e78 da 2040 4e78 4e78 da 2047 4e78 4e78 e022 c000 
[15:54:31.007] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a015 80b1 4e78 4e78 4e78 4e78 4e79 4e78 da 2045 4e78 4e79 7ff 2220 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[15:54:31.007] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a016 80c0 4e79 4e79 4e79 4e79 da 202f 4e79 4e79 da 2048 4e79 4e79 e022 c000 
[15:54:31.007] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a017 8000 4e79 4e79 4e79 4e79 da 2040 4e79 4e79 da 2047 4e79 4e79 e022 c000 
[15:54:31.007] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:54:31.007] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a118 8040 4e78 da 2044 4e79 4e78 da 202f 4e79 4e78 4e79 4e78 da 204f 4e79 e022 c000 
[15:54:31.007] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a112 80c0 4e79 da 2044 4e79 4e79 da 202c 4e79 4e79 4e79 4e79 da 204f 4e79 e022 c000 
[15:54:31.007] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a113 8000 4e78 da 2044 4e78 4e78 da 202f 4e78 4e78 4e78 4e78 da 204f 4e78 e022 c000 
[15:54:31.007] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a114 8040 4e7a da 2045 4e7a 4e7a da 2040 4e7a 4e7a 4e7a 4e7a 4e7a e022 c000 
[15:54:31.007] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a115 80b1 4e79 da 2044 4e79 4e79 da 2040 5e79 4e79 4e79 4e7a 4e79 e022 c000 
[15:54:31.007] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a116 80c0 4e78 da 2045 4e78 4e78 da 2040 4e78 4e79 4e79 4e79 4e79 e022 c000 
[15:54:31.007] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a117 8000 4e78 da 2045 4e78 4e79 da 202f 4e79 4e78 4e78 4e79 4e79 e022 c000 
[15:54:31.009] <TB1>  WARNING: Channel 1 ROC 6: Readback start marker after 15 readouts!
[15:54:31.009] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:54:31.009] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a127 8000 4e78 da 2046 4e78 4e79 da 202f 4e79 4e78 4e78 4e79 4e79 e022 c000 
[15:54:31.009] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a121 80b1 4e79 da 2046 4e79 4e79 da 2040 4e79 4e79 4e79 4e79 4e79 e022 c000 
[15:54:31.009] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a122 80c0 4e79 da 2044 4e79 4e79 da 2040 4e79 4e79 4e79 4e79 4e79 e022 c000 
[15:54:31.009] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a123 8000 4e79 da 2046 4e79 4e79 da 2040 4e79 4e79 4e79 4e79 4e79 e022 c000 
[15:54:31.009] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a124 8040 4e7b 4e7b 4e7b da 2040 4e7b 4e7b 4e7b 4e7b 4e7b e022 c000 
[15:54:31.010] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a125 80b1 4e79 da 2044 4e79 4e79 da 202f 4e79 4e79 4e79 4e79 4e79 e022 c000 
[15:54:31.010] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a126 80c0 4e78 da 2046 4e78 4e78 da 2040 4e78 4e79 4e79 4e79 4e79 e022 c000 
[15:54:44.847] <TB1>     INFO: 1231175 events read in total (46496ms).
[15:55:31.424] <TB1>     INFO: 2460645 events read in total (93073ms).
[15:55:46.169] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[15:55:46.169] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:55:46.169] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a036 80c0 4e79 69a 2649 4e79 4e79 4e79 69a 262f 4e79 4e79 69a 2642 4e79 4e79 69a 262f e022 c000 
[15:55:46.169] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a030 8040 4e78 69a 264c 4e79 4e78 4e79 69a 2640 4e78 69a 2662 4e79 69a 2641 4e78 4e78 69a 2640 e022 c000 
[15:55:46.169] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a031 80b1 4e78 69a 264c 4e78 69a 2649 4e78 4e78 69a 262f 4e78 69a 264f 4e78 69a 2644 4e78 4e78 69a 262f e022 c000 
[15:55:46.169] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a032 80c0 4e78 69a 264a 4e78 69a 2649 4e78 4e78 69a 262f 4e78 4e78 69a 2644 4e78 4e78 69a 2640 e022 c000 
[15:55:46.169] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a033 8000 4e78 69a 2648 4e78 4e78 4e78 69a 262f 4e78 69a 2661 4e78 69a 2644 4e78 4e78 69a 2640 4e78 2620 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[15:55:46.169] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a034 8040 4e78 69a 264c 4e78 4e78 4e78 69a 2640 4e78 69a 264f 4e78 69a 2644 4e78 4e78 69a 262f e022 c000 
[15:55:46.169] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a035 80b1 4e78 69a 264c 4e78 4e78 4e78 4e79 69a 264f 4e78 69a 2644 4e78 4e79 69a 262f e022 c000 
[15:55:47.258] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[15:55:47.258] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:55:47.258] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a08c 8040 4e7a 6d3 284e 4e7a 4e7a 4e7a 6d3 2849 4e78 4e7a 6d3 2844 4e7a 6d3 284f 4e78 6d3 2849 e022 c000 
[15:55:47.258] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a086 80c0 4e79 6d3 284f 4e79 6d3 2845 4e79 6d3 2849 4e79 6d3 2849 4e79 4e79 6d3 2845 4e79 6d3 2861 4e79 6d3 2849 e022 c000 
[15:55:47.258] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a087 8000 4e79 6d3 284e 4e79 6d3 2845 4e79 6d3 284c 4e79 6d3 2848 4e79 4e79 6d3 2845 4e79 6d3 284f 4e79 6d3 284d e022 c000 
[15:55:47.258] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a088 8040 4e79 6d3 284e 4e79 6d3 2845 4e79 6d3 284c 4e79 6d3 2849 4e78 4e79 6d3 2843 4e79 6d3 284f 4e78 6d3 284a e022 c000 
[15:55:47.258] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a089 80b1 4e78 6d3 284e 4e78 6d3 2846 4e78 4e78 6d3 284a 4e79 4e78 6d3 2845 4e78 6d3 284f 4e79 6d3 2849 4e78 2820 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[15:55:47.258] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a08a 80c0 4e79 6d3 284f 4e79 4e79 4e79 6d3 2849 4e78 4e79 6d3 2844 4e79 6d3 284f 4e78 6d3 284c e022 c000 
[15:55:47.258] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a08b 8000 4e79 6d3 284d 4e79 4e79 6d3 284c 4e79 6d3 2849 4e7b 4e79 6d3 2845 4e79 6d3 284f 4e7b 6d3 284d e022 c000 
[15:55:47.329] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[15:55:47.329] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:55:47.329] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a02e 80c0 4e78 6d1 284d 4e78 4e78 6d1 2845 4e78 6d1 2844 4e78 4e79 6d1 282f 4e79 4e79 6d1 2845 e022 c000 
[15:55:47.329] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a028 8040 4e79 6d1 284c 4e79 4e79 4e79 6d1 2845 4e78 4e79 6d1 282f 4e79 4e78 6d1 2845 e022 c000 
[15:55:47.329] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a029 80b1 4e78 4e78 4e78 4e78 6d1 2847 4e79 4e78 6d1 282e 4e78 4e79 6d1 2844 e022 c000 
[15:55:47.329] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a02a 80c0 4e79 6d1 284c 4e79 4e79 6d1 2845 4e79 6d1 2845 4e79 4e79 6d1 282f 4e79 4e79 6d1 2848 e022 c000 
[15:55:47.329] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a02b 8000 4e79 6d1 284c 4e79 4e79 4e79 6d1 2845 4e7b 4e79 6d1 282e 4e79 4e7b 6d1 2849 4e78 2820 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[15:55:47.329] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a02c 8040 4e7b 6d1 2849 4e7b 4e7b 6d1 2845 4e7b 6d1 2845 4e78 4e7b 6d1 282d 4e7b 4e78 6d1 2845 e022 c000 
[15:55:47.329] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a02d 80b1 4e78 6d1 284c 4e78 4e78 6d1 2843 4e78 4e79 4e78 6d1 282c 4e78 4e79 6d1 2845 e022 c000 
[15:55:49.097] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[15:55:49.097] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:55:49.097] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0b0 8040 4e78 713 2840 4e79 713 282d 4e78 713 2842 4e79 713 284e 4e78 713 284d 4e79 713 2861 4e78 713 2864 4e78 713 284f e022 c000 
[15:55:49.097] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0aa 80c0 4e79 713 2840 4e79 713 282d 4e79 713 2841 4e79 713 284d 4e78 713 284d 4e79 713 2862 4e79 713 2864 4e78 713 2861 e022 c000 
[15:55:49.097] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ab 8000 4e79 713 2840 4e79 713 282d 4e79 713 2844 4e79 713 284d 4e7b 713 284d 4e79 713 2861 4e79 713 2865 4e7b 713 284f e022 c000 
[15:55:49.097] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ac 8040 4e7a 713 2842 4e7a 713 282d 4e7a 713 2841 4e7a 713 284d 4e78 713 284c 4e7a 713 2861 4e7a 713 2862 4e78 713 284f e022 c000 
[15:55:49.097] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a0ad 80b1 4e78 713 2840 4e78 713 282c 4e78 713 2841 4e78 713 284c 4e79 713 284d 4e78 713 2864 4e78 713 2865 4e79 713 284e 4e78 2820 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[15:55:49.097] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ae 80c0 4e78 713 2840 4e78 713 282d 4e78 713 2841 4e78 713 284d 4e78 713 284d 4e79 713 284f 4e79 713 2864 4e79 713 284f e022 c000 
[15:55:49.097] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0af 8000 4e78 713 2840 4e78 713 282d 4e79 713 2840 4e79 713 284c 4e78 713 284d 4e78 713 2862 4e79 713 2865 4e79 713 284f e022 c000 
[15:55:53.366] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[15:55:53.366] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:55:53.366] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a021 80b1 4e78 820 2a4c 4e78 4e78 4e78 820 2a40 4e78 820 2a47 4e78 820 2a40 4e78 4e78 820 2a4c e022 c000 
[15:55:53.366] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a01b 8000 4e79 820 2a4c 4e79 820 2a2f 4e79 4e79 820 2a40 4e7a 820 2a45 4e79 820 2a40 4e79 4e7a 820 2a4c e022 c000 
[15:55:53.366] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a01c 8040 4e7b 4e7b 820 2a41 4e7b 4e7b 820 2a41 4e78 820 2a45 4e7b 820 2a41 4e7b 4e78 820 2a4c e022 c000 
[15:55:53.366] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a01d 80b1 4e78 820 2a4c 4e78 820 2a2d 4e78 4e78 820 2a42 4e79 820 2a45 4e78 820 2a41 4e78 4e79 820 2a49 e022 c000 
[15:55:53.366] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a01e 80c0 4e78 820 2a4a 4e78 820 2a40 4e78 4e78 820 2a41 4e78 820 2a45 4e79 820 2a40 5f9 4e79 820 2a4c e022 c000 
[15:55:53.366] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a01f 8000 4e78 4e78 820 2a41 4e79 4e79 820 2a44 4e78 820 2a45 4e78 820 2a2f 4e79 4e79 820 2a4c e022 c000 
[15:55:53.366] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a020 8040 4e78 820 2a4c 4e79 820 2a2e 4e78 4e79 820 2a43 4e78 820 2a45 4e79 820 2a40 4e78 4e78 820 2a4c e022 c000 
[15:55:56.418] <TB1>     INFO: 3120000 events read in total (118067ms).
[15:55:56.462] <TB1>     INFO: Test took 119169ms.
[15:55:56.542] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:55:56.665] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:55:58.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:55:59.574] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:56:00.002] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:56:02.455] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:56:03.878] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:56:05.391] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:56:06.789] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:56:08.258] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:56:09.754] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:56:11.108] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:56:12.631] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:56:14.029] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:56:15.443] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:56:16.872] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:56:18.335] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:56:19.727] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 419196928
[15:56:19.758] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:56:19.758] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.1981, RMS = 1.90343
[15:56:19.758] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:56:19.758] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:56:19.758] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.078, RMS = 2.49319
[15:56:19.758] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:56:19.759] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:56:19.759] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.2947, RMS = 2.04352
[15:56:19.759] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:56:19.759] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:56:19.759] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.5362, RMS = 2.01578
[15:56:19.759] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[15:56:19.761] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:56:19.761] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.4683, RMS = 2.38164
[15:56:19.761] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:56:19.761] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:56:19.761] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.0899, RMS = 2.38888
[15:56:19.761] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:56:19.762] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:56:19.762] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6491, RMS = 1.43533
[15:56:19.762] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:56:19.762] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:56:19.762] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2085, RMS = 1.33593
[15:56:19.762] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:56:19.763] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:56:19.763] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0359, RMS = 1.71206
[15:56:19.763] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:56:19.763] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:56:19.763] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.5673, RMS = 2.39336
[15:56:19.763] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:56:19.765] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:56:19.765] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3323, RMS = 1.62723
[15:56:19.765] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:56:19.765] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:56:19.765] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9687, RMS = 1.59954
[15:56:19.765] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:56:19.766] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:56:19.766] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.7446, RMS = 1.4555
[15:56:19.766] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:56:19.766] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:56:19.766] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2182, RMS = 1.59755
[15:56:19.766] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:56:19.767] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:56:19.767] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5689, RMS = 1.00687
[15:56:19.767] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:56:19.767] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:56:19.767] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4165, RMS = 1.10508
[15:56:19.767] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:56:19.768] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:56:19.768] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.6936, RMS = 1.64369
[15:56:19.768] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:56:19.768] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:56:19.768] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.2112, RMS = 1.47556
[15:56:19.768] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:56:19.770] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:56:19.770] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.8468, RMS = 1.96917
[15:56:19.770] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:56:19.770] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:56:19.770] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.9067, RMS = 2.08536
[15:56:19.770] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:56:19.771] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:56:19.771] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0165, RMS = 1.70951
[15:56:19.771] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:56:19.771] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:56:19.771] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0939, RMS = 1.57394
[15:56:19.771] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:56:19.772] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:56:19.772] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3616, RMS = 1.65917
[15:56:19.772] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:56:19.772] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:56:19.772] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.174, RMS = 2.19908
[15:56:19.772] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:56:19.773] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:56:19.773] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.5993, RMS = 2.24983
[15:56:19.773] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:56:19.773] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:56:19.773] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.865, RMS = 2.58576
[15:56:19.773] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:56:19.775] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:56:19.775] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3184, RMS = 1.31132
[15:56:19.775] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:56:19.775] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:56:19.775] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.8917, RMS = 2.18287
[15:56:19.775] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:56:19.776] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:56:19.776] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8273, RMS = 1.80824
[15:56:19.776] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:56:19.776] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:56:19.776] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8895, RMS = 1.849
[15:56:19.776] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:56:19.777] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:56:19.777] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.5258, RMS = 1.9816
[15:56:19.777] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:56:19.777] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:56:19.777] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.151, RMS = 2.01558
[15:56:19.777] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[15:56:19.780] <TB1>     INFO: PixTestBB3Map::doTest() done with 144 decoding errors: , duration: 142 seconds
[15:56:19.780] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    1    0    1    0    0    0    0    0
[15:56:19.780] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:56:19.875] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:56:19.876] <TB1>     INFO: enter test to run
[15:56:19.876] <TB1>     INFO:   test:  no parameter change
[15:56:19.876] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.1mA
[15:56:19.877] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.9mA
[15:56:19.877] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.2 C
[15:56:19.877] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:56:20.373] <TB1>    QUIET: Connection to board 26 closed.
[15:56:20.374] <TB1>     INFO: pXar: this is the end, my friend
[15:56:20.374] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
