# RISK-V-Single-Cycle-Processor-
Designed a RISC-V Single-Cycle Processor in Verilog HDL with modules like Program Counter, ALU, Register File, Instruction/Data Memory, and Control Unit. Simulates execution of ADD, SUB, LOAD, STORE, BRANCH instructions. Verified functionality using Vivado simulation.
