INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 27 15:05:37 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : stencil_2d
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.640ns  (required time - arrival time)
  Source:                 phiC_17/oehb1/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_3/oehb1/data_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 0.891ns (16.628%)  route 4.467ns (83.372%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 5.536 - 4.000 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1218, unset)         1.647     1.647    phiC_17/oehb1/clk
    SLICE_X12Y64         FDCE                                         r  phiC_17/oehb1/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDCE (Prop_fdce_C_Q)         0.308     1.955 r  phiC_17/oehb1/full_reg_reg/Q
                         net (fo=19, routed)          0.484     2.439    phiC_17/oehb1/full_reg_reg_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I0_O)        0.053     2.492 f  phiC_17/oehb1/full_reg_i_3__15/O
                         net (fo=22, routed)          0.304     2.796    forkC_27/generateBlocks[3].regblock/reg_value_reg_13
    SLICE_X13Y65         LUT6 (Prop_lut6_I4_O)        0.053     2.849 f  forkC_27/generateBlocks[3].regblock/reg_value_i_2__23/O
                         net (fo=35, routed)          0.321     3.170    forkC_28/generateBlocks[1].regblock/reg_value_reg_3
    SLICE_X15Y66         LUT6 (Prop_lut6_I2_O)        0.053     3.223 r  forkC_28/generateBlocks[1].regblock/filter_ce1_INST_0_i_4/O
                         net (fo=1, routed)           0.131     3.354    phiC_19/oehb1/full_reg_reg_4
    SLICE_X15Y66         LUT4 (Prop_lut4_I0_O)        0.053     3.407 r  phiC_19/oehb1/filter_ce1_INST_0_i_2/O
                         net (fo=11, routed)          0.341     3.748    phi_8/tehb1/data_reg_reg[2]_1
    SLICE_X15Y67         LUT6 (Prop_lut6_I2_O)        0.053     3.801 r  phi_8/tehb1/Memory_reg_0_3_0_2_i_4/O
                         net (fo=9, routed)           0.424     4.225    phi_8/tehb1/data_reg_reg[2]_0
    SLICE_X15Y68         LUT5 (Prop_lut5_I0_O)        0.053     4.278 f  phi_8/tehb1/ready_i_1/O
                         net (fo=4, routed)           0.253     4.532    branch_18/br/branch_12_dataInArray_1
    SLICE_X15Y67         LUT5 (Prop_lut5_I2_O)        0.053     4.585 r  branch_18/br/p_0_out/O
                         net (fo=4, routed)           0.381     4.966    phi_6/tehb1/full_reg_reg_1
    SLICE_X15Y63         LUT6 (Prop_lut6_I1_O)        0.053     5.019 r  phi_6/tehb1/full_reg_i_3/O
                         net (fo=4, routed)           0.423     5.442    forkC_28/generateBlocks[2].regblock/branch_8_pValidArray_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I3_O)        0.053     5.495 r  forkC_28/generateBlocks[2].regblock/data_reg[31]_i_4/O
                         net (fo=6, routed)           0.560     6.055    Buffer_46/fifo/Head_reg[0]_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.053     6.108 r  Buffer_46/fifo/full_reg_i_2__3/O
                         net (fo=5, routed)           0.379     6.487    Buffer_3/oehb1/phi_9_validArray_0
    SLICE_X19Y60         LUT5 (Prop_lut5_I3_O)        0.053     6.540 r  Buffer_3/oehb1/data_reg[31]_i_1__10/O
                         net (fo=32, routed)          0.465     7.005    Buffer_3/oehb1/reg_en
    SLICE_X18Y62         FDCE                                         r  Buffer_3/oehb1/data_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=1218, unset)         1.536     5.536    Buffer_3/oehb1/clk
    SLICE_X18Y62         FDCE                                         r  Buffer_3/oehb1/data_reg_reg[14]/C
                         clock pessimism              0.084     5.620    
                         clock uncertainty           -0.035     5.585    
    SLICE_X18Y62         FDCE (Setup_fdce_C_CE)      -0.219     5.366    Buffer_3/oehb1/data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.366    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                 -1.640    




