<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>test: vga.h Source File</title>
<link href="../../doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.7 -->
<div class="qindex"><a class="qindex" href="../../main.html">Main&nbsp;Page</a> | <a class="qindex" href="../../hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="../../annotated.html">Class&nbsp;List</a> | <a class="qindex" href="../../files.html">File&nbsp;List</a> | <a class="qindex" href="../../functions.html">Class&nbsp;Members</a> | <a class="qindex" href="../../globals.html">File&nbsp;Members</a></div>
<h1>vga.h</h1><a href="../../d1/d6/vga_8h.html">Go to the documentation of this file.</a><pre class="fragment"><div>00001 <span class="comment">/*++</span>
00002 <span class="comment"></span>
00003 <span class="comment">Copyright (c) 1992  Microsoft Corporation</span>
00004 <span class="comment"></span>
00005 <span class="comment">Module Name:</span>
00006 <span class="comment"></span>
00007 <span class="comment">    vga.h</span>
00008 <span class="comment"></span>
00009 <span class="comment">Abstract:</span>
00010 <span class="comment"></span>
00011 <span class="comment">    This module contains the definitions for the code that implements the</span>
00012 <span class="comment">    VGA device driver.</span>
00013 <span class="comment"></span>
00014 <span class="comment">Author:</span>
00015 <span class="comment"></span>
00016 <span class="comment">Environment:</span>
00017 <span class="comment"></span>
00018 <span class="comment">    Kernel mode</span>
00019 <span class="comment"></span>
00020 <span class="comment">Revision History:</span>
00021 <span class="comment"></span>
00022 <span class="comment"></span>
00023 <span class="comment">--*/</span>
00024 
00025 
00026 
00027 
00028 <span class="comment">//</span>
00029 <span class="comment">// Base address of VGA memory range.  Also used as base address of VGA</span>
00030 <span class="comment">// memory when loading a font, which is done with the VGA mapped at A0000.</span>
00031 <span class="comment">//</span>
00032 
<a name="l00033"></a><a class="code" href="../../d1/d6/vga_8h.html#a0">00033</a> <span class="preprocessor">#define MEM_VGA      0xA0000</span>
<a name="l00034"></a><a class="code" href="../../d1/d6/vga_8h.html#a1">00034</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_VGA_SIZE 0x20000</span>
00035 <span class="preprocessor"></span>
00036 <span class="comment">//</span>
00037 <span class="comment">// Index in the access range sturture for video memory</span>
00038 <span class="comment">// !!! This must match the VgaAccessRange structure    !!!</span>
00039 <span class="comment">// !!! Memory is in the structure, index 2 (3rd entry) !!!</span>
00040 
<a name="l00041"></a><a class="code" href="../../d1/d6/vga_8h.html#a2">00041</a> <span class="preprocessor">#define VGA_MEMORY  2</span>
00042 <span class="preprocessor"></span>
00043 
00044 <span class="comment">//</span>
00045 <span class="comment">// VGA port-related definitions.</span>
00046 <span class="comment">//</span>
00047 <span class="comment">//</span>
00048 <span class="comment">// Port definitions for filling the ACCSES_RANGES structure in the miniport</span>
00049 <span class="comment">// information, defines the range of I/O ports the VGA spans.</span>
00050 <span class="comment">// There is a break in the IO ports - a few ports are used for the parallel</span>
00051 <span class="comment">// port. Those cannot be defined in the ACCESS_RANGE, but are still mapped</span>
00052 <span class="comment">// so all VGA ports are in one address range.</span>
00053 <span class="comment">//</span>
00054 
<a name="l00055"></a><a class="code" href="../../d1/d6/vga_8h.html#a3">00055</a> <span class="preprocessor">#define VGA_BASE_IO_PORT      0x000003B0</span>
<a name="l00056"></a><a class="code" href="../../d1/d6/vga_8h.html#a4">00056</a> <span class="preprocessor"></span><span class="preprocessor">#define VGA_START_BREAK_PORT  0x000003BB</span>
<a name="l00057"></a><a class="code" href="../../d1/d6/vga_8h.html#a5">00057</a> <span class="preprocessor"></span><span class="preprocessor">#define VGA_END_BREAK_PORT    0x000003C0</span>
<a name="l00058"></a><a class="code" href="../../d1/d6/vga_8h.html#a6">00058</a> <span class="preprocessor"></span><span class="preprocessor">#define VGA_MAX_IO_PORT       0x000003DF</span>
00059 <span class="preprocessor"></span>
00060 <span class="comment">//</span>
00061 <span class="comment">// VGA register definitions</span>
00062 <span class="comment">//</span>
00063                                             <span class="comment">// ports in monochrome mode</span>
<a name="l00064"></a><a class="code" href="../../d1/d6/vga_8h.html#a7">00064</a> <span class="preprocessor">#define CRTC_ADDRESS_PORT_MONO      0x0004  // CRT Controller Address and</span>
<a name="l00065"></a><a class="code" href="../../d1/d6/vga_8h.html#a8">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define CRTC_DATA_PORT_MONO         0x0005  // Data registers in mono mode</span>
<a name="l00066"></a><a class="code" href="../../d1/d6/vga_8h.html#a9">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define FEAT_CTRL_WRITE_PORT_MONO   0x000A  // Feature Control write port</span>
00067 <span class="preprocessor"></span>                                            <span class="comment">// in mono mode</span>
<a name="l00068"></a><a class="code" href="../../d1/d6/vga_8h.html#a10">00068</a> <span class="preprocessor">#define INPUT_STATUS_1_MONO         0x000A  // Input Status 1 register read</span>
00069 <span class="preprocessor"></span>                                            <span class="comment">// port in mono mode</span>
<a name="l00070"></a><a class="code" href="../../d1/d6/vga_8h.html#a11">00070</a> <span class="preprocessor">#define ATT_INITIALIZE_PORT_MONO    INPUT_STATUS_1_MONO</span>
00071 <span class="preprocessor"></span>                                            <span class="comment">// Register to read to reset</span>
00072                                             <span class="comment">// Attribute Controller index/data</span>
00073 
<a name="l00074"></a><a class="code" href="../../d1/d6/vga_8h.html#a12">00074</a> <span class="preprocessor">#define ATT_ADDRESS_PORT            0x0010  // Attribute Controller Address and</span>
<a name="l00075"></a><a class="code" href="../../d1/d6/vga_8h.html#a13">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define ATT_DATA_WRITE_PORT         0x0010  // Data registers share one port</span>
00076 <span class="preprocessor"></span>                                            <span class="comment">// for writes, but only Address is</span>
00077                                             <span class="comment">// readable at 0x3C0</span>
<a name="l00078"></a><a class="code" href="../../d1/d6/vga_8h.html#a14">00078</a> <span class="preprocessor">#define ATT_DATA_READ_PORT          0x0011  // Attribute Controller Data reg is</span>
00079 <span class="preprocessor"></span>                                            <span class="comment">// readable here</span>
<a name="l00080"></a><a class="code" href="../../d1/d6/vga_8h.html#a15">00080</a> <span class="preprocessor">#define MISC_OUTPUT_REG_WRITE_PORT  0x0012  // Miscellaneous Output reg write</span>
00081 <span class="preprocessor"></span>                                            <span class="comment">// port</span>
<a name="l00082"></a><a class="code" href="../../d1/d6/vga_8h.html#a16">00082</a> <span class="preprocessor">#define INPUT_STATUS_0_PORT         0x0012  // Input Status 0 register read</span>
00083 <span class="preprocessor"></span>                                            <span class="comment">// port</span>
<a name="l00084"></a><a class="code" href="../../d1/d6/vga_8h.html#a17">00084</a> <span class="preprocessor">#define VIDEO_SUBSYSTEM_ENABLE_PORT 0x0013  // Bit 0 enables/disables the</span>
00085 <span class="preprocessor"></span>                                            <span class="comment">// entire VGA subsystem</span>
<a name="l00086"></a><a class="code" href="../../d1/d6/vga_8h.html#a18">00086</a> <span class="preprocessor">#define SEQ_ADDRESS_PORT            0x0014  // Sequence Controller Address and</span>
<a name="l00087"></a><a class="code" href="../../d1/d6/vga_8h.html#a19">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define SEQ_DATA_PORT               0x0015  // Data registers</span>
<a name="l00088"></a><a class="code" href="../../d1/d6/vga_8h.html#a20">00088</a> <span class="preprocessor"></span><span class="preprocessor">#define DAC_PIXEL_MASK_PORT         0x0016  // DAC pixel mask reg</span>
<a name="l00089"></a><a class="code" href="../../d1/d6/vga_8h.html#a21">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define DAC_ADDRESS_READ_PORT       0x0017  // DAC register read index reg,</span>
00090 <span class="preprocessor"></span>                                            <span class="comment">// write-only</span>
<a name="l00091"></a><a class="code" href="../../d1/d6/vga_8h.html#a22">00091</a> <span class="preprocessor">#define DAC_STATE_PORT              0x0017  // DAC state (read/write),</span>
00092 <span class="preprocessor"></span>                                            <span class="comment">// read-only</span>
<a name="l00093"></a><a class="code" href="../../d1/d6/vga_8h.html#a23">00093</a> <span class="preprocessor">#define DAC_ADDRESS_WRITE_PORT      0x0018  // DAC register write index reg</span>
<a name="l00094"></a><a class="code" href="../../d1/d6/vga_8h.html#a24">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define DAC_DATA_REG_PORT           0x0019  // DAC data transfer reg</span>
<a name="l00095"></a><a class="code" href="../../d1/d6/vga_8h.html#a25">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define FEAT_CTRL_READ_PORT         0x001A  // Feature Control read port</span>
<a name="l00096"></a><a class="code" href="../../d1/d6/vga_8h.html#a26">00096</a> <span class="preprocessor"></span><span class="preprocessor">#define MISC_OUTPUT_REG_READ_PORT   0x001C  // Miscellaneous Output reg read</span>
00097 <span class="preprocessor"></span>                                            <span class="comment">// port</span>
<a name="l00098"></a><a class="code" href="../../d1/d6/vga_8h.html#a27">00098</a> <span class="preprocessor">#define GRAPH_ADDRESS_PORT          0x001E  // Graphics Controller Address</span>
<a name="l00099"></a><a class="code" href="../../d1/d6/vga_8h.html#a28">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define GRAPH_DATA_PORT             0x001F  // and Data registers</span>
00100 <span class="preprocessor"></span>
<a name="l00101"></a><a class="code" href="../../d1/d6/vga_8h.html#a29">00101</a> <span class="preprocessor">#define CRTC_ADDRESS_PORT_COLOR     0x0024  // CRT Controller Address and</span>
<a name="l00102"></a><a class="code" href="../../d1/d6/vga_8h.html#a30">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define CRTC_DATA_PORT_COLOR        0x0025  // Data registers in color mode</span>
<a name="l00103"></a><a class="code" href="../../d1/d6/vga_8h.html#a31">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define FEAT_CTRL_WRITE_PORT_COLOR  0x002A  // Feature Control write port</span>
<a name="l00104"></a><a class="code" href="../../d1/d6/vga_8h.html#a32">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define INPUT_STATUS_1_COLOR        0x002A  // Input Status 1 register read</span>
00105 <span class="preprocessor"></span>                                            <span class="comment">// port in color mode</span>
<a name="l00106"></a><a class="code" href="../../d1/d6/vga_8h.html#a33">00106</a> <span class="preprocessor">#define ATT_INITIALIZE_PORT_COLOR   INPUT_STATUS_1_COLOR</span>
00107 <span class="preprocessor"></span>                                            <span class="comment">// Register to read to reset</span>
00108                                             <span class="comment">// Attribute Controller index/data</span>
00109                                             <span class="comment">// toggle in color mode</span>
00110 
00111 
00112 <span class="comment">//</span>
00113 <span class="comment">// VGA indexed register indexes.</span>
00114 <span class="comment">//</span>
00115 
<a name="l00116"></a><a class="code" href="../../d1/d6/vga_8h.html#a34">00116</a> <span class="preprocessor">#define IND_CURSOR_START        0x0A    // index in CRTC of the Cursor Start</span>
<a name="l00117"></a><a class="code" href="../../d1/d6/vga_8h.html#a35">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define IND_CURSOR_END          0x0B    //  and End registers</span>
<a name="l00118"></a><a class="code" href="../../d1/d6/vga_8h.html#a36">00118</a> <span class="preprocessor"></span><span class="preprocessor">#define IND_CURSOR_HIGH_LOC     0x0E    // index in CRTC of the Cursor Location</span>
<a name="l00119"></a><a class="code" href="../../d1/d6/vga_8h.html#a37">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define IND_CURSOR_LOW_LOC      0x0F    //  High and Low Registers</span>
<a name="l00120"></a><a class="code" href="../../d1/d6/vga_8h.html#a38">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define IND_VSYNC_END           0x11    // index in CRTC of the Vertical Sync</span>
00121 <span class="preprocessor"></span>                                        <span class="comment">//  End register, which has the bit</span>
00122                                         <span class="comment">//  that protects/unprotects CRTC</span>
00123                                         <span class="comment">//  index registers 0-7</span>
<a name="l00124"></a><a class="code" href="../../d1/d6/vga_8h.html#a39">00124</a> <span class="preprocessor">#define IND_SET_RESET_ENABLE    0x01    // index of Set/Reset Enable reg in GC</span>
<a name="l00125"></a><a class="code" href="../../d1/d6/vga_8h.html#a40">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define IND_DATA_ROTATE         0x03    // index of Data Rotate reg in GC</span>
<a name="l00126"></a><a class="code" href="../../d1/d6/vga_8h.html#a41">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define IND_READ_MAP            0x04    // index of Read Map reg in Graph Ctlr</span>
<a name="l00127"></a><a class="code" href="../../d1/d6/vga_8h.html#a42">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define IND_GRAPH_MODE          0x05    // index of Mode reg in Graph Ctlr</span>
<a name="l00128"></a><a class="code" href="../../d1/d6/vga_8h.html#a43">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define IND_GRAPH_MISC          0x06    // index of Misc reg in Graph Ctlr</span>
<a name="l00129"></a><a class="code" href="../../d1/d6/vga_8h.html#a44">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define IND_BIT_MASK            0x08    // index of Bit Mask reg in Graph Ctlr</span>
<a name="l00130"></a><a class="code" href="../../d1/d6/vga_8h.html#a45">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define IND_SYNC_RESET          0x00    // index of Sync Reset reg in Seq</span>
<a name="l00131"></a><a class="code" href="../../d1/d6/vga_8h.html#a46">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define IND_MAP_MASK            0x02    // index of Map Mask in Sequencer</span>
<a name="l00132"></a><a class="code" href="../../d1/d6/vga_8h.html#a47">00132</a> <span class="preprocessor"></span><span class="preprocessor">#define IND_MEMORY_MODE         0x04    // index of Memory Mode reg in Seq</span>
<a name="l00133"></a><a class="code" href="../../d1/d6/vga_8h.html#a48">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define IND_CRTC_PROTECT        0x11    // index of reg containing regs 0-7 in</span>
00134 <span class="preprocessor"></span>                                        <span class="comment">//  CRTC</span>
<a name="l00135"></a><a class="code" href="../../d1/d6/vga_8h.html#a49">00135</a> <span class="preprocessor">#define IND_START_ADRS_H        0x0C    // index in CRTC of Start Address (high)</span>
<a name="l00136"></a><a class="code" href="../../d1/d6/vga_8h.html#a50">00136</a> <span class="preprocessor"></span><span class="preprocessor">#define IND_START_ADRS_L        0x0D    // index in CRTC of Start Address (low)</span>
<a name="l00137"></a><a class="code" href="../../d1/d6/vga_8h.html#a51">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define IND_LINE_COMPARE        0x18    // index in CRTC of Line Compare (bit7-0)</span>
<a name="l00138"></a><a class="code" href="../../d1/d6/vga_8h.html#a52">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define IND_LINE_COMPARE8       0x07    // index in CRTC of Line Compare (bit8)</span>
<a name="l00139"></a><a class="code" href="../../d1/d6/vga_8h.html#a53">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define IND_LINE_COMPARE9       0x09    // index in CRTC of Line Compare (bit9)</span>
<a name="l00140"></a><a class="code" href="../../d1/d6/vga_8h.html#a54">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define IND_SET_RESET           0x00    // index of Set/Reset Plane Color Register in Graph Ctrl</span>
<a name="l00141"></a><a class="code" href="../../d1/d6/vga_8h.html#a55">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define IND_COLOR_DONT_CARE     0x07    // index of Color Don't Care Register in Graph Ctrl</span>
00142 <span class="preprocessor"></span>
<a name="l00143"></a><a class="code" href="../../d1/d6/vga_8h.html#a56">00143</a> <span class="preprocessor">#define START_SYNC_RESET_VALUE  0x01    // value for Sync Reset reg to start</span>
00144 <span class="preprocessor"></span>                                        <span class="comment">//  synchronous reset</span>
<a name="l00145"></a><a class="code" href="../../d1/d6/vga_8h.html#a57">00145</a> <span class="preprocessor">#define END_SYNC_RESET_VALUE    0x03    // value for Sync Reset reg to end</span>
00146 <span class="preprocessor"></span>                                        <span class="comment">//  synchronous reset</span>
00147 
00148 <span class="comment">//</span>
00149 <span class="comment">// Values for Attribute Controller Index register to turn video off</span>
00150 <span class="comment">// and on, by setting bit 5 to 0 (off) or 1 (on).</span>
00151 <span class="comment">//</span>
00152 
<a name="l00153"></a><a class="code" href="../../d1/d6/vga_8h.html#a58">00153</a> <span class="preprocessor">#define VIDEO_DISABLE 0</span>
<a name="l00154"></a><a class="code" href="../../d1/d6/vga_8h.html#a59">00154</a> <span class="preprocessor"></span><span class="preprocessor">#define VIDEO_ENABLE  0x20</span>
00155 <span class="preprocessor"></span>
00156 <span class="comment">//</span>
00157 <span class="comment">// Value written to the Read Map register when identifying the existence of</span>
00158 <span class="comment">// a VGA in VgaInitialize. This value must be different from the final test</span>
00159 <span class="comment">// value written to the Bit Mask in that routine.</span>
00160 <span class="comment">//</span>
00161 
<a name="l00162"></a><a class="code" href="../../d1/d6/vga_8h.html#a60">00162</a> <span class="preprocessor">#define READ_MAP_TEST_SETTING 0x03</span>
00163 <span class="preprocessor"></span>
00164 <span class="comment">//</span>
00165 <span class="comment">// Masks to keep only the significant bits of the Graphics Controller and</span>
00166 <span class="comment">// Sequencer Address registers. Masking is necessary because some VGAs, such</span>
00167 <span class="comment">// as S3-based ones, don't return unused bits set to 0, and some SVGAs use</span>
00168 <span class="comment">// these bits if extensions are enabled.</span>
00169 <span class="comment">//</span>
00170 
<a name="l00171"></a><a class="code" href="../../d1/d6/vga_8h.html#a61">00171</a> <span class="preprocessor">#define GRAPH_ADDR_MASK 0x0F</span>
<a name="l00172"></a><a class="code" href="../../d1/d6/vga_8h.html#a62">00172</a> <span class="preprocessor"></span><span class="preprocessor">#define SEQ_ADDR_MASK   0x07</span>
00173 <span class="preprocessor"></span>
00174 <span class="comment">//</span>
00175 <span class="comment">// IND_DATA_ROTATE : index of Data Rotate reg in GC</span>
00176 <span class="comment">//</span>
<a name="l00177"></a><a class="code" href="../../d1/d6/vga_8h.html#a63">00177</a> <span class="preprocessor">#define DR_ROT_CNT      0x07   // Data Rotate Count</span>
<a name="l00178"></a><a class="code" href="../../d1/d6/vga_8h.html#a64">00178</a> <span class="preprocessor"></span><span class="preprocessor">#define DR_SET          0x00   // Data Unmodified</span>
<a name="l00179"></a><a class="code" href="../../d1/d6/vga_8h.html#a65">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define DR_AND          0x08   // Data ANDed with latches</span>
<a name="l00180"></a><a class="code" href="../../d1/d6/vga_8h.html#a66">00180</a> <span class="preprocessor"></span><span class="preprocessor">#define DR_OR           0x10   // Data ORed    with latches</span>
<a name="l00181"></a><a class="code" href="../../d1/d6/vga_8h.html#a67">00181</a> <span class="preprocessor"></span><span class="preprocessor">#define DR_XOR          0x18   // Data XORed with latches</span>
00182 <span class="preprocessor"></span>
00183 <span class="comment">//</span>
00184 <span class="comment">// IND_GRAPH_MODE : index of Mode reg in Graph Ctlr</span>
00185 <span class="comment">//</span>
<a name="l00186"></a><a class="code" href="../../d1/d6/vga_8h.html#a68">00186</a> <span class="preprocessor">#define M_PROC_WRITE    0x00   // Write processor data rotated</span>
<a name="l00187"></a><a class="code" href="../../d1/d6/vga_8h.html#a69">00187</a> <span class="preprocessor"></span><span class="preprocessor">#define M_LATCH_WRITE   0x01   // Write latched data</span>
<a name="l00188"></a><a class="code" href="../../d1/d6/vga_8h.html#a70">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define M_COLOR_WRITE   0x02   // Write processor data as color</span>
<a name="l00189"></a><a class="code" href="../../d1/d6/vga_8h.html#a71">00189</a> <span class="preprocessor"></span><span class="preprocessor">#define M_AND_WRITE     0x03   // Write (procdata AND bitmask)</span>
<a name="l00190"></a><a class="code" href="../../d1/d6/vga_8h.html#a72">00190</a> <span class="preprocessor"></span><span class="preprocessor">#define M_DATA_READ     0x00   // Read selected plane</span>
<a name="l00191"></a><a class="code" href="../../d1/d6/vga_8h.html#a73">00191</a> <span class="preprocessor"></span><span class="preprocessor">#define M_COLOR_READ    0x08   // Read color compare</span>
00192 <span class="preprocessor"></span>
00193 <span class="comment">//</span>
00194 <span class="comment">// Mask used to toggle Chain4 bit in the Sequencer's Memory Mode register.</span>
00195 <span class="comment">//</span>
00196 
<a name="l00197"></a><a class="code" href="../../d1/d6/vga_8h.html#a74">00197</a> <span class="preprocessor">#define CHAIN4_MASK 0x08</span>
00198 <span class="preprocessor"></span>
00199 <span class="comment">//</span>
00200 <span class="comment">// Default text mode setting for various registers, used to restore their</span>
00201 <span class="comment">// states if VGA detection fails after they've been modified.</span>
00202 <span class="comment">//</span>
00203 
<a name="l00204"></a><a class="code" href="../../d1/d6/vga_8h.html#a75">00204</a> <span class="preprocessor">#define MEMORY_MODE_TEXT_DEFAULT 0x02</span>
<a name="l00205"></a><a class="code" href="../../d1/d6/vga_8h.html#a76">00205</a> <span class="preprocessor"></span><span class="preprocessor">#define BIT_MASK_DEFAULT 0xFF</span>
<a name="l00206"></a><a class="code" href="../../d1/d6/vga_8h.html#a77">00206</a> <span class="preprocessor"></span><span class="preprocessor">#define READ_MAP_DEFAULT 0x00</span>
00207 <span class="preprocessor"></span>
00208 <span class="comment">//</span>
00209 <span class="comment">// Palette-related info.</span>
00210 <span class="comment">//</span>
00211 
00212 <span class="comment">//</span>
00213 <span class="comment">// Highest valid DAC color register index.</span>
00214 <span class="comment">//</span>
00215 
<a name="l00216"></a><a class="code" href="../../d1/d6/vga_8h.html#a78">00216</a> <span class="preprocessor">#define VIDEO_MAX_COLOR_REGISTER  0xFF</span>
00217 <span class="preprocessor"></span>
00218 <span class="comment">//</span>
00219 <span class="comment">// Highest valid palette register index</span>
00220 <span class="comment">//</span>
00221 
<a name="l00222"></a><a class="code" href="../../d1/d6/vga_8h.html#a79">00222</a> <span class="preprocessor">#define VIDEO_MAX_PALETTE_REGISTER 0x0F</span>
00223 <span class="preprocessor"></span>
</div></pre><hr size="1"><address style="align: right;"><small>Generated on Sat May 15 19:42:23 2004 for test by
<a href="http://www.doxygen.org/index.html">
<img src="../../doxygen.png" alt="doxygen" align="middle" border=0 ></a> 1.3.7 </small></address>
</body>
</html>
