{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 29 12:54:20 2019 " "Info: Processing started: Sun Dec 29 12:54:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off overall -c overall --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off overall -c overall --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "inmain " "Info: Assuming node \"inmain\" is an undefined clock" {  } { { "overall.vhd" "" { Text "E:/overall/overall.vhd" 6 -1 0 } } { "d:/altera/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inmain" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "inscan " "Info: Assuming node \"inscan\" is an undefined clock" {  } { { "overall.vhd" "" { Text "E:/overall/overall.vhd" 6 -1 0 } } { "d:/altera/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inscan" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "inmain register master:u1\|count2\[0\] register master:u1\|count2\[1\] 232.94 MHz 4.293 ns Internal " "Info: Clock \"inmain\" has Internal fmax of 232.94 MHz between source register \"master:u1\|count2\[0\]\" and destination register \"master:u1\|count2\[1\]\" (period= 4.293 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.032 ns + Longest register register " "Info: + Longest register to register delay is 4.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns master:u1\|count2\[0\] 1 REG LC_X8_Y19_N7 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y19_N7; Fanout = 6; REG Node = 'master:u1\|count2\[0\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:u1|count2[0] } "NODE_NAME" } } { "../master/master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.638 ns) + CELL(0.590 ns) 2.228 ns master:u1\|LessThan2~61 2 COMB LC_X4_Y18_N3 2 " "Info: 2: + IC(1.638 ns) + CELL(0.590 ns) = 2.228 ns; Loc. = LC_X4_Y18_N3; Fanout = 2; COMB Node = 'master:u1\|LessThan2~61'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { master:u1|count2[0] master:u1|LessThan2~61 } "NODE_NAME" } } { "../master/master.vhd" "" { Text "E:/master/master.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.309 ns) 4.032 ns master:u1\|count2\[1\] 3 REG LC_X8_Y19_N4 5 " "Info: 3: + IC(1.495 ns) + CELL(0.309 ns) = 4.032 ns; Loc. = LC_X8_Y19_N4; Fanout = 5; REG Node = 'master:u1\|count2\[1\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { master:u1|LessThan2~61 master:u1|count2[1] } "NODE_NAME" } } { "../master/master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.899 ns ( 22.30 % ) " "Info: Total cell delay = 0.899 ns ( 22.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.133 ns ( 77.70 % ) " "Info: Total interconnect delay = 3.133 ns ( 77.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.032 ns" { master:u1|count2[0] master:u1|LessThan2~61 master:u1|count2[1] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "4.032 ns" { master:u1|count2[0] {} master:u1|LessThan2~61 {} master:u1|count2[1] {} } { 0.000ns 1.638ns 1.495ns } { 0.000ns 0.590ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inmain destination 2.954 ns + Shortest register " "Info: + Shortest clock path from clock \"inmain\" to destination register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns inmain 1 CLK PIN_29 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 18; CLK Node = 'inmain'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inmain } "NODE_NAME" } } { "overall.vhd" "" { Text "E:/overall/overall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns master:u1\|count2\[1\] 2 REG LC_X8_Y19_N4 5 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X8_Y19_N4; Fanout = 5; REG Node = 'master:u1\|count2\[1\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { inmain master:u1|count2[1] } "NODE_NAME" } } { "../master/master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inmain master:u1|count2[1] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inmain {} inmain~out0 {} master:u1|count2[1] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inmain source 2.954 ns - Longest register " "Info: - Longest clock path from clock \"inmain\" to source register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns inmain 1 CLK PIN_29 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 18; CLK Node = 'inmain'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inmain } "NODE_NAME" } } { "overall.vhd" "" { Text "E:/overall/overall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns master:u1\|count2\[0\] 2 REG LC_X8_Y19_N7 6 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X8_Y19_N7; Fanout = 6; REG Node = 'master:u1\|count2\[0\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { inmain master:u1|count2[0] } "NODE_NAME" } } { "../master/master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inmain master:u1|count2[0] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inmain {} inmain~out0 {} master:u1|count2[0] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inmain master:u1|count2[1] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inmain {} inmain~out0 {} master:u1|count2[1] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inmain master:u1|count2[0] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inmain {} inmain~out0 {} master:u1|count2[0] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "../master/master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "../master/master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.032 ns" { master:u1|count2[0] master:u1|LessThan2~61 master:u1|count2[1] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "4.032 ns" { master:u1|count2[0] {} master:u1|LessThan2~61 {} master:u1|count2[1] {} } { 0.000ns 1.638ns 1.495ns } { 0.000ns 0.590ns 0.309ns } "" } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inmain master:u1|count2[1] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inmain {} inmain~out0 {} master:u1|count2[1] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inmain master:u1|count2[0] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inmain {} inmain~out0 {} master:u1|count2[0] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "inscan register register scan:u2\|74161:inst4\|f74161:sub\|87 scan:u2\|74161:inst4\|f74161:sub\|99 275.03 MHz Internal " "Info: Clock \"inscan\" Internal fmax is restricted to 275.03 MHz between source register \"scan:u2\|74161:inst4\|f74161:sub\|87\" and destination register \"scan:u2\|74161:inst4\|f74161:sub\|99\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.903 ns + Longest register register " "Info: + Longest register to register delay is 1.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scan:u2\|74161:inst4\|f74161:sub\|87 1 REG LC_X3_Y18_N1 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y18_N1; Fanout = 17; REG Node = 'scan:u2\|74161:inst4\|f74161:sub\|87'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan:u2|74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.575 ns) 1.116 ns scan:u2\|74161:inst4\|f74161:sub\|85~COUT1_4 2 COMB LC_X3_Y18_N1 1 " "Info: 2: + IC(0.541 ns) + CELL(0.575 ns) = 1.116 ns; Loc. = LC_X3_Y18_N1; Fanout = 1; COMB Node = 'scan:u2\|74161:inst4\|f74161:sub\|85~COUT1_4'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { scan:u2|74161:inst4|f74161:sub|87 scan:u2|74161:inst4|f74161:sub|85~COUT1_4 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 464 432 480 496 "85" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 1.903 ns scan:u2\|74161:inst4\|f74161:sub\|99 3 REG LC_X3_Y18_N2 10 " "Info: 3: + IC(0.000 ns) + CELL(0.787 ns) = 1.903 ns; Loc. = LC_X3_Y18_N2; Fanout = 10; REG Node = 'scan:u2\|74161:inst4\|f74161:sub\|99'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { scan:u2|74161:inst4|f74161:sub|85~COUT1_4 scan:u2|74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.362 ns ( 71.57 % ) " "Info: Total cell delay = 1.362 ns ( 71.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.541 ns ( 28.43 % ) " "Info: Total interconnect delay = 0.541 ns ( 28.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { scan:u2|74161:inst4|f74161:sub|87 scan:u2|74161:inst4|f74161:sub|85~COUT1_4 scan:u2|74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "1.903 ns" { scan:u2|74161:inst4|f74161:sub|87 {} scan:u2|74161:inst4|f74161:sub|85~COUT1_4 {} scan:u2|74161:inst4|f74161:sub|99 {} } { 0.000ns 0.541ns 0.000ns } { 0.000ns 0.575ns 0.787ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inscan destination 2.954 ns + Shortest register " "Info: + Shortest clock path from clock \"inscan\" to destination register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns inscan 1 CLK PIN_28 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 3; CLK Node = 'inscan'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inscan } "NODE_NAME" } } { "overall.vhd" "" { Text "E:/overall/overall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns scan:u2\|74161:inst4\|f74161:sub\|99 2 REG LC_X3_Y18_N2 10 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X3_Y18_N2; Fanout = 10; REG Node = 'scan:u2\|74161:inst4\|f74161:sub\|99'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { inscan scan:u2|74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inscan scan:u2|74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inscan {} inscan~out0 {} scan:u2|74161:inst4|f74161:sub|99 {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inscan source 2.954 ns - Longest register " "Info: - Longest clock path from clock \"inscan\" to source register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns inscan 1 CLK PIN_28 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 3; CLK Node = 'inscan'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inscan } "NODE_NAME" } } { "overall.vhd" "" { Text "E:/overall/overall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns scan:u2\|74161:inst4\|f74161:sub\|87 2 REG LC_X3_Y18_N1 17 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X3_Y18_N1; Fanout = 17; REG Node = 'scan:u2\|74161:inst4\|f74161:sub\|87'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { inscan scan:u2|74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inscan scan:u2|74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inscan {} inscan~out0 {} scan:u2|74161:inst4|f74161:sub|87 {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inscan scan:u2|74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inscan {} inscan~out0 {} scan:u2|74161:inst4|f74161:sub|99 {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inscan scan:u2|74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inscan {} inscan~out0 {} scan:u2|74161:inst4|f74161:sub|87 {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { scan:u2|74161:inst4|f74161:sub|87 scan:u2|74161:inst4|f74161:sub|85~COUT1_4 scan:u2|74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "1.903 ns" { scan:u2|74161:inst4|f74161:sub|87 {} scan:u2|74161:inst4|f74161:sub|85~COUT1_4 {} scan:u2|74161:inst4|f74161:sub|99 {} } { 0.000ns 0.541ns 0.000ns } { 0.000ns 0.575ns 0.787ns } "" } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inscan scan:u2|74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inscan {} inscan~out0 {} scan:u2|74161:inst4|f74161:sub|99 {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inscan scan:u2|74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inscan {} inscan~out0 {} scan:u2|74161:inst4|f74161:sub|87 {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan:u2|74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { scan:u2|74161:inst4|f74161:sub|99 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "master:u1\|count2\[3\] x\[3\] inmain 6.205 ns register " "Info: tsu for register \"master:u1\|count2\[3\]\" (data pin = \"x\[3\]\", clock pin = \"inmain\") is 6.205 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.122 ns + Longest pin register " "Info: + Longest pin to register delay is 9.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns x\[3\] 1 PIN PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_80; Fanout = 1; PIN Node = 'x\[3\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[3] } "NODE_NAME" } } { "overall.vhd" "" { Text "E:/overall/overall.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.040 ns) + CELL(0.607 ns) 9.122 ns master:u1\|count2\[3\] 2 REG LC_X8_Y19_N6 4 " "Info: 2: + IC(7.040 ns) + CELL(0.607 ns) = 9.122 ns; Loc. = LC_X8_Y19_N6; Fanout = 4; REG Node = 'master:u1\|count2\[3\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.647 ns" { x[3] master:u1|count2[3] } "NODE_NAME" } } { "../master/master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.082 ns ( 22.82 % ) " "Info: Total cell delay = 2.082 ns ( 22.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.040 ns ( 77.18 % ) " "Info: Total interconnect delay = 7.040 ns ( 77.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.122 ns" { x[3] master:u1|count2[3] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "9.122 ns" { x[3] {} x[3]~out0 {} master:u1|count2[3] {} } { 0.000ns 0.000ns 7.040ns } { 0.000ns 1.475ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "../master/master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inmain destination 2.954 ns - Shortest register " "Info: - Shortest clock path from clock \"inmain\" to destination register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns inmain 1 CLK PIN_29 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 18; CLK Node = 'inmain'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inmain } "NODE_NAME" } } { "overall.vhd" "" { Text "E:/overall/overall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns master:u1\|count2\[3\] 2 REG LC_X8_Y19_N6 4 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X8_Y19_N6; Fanout = 4; REG Node = 'master:u1\|count2\[3\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { inmain master:u1|count2[3] } "NODE_NAME" } } { "../master/master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inmain master:u1|count2[3] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inmain {} inmain~out0 {} master:u1|count2[3] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.122 ns" { x[3] master:u1|count2[3] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "9.122 ns" { x[3] {} x[3]~out0 {} master:u1|count2[3] {} } { 0.000ns 0.000ns 7.040ns } { 0.000ns 1.475ns 0.607ns } "" } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inmain master:u1|count2[3] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inmain {} inmain~out0 {} master:u1|count2[3] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "inscan sca scan:u2\|74161:inst4\|f74161:sub\|87 15.765 ns register " "Info: tco from clock \"inscan\" to destination pin \"sca\" through register \"scan:u2\|74161:inst4\|f74161:sub\|87\" is 15.765 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inscan source 2.954 ns + Longest register " "Info: + Longest clock path from clock \"inscan\" to source register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns inscan 1 CLK PIN_28 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 3; CLK Node = 'inscan'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inscan } "NODE_NAME" } } { "overall.vhd" "" { Text "E:/overall/overall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns scan:u2\|74161:inst4\|f74161:sub\|87 2 REG LC_X3_Y18_N1 17 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X3_Y18_N1; Fanout = 17; REG Node = 'scan:u2\|74161:inst4\|f74161:sub\|87'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { inscan scan:u2|74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inscan scan:u2|74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inscan {} inscan~out0 {} scan:u2|74161:inst4|f74161:sub|87 {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.587 ns + Longest register pin " "Info: + Longest register to pin delay is 12.587 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scan:u2\|74161:inst4\|f74161:sub\|87 1 REG LC_X3_Y18_N1 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y18_N1; Fanout = 17; REG Node = 'scan:u2\|74161:inst4\|f74161:sub\|87'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan:u2|74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.692 ns) + CELL(0.442 ns) 2.134 ns scan:u2\|74151:inst1\|f74151:sub\|78~114 2 COMB LC_X7_Y19_N2 2 " "Info: 2: + IC(1.692 ns) + CELL(0.442 ns) = 2.134 ns; Loc. = LC_X7_Y19_N2; Fanout = 2; COMB Node = 'scan:u2\|74151:inst1\|f74151:sub\|78~114'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.134 ns" { scan:u2|74161:inst4|f74161:sub|87 scan:u2|74151:inst1|f74151:sub|78~114 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74151.bdf" { { 272 640 704 312 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.292 ns) 2.892 ns scan:u2\|74151:inst1\|f74151:sub\|78~115 3 COMB LC_X7_Y19_N8 6 " "Info: 3: + IC(0.466 ns) + CELL(0.292 ns) = 2.892 ns; Loc. = LC_X7_Y19_N8; Fanout = 6; COMB Node = 'scan:u2\|74151:inst1\|f74151:sub\|78~115'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { scan:u2|74151:inst1|f74151:sub|78~114 scan:u2|74151:inst1|f74151:sub|78~115 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74151.bdf" { { 272 640 704 312 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(0.442 ns) 4.971 ns scan:u2\|7449:inst5\|24~129 4 COMB LC_X4_Y18_N8 2 " "Info: 4: + IC(1.637 ns) + CELL(0.442 ns) = 4.971 ns; Loc. = LC_X4_Y18_N8; Fanout = 2; COMB Node = 'scan:u2\|7449:inst5\|24~129'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { scan:u2|74151:inst1|f74151:sub|78~115 scan:u2|7449:inst5|24~129 } "NODE_NAME" } } { "7449.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/7449.bdf" { { 24 544 608 64 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.590 ns) 6.276 ns scan:u2\|7449:inst5\|34 5 COMB LC_X3_Y18_N7 1 " "Info: 5: + IC(0.715 ns) + CELL(0.590 ns) = 6.276 ns; Loc. = LC_X3_Y18_N7; Fanout = 1; COMB Node = 'scan:u2\|7449:inst5\|34'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { scan:u2|7449:inst5|24~129 scan:u2|7449:inst5|34 } "NODE_NAME" } } { "7449.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/7449.bdf" { { 64 640 704 104 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.187 ns) + CELL(2.124 ns) 12.587 ns sca 6 PIN PIN_177 0 " "Info: 6: + IC(4.187 ns) + CELL(2.124 ns) = 12.587 ns; Loc. = PIN_177; Fanout = 0; PIN Node = 'sca'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.311 ns" { scan:u2|7449:inst5|34 sca } "NODE_NAME" } } { "overall.vhd" "" { Text "E:/overall/overall.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.890 ns ( 30.90 % ) " "Info: Total cell delay = 3.890 ns ( 30.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.697 ns ( 69.10 % ) " "Info: Total interconnect delay = 8.697 ns ( 69.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.587 ns" { scan:u2|74161:inst4|f74161:sub|87 scan:u2|74151:inst1|f74151:sub|78~114 scan:u2|74151:inst1|f74151:sub|78~115 scan:u2|7449:inst5|24~129 scan:u2|7449:inst5|34 sca } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "12.587 ns" { scan:u2|74161:inst4|f74161:sub|87 {} scan:u2|74151:inst1|f74151:sub|78~114 {} scan:u2|74151:inst1|f74151:sub|78~115 {} scan:u2|7449:inst5|24~129 {} scan:u2|7449:inst5|34 {} sca {} } { 0.000ns 1.692ns 0.466ns 1.637ns 0.715ns 4.187ns } { 0.000ns 0.442ns 0.292ns 0.442ns 0.590ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inscan scan:u2|74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inscan {} inscan~out0 {} scan:u2|74161:inst4|f74161:sub|87 {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.587 ns" { scan:u2|74161:inst4|f74161:sub|87 scan:u2|74151:inst1|f74151:sub|78~114 scan:u2|74151:inst1|f74151:sub|78~115 scan:u2|7449:inst5|24~129 scan:u2|7449:inst5|34 sca } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "12.587 ns" { scan:u2|74161:inst4|f74161:sub|87 {} scan:u2|74151:inst1|f74151:sub|78~114 {} scan:u2|74151:inst1|f74151:sub|78~115 {} scan:u2|7449:inst5|24~129 {} scan:u2|7449:inst5|34 {} sca {} } { 0.000ns 1.692ns 0.466ns 1.637ns 0.715ns 4.187ns } { 0.000ns 0.442ns 0.292ns 0.442ns 0.590ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "master:u1\|count2\[2\] x\[2\] inmain -4.292 ns register " "Info: th for register \"master:u1\|count2\[2\]\" (data pin = \"x\[2\]\", clock pin = \"inmain\") is -4.292 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inmain destination 2.954 ns + Longest register " "Info: + Longest clock path from clock \"inmain\" to destination register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns inmain 1 CLK PIN_29 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 18; CLK Node = 'inmain'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inmain } "NODE_NAME" } } { "overall.vhd" "" { Text "E:/overall/overall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns master:u1\|count2\[2\] 2 REG LC_X8_Y19_N8 6 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X8_Y19_N8; Fanout = 6; REG Node = 'master:u1\|count2\[2\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { inmain master:u1|count2[2] } "NODE_NAME" } } { "../master/master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inmain master:u1|count2[2] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inmain {} inmain~out0 {} master:u1|count2[2] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "../master/master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.261 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns x\[2\] 1 PIN PIN_3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_3; Fanout = 1; PIN Node = 'x\[2\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[2] } "NODE_NAME" } } { "overall.vhd" "" { Text "E:/overall/overall.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.314 ns) + CELL(0.478 ns) 7.261 ns master:u1\|count2\[2\] 2 REG LC_X8_Y19_N8 6 " "Info: 2: + IC(5.314 ns) + CELL(0.478 ns) = 7.261 ns; Loc. = LC_X8_Y19_N8; Fanout = 6; REG Node = 'master:u1\|count2\[2\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.792 ns" { x[2] master:u1|count2[2] } "NODE_NAME" } } { "../master/master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.947 ns ( 26.81 % ) " "Info: Total cell delay = 1.947 ns ( 26.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.314 ns ( 73.19 % ) " "Info: Total interconnect delay = 5.314 ns ( 73.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.261 ns" { x[2] master:u1|count2[2] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "7.261 ns" { x[2] {} x[2]~out0 {} master:u1|count2[2] {} } { 0.000ns 0.000ns 5.314ns } { 0.000ns 1.469ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inmain master:u1|count2[2] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inmain {} inmain~out0 {} master:u1|count2[2] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.261 ns" { x[2] master:u1|count2[2] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "7.261 ns" { x[2] {} x[2]~out0 {} master:u1|count2[2] {} } { 0.000ns 0.000ns 5.314ns } { 0.000ns 1.469ns 0.478ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 29 12:54:20 2019 " "Info: Processing ended: Sun Dec 29 12:54:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
