v 4
file . "../core_vhdl_files/multiplier.vhdl" "3839bc6c094bcb7d68b5e7fe2e0d32ca1d8b89c8" "20260204041747.968":
  entity multiplier_32 at 1( 0) + 0 on 43;
  architecture data_flow of multiplier_32 at 6( 101) + 0 on 44;
file . "../core_vhdl_files/dual_port_ram.vhdl" "36655bd31250679311fb52a799d012e7bb69cb66" "20260204041747.915":
  entity dual_port_ram at 21( 678) + 0 on 39;
  architecture arch of dual_port_ram at 42( 1220) + 0 on 40;
file . "design.vhdl" "2eb0c38e957d14cd9cde29101014a623b0d17400" "20260204041747.983":
  entity design at 2( 48) + 0 on 45;
  architecture behavioral of design at 12( 275) + 0 on 46;
file . "testbench.vhdl" "08ee9734b28e4e33d14277e5af75fbb21fa3cb68" "20260204041748.117":
  entity testbench at 2( 13) + 0 on 47;
  architecture behavioral of testbench at 8( 119) + 0 on 48;
file . "controller.vhdl" "7c2baf2b5c78717490bc00d7e6b91de0331c100b" "20260204035100.417":
  entity controller at 2( 18) + 0 on 29;
  architecture behavioral of controller at 28( 990) + 0 on 30;
file . "datapath_gen.vhdl" "f97747a48a0616204e1fc69db3be0203fa5b61d6" "20260204035100.522":
  entity datapath at 2( 29) + 0 on 31;
  architecture behavioral of datapath at 30( 1046) + 0 on 32;
file . "../core_vhdl_files/adder.vhdl" "4c21ff81597fb86f94701d80662ae60bbf010ca4" "20260204041747.956":
  entity adder_32 at 1( 0) + 0 on 41;
  architecture data_flow of adder_32 at 6( 91) + 0 on 42;
