$comment
	File created using the following command:
		vcd file logicgates.msim.vcd -direction
$end
$date
	Thu Sep 12 20:47:19 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module logicgates_vlg_vec_tst $end
$var reg 1 ! X $end
$var reg 1 " Y $end
$var wire 1 # Fand $end
$var wire 1 $ Fnand $end
$var wire 1 % Fnor $end
$var wire 1 & Fnot $end
$var wire 1 ' For $end
$var wire 1 ( Fxnor $end
$var wire 1 ) Fxor $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 1 ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 2 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 3 Fand~output_o $end
$var wire 1 4 For~output_o $end
$var wire 1 5 Fxor~output_o $end
$var wire 1 6 Fnot~output_o $end
$var wire 1 7 Fnand~output_o $end
$var wire 1 8 Fnor~output_o $end
$var wire 1 9 Fxnor~output_o $end
$var wire 1 : X~input_o $end
$var wire 1 ; Y~input_o $end
$var wire 1 < inst~combout $end
$var wire 1 = inst2~combout $end
$var wire 1 > inst3~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
1$
0%
0&
1'
0(
1)
0*
1+
x,
1-
1.
1/
00
z1
z2
03
14
15
06
17
08
09
1:
0;
0<
1=
1>
$end
#110000
1"
1;
0>
1<
07
19
13
05
0)
1#
1(
0$
#200000
0!
0:
16
1&
1>
0<
17
09
03
15
1)
0#
0(
1$
#300000
1!
1:
06
0&
0>
1<
07
19
13
05
0)
1#
1(
0$
#340000
0"
0;
1>
0<
17
09
03
15
1)
0#
0(
1$
#420000
1"
1;
0>
1<
07
19
13
05
0)
1#
1(
0$
#520000
0!
0:
16
1&
1>
0<
17
09
03
15
1)
0#
0(
1$
#800000
0"
0;
0>
0=
18
19
04
05
0)
0'
1(
1%
#820000
1!
1:
06
0&
1>
1=
08
09
14
15
1)
1'
0(
0%
#980000
0!
0:
16
1&
0>
0=
18
19
04
05
0)
0'
1(
1%
#1000000
