0.6
2017.2
Jun 15 2017
18:52:51
D:/Code/Vivado/VerilogHDLExercise/module/module.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
D:/Code/Vivado/VerilogHDLExercise/module/module.srcs/sim_1/new/testbench.v,1547797657,verilog,,,,testbench,,,,,,,,
D:/Code/Vivado/VerilogHDLExercise/module/module.srcs/sources_1/new/SR_latch.v,1547796889,verilog,,,,SR_latch,,,,,,,,
