<stg><name>cpu</name>


<trans_list>

<trans id="16" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="18" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %reg_file = alloca i64 1

]]></Node>
<StgValue><ssdm name="reg_file"/><MemPortTyVec>2 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="6" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %call_ln0 = call void @cpu_Pipeline_VITIS_LOOP_27_1, i32 %reg_file

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %call_ln0 = call void @cpu_Pipeline_VITIS_LOOP_27_1, i32 %reg_file

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="8" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:7 %call_ln0 = call void @cpu_Pipeline_PROGRAM_LOOP, i32 %reg_file, i32 %mem, i4 %pstrb

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="9" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln19"/></StgValue>
</operation>

<operation id="10" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %pstrb

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %pstrb, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:7 %call_ln0 = call void @cpu_Pipeline_PROGRAM_LOOP, i32 %reg_file, i32 %mem, i4 %pstrb

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="15" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0">
<![CDATA[
entry:8 %ret_ln252 = ret

]]></Node>
<StgValue><ssdm name="ret_ln252"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="19" name="mem" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="mem"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="20" name="pstrb" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="pstrb"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="22" from="StgValue_21" to="reg_file" fromId="21" toId="5">
</dataflow>
<dataflow id="24" from="cpu_Pipeline_VITIS_LOOP_27_1" to="call_ln0" fromId="23" toId="6">
</dataflow>
<dataflow id="25" from="reg_file" to="call_ln0" fromId="5" toId="6">
</dataflow>
<dataflow id="26" from="cpu_Pipeline_VITIS_LOOP_27_1" to="call_ln0" fromId="23" toId="7">
</dataflow>
<dataflow id="27" from="reg_file" to="call_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="29" from="cpu_Pipeline_PROGRAM_LOOP" to="call_ln0" fromId="28" toId="8">
</dataflow>
<dataflow id="30" from="reg_file" to="call_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="31" from="mem" to="call_ln0" fromId="19" toId="8">
</dataflow>
<dataflow id="32" from="pstrb" to="call_ln0" fromId="20" toId="8">
</dataflow>
<dataflow id="34" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln19" fromId="33" toId="9">
</dataflow>
<dataflow id="36" from="empty_2" to="spectopmodule_ln19" fromId="35" toId="9">
</dataflow>
<dataflow id="38" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="37" toId="10">
</dataflow>
<dataflow id="39" from="mem" to="specinterface_ln0" fromId="19" toId="10">
</dataflow>
<dataflow id="41" from="empty" to="specinterface_ln0" fromId="40" toId="10">
</dataflow>
<dataflow id="43" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="10">
</dataflow>
<dataflow id="44" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="10">
</dataflow>
<dataflow id="46" from="empty_0" to="specinterface_ln0" fromId="45" toId="10">
</dataflow>
<dataflow id="48" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="10">
</dataflow>
<dataflow id="49" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="10">
</dataflow>
<dataflow id="50" from="empty_0" to="specinterface_ln0" fromId="45" toId="10">
</dataflow>
<dataflow id="51" from="empty_0" to="specinterface_ln0" fromId="45" toId="10">
</dataflow>
<dataflow id="52" from="empty_0" to="specinterface_ln0" fromId="45" toId="10">
</dataflow>
<dataflow id="53" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="10">
</dataflow>
<dataflow id="54" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="10">
</dataflow>
<dataflow id="55" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="10">
</dataflow>
<dataflow id="56" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="10">
</dataflow>
<dataflow id="57" from="empty_0" to="specinterface_ln0" fromId="45" toId="10">
</dataflow>
<dataflow id="58" from="empty_0" to="specinterface_ln0" fromId="45" toId="10">
</dataflow>
<dataflow id="59" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="10">
</dataflow>
<dataflow id="60" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="10">
</dataflow>
<dataflow id="61" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="10">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="62" toId="11">
</dataflow>
<dataflow id="64" from="mem" to="specbitsmap_ln0" fromId="19" toId="11">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="62" toId="12">
</dataflow>
<dataflow id="66" from="pstrb" to="specbitsmap_ln0" fromId="20" toId="12">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="37" toId="13">
</dataflow>
<dataflow id="68" from="pstrb" to="specinterface_ln0" fromId="20" toId="13">
</dataflow>
<dataflow id="70" from="empty_1" to="specinterface_ln0" fromId="69" toId="13">
</dataflow>
<dataflow id="71" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="13">
</dataflow>
<dataflow id="72" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="13">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="45" toId="13">
</dataflow>
<dataflow id="74" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="13">
</dataflow>
<dataflow id="75" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="13">
</dataflow>
<dataflow id="76" from="empty_0" to="specinterface_ln0" fromId="45" toId="13">
</dataflow>
<dataflow id="77" from="empty_0" to="specinterface_ln0" fromId="45" toId="13">
</dataflow>
<dataflow id="78" from="empty_0" to="specinterface_ln0" fromId="45" toId="13">
</dataflow>
<dataflow id="79" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="13">
</dataflow>
<dataflow id="80" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="13">
</dataflow>
<dataflow id="81" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="13">
</dataflow>
<dataflow id="82" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="13">
</dataflow>
<dataflow id="83" from="empty_0" to="specinterface_ln0" fromId="45" toId="13">
</dataflow>
<dataflow id="84" from="empty_0" to="specinterface_ln0" fromId="45" toId="13">
</dataflow>
<dataflow id="85" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="13">
</dataflow>
<dataflow id="86" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="13">
</dataflow>
<dataflow id="87" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="13">
</dataflow>
<dataflow id="88" from="cpu_Pipeline_PROGRAM_LOOP" to="call_ln0" fromId="28" toId="14">
</dataflow>
<dataflow id="89" from="reg_file" to="call_ln0" fromId="5" toId="14">
</dataflow>
<dataflow id="90" from="mem" to="call_ln0" fromId="19" toId="14">
</dataflow>
<dataflow id="91" from="pstrb" to="call_ln0" fromId="20" toId="14">
</dataflow>
</dataflows>


</stg>
