// Seed: 568497461
module module_0 (
    input tri0 id_0,
    input tri1 id_1
);
  generate
    tri0 id_3 = 1;
  endgenerate
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input wand id_2,
    input supply1 id_3,
    input supply1 id_4,
    output logic id_5,
    input tri0 id_6,
    output tri id_7
);
  assign id_7 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  if ("") always_latch @* id_5 <= 1'd0;
  assign id_7 = 1'b0 - 1 == id_0;
  assign id_7 = 1 == 1;
  always id_7 = id_1;
endmodule
