Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec  1 19:28:30 2022
| Host         : ECE-PHO115-26 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PmodJSTK_Demo_timing_summary_routed.rpt -pb PmodJSTK_Demo_timing_summary_routed.pb -rpx PmodJSTK_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : PmodJSTK_Demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: DispCtrl/DCLK_reg/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: PmodJSTK_Int/SerialClock/CLKOUT_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: char_y_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: char_y_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: char_y_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: char_y_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: char_y_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: char_y_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: char_y_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: char_y_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: char_y_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: char_y_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: char_y_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_en_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_en_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_en_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[32]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_en_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[33]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[34]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[35]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[36]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[37]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[38]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[39]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[40]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[41]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[42]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[33]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[34]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[35]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[36]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[37]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[38]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[39]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[40]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[41]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[42]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[43]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_en_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[44]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[45]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[46]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[47]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[48]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[49]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[50]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[51]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[52]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[53]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[44]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[45]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[46]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[47]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[48]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[49]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[50]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[51]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[52]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[53]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[54]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_en_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[55]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[56]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[57]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[58]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[59]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[60]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[61]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[63]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[64]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[55]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[56]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[57]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[58]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[59]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[60]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[61]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[63]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[64]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[65]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_en_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[66]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[67]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[68]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[69]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[70]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[71]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[72]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[73]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[74]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[75]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[66]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[67]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[68]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[69]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[70]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[71]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[72]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[73]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[74]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[75]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[76]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_en_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[77]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[78]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[79]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[80]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[81]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[82]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[83]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[84]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[85]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[86]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[77]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[78]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[79]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[80]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[81]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[82]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[83]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[84]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[85]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[86]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[87]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_en_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[88]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[89]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[90]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[91]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[92]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[93]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[94]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[95]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[96]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[97]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[88]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[89]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[90]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[91]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[92]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[93]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[94]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[95]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[96]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[97]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[98]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_en_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[100]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[101]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[102]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[103]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[104]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[105]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[106]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[107]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[108]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[99]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[100]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[101]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[102]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[103]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[104]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[105]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[106]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[107]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[108]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[109]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[99]/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: slowerClock/clk_out_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/x_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/x_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/x_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/x_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/x_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/x_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/x_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/x_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/x_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/x_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/x_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/y_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/y_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/y_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/y_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/y_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/y_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/y_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/y_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/y_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/y_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/y_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/x_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/x_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/x_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/x_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/x_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/x_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/x_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/x_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/x_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/x_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/x_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/y_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/y_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/y_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/y_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/y_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/y_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/y_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/y_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/y_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/y_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/y_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/x_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/x_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/x_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/x_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/x_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/x_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/x_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/x_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/x_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/x_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/x_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/y_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/y_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/y_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/y_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/y_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/y_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/y_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/y_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/y_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/y_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/y_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/x_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/x_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/x_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/x_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/x_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/x_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/x_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/x_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/x_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/x_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/x_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/y_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/y_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/y_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/y_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/y_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/y_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/y_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/y_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/y_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/y_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/y_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/x_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/x_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/x_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/x_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/x_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/x_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/x_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/x_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/x_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/x_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/x_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/y_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/y_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/y_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/y_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/y_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/y_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/y_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/y_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/y_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/y_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/y_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/x_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/x_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/x_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/x_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/x_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/x_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/x_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/x_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/x_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/x_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/x_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/y_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/y_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/y_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/y_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/y_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/y_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/y_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/y_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/y_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/y_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/y_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/x_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/x_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/x_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/x_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/x_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/x_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/x_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/x_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/x_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/x_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/x_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/y_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/y_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/y_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/y_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/y_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/y_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/y_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/y_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/y_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/y_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/y_reg[9]/Q (HIGH)

 There are 480 register/latch pins with no clock driven by root clock pin: vga/pixel_clk_reg_reg/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: vga/scene_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/tcg/out_clk_reg/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: vga/vga_controller/blank_reg/Q (HIGH)

 There are 107 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[10]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[10]_rep/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[1]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[2]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[3]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[4]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[5]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[5]_rep/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[6]_rep/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[6]_rep__0/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[7]_rep/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[7]_rep__0/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[8]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[9]_rep/Q (HIGH)

 There are 107 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[0]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[10]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[1]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[2]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[3]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[4]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[5]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[6]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[7]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[8]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2190 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.051        0.000                      0                  319        0.109        0.000                      0                  319        4.500        0.000                       0                   185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.051        0.000                      0                  319        0.109        0.000                      0                  319        4.500        0.000                       0                   185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 vga/tcg/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.076ns (24.136%)  route 3.382ns (75.864%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.616     5.218    vga/tcg/out_clk_reg_0
    SLICE_X71Y107        FDRE                                         r  vga/tcg/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y107        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  vga/tcg/counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.347    vga/tcg/counter_reg_n_1_[16]
    SLICE_X70Y107        LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  vga/tcg/counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.778    vga/tcg/counter[0]_i_9_n_1
    SLICE_X70Y106        LUT5 (Prop_lut5_I4_O)        0.124     6.902 f  vga/tcg/counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.209    vga/tcg/counter[0]_i_7_n_1
    SLICE_X70Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.333 f  vga/tcg/counter[0]_i_3/O
                         net (fo=1, routed)           0.560     7.893    vga/tcg/counter[0]_i_3_n_1
    SLICE_X70Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.017 f  vga/tcg/counter[0]_i_2/O
                         net (fo=3, routed)           0.642     8.660    vga/tcg/counter[0]_i_2_n_1
    SLICE_X70Y104        LUT2 (Prop_lut2_I0_O)        0.124     8.784 r  vga/tcg/counter[31]_i_1/O
                         net (fo=31, routed)          0.893     9.676    vga/tcg/counter[31]_i_1_n_1
    SLICE_X71Y111        FDRE                                         r  vga/tcg/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.493    14.915    vga/tcg/out_clk_reg_0
    SLICE_X71Y111        FDRE                                         r  vga/tcg/counter_reg[29]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X71Y111        FDRE (Setup_fdre_C_R)       -0.429    14.727    vga/tcg/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 vga/tcg/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.076ns (24.136%)  route 3.382ns (75.864%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.616     5.218    vga/tcg/out_clk_reg_0
    SLICE_X71Y107        FDRE                                         r  vga/tcg/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y107        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  vga/tcg/counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.347    vga/tcg/counter_reg_n_1_[16]
    SLICE_X70Y107        LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  vga/tcg/counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.778    vga/tcg/counter[0]_i_9_n_1
    SLICE_X70Y106        LUT5 (Prop_lut5_I4_O)        0.124     6.902 f  vga/tcg/counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.209    vga/tcg/counter[0]_i_7_n_1
    SLICE_X70Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.333 f  vga/tcg/counter[0]_i_3/O
                         net (fo=1, routed)           0.560     7.893    vga/tcg/counter[0]_i_3_n_1
    SLICE_X70Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.017 f  vga/tcg/counter[0]_i_2/O
                         net (fo=3, routed)           0.642     8.660    vga/tcg/counter[0]_i_2_n_1
    SLICE_X70Y104        LUT2 (Prop_lut2_I0_O)        0.124     8.784 r  vga/tcg/counter[31]_i_1/O
                         net (fo=31, routed)          0.893     9.676    vga/tcg/counter[31]_i_1_n_1
    SLICE_X71Y111        FDRE                                         r  vga/tcg/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.493    14.915    vga/tcg/out_clk_reg_0
    SLICE_X71Y111        FDRE                                         r  vga/tcg/counter_reg[30]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X71Y111        FDRE (Setup_fdre_C_R)       -0.429    14.727    vga/tcg/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 vga/tcg/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.076ns (24.136%)  route 3.382ns (75.864%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.616     5.218    vga/tcg/out_clk_reg_0
    SLICE_X71Y107        FDRE                                         r  vga/tcg/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y107        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  vga/tcg/counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.347    vga/tcg/counter_reg_n_1_[16]
    SLICE_X70Y107        LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  vga/tcg/counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.778    vga/tcg/counter[0]_i_9_n_1
    SLICE_X70Y106        LUT5 (Prop_lut5_I4_O)        0.124     6.902 f  vga/tcg/counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.209    vga/tcg/counter[0]_i_7_n_1
    SLICE_X70Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.333 f  vga/tcg/counter[0]_i_3/O
                         net (fo=1, routed)           0.560     7.893    vga/tcg/counter[0]_i_3_n_1
    SLICE_X70Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.017 f  vga/tcg/counter[0]_i_2/O
                         net (fo=3, routed)           0.642     8.660    vga/tcg/counter[0]_i_2_n_1
    SLICE_X70Y104        LUT2 (Prop_lut2_I0_O)        0.124     8.784 r  vga/tcg/counter[31]_i_1/O
                         net (fo=31, routed)          0.893     9.676    vga/tcg/counter[31]_i_1_n_1
    SLICE_X71Y111        FDRE                                         r  vga/tcg/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.493    14.915    vga/tcg/out_clk_reg_0
    SLICE_X71Y111        FDRE                                         r  vga/tcg/counter_reg[31]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X71Y111        FDRE (Setup_fdre_C_R)       -0.429    14.727    vga/tcg/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 vga/tcg/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.076ns (24.182%)  route 3.374ns (75.818%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.616     5.218    vga/tcg/out_clk_reg_0
    SLICE_X71Y107        FDRE                                         r  vga/tcg/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y107        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  vga/tcg/counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.347    vga/tcg/counter_reg_n_1_[16]
    SLICE_X70Y107        LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  vga/tcg/counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.778    vga/tcg/counter[0]_i_9_n_1
    SLICE_X70Y106        LUT5 (Prop_lut5_I4_O)        0.124     6.902 f  vga/tcg/counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.209    vga/tcg/counter[0]_i_7_n_1
    SLICE_X70Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.333 f  vga/tcg/counter[0]_i_3/O
                         net (fo=1, routed)           0.560     7.893    vga/tcg/counter[0]_i_3_n_1
    SLICE_X70Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.017 f  vga/tcg/counter[0]_i_2/O
                         net (fo=3, routed)           0.642     8.660    vga/tcg/counter[0]_i_2_n_1
    SLICE_X70Y104        LUT2 (Prop_lut2_I0_O)        0.124     8.784 r  vga/tcg/counter[31]_i_1/O
                         net (fo=31, routed)          0.884     9.668    vga/tcg/counter[31]_i_1_n_1
    SLICE_X71Y109        FDRE                                         r  vga/tcg/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494    14.916    vga/tcg/out_clk_reg_0
    SLICE_X71Y109        FDRE                                         r  vga/tcg/counter_reg[21]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X71Y109        FDRE (Setup_fdre_C_R)       -0.429    14.728    vga/tcg/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 vga/tcg/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.076ns (24.182%)  route 3.374ns (75.818%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.616     5.218    vga/tcg/out_clk_reg_0
    SLICE_X71Y107        FDRE                                         r  vga/tcg/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y107        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  vga/tcg/counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.347    vga/tcg/counter_reg_n_1_[16]
    SLICE_X70Y107        LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  vga/tcg/counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.778    vga/tcg/counter[0]_i_9_n_1
    SLICE_X70Y106        LUT5 (Prop_lut5_I4_O)        0.124     6.902 f  vga/tcg/counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.209    vga/tcg/counter[0]_i_7_n_1
    SLICE_X70Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.333 f  vga/tcg/counter[0]_i_3/O
                         net (fo=1, routed)           0.560     7.893    vga/tcg/counter[0]_i_3_n_1
    SLICE_X70Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.017 f  vga/tcg/counter[0]_i_2/O
                         net (fo=3, routed)           0.642     8.660    vga/tcg/counter[0]_i_2_n_1
    SLICE_X70Y104        LUT2 (Prop_lut2_I0_O)        0.124     8.784 r  vga/tcg/counter[31]_i_1/O
                         net (fo=31, routed)          0.884     9.668    vga/tcg/counter[31]_i_1_n_1
    SLICE_X71Y109        FDRE                                         r  vga/tcg/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494    14.916    vga/tcg/out_clk_reg_0
    SLICE_X71Y109        FDRE                                         r  vga/tcg/counter_reg[22]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X71Y109        FDRE (Setup_fdre_C_R)       -0.429    14.728    vga/tcg/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 vga/tcg/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.076ns (24.182%)  route 3.374ns (75.818%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.616     5.218    vga/tcg/out_clk_reg_0
    SLICE_X71Y107        FDRE                                         r  vga/tcg/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y107        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  vga/tcg/counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.347    vga/tcg/counter_reg_n_1_[16]
    SLICE_X70Y107        LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  vga/tcg/counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.778    vga/tcg/counter[0]_i_9_n_1
    SLICE_X70Y106        LUT5 (Prop_lut5_I4_O)        0.124     6.902 f  vga/tcg/counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.209    vga/tcg/counter[0]_i_7_n_1
    SLICE_X70Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.333 f  vga/tcg/counter[0]_i_3/O
                         net (fo=1, routed)           0.560     7.893    vga/tcg/counter[0]_i_3_n_1
    SLICE_X70Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.017 f  vga/tcg/counter[0]_i_2/O
                         net (fo=3, routed)           0.642     8.660    vga/tcg/counter[0]_i_2_n_1
    SLICE_X70Y104        LUT2 (Prop_lut2_I0_O)        0.124     8.784 r  vga/tcg/counter[31]_i_1/O
                         net (fo=31, routed)          0.884     9.668    vga/tcg/counter[31]_i_1_n_1
    SLICE_X71Y109        FDRE                                         r  vga/tcg/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494    14.916    vga/tcg/out_clk_reg_0
    SLICE_X71Y109        FDRE                                         r  vga/tcg/counter_reg[23]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X71Y109        FDRE (Setup_fdre_C_R)       -0.429    14.728    vga/tcg/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 vga/tcg/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.076ns (24.182%)  route 3.374ns (75.818%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.616     5.218    vga/tcg/out_clk_reg_0
    SLICE_X71Y107        FDRE                                         r  vga/tcg/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y107        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  vga/tcg/counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.347    vga/tcg/counter_reg_n_1_[16]
    SLICE_X70Y107        LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  vga/tcg/counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.778    vga/tcg/counter[0]_i_9_n_1
    SLICE_X70Y106        LUT5 (Prop_lut5_I4_O)        0.124     6.902 f  vga/tcg/counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.209    vga/tcg/counter[0]_i_7_n_1
    SLICE_X70Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.333 f  vga/tcg/counter[0]_i_3/O
                         net (fo=1, routed)           0.560     7.893    vga/tcg/counter[0]_i_3_n_1
    SLICE_X70Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.017 f  vga/tcg/counter[0]_i_2/O
                         net (fo=3, routed)           0.642     8.660    vga/tcg/counter[0]_i_2_n_1
    SLICE_X70Y104        LUT2 (Prop_lut2_I0_O)        0.124     8.784 r  vga/tcg/counter[31]_i_1/O
                         net (fo=31, routed)          0.884     9.668    vga/tcg/counter[31]_i_1_n_1
    SLICE_X71Y109        FDRE                                         r  vga/tcg/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494    14.916    vga/tcg/out_clk_reg_0
    SLICE_X71Y109        FDRE                                         r  vga/tcg/counter_reg[24]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X71Y109        FDRE (Setup_fdre_C_R)       -0.429    14.728    vga/tcg/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 vga/tcg/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 1.076ns (24.255%)  route 3.360ns (75.745%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.616     5.218    vga/tcg/out_clk_reg_0
    SLICE_X71Y107        FDRE                                         r  vga/tcg/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y107        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  vga/tcg/counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.347    vga/tcg/counter_reg_n_1_[16]
    SLICE_X70Y107        LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  vga/tcg/counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.778    vga/tcg/counter[0]_i_9_n_1
    SLICE_X70Y106        LUT5 (Prop_lut5_I4_O)        0.124     6.902 f  vga/tcg/counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.209    vga/tcg/counter[0]_i_7_n_1
    SLICE_X70Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.333 f  vga/tcg/counter[0]_i_3/O
                         net (fo=1, routed)           0.560     7.893    vga/tcg/counter[0]_i_3_n_1
    SLICE_X70Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.017 f  vga/tcg/counter[0]_i_2/O
                         net (fo=3, routed)           0.642     8.660    vga/tcg/counter[0]_i_2_n_1
    SLICE_X70Y104        LUT2 (Prop_lut2_I0_O)        0.124     8.784 r  vga/tcg/counter[31]_i_1/O
                         net (fo=31, routed)          0.871     9.655    vga/tcg/counter[31]_i_1_n_1
    SLICE_X71Y110        FDRE                                         r  vga/tcg/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494    14.916    vga/tcg/out_clk_reg_0
    SLICE_X71Y110        FDRE                                         r  vga/tcg/counter_reg[25]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X71Y110        FDRE (Setup_fdre_C_R)       -0.429    14.728    vga/tcg/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 vga/tcg/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 1.076ns (24.255%)  route 3.360ns (75.745%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.616     5.218    vga/tcg/out_clk_reg_0
    SLICE_X71Y107        FDRE                                         r  vga/tcg/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y107        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  vga/tcg/counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.347    vga/tcg/counter_reg_n_1_[16]
    SLICE_X70Y107        LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  vga/tcg/counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.778    vga/tcg/counter[0]_i_9_n_1
    SLICE_X70Y106        LUT5 (Prop_lut5_I4_O)        0.124     6.902 f  vga/tcg/counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.209    vga/tcg/counter[0]_i_7_n_1
    SLICE_X70Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.333 f  vga/tcg/counter[0]_i_3/O
                         net (fo=1, routed)           0.560     7.893    vga/tcg/counter[0]_i_3_n_1
    SLICE_X70Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.017 f  vga/tcg/counter[0]_i_2/O
                         net (fo=3, routed)           0.642     8.660    vga/tcg/counter[0]_i_2_n_1
    SLICE_X70Y104        LUT2 (Prop_lut2_I0_O)        0.124     8.784 r  vga/tcg/counter[31]_i_1/O
                         net (fo=31, routed)          0.871     9.655    vga/tcg/counter[31]_i_1_n_1
    SLICE_X71Y110        FDRE                                         r  vga/tcg/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494    14.916    vga/tcg/out_clk_reg_0
    SLICE_X71Y110        FDRE                                         r  vga/tcg/counter_reg[26]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X71Y110        FDRE (Setup_fdre_C_R)       -0.429    14.728    vga/tcg/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 vga/tcg/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 1.076ns (24.255%)  route 3.360ns (75.745%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.616     5.218    vga/tcg/out_clk_reg_0
    SLICE_X71Y107        FDRE                                         r  vga/tcg/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y107        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  vga/tcg/counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.347    vga/tcg/counter_reg_n_1_[16]
    SLICE_X70Y107        LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  vga/tcg/counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.778    vga/tcg/counter[0]_i_9_n_1
    SLICE_X70Y106        LUT5 (Prop_lut5_I4_O)        0.124     6.902 f  vga/tcg/counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.209    vga/tcg/counter[0]_i_7_n_1
    SLICE_X70Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.333 f  vga/tcg/counter[0]_i_3/O
                         net (fo=1, routed)           0.560     7.893    vga/tcg/counter[0]_i_3_n_1
    SLICE_X70Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.017 f  vga/tcg/counter[0]_i_2/O
                         net (fo=3, routed)           0.642     8.660    vga/tcg/counter[0]_i_2_n_1
    SLICE_X70Y104        LUT2 (Prop_lut2_I0_O)        0.124     8.784 r  vga/tcg/counter[31]_i_1/O
                         net (fo=31, routed)          0.871     9.655    vga/tcg/counter[31]_i_1_n_1
    SLICE_X71Y110        FDRE                                         r  vga/tcg/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494    14.916    vga/tcg/out_clk_reg_0
    SLICE_X71Y110        FDRE                                         r  vga/tcg/counter_reg[27]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X71Y110        FDRE (Setup_fdre_C_R)       -0.429    14.728    vga/tcg/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                  5.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.557     1.476    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X47Y70         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DispCtrl/BtoBCD/tmpSR_reg[5]/Q
                         net (fo=1, routed)           0.056     1.673    DispCtrl/BtoBCD/tmpSR_reg_n_1_[5]
    SLICE_X46Y70         LUT5 (Prop_lut5_I4_O)        0.045     1.718 r  DispCtrl/BtoBCD/tmpSR[6]_i_1/O
                         net (fo=1, routed)           0.000     1.718    DispCtrl/BtoBCD/tmpSR[6]
    SLICE_X46Y70         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.826     1.991    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X46Y70         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[6]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X46Y70         FDRE (Hold_fdre_C_D)         0.120     1.609    DispCtrl/BtoBCD/tmpSR_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.706%)  route 0.295ns (61.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.557     1.476    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X51Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DispCtrl/BtoBCD/tmpSR_reg[19]/Q
                         net (fo=4, routed)           0.295     1.912    DispCtrl/BtoBCD/tmpSR_reg_n_1_[19]
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.045     1.957 r  DispCtrl/BtoBCD/tmpSR[20]_i_1/O
                         net (fo=1, routed)           0.000     1.957    DispCtrl/BtoBCD/tmpSR[20]
    SLICE_X52Y71         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.822     1.987    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X52Y71         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[20]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.092     1.828    DispCtrl/BtoBCD/tmpSR_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.227ns (46.523%)  route 0.261ns (53.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.557     1.476    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X49Y70         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  DispCtrl/BtoBCD/tmpSR_reg[11]/Q
                         net (fo=1, routed)           0.261     1.865    DispCtrl/BtoBCD/tmpSR_reg_n_1_[11]
    SLICE_X53Y68         LUT5 (Prop_lut5_I2_O)        0.099     1.964 r  DispCtrl/BtoBCD/tmpSR[12]_i_1/O
                         net (fo=1, routed)           0.000     1.964    DispCtrl/BtoBCD/tmpSR[12]
    SLICE_X53Y68         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.825     1.990    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X53Y68         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[12]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X53Y68         FDRE (Hold_fdre_C_D)         0.092     1.831    DispCtrl/BtoBCD/tmpSR_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.964%)  route 0.331ns (64.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.557     1.476    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X52Y68         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DispCtrl/BtoBCD/tmpSR_reg[15]/Q
                         net (fo=4, routed)           0.331     1.949    DispCtrl/BtoBCD/tmpSR_reg_n_1_[15]
    SLICE_X50Y69         LUT5 (Prop_lut5_I2_O)        0.045     1.994 r  DispCtrl/BtoBCD/tmpSR[16]_i_1/O
                         net (fo=1, routed)           0.000     1.994    DispCtrl/BtoBCD/tmpSR[16]
    SLICE_X50Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.825     1.990    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X50Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[16]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.121     1.860    DispCtrl/BtoBCD/tmpSR_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 PmodJSTK_Int/SerialClock/clkCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodJSTK_Int/SerialClock/clkCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.042%)  route 0.091ns (32.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.561     1.480    PmodJSTK_Int/SerialClock/CLKOUT_reg_1
    SLICE_X65Y107        FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  PmodJSTK_Int/SerialClock/clkCount_reg[8]/Q
                         net (fo=5, routed)           0.091     1.713    PmodJSTK_Int/SerialClock/clkCount[8]
    SLICE_X64Y107        LUT6 (Prop_lut6_I4_O)        0.045     1.758 r  PmodJSTK_Int/SerialClock/clkCount[9]_i_1/O
                         net (fo=1, routed)           0.000     1.758    PmodJSTK_Int/SerialClock/clkCount_0[9]
    SLICE_X64Y107        FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.998    PmodJSTK_Int/SerialClock/CLKOUT_reg_1
    SLICE_X64Y107        FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[9]/C
                         clock pessimism             -0.504     1.493    
    SLICE_X64Y107        FDRE (Hold_fdre_C_D)         0.092     1.585    PmodJSTK_Int/SerialClock/clkCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.608%)  route 0.132ns (48.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.555     1.474    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X53Y70         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  DispCtrl/BtoBCD/tmpSR_reg[26]/Q
                         net (fo=4, routed)           0.132     1.748    DispCtrl/BtoBCD/tmpSR_reg_n_1_[26]
    SLICE_X53Y69         FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.824     1.989    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X53Y69         FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[14]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X53Y69         FDRE (Hold_fdre_C_D)         0.070     1.559    DispCtrl/BtoBCD/BCDOUT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.933%)  route 0.136ns (49.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.557     1.476    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X52Y68         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DispCtrl/BtoBCD/tmpSR_reg[14]/Q
                         net (fo=4, routed)           0.136     1.753    DispCtrl/BtoBCD/tmpSR_reg_n_1_[14]
    SLICE_X52Y69         FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.824     1.989    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X52Y69         FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[2]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.066     1.555    DispCtrl/BtoBCD/BCDOUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.555     1.474    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X52Y70         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  DispCtrl/BtoBCD/tmpSR_reg[23]/Q
                         net (fo=4, routed)           0.121     1.736    DispCtrl/BtoBCD/tmpSR_reg_n_1_[23]
    SLICE_X53Y70         LUT5 (Prop_lut5_I2_O)        0.045     1.781 r  DispCtrl/BtoBCD/tmpSR[24]_i_1/O
                         net (fo=1, routed)           0.000     1.781    DispCtrl/BtoBCD/tmpSR[24]
    SLICE_X53Y70         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.823     1.988    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X53Y70         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[24]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X53Y70         FDRE (Hold_fdre_C_D)         0.092     1.579    DispCtrl/BtoBCD/tmpSR_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.791%)  route 0.154ns (52.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.557     1.476    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X51Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DispCtrl/BtoBCD/tmpSR_reg[18]/Q
                         net (fo=4, routed)           0.154     1.771    DispCtrl/BtoBCD/tmpSR_reg_n_1_[18]
    SLICE_X51Y68         FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.826     1.991    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X51Y68         FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[6]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.070     1.561    DispCtrl/BtoBCD/BCDOUT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 PmodJSTK_Int/SerialClock/clkCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodJSTK_Int/SerialClock/clkCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.561     1.480    PmodJSTK_Int/SerialClock/CLKOUT_reg_1
    SLICE_X65Y107        FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107        FDRE (Prop_fdre_C_Q)         0.141     1.621 f  PmodJSTK_Int/SerialClock/clkCount_reg[6]/Q
                         net (fo=6, routed)           0.132     1.754    PmodJSTK_Int/SerialClock/clkCount[6]
    SLICE_X64Y107        LUT6 (Prop_lut6_I3_O)        0.045     1.799 r  PmodJSTK_Int/SerialClock/clkCount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.799    PmodJSTK_Int/SerialClock/clkCount_0[5]
    SLICE_X64Y107        FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.998    PmodJSTK_Int/SerialClock/CLKOUT_reg_1
    SLICE_X64Y107        FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[5]/C
                         clock pessimism             -0.504     1.493    
    SLICE_X64Y107        FDRE (Hold_fdre_C_D)         0.091     1.584    PmodJSTK_Int/SerialClock/clkCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y68    DispCtrl/BtoBCD/BCDOUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y70    DispCtrl/BtoBCD/BCDOUT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y69    DispCtrl/BtoBCD/BCDOUT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y70    DispCtrl/BtoBCD/BCDOUT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y69    DispCtrl/BtoBCD/BCDOUT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y69    DispCtrl/BtoBCD/BCDOUT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y69    DispCtrl/BtoBCD/BCDOUT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y68    DispCtrl/BtoBCD/BCDOUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y69    DispCtrl/BtoBCD/BCDOUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y66    DispCtrl/clkCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y66    DispCtrl/clkCount_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y66    DispCtrl/clkCount_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y66    DispCtrl/clkCount_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y66    DispCtrl/clkCount_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y70    DispCtrl/BtoBCD/shiftCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y70    DispCtrl/BtoBCD/shiftCount_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y70    DispCtrl/BtoBCD/shiftCount_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y70    DispCtrl/BtoBCD/shiftCount_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y70    DispCtrl/BtoBCD/shiftCount_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y97    vga/do_anim_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73    genSndRec/clkCount_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73    genSndRec/clkCount_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73    genSndRec/clkCount_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76    genSndRec/clkCount_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73    genSndRec/clkCount_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76    genSndRec/clkCount_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y72    genSndRec/clkCount_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y72    genSndRec/clkCount_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y72    genSndRec/clkCount_reg[4]/C



