
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64

Warmup complete CPU 0 instructions: 1000001 cycles: 250190 (Simulation time: 0 hr 0 min 2 sec) 

Finished CPU 0 instructions: 1000000 cycles: 3372253 cumulative IPC: 0.296538 (Simulation time: 0 hr 0 min 12 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.296538 instructions: 1000000 cycles: 3372253
cpu0_DTLB TOTAL     ACCESS:     164488  HIT:     151760  MISS:      12728
cpu0_DTLB LOAD      ACCESS:      86220  HIT:      73866  MISS:      12354
cpu0_DTLB RFO       ACCESS:      78268  HIT:      77894  MISS:        374
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.9743 cycles
cpu0_ITLB TOTAL     ACCESS:      43515  HIT:      43515  MISS:          0
cpu0_ITLB LOAD      ACCESS:      43515  HIT:      43515  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:          7  HIT:          3  MISS:          4
cpu0_L1I LOAD      ACCESS:          7  HIT:          3  MISS:          4
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 1044 cycles
cpu0_STLB TOTAL     ACCESS:      12728  HIT:      12330  MISS:        398
cpu0_STLB LOAD      ACCESS:      12354  HIT:      12329  MISS:         25
cpu0_STLB RFO       ACCESS:        374  HIT:          1  MISS:        373
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 210.558 cycles
cpu0_L1D TOTAL     ACCESS:     117278  HIT:      68710  MISS:      48568
cpu0_L1D LOAD      ACCESS:      74013  HIT:      49415  MISS:      24598
cpu0_L1D RFO       ACCESS:      42866  HIT:      18920  MISS:      23946
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        399  HIT:        375  MISS:         24
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 568.748 cycles
cpu0_L2C TOTAL     ACCESS:      91026  HIT:      47199  MISS:      43827
cpu0_L2C LOAD      ACCESS:      24602  HIT:       4725  MISS:      19877
cpu0_L2C RFO       ACCESS:      23946  HIT:          0  MISS:      23946
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      42454  HIT:      42453  MISS:          1
cpu0_L2C TRANSLATION ACCESS:         24  HIT:         21  MISS:          3
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 617.999 cycles
LLC TOTAL     ACCESS:      86186  HIT:      17961  MISS:      68225
LLC LOAD      ACCESS:      19877  HIT:       9310  MISS:      10567
LLC RFO       ACCESS:      23946  HIT:          0  MISS:      23946
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      42360  HIT:       8651  MISS:      33709
LLC TRANSLATION ACCESS:          3  HIT:          0  MISS:          3
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 383.506 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       9735  ROW_BUFFER_MISS:      24755
 DBUS AVG_CONGESTED_CYCLE:    3.99213
 WQ ROW_BUFFER_HIT:       3607  ROW_BUFFER_MISS:      30229  FULL:         23


CPU 0 Branch Prediction Accuracy: 95.8769% MPKI: 6.86799 Average ROB Occupancy at Mispredict: 41.1746
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.868
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

