---
COUNT: 1
DESCRIPTION: HSU_WQSE CSR Spec
INTR:
  FATAL:
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_bitalloc_mem
      NAME: bitalloc_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_func_cfg_tab_mem
      NAME: func_cfg_tab_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_func_parent_tab_mem
      NAME: func_parent_tab_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_func_poor_node_mem
      NAME: func_poor_node_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_func_rate_status_mem
      NAME: func_rate_status_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_func_rate_tab_mem
      NAME: func_rate_tab_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_func_rich_node_mem
      NAME: func_rich_node_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_func_status_tab_mem
      NAME: func_status_tab_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_funcop_cnt_mem
      NAME: funcop_cnt_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_headtail_mem
      NAME: headtail_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_msc_rx_burst_mem
      NAME: msc_rx_burst2_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_msc_rx_burst_mem
      NAME: msc_rx_burst1_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_msc_rx_burst_mem
      NAME: msc_rx_burst0_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_nextfunc_mem
      NAME: nextfunc_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_nextq_mem
      NAME: nextq_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_nextwu_mem
      NAME: nextwu_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_pwu_cnt_mem
      NAME: pwu_cnt2_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_pwu_cnt_mem
      NAME: pwu_cnt1_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_pwu_cnt_mem
      NAME: pwu_cnt0_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_queue_cfg_tab_mem
      NAME: queue_cfg_tab_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_queue_counter_status_mem
      NAME: queue_counter_status_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_queue_parent_tab_mem
      NAME: queue_parent_tab_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_queue_status_tab_mem
      NAME: queue_status_tab_mem_merr
      WIDTH: 1
    - DESCRIPTION: Multi Bit ECC Error for hsu_wqse_wu_ebuf_mem
      NAME: wu_ebuf_mem_merr
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_bitalloc_mem
      NAME: bitalloc_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_func_cfg_tab_mem
      NAME: func_cfg_tab_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_func_parent_tab_mem
      NAME: func_parent_tab_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_func_poor_node_mem
      NAME: func_poor_node_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_func_rate_status_mem
      NAME: func_rate_status_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_func_rate_tab_mem
      NAME: func_rate_tab_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_func_rich_node_mem
      NAME: func_rich_node_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_func_status_tab_mem
      NAME: func_status_tab_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_funcop_cnt_mem
      NAME: funcop_cnt_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_headtail_mem
      NAME: headtail_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_msc_rx_burst_mem
      NAME: msc_rx_burst2_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_msc_rx_burst_mem
      NAME: msc_rx_burst1_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_msc_rx_burst_mem
      NAME: msc_rx_burst0_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_nextfunc_mem
      NAME: nextfunc_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_nextq_mem
      NAME: nextq_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_nextwu_mem
      NAME: nextwu_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_pwu_cnt_mem
      NAME: pwu_cnt2_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_pwu_cnt_mem
      NAME: pwu_cnt1_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_pwu_cnt_mem
      NAME: pwu_cnt0_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_queue_cfg_tab_mem
      NAME: queue_cfg_tab_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_queue_counter_status_mem
      NAME: queue_counter_status_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_queue_parent_tab_mem
      NAME: queue_parent_tab_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_queue_status_tab_mem
      NAME: queue_status_tab_mem_serr
      WIDTH: 1
    - DESCRIPTION: Single Bit ECC Error for hsu_wqse_wu_ebuf_mem
      NAME: wu_ebuf_mem_serr
      WIDTH: 1
INTR_PORT_EN: 1
NAME: HSU_WQSE_AN
PARENTNAME: HSU_3_AN
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: hsu_wqse_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: hsu_wqse_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: hsu_wqse_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_bitalloc_mem
        NAME: bitalloc_mem_merr
        WIDTH: 1
      - &2
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_func_cfg_tab_mem
        NAME: func_cfg_tab_mem_merr
        WIDTH: 1
      - &3
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_func_parent_tab_mem
        NAME: func_parent_tab_mem_merr
        WIDTH: 1
      - &4
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_func_poor_node_mem
        NAME: func_poor_node_mem_merr
        WIDTH: 1
      - &5
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_func_rate_status_mem
        NAME: func_rate_status_mem_merr
        WIDTH: 1
      - &6
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_func_rate_tab_mem
        NAME: func_rate_tab_mem_merr
        WIDTH: 1
      - &7
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_func_rich_node_mem
        NAME: func_rich_node_mem_merr
        WIDTH: 1
      - &8
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_func_status_tab_mem
        NAME: func_status_tab_mem_merr
        WIDTH: 1
      - &9
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_funcop_cnt_mem
        NAME: funcop_cnt_mem_merr
        WIDTH: 1
      - &10
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_headtail_mem
        NAME: headtail_mem_merr
        WIDTH: 1
      - &11
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_msc_rx_burst_mem
        NAME: msc_rx_burst2_mem_merr
        WIDTH: 1
      - &12
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_msc_rx_burst_mem
        NAME: msc_rx_burst1_mem_merr
        WIDTH: 1
      - &13
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_msc_rx_burst_mem
        NAME: msc_rx_burst0_mem_merr
        WIDTH: 1
      - &14
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_nextfunc_mem
        NAME: nextfunc_mem_merr
        WIDTH: 1
      - &15
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_nextq_mem
        NAME: nextq_mem_merr
        WIDTH: 1
      - &16
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_nextwu_mem
        NAME: nextwu_mem_merr
        WIDTH: 1
      - &17
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_pwu_cnt_mem
        NAME: pwu_cnt2_mem_merr
        WIDTH: 1
      - &18
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_pwu_cnt_mem
        NAME: pwu_cnt1_mem_merr
        WIDTH: 1
      - &19
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_pwu_cnt_mem
        NAME: pwu_cnt0_mem_merr
        WIDTH: 1
      - &20
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_queue_cfg_tab_mem
        NAME: queue_cfg_tab_mem_merr
        WIDTH: 1
      - &21
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_queue_counter_status_mem
        NAME: queue_counter_status_mem_merr
        WIDTH: 1
      - &22
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_queue_parent_tab_mem
        NAME: queue_parent_tab_mem_merr
        WIDTH: 1
      - &23
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_queue_status_tab_mem
        NAME: queue_status_tab_mem_merr
        WIDTH: 1
      - &24
        DESCRIPTION: Multi Bit ECC Error for hsu_wqse_wu_ebuf_mem
        NAME: wu_ebuf_mem_merr
        WIDTH: 1
    NAME: hsu_wqse_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
    NAME: hsu_wqse_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
    NAME: hsu_wqse_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
    NAME: hsu_wqse_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
    NAME: hsu_wqse_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &25
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_bitalloc_mem
        NAME: bitalloc_mem_serr
        WIDTH: 1
      - &26
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_func_cfg_tab_mem
        NAME: func_cfg_tab_mem_serr
        WIDTH: 1
      - &27
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_func_parent_tab_mem
        NAME: func_parent_tab_mem_serr
        WIDTH: 1
      - &28
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_func_poor_node_mem
        NAME: func_poor_node_mem_serr
        WIDTH: 1
      - &29
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_func_rate_status_mem
        NAME: func_rate_status_mem_serr
        WIDTH: 1
      - &30
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_func_rate_tab_mem
        NAME: func_rate_tab_mem_serr
        WIDTH: 1
      - &31
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_func_rich_node_mem
        NAME: func_rich_node_mem_serr
        WIDTH: 1
      - &32
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_func_status_tab_mem
        NAME: func_status_tab_mem_serr
        WIDTH: 1
      - &33
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_funcop_cnt_mem
        NAME: funcop_cnt_mem_serr
        WIDTH: 1
      - &34
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_headtail_mem
        NAME: headtail_mem_serr
        WIDTH: 1
      - &35
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_msc_rx_burst_mem
        NAME: msc_rx_burst2_mem_serr
        WIDTH: 1
      - &36
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_msc_rx_burst_mem
        NAME: msc_rx_burst1_mem_serr
        WIDTH: 1
      - &37
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_msc_rx_burst_mem
        NAME: msc_rx_burst0_mem_serr
        WIDTH: 1
      - &38
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_nextfunc_mem
        NAME: nextfunc_mem_serr
        WIDTH: 1
      - &39
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_nextq_mem
        NAME: nextq_mem_serr
        WIDTH: 1
      - &40
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_nextwu_mem
        NAME: nextwu_mem_serr
        WIDTH: 1
      - &41
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_pwu_cnt_mem
        NAME: pwu_cnt2_mem_serr
        WIDTH: 1
      - &42
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_pwu_cnt_mem
        NAME: pwu_cnt1_mem_serr
        WIDTH: 1
      - &43
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_pwu_cnt_mem
        NAME: pwu_cnt0_mem_serr
        WIDTH: 1
      - &44
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_queue_cfg_tab_mem
        NAME: queue_cfg_tab_mem_serr
        WIDTH: 1
      - &45
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_queue_counter_status_mem
        NAME: queue_counter_status_mem_serr
        WIDTH: 1
      - &46
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_queue_parent_tab_mem
        NAME: queue_parent_tab_mem_serr
        WIDTH: 1
      - &47
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_queue_status_tab_mem
        NAME: queue_status_tab_mem_serr
        WIDTH: 1
      - &48
        DESCRIPTION: Single Bit ECC Error for hsu_wqse_wu_ebuf_mem
        NAME: wu_ebuf_mem_serr
        WIDTH: 1
    NAME: hsu_wqse_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
    NAME: hsu_wqse_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
    NAME: hsu_wqse_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
    NAME: hsu_wqse_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
    NAME: hsu_wqse_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: Place Holder for now for HSU_WQSE Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: 6
        DESCRIPTION: Module ID
        NAME: module_id
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Features enabled in the module.
        NAME: features
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: hsu_wqse_features
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: hsu_wqse_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: hsu_wqse_scratchpad
    WIDTH: 64
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: HSU WQSE Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Enable ENQ_PIPE
        NAME: enq_pipe_enable
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable DEQ_PIPE
        NAME: deq_pipe_enable
        WIDTH: 1
      - DEFAULT: 200
        DESCRIPTION: |-
          The threshold value of pending_wu_cnt to set pwu_cnt_alert. When any pending_wu_counter is larger than 
                                            this threshold, the DEQ_PIPE will stop to deque all WUs.
                                            Note: the maximum value is 247. 
                                            
        NAME: pwu_cnt_alert_xoff_thresh
        WIDTH: 8
      - DEFAULT: 100
        DESCRIPTION: |-
          The threshold value of pending_wu_cnt to clear pwu_cnt_alert. When all pending_wu_counter is smaller than    
                                            this threshold, the DEQ_PIPE will resume deque all WUs.
                                            Note: the xon_thresh <= xoff_thresh. For normal applications, xon_thresh can set to half of the xoff_thresh.
                                            
        NAME: pwu_cnt_alert_xon_thresh
        WIDTH: 8
    NAME: hsu_wqse_configs
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: ' Head Address of func_rate_tab'
    FLDLST:
      - DEFAULT: 2047
        DESCRIPTION: |-
          The logic will start chasing the Function Rate Table linked list from this location, until hit the NULL (all ones) pointer.
                                            Only configure this head to non-NULL pointer when func_rate_table and all rate related registers are completely configured. 
                                            Configure this head to non-NULL pointer will trigger internal logic start to working on rate refill operations. 
                                            Configure this head to NULL pointer will stop internal logic from working on rate refill operations. But internal logic will 
                                            complete current full linked list in func rate table then stop. 
          
                         
        NAME: head
        WIDTH: 11
    NAME: hsu_wqse_func_rate_tab_head
    TEST_ATTR: 0
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: The number of cycles for each rate refill operation
    FLDLST:
      - DEFAULT: 10
        DESCRIPTION: |-2
           The number of cycles for each rate refill operation. The minimal number is 10. The programmed number 
                                             must be multiple of 10, for example 20, 30, 40...
                                             Note: The WQSE only allows to wake up one Function Node every 10 cycles at maximum, as this will impact 
                                             normal enque pipeline performance. 
        NAME: oper_time
        WIDTH: 16
    NAME: hsu_wqse_func_rate_oper_time
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: ' The number of cycles for all Function Nodes rate refill operations. '
    FLDLST:
      - DEFAULT: 20000
        DESCRIPTION: |-2
           This programmed value must be equal to or greater than the number of Function Nodes with rate-shaping enabled 
                                             times the func_rate_oper_time. This register helps to easy the calculation for rate shaping. 
                         
                                             For example, if software programs func_rate_oper_time to be 20 cycles, then for 1688 Function Nodes, the logic 
                                             needs total 33,760 cycles to refill the rate. Software can program this value to be 50,000, then the rate refill 
                                             logic will idle (50,000-33,760) before start the next iteration refill.
          
                                             If one Function Node is programed 0x1_0000 for its func_rate_addend in the Func_Rate_Table, then the rate shaper 
                                             logic will guarantee the maximum bandwidth for this Function is 0x1_0000 x 4B x 1sec/ (50us) = 5GB/s.
          
                                             Note: this reg must be multiple of 10.
                         
        NAME: rate_period
        WIDTH: 32
    NAME: hsu_wqse_func_rate_period
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: &49
      - DEFAULT: 0
        DESCRIPTION: Controller ID within its slice
        NAME: cid
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: 'high or low priority, 1 means high priority'
        NAME: pri
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-
          weight configuration value for Group
                                            level WRR arbiter. Note first decide this group belongs
                                            to which priority, then decide the weight with the same priority
        NAME: wrr_weight
        WIDTH: 7
    NAME: hsu_wqse_group_config_tab_0
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_1
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_2
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_3
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_4
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_5
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_6
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_7
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_8
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_9
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_10
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_11
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_12
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_13
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_14
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_15
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_16
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_17
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_18
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_19
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_20
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_21
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_22
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_23
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_24
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_25
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_26
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_27
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_28
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_29
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_30
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_31
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_32
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_33
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_34
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_35
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_36
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_37
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_38
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_39
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_40
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_41
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_42
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_43
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_44
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_45
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_46
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_47
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_48
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_49
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_50
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_51
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_52
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_53
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_54
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_55
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_56
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_57
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_58
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: |-
      Group Configuration Table - ,
                                 The register [0:19] are assigned to HU Slice0;
                                 The register [20:39] are assigned to HU Slice1;
                                 The register [40:59] are assigned to HU Slice2.
                                
    FLDLST: *49
    NAME: hsu_wqse_group_config_tab_59
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: &50
      - DEFAULT: 6143
        DESCRIPTION: |-2
          
                                            WU count profile thresholds. The profile i is comprised 
                                            Of the entries [i*15+14: i*15] (i=0~15). Each entry is a 
                                            13-bit threshold register.
          
                                            These 15 thresholds partition the 6K space into 16 regions.
                                            Threshold0 must not be 0. The thresholds must in in strict ascending order with Threshold0 being the smallest.
                                            Region0:  [0, threshold0-1]
                                            Regioni:  [threshold(i-1) , threshold(i)-1], i=1~14
                                            Region15: [threshold14, 6143]
                                            If the Queue WU count falls into Regioni, then the i is 
                                            the WU count color of the Queue.
          
                                            Note: Must programe the values with strict ascending order for normal operations.
                                           
        NAME: thresh
        WIDTH: 13
    NAME: hsu_wqse_wu_cnt_threshold_0
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_1
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_2
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_3
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_4
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_5
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_6
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_7
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_8
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_9
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_10
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_11
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_12
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_13
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_14
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_15
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_16
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_17
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_18
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_19
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_20
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_21
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_22
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_23
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_24
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_25
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_26
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_27
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_28
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_29
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_30
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_31
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_32
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_33
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_34
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_35
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_36
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_37
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_38
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_39
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_40
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_41
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_42
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_43
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_44
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_45
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_46
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_47
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_48
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_49
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_50
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_51
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_52
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_53
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_54
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_55
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_56
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_57
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_58
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_59
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_60
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_61
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_62
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_63
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_64
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_65
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_66
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_67
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_68
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_69
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_70
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_71
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_72
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_73
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_74
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_75
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_76
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_77
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_78
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_79
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_80
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_81
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_82
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_83
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_84
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_85
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_86
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_87
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_88
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_89
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_90
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_91
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_92
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_93
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_94
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_95
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_96
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_97
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_98
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_99
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_100
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_101
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_102
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_103
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_104
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_105
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_106
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_107
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_108
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_109
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_110
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_111
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_112
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_113
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_114
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_115
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_116
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_117
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_118
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_119
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_120
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_121
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_122
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_123
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_124
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_125
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_126
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_127
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_128
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_129
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_130
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_131
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_132
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_133
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_134
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_135
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_136
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_137
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_138
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_139
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_140
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_141
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_142
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_143
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_144
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_145
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_146
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_147
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_148
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_149
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_150
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_151
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_152
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_153
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_154
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_155
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_156
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_157
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_158
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_159
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_160
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_161
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_162
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_163
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_164
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_165
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_166
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_167
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_168
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_169
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_170
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_171
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_172
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_173
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_174
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_175
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_176
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_177
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_178
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_179
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_180
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_181
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_182
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_183
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_184
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_185
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_186
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_187
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_188
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_189
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_190
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_191
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_192
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_193
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_194
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_195
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_196
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_197
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_198
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_199
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_200
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_201
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_202
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_203
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_204
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_205
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_206
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_207
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_208
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_209
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_210
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_211
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_212
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_213
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_214
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_215
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_216
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_217
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_218
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_219
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_220
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_221
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_222
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_223
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_224
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_225
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_226
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_227
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_228
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_229
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_230
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_231
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_232
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_233
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_234
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_235
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_236
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_237
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_238
  - ATTR: 5
    COUNT: 240
    DESCRIPTION: WU Count Profile Threshold Configurations
    FLDLST: *50
    NAME: hsu_wqse_wu_cnt_threshold_239
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: &51
      - DEFAULT: 65536
        DESCRIPTION: |-2
          
                                            Byte count profile thresholds. The profile i is 
                                            comprised of the entries [i*15+14: i*15] (i=0~3). Each 
                                            entry is a 32-bit threshold register. 
          
                                            These 15 thresholds partition the 2^32-1 space into 16 regions.
                                            Threshold0 must not be 0. The thresholds must in in strict ascending order with Threshold0 being the smallest.
                                            Region0:  [0, threshold0-1]
                                            Regioni:  [threshold(i-1) , threshold(i)-1], i=1~14
                                            Region15: [threshold14, 2^32-1]
                                            If the Queue byte count falls into Regioni, then the i is 
                                            the WU count color of the Queue.
          
                                            Note: Must programe the values with strict ascending order for normal operations.
                                           
        NAME: thresh
        WIDTH: 32
    NAME: hsu_wqse_byt_cnt_threshold_0
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_1
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_2
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_3
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_4
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_5
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_6
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_7
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_8
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_9
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_10
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_11
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_12
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_13
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_14
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_15
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_16
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_17
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_18
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_19
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_20
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_21
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_22
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_23
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_24
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_25
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_26
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_27
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_28
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_29
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_30
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_31
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_32
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_33
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_34
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_35
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_36
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_37
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_38
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_39
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_40
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_41
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_42
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_43
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_44
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_45
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_46
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_47
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_48
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_49
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_50
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_51
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_52
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_53
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_54
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_55
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_56
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_57
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_58
  - ATTR: 5
    COUNT: 60
    DESCRIPTION: WU_EBUF Byte Count Profile Threshold Configuration
    FLDLST: *51
    NAME: hsu_wqse_byt_cnt_threshold_59
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: 'WQSR MEM Initialization Trigger, Rising edge triggered'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Init HeadTail Memory '
        NAME: headtail_init
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init NextWu Memory '
        NAME: nextwu_init
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init WU EBuf Memory '
        NAME: wu_ebuf_init
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Queue Config Table Memory '
        NAME: queue_cfg_tab_init
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Queue Parent Table Memory '
        NAME: queue_parent_tab_init
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Queue Status Table Memory '
        NAME: queue_status_tab_init
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Queue Counter Status Memory '
        NAME: queue_counter_status_init
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Next Queue Memory '
        NAME: nextq_init
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Function Config Table Memory '
        NAME: func_cfg_tab_init
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Function Rate Table Memory '
        NAME: func_rate_tab_init
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Function Parent Table Memory '
        NAME: func_parent_tab_init
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Function Status Table Memory '
        NAME: func_status_tab_init
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Function Rate Status Memory '
        NAME: func_rate_status_init
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Function Rich Node Memory '
        NAME: func_rich_node_init
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Function Poor Node Memory '
        NAME: func_poor_node_init
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Next Function Memory '
        NAME: nextfunc_init
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Per Function Operation Counter Memory '
        NAME: funcop_cnt_init
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Pending WU Counter Memory '
        NAME: pwu_cnt_init
        WIDTH: 3
    NAME: hsu_wqse_mem_init_trigger
    TEST_ATTR: 0
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: WQSE MEM Initialization Status
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Init HeadTail Memory Done '
        NAME: headtail_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init NextWu Memory Done '
        NAME: nextwu_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init WU EBuf Memory Done '
        NAME: wu_ebuf_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Queue Config Table Memory Done '
        NAME: queue_cfg_tab_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Queue Parent Table Memory Done '
        NAME: queue_parent_tab_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Queue Status Table Memory Done '
        NAME: queue_status_tab_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Queue Counter Status Memory Done '
        NAME: queue_counter_status_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Next Queue Memory Done '
        NAME: nextq_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Function Config Table Memory Done '
        NAME: func_cfg_tab_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Function Rate Table Memory Done '
        NAME: func_rate_tab_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Function Parent Table Memory Done '
        NAME: func_parent_tab_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Function Status Table Memory Done '
        NAME: func_status_tab_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Function Rate Status Memory Done '
        NAME: func_rate_status_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Function Rich Node Memory Done '
        NAME: func_rich_node_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Function Poor Node Memory Done '
        NAME: func_poor_node_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Next Function Memory Done '
        NAME: nextfunc_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Per Function Operation Counter Memory Done '
        NAME: funcop_cnt_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Init Pending WU Counter Memory '
        NAME: pwu_cnt_done
        WIDTH: 3
    NAME: hsu_wqse_mem_init_done
    TEST_ATTR: 0
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Current color of global counters
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Global 4-bit color information.
        NAME: color
        WIDTH: 4
    NAME: hsu_wqse_glb_color
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: The number of WUs that are stored in the WU_EBUF.
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cnt
        WIDTH: 13
    NAME: hsu_wqse_glb_wu_cnt
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: The number of Strict Order WUs that are stored in the WU_EBUF.
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cnt
        WIDTH: 13
    NAME: hsu_wqse_glb_so_wu_cnt
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: The number of byte count of WUs that are stored in the WU_EBUF.
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cnt
        WIDTH: 32
    NAME: hsu_wqse_glb_byt_cnt
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: Queue Selection for queue_op_cnt
    FLDLST: &52
      - DEFAULT: 0
        DESCRIPTION: " Indicate which Queue the corresponding queue_op_cnt is monitoring. \n                                 "
        NAME: sel
        WIDTH: 11
    NAME: hsu_wqse_queue_cnt_sel_0
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: Queue Selection for queue_op_cnt
    FLDLST: *52
    NAME: hsu_wqse_queue_cnt_sel_1
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: Queue Selection for queue_op_cnt
    FLDLST: *52
    NAME: hsu_wqse_queue_cnt_sel_2
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: Queue Selection for queue_op_cnt
    FLDLST: *52
    NAME: hsu_wqse_queue_cnt_sel_3
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: Queue Selection for queue_op_cnt
    FLDLST: *52
    NAME: hsu_wqse_queue_cnt_sel_4
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: Queue Selection for queue_op_cnt
    FLDLST: *52
    NAME: hsu_wqse_queue_cnt_sel_5
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: Queue Selection for queue_op_cnt
    FLDLST: *52
    NAME: hsu_wqse_queue_cnt_sel_6
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: Queue Selection for queue_op_cnt
    FLDLST: *52
    NAME: hsu_wqse_queue_cnt_sel_7
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: Queue Selection for queue_op_cnt
    FLDLST: *52
    NAME: hsu_wqse_queue_cnt_sel_8
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: Queue Selection for queue_op_cnt
    FLDLST: *52
    NAME: hsu_wqse_queue_cnt_sel_9
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: Queue Selection for queue_op_cnt
    FLDLST: *52
    NAME: hsu_wqse_queue_cnt_sel_10
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: Queue Selection for queue_op_cnt
    FLDLST: *52
    NAME: hsu_wqse_queue_cnt_sel_11
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: Queue Selection for queue_op_cnt
    FLDLST: *52
    NAME: hsu_wqse_queue_cnt_sel_12
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: Queue Selection for queue_op_cnt
    FLDLST: *52
    NAME: hsu_wqse_queue_cnt_sel_13
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: Queue Selection for queue_op_cnt
    FLDLST: *52
    NAME: hsu_wqse_queue_cnt_sel_14
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: Queue Selection for queue_op_cnt
    FLDLST: *52
    NAME: hsu_wqse_queue_cnt_sel_15
  - ATTR: 5
    COUNT: 20
    DESCRIPTION: Function operation counter selection for spec_funcop_cnt
    FLDLST: &53
      - DEFAULT: 0
        DESCRIPTION: ' Indicate which Slice the corresponding spec_funcop_cnt is monitoring. '
        NAME: slice_sel
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: ' Indicate which FID the corresponding spec_funcop_cnt is monitoring. '
        NAME: fid_sel
        WIDTH: 9
    NAME: hsu_wqse_spec_funcop_cnt_sel_0
  - ATTR: 5
    COUNT: 20
    DESCRIPTION: Function operation counter selection for spec_funcop_cnt
    FLDLST: *53
    NAME: hsu_wqse_spec_funcop_cnt_sel_1
  - ATTR: 5
    COUNT: 20
    DESCRIPTION: Function operation counter selection for spec_funcop_cnt
    FLDLST: *53
    NAME: hsu_wqse_spec_funcop_cnt_sel_2
  - ATTR: 5
    COUNT: 20
    DESCRIPTION: Function operation counter selection for spec_funcop_cnt
    FLDLST: *53
    NAME: hsu_wqse_spec_funcop_cnt_sel_3
  - ATTR: 5
    COUNT: 20
    DESCRIPTION: Function operation counter selection for spec_funcop_cnt
    FLDLST: *53
    NAME: hsu_wqse_spec_funcop_cnt_sel_4
  - ATTR: 5
    COUNT: 20
    DESCRIPTION: Function operation counter selection for spec_funcop_cnt
    FLDLST: *53
    NAME: hsu_wqse_spec_funcop_cnt_sel_5
  - ATTR: 5
    COUNT: 20
    DESCRIPTION: Function operation counter selection for spec_funcop_cnt
    FLDLST: *53
    NAME: hsu_wqse_spec_funcop_cnt_sel_6
  - ATTR: 5
    COUNT: 20
    DESCRIPTION: Function operation counter selection for spec_funcop_cnt
    FLDLST: *53
    NAME: hsu_wqse_spec_funcop_cnt_sel_7
  - ATTR: 5
    COUNT: 20
    DESCRIPTION: Function operation counter selection for spec_funcop_cnt
    FLDLST: *53
    NAME: hsu_wqse_spec_funcop_cnt_sel_8
  - ATTR: 5
    COUNT: 20
    DESCRIPTION: Function operation counter selection for spec_funcop_cnt
    FLDLST: *53
    NAME: hsu_wqse_spec_funcop_cnt_sel_9
  - ATTR: 5
    COUNT: 20
    DESCRIPTION: Function operation counter selection for spec_funcop_cnt
    FLDLST: *53
    NAME: hsu_wqse_spec_funcop_cnt_sel_10
  - ATTR: 5
    COUNT: 20
    DESCRIPTION: Function operation counter selection for spec_funcop_cnt
    FLDLST: *53
    NAME: hsu_wqse_spec_funcop_cnt_sel_11
  - ATTR: 5
    COUNT: 20
    DESCRIPTION: Function operation counter selection for spec_funcop_cnt
    FLDLST: *53
    NAME: hsu_wqse_spec_funcop_cnt_sel_12
  - ATTR: 5
    COUNT: 20
    DESCRIPTION: Function operation counter selection for spec_funcop_cnt
    FLDLST: *53
    NAME: hsu_wqse_spec_funcop_cnt_sel_13
  - ATTR: 5
    COUNT: 20
    DESCRIPTION: Function operation counter selection for spec_funcop_cnt
    FLDLST: *53
    NAME: hsu_wqse_spec_funcop_cnt_sel_14
  - ATTR: 5
    COUNT: 20
    DESCRIPTION: Function operation counter selection for spec_funcop_cnt
    FLDLST: *53
    NAME: hsu_wqse_spec_funcop_cnt_sel_15
  - ATTR: 5
    COUNT: 20
    DESCRIPTION: Function operation counter selection for spec_funcop_cnt
    FLDLST: *53
    NAME: hsu_wqse_spec_funcop_cnt_sel_16
  - ATTR: 5
    COUNT: 20
    DESCRIPTION: Function operation counter selection for spec_funcop_cnt
    FLDLST: *53
    NAME: hsu_wqse_spec_funcop_cnt_sel_17
  - ATTR: 5
    COUNT: 20
    DESCRIPTION: Function operation counter selection for spec_funcop_cnt
    FLDLST: *53
    NAME: hsu_wqse_spec_funcop_cnt_sel_18
  - ATTR: 5
    COUNT: 20
    DESCRIPTION: Function operation counter selection for spec_funcop_cnt
    FLDLST: *53
    NAME: hsu_wqse_spec_funcop_cnt_sel_19
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Total Enque/Deque Statistic Counter for all Queues
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Enque counter, the total number of normal enque operations all queues.
                                            Rollover, not clear on read.
                                           
        NAME: enq_cnt
        WIDTH: 32
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Deque counter, the total number of deque operations all queues.
                                            Rollover, not clear on read.
                                           
        NAME: deq_cnt
        WIDTH: 32
    NAME: hsu_wqse_glb_queue_op_cnt
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Total Rate/Wakeup Enque Statistic Counter for all Queues
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Rate Enque counter, the total number of rate enque operations all queues.
                                            Rollover, not clear on read.
                                           
        NAME: rate_enq_cnt
        WIDTH: 32
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Wakeup Enque counter, the total number of wakeup enque operations all queues.
                                            Rollover, not clear on read.
                                           
        NAME: wakeup_enq_cnt
        WIDTH: 32
    NAME: hsu_wqse_glb_rate_wakeup_enq_op_cnt
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Debug Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
           Set merr to all enque/deque logic, such that all enque/deque operations will stop.
                                             For normal operations, set to 0. 
                                           
        NAME: merr_set
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: " Mask hardware merr to all enque/deque logic, such that when ECC merr happens, all enque/deque operations will ignore this merr.\n                                 "
        NAME: merr_mask
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: " set to 1 to count all HDMA notif vld; set to 0 to only count HDMA notif vld with POW asserted.  \n                                 "
        NAME: notif_cnt_mode
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
           FLA debug bus selection, valid range 0~9. 0 will select core_dbus0~3, 1 will select core_dbus1~4, 
                                             9 will select core_dbus9~12. 
        NAME: fla_mux_sel
        WIDTH: 4
    NAME: hsu_wqse_dbg_config
  - ATTR: 5
    DESCRIPTION: HSU WQSE FLA Ring Module ID
    FLDLST:
      - DEFAULT: 101
        DESCRIPTION: '8-Bit Module ID to be used for Decoding Commands on FLA Command Ring, 0x0, 0xff are Reserved Values'
        NAME: fld_val
        WIDTH: 8
    NAME: hsu_wqse_fla_ring_module_id_cfg
  - ATTR: 9
    DESCRIPTION: FLA Debug buses after mux selection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: dbus
        WIDTH: 64
    NAME: hsu_wqse_fla_dbus
    TEST_ATTR: 0
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          First SRAM ECC error detected (1-hot)
                                            Set when first error is detected
                                            Reset when corresponding interrupt status bit is cleared.
                                          [47]  bitalloc_mem_serr
                                          [46]  func_cfg_tab_mem_serr
                                          [45]  func_parent_tab_mem_serr
                                          [44]  func_poor_node_mem_serr
                                          [43]  func_rate_status_mem_serr
                                          [42]  func_rate_tab_mem_serr
                                          [41]  func_rich_node_mem_serr
                                          [40]  func_status_tab_mem_serr
                                          [39]  funcop_cnt_mem_serr
                                          [38]  headtail_mem_serr
                                          [37]  msc_rx_burst2_mem_serr
                                          [36]  msc_rx_burst1_mem_serr
                                          [35]  msc_rx_burst0_mem_serr
                                          [34]  nextfunc_mem_serr
                                          [33]  nextq_mem_serr
                                          [32]  nextwu_mem_serr
                                          [31]  pwu_cnt2_mem_serr
                                          [30]  pwu_cnt1_mem_serr
                                          [29]  pwu_cnt0_mem_serr
                                          [28]  queue_cfg_tab_mem_serr
                                          [27]  queue_counter_status_mem_serr
                                          [26]  queue_parent_tab_mem_serr
                                          [25]  queue_status_tab_mem_serr
                                          [24]  wu_ebuf_mem_serr
                                          [23]  bitalloc_mem_merr
                                          [22]  func_cfg_tab_mem_merr
                                          [21]  func_parent_tab_mem_merr
                                          [20]  func_poor_node_mem_merr
                                          [19]  func_rate_status_mem_merr
                                          [18]  func_rate_tab_mem_merr
                                          [17]  func_rich_node_mem_merr
                                          [16]  func_status_tab_mem_merr
                                          [15]  funcop_cnt_mem_merr
                                          [14]  headtail_mem_merr
                                          [13]  msc_rx_burst2_mem_merr
                                          [12]  msc_rx_burst1_mem_merr
                                          [11]  msc_rx_burst0_mem_merr
                                          [10]  nextfunc_mem_merr
                                          [9]  nextq_mem_merr
                                          [8]  nextwu_mem_merr
                                          [7]  pwu_cnt2_mem_merr
                                          [6]  pwu_cnt1_mem_merr
                                          [5]  pwu_cnt0_mem_merr
                                          [4]  queue_cfg_tab_mem_merr
                                          [3]  queue_counter_status_mem_merr
                                          [2]  queue_parent_tab_mem_merr
                                          [1]  queue_status_tab_mem_merr
                                          [0]  wu_ebuf_mem_merr
        NAME: val
        WIDTH: 48
    NAME: hsu_wqse_sram_log_err
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Syndrome related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 10
    NAME: hsu_wqse_sram_log_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Address related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 13
    NAME: hsu_wqse_sram_log_addr
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Config register for memory error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Inject error to bitalloc mem
        NAME: bitalloc_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to func_cfg_tab mem
        NAME: func_cfg_tab_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to func_parent_tab mem
        NAME: func_parent_tab_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to func_poor_node mem
        NAME: func_poor_node_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to func_rate_status mem
        NAME: func_rate_status_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to func_rate_tab mem
        NAME: func_rate_tab_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to func_rich_node mem
        NAME: func_rich_node_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to func_status_tab mem
        NAME: func_status_tab_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to funcop_cnt mem
        NAME: funcop_cnt_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to headtail mem
        NAME: headtail_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to msc_rx_burst mem
        NAME: msc_rx_burst_mem
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: Inject error to nextfunc mem
        NAME: nextfunc_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to nextq mem
        NAME: nextq_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to nextwu mem
        NAME: nextwu_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to pwu_cnt mem
        NAME: pwu_cnt_mem
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: Inject error to queue_cfg_tab mem
        NAME: queue_cfg_tab_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to queue_counter_status mem
        NAME: queue_counter_status_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to queue_parent_tab mem
        NAME: queue_parent_tab_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to queue_status_tab mem
        NAME: queue_status_tab_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to wu_ebuf mem
        NAME: wu_ebuf_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-
          Type of error to be injected
                                            Applied to all memory error injection
                                            0 - Uncorrectable error
                                            1 - Correctable error 
        NAME: err_type
        WIDTH: 1
    NAME: hsu_wqse_mem_err_inj_cfg
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: 'Queue Configuration Table '
    ENTRIES: 2048
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: to indicate which wu_cnt profile this queue is using.
        NAME: wu_cnt_profile
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: to indicate which byte_cnt rofile this queue is using.
        NAME: byt_cnt_profile
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: weight configuration value for Function Node level WRR arbiter.
        NAME: queue_weight
        WIDTH: 7
    NAME: hsu_wqse_queue_cfg_tab
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: 'Queue Parent Table '
    ENTRIES: 2048
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          to indicate which Function Node this queue belongs to. The fid is 0~1667. 
                                            A queue can be assigned to any Function Node.
        NAME: fid
        WIDTH: 11
    NAME: hsu_wqse_queue_parent_tab
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: 'Function Configuration Table '
    ENTRIES: 1668
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: " weight configuration value for Group level WRR arbiter.\n                                 "
        NAME: func_weight
        WIDTH: 7
      - DEFAULT: 0
        DESCRIPTION: " enable rate feature of this function or not \n                                 "
        NAME: func_rate_enable
        WIDTH: 1
    NAME: hsu_wqse_func_cfg_tab
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: 'Function Parent Table '
    ENTRIES: 1668
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          to indicate which Slice this Function Node belongs to. The slice_id is 0~2. 
                                            A Function Node can be assigned to any Slice.
        NAME: slice_id
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-
          to indicate which Group this Function Node belongs to. The group_id is 0~19. 
                                            A Function Node can be assigned to any Group within a Slice.
        NAME: group_id
        WIDTH: 5
    NAME: hsu_wqse_func_parent_tab
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: 'Function Rate Table '
    ENTRIES: 1796
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: " to indicate this entry maps to which Function Node.\n                                 "
        NAME: fid
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: |-2
           to indicate the next location in the Func Rate Table. Use all ones to indicate 
                                             this is the last entry in the Func Rate Table. When hitting the last entry, the 
                                             rate shaper logic will stop update the Function Node rate, until the func_rate_period 
                                             times out. Then the rate shaper will update the Function Node rate again. 
                                           
        NAME: next_ptr
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: |-2
           the rate addend value of this function, each time the rate shaper logic will add 
                                             this value to internal func_rate_credit. Unsigned number, unit: 4B 
                                           
        NAME: func_rate_addend
        WIDTH: 22
      - DEFAULT: 0
        DESCRIPTION: " the maximum rate credit of this function. Unsigned number, unit: 4B \n                                 "
        NAME: func_rate_max
        WIDTH: 23
    NAME: hsu_wqse_func_rate_tab
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: WQSE to HDMA Interface Credits
    ENTRIES: 60
    FLDLST:
      - DEFAULT: 4
        DESCRIPTION: |-2
          
                                            The number of credits of WQSE deque interface from 
                                            WQSE to HDMA, unit: one WU.  Read to this register will return 
                                            current credit value. 
                                            The register 0~19  maps to slice0.hdma.group0~19; 
                                            The register 20~39 maps to slice1.hdma.group0~19; 
                                            The register 40~59 maps to slice2.hdma.group0~19; 
                                           
        NAME: credit
        WIDTH: 6
    NAME: hsu_wqse_hdma_credit
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Bit Allocation Macro CSR Access
    ENTRIES: 3072
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                             BitAlloc CSR address:
                                             REG_ENABLE__ADDR                          = 'h0,
                                             REG_CLIENT_ALLOC_CNT__ADDR                = 'h1,
                                             REG_MEM_LEAK_MON_CTL__ADDR                = 'h3,
                                             REG_MEM_INIT_CTL__ADDR                    = 'h4,
                                             REG_MEM_INIT_STAT__ADDR                   = 'h5,
                                             REG_MEM_INIT_ROW_MASK1_VAL__ADDR          = 'h6,
                                             REG_MEM_INIT_ROW_MASK1_ADDR__ADDR         = 'h7,
                                             REG_MEM_INIT_ROW_MASK2_VAL__ADDR          = 'h8,
                                             REG_MEM_INIT_ROW_MASK2_ADDR__ADDR         = 'h9,
                                             REG_SW_ALLOC_ROW_ADDR__ADDR               = 'hA,
                                             REG_SW_ALLOC_ROW_BITS__ADDR               = 'hB,
                                             
                                             Pipeline access address:
                                             REG_SW_ALLOC_REQ__ADDR                    = 'hC,
                                             REG_DEBUG_PAGE_STAT__ADDR                 = 'hD,
                                             REG_DEBUG_ROW_STAT__START_ADDR            = 'h20,
                                             REG_DEBUG_ROW_STAT__END_ADDR              = 'h3F,
                                             REG_MEM_LEAK_MON_BITS__START_ADDR         = 'h40,
                                             REG_MEM_LEAK_MON_BITS__END_ADDR           = 'h5F,
                                             REG_SW_MEM_ACCESS__START_ADDR             = 'h400,
                                             REG_SW_MEM_ACCESS__END_ADDR               = 'h7FF,
                                             REG_SW_DEALLOC_BITS__START_ADDR           = 'h800,
                                             REG_SW_DEALLOC_BITS__END_ADDR             = 'hBFF;
                       
                                             Note: in order to remove 6K-1 in the allocate table;
                                             write addr = REG_SW_MEM_ACCESS__START_ADDR + 127
                                             write data = 48'h7fff_ffff_ffff_ffff_ffff_ffff; 
                                           
        NAME: entry
        WIDTH: 48
    NAME: hsu_wqse_bitalloc
    TEST_ATTR: 0
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Queue Status
    ENTRIES: 2048
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: 'queue_empty: 1b, to indicate current queue is empty or not'
        NAME: empty
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: 'queue_installed: 1b, installed in a Rich/Poor list of a Function Node or not.'
        NAME: installed
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: 'pending_wu_cnt_eq_zero: 1b, to indicate whether has 0 pending_wu_cnt.'
        NAME: pwu_cnt_eq0
        WIDTH: 1
    NAME: hsu_wqse_queue_status_vec
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Value Pending WU counter
    ENTRIES: 2048
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          Pending WU counter of this Queue in all SRAMs. If this Queue does not belong
                                            to Slice i, then the related bits for that Slice is 0.
                                            Note: bit7~0 is for Slice0.
                         
        NAME: pwu_cnt
        WIDTH: 24
    NAME: hsu_wqse_queue_status_pwu_cnt
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: 'Queue Status Table '
    ENTRIES: 2048
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Set when a Queue is moved from the Rich list into the Poor list;
                                            Clear after the first time it is served in Rich list (the Queue's 
                                            weight_credit is replenished at that time), or when the Queue is 
                                            emptied;
                         
        NAME: queue_wcrd_to_be_added
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            current credits in WRR. Signed 
                                            number. When a Queue is emptied, this field is cleared to 0. 
                                            Unit: 4B
                         
        NAME: queue_weight_credit
        WIDTH: 22
    NAME: hsu_wqse_queue_status_tab
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Queue Counter Status
    ENTRIES: 2048
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Queue Depth, measured in term of WUs.'
        NAME: wu_cnt
        WIDTH: 13
      - DEFAULT: 0
        DESCRIPTION: ' the total number of bytes of this queue in WU_EBUF.'
        NAME: byt_cnt
        WIDTH: 32
    NAME: hsu_wqse_queue_counter_status
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: 'Function Status Table '
    ENTRIES: 1668
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Set when a Function Node is moved from the Rich list into the Poor list;
                                            Clear after the first time it is served in Rich list (the Function Node's 
                                            weight_credit is replenished at that time), or when the Queue is 
                                            emptied;
                         
        NAME: func_wcrd_to_be_added
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            current credits in WRR. Signed 
                                            number. When a Function Node is emptied, this field is cleared to 0. 
                                            Unit: 4B
                         
        NAME: func_weight_credit
        WIDTH: 22
    NAME: hsu_wqse_func_status_tab
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Function Rate Status
    ENTRIES: 1668
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
           to indicate a Function Node is installed in a Rich/Poor list of a Group Node or 
                                             not.When the function is empty (both its rich list and poor list areempty), then
                                             set the func_installed to 0. Also, this field is alsoneeded when if the Function 
                                             Level Rate-Shaper is needed.
                         
        NAME: func_installed
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            current rate credits. Signed 
                                            number. When a Function Node is emptied, this field is not changed. 
                                            Unit: 4B
                         
        NAME: func_rate_credit
        WIDTH: 24
    NAME: hsu_wqse_func_rate_status
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Enque/Deque Statistic Counter for Selected Queues
    ENTRIES: 16
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Enque counter, the total number of normal enque operations for this selected queue.
                                            Rollover, not clear on read.
                                           
        NAME: enq_cnt
        WIDTH: 32
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Deque counter, the total number of deque operations per this selected queue. 
                                            The difference is the queue depth.
                                            Rollover, not clear on read.
                                           
        NAME: deq_cnt
        WIDTH: 32
    NAME: hsu_wqse_queue_op_cnt
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Enque/Deque Statistic Counter for Selected Funciton
    ENTRIES: 20
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Enque counter, the total number of enque operations for this selected function.
                                            Rollover, not clear on read.
                                           
        NAME: enq_cnt
        WIDTH: 32
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Deque counter, the total number of deque operations per this selected function.
                                            The difference is the queue depth.
                                            Rollover, not clear on read.
                                           
        NAME: deq_cnt
        WIDTH: 32
    NAME: hsu_wqse_spec_funcop_cnt
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Enque/Deque Statistic Counter per PCI-E Function basis
    ENTRIES: 816
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Enque counter, the total number of enque operations per PCI-E Function.
                                            Rollover, not clear on read.
                                           
        NAME: enq_cnt
        WIDTH: 32
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Deque counter, the total number of deque operations per PCI-E Function. 
                                            The difference between enq_cnt and deq_cnt is the number outstanding WUs in WU_EBUF for this PCI-E function.
                                            Rollover, not clear on read.
                                           
        NAME: deq_cnt
        WIDTH: 32
    NAME: hsu_wqse_funcop_cnt
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      Enque/Deque Statistic Counter per Controller
                                 The register [0:3]  are assigned to HU Slice0;
                                 The register [4:7]  are assigned to HU Slice1;
                                 The register [8:11] are assigned to HU Slice2.
               
    ENTRIES: 12
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Enque counter, the total number of normal enque operations for this controller.
                                            Rollover, not clear on read.
                                           
        NAME: enq_cnt
        WIDTH: 32
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Deque counter, the total number of deque operations for this controller. 
                                            The difference is the number WU of this controller still inside EBUF.
                                            Rollover, not clear on read.
                                           
        NAME: deq_cnt
        WIDTH: 32
    NAME: hsu_wqse_ctrl_op_cnt
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Flit Statistic Counter for each of Input Interface0~2
    ENTRIES: 3
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
           
                                            The total number of enque flits of Interface0~2.
                                            Rollover, not clear on read.
                                           
        NAME: cnt
        WIDTH: 32
    NAME: hsu_wqse_per_enq_infc_flit_cnt
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Flit Statistic Counter for each of Output Interface0~2
    ENTRIES: 3
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            The total number of deque flits of Interface0~2.
                                            Rollover, not clear on read.
                                           
        NAME: cnt
        WIDTH: 32
    NAME: hsu_wqse_per_deq_infc_flit_cnt
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Flit Statistic Counter for each of HDMA WU Notify Interface
    ENTRIES: 3
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            The total number of notif flits of Interface0~2.
                                            Rollover, not clear on read.
                                           
        NAME: cnt
        WIDTH: 32
    NAME: hsu_wqse_per_notif_infc_flit_cnt
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Head/Tail Pointer per Queue basis
    ENTRIES: 2048
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' queue head pointer'
        NAME: head
        WIDTH: 13
      - DEFAULT: 0
        DESCRIPTION: ' queue tail pointer'
        NAME: tail
        WIDTH: 13
    NAME: hsu_wqse_headtail
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Next Pointer per WU basis
    ENTRIES: 6144
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: next_wu_ptr
        WIDTH: 13
      - DEFAULT: 0
        DESCRIPTION: is next wu a strict order wu
        NAME: is_so
        WIDTH: 1
    NAME: hsu_wqse_nextwu
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: WU Engress Buffer Entries
    ENTRIES: 6144
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
           
                                             See Uarch for detailed field desriptions.
                                             Debug-purpose.
                                           
        NAME: wu
        WIDTH: 256
    NAME: hsu_wqse_wu_ebuf
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Next Queue Pointer
    ENTRIES: 2048
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
           
                                             See Uarch for detailed field desriptions.
                                             Debug-purpose.
                                           
        NAME: next_queue
        WIDTH: 11
    NAME: hsu_wqse_nextq
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ' Function Rich Node '
    ENTRIES: 1668
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: rich_list_head
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: rich_list_tail
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: rich_list_shift
        WIDTH: 4
    NAME: hsu_wqse_func_rich_node
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ' Function Poor Node '
    ENTRIES: 1668
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: poor_list_head
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: poor_list_tail
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: poor_list_shift
        WIDTH: 4
    NAME: hsu_wqse_func_poor_node
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Next Function Node Pointer
    ENTRIES: 1668
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
           
                                             See Uarch for detailed field desriptions.
                                             Debug-purpose.
                                           
        NAME: next_func
        WIDTH: 11
    NAME: hsu_wqse_nextfunc
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: ' Group Node '
    ENTRIES: 60
    FLDLST:
      - DEFAULT: 4503598620737520
        DESCRIPTION: |-2
          
                                             See Uarch for detailed field desriptions.
                                             Debug-purpose.
                         
        NAME: group_node
        WIDTH: 52
    NAME: hsu_wqse_groupnode
XASIZE: 0
