# VHDL

## Counter
- This is an up-counter with variable range. once the start signal gets triggered, it starts counting from zero to its maximum range.
![seq_det](https://github.com/DineshReddy2k/VHDL_projects/blob/main/counter.png)
