INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:23:20 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 buffer43/dataReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.200ns  (clk rise@13.200ns - clk rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 1.482ns (16.814%)  route 7.332ns (83.186%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.683 - 13.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2999, unset)         0.508     0.508    buffer43/clk
    SLICE_X39Y84         FDRE                                         r  buffer43/dataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer43/dataReg_reg[1]/Q
                         net (fo=11, routed)          0.832     1.556    buffer43/control/dataReg_reg[4]_6[1]
    SLICE_X37Y82         LUT3 (Prop_lut3_I0_O)        0.043     1.599 r  buffer43/control/outs[1]_i_2__0/O
                         net (fo=4, routed)           0.474     2.073    buffer43/control/dataReg_reg[1]
    SLICE_X38Y84         LUT5 (Prop_lut5_I2_O)        0.043     2.116 r  buffer43/control/memEndValid_i_7/O
                         net (fo=7, routed)           0.640     2.756    fork46/control/generateBlocks[1].regblock/dataReg_reg[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I0_O)        0.043     2.799 f  fork46/control/generateBlocks[1].regblock/dataReg[0]_i_2__11/O
                         net (fo=4, routed)           0.669     3.468    fork20/control/generateBlocks[1].regblock/fullReg_reg_1
    SLICE_X12Y78         LUT6 (Prop_lut6_I4_O)        0.043     3.511 f  fork20/control/generateBlocks[1].regblock/fullReg_i_2__18/O
                         net (fo=9, routed)           0.823     4.334    fork20/control/generateBlocks[1].regblock/transmitValue_reg_12
    SLICE_X26Y80         LUT2 (Prop_lut2_I0_O)        0.050     4.384 f  fork20/control/generateBlocks[1].regblock/transmitValue_i_4__14/O
                         net (fo=13, routed)          0.290     4.674    fork20/control/generateBlocks[1].regblock/transmitValue_reg_15
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.126     4.800 f  fork20/control/generateBlocks[1].regblock/fullReg_i_3__21/O
                         net (fo=15, routed)          0.290     5.090    control_merge6/tehb/control/transmitValue_reg_22
    SLICE_X30Y83         LUT5 (Prop_lut5_I3_O)        0.043     5.133 r  control_merge6/tehb/control/dataReg[4]_i_3__7/O
                         net (fo=18, routed)          0.641     5.775    control_merge6/tehb/control/transmitValue_reg_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I3_O)        0.043     5.818 f  control_merge6/tehb/control/dataReg[6]_i_3__3/O
                         net (fo=7, routed)           0.462     6.280    control_merge6/tehb/control/transmitValue_reg
    SLICE_X45Y91         LUT3 (Prop_lut3_I0_O)        0.043     6.323 r  control_merge6/tehb/control/fullReg_i_2__3/O
                         net (fo=25, routed)          0.936     7.259    lsq2/handshake_lsq_lsq2_core/load3_addrOut_valid
    SLICE_X31Y98         LUT4 (Prop_lut4_I3_O)        0.050     7.309 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_1_q[6]_i_4/O
                         net (fo=4, routed)           0.348     7.657    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/entry_port_options_1_0
    SLICE_X38Y97         LUT4 (Prop_lut4_I0_O)        0.126     7.783 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q[6]_i_15/O
                         net (fo=1, routed)           0.000     7.783    lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q[6]_i_15_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.029 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.029    lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_4_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.079 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.079    lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_4_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.129 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.001     8.129    lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_8_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     8.276 f  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_8/O[3]
                         net (fo=2, routed)           0.301     8.577    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_11_double_out_01[15]
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.120     8.697 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q[6]_i_1/O
                         net (fo=7, routed)           0.625     9.322    lsq2/handshake_lsq_lsq2_core/ldq_addr_wen_7
    SLICE_X46Y104        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.200    13.200 r  
                                                      0.000    13.200 r  clk (IN)
                         net (fo=2999, unset)         0.483    13.683    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X46Y104        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[1]/C
                         clock pessimism              0.000    13.683    
                         clock uncertainty           -0.035    13.647    
    SLICE_X46Y104        FDRE (Setup_fdre_C_CE)      -0.169    13.478    lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.478    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  4.156    




