Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/ --output-directory=C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/simulation/ --file-set=SIM_VERILOG --report-file=sopcinfo:C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system.sopcinfo --report-file=html:C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system.html --report-file=sip:C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/simulation/system.sip --report-file=csv:C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system.csv --report-file=spd:C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system.spd --report-file=cmp:C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system.qsys
Progress: Loading riscv_quartus13_cyclone2/system.qsys
Progress: Reading input file
Progress: Adding riscv_core_0 [riscv_core 1.0]
Progress: Parameterizing module riscv_core_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: system.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: system: Generating system "system" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 5 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 5 modules, 11 connections
Info: reset_adaptation_transform: After transform: 6 modules, 13 connections
Info: merlin_mm_transform: After transform: 6 modules, 13 connections
Info: riscv_core_0: "system" instantiated riscv_core "riscv_core_0"
Info: jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/naqas/AppData/Local/Temp/alt8304_4307013284922571939.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/naqas/AppData/Local/Temp/alt8304_4307013284922571939.dir/0002_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/naqas/AppData/Local/Temp/alt8304_4307013284922571939.dir/0002_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0: "system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: riscv_core_0_avalon_master_translator: "system" instantiated altera_merlin_master_translator "riscv_core_0_avalon_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "system" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: system: Done system" with 6 modules, 37 files, 474333 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system.spd --output-directory=C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/simulation/
Info: Doing: ip-make-simscript --spd=C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system.spd --output-directory=C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	5 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/ --output-directory=C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/ --report-file=bsf:C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system.qsys
Progress: Loading riscv_quartus13_cyclone2/system.qsys
Progress: Reading input file
Progress: Adding riscv_core_0 [riscv_core 1.0]
Progress: Parameterizing module riscv_core_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: system.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/ --output-directory=C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system.sopcinfo --report-file=html:C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system.html --report-file=qip:C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system/synthesis/system.qip --report-file=cmp:C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/naqas/Desktop/Github/RISC-V1/riscv_quartus13_cyclone2/system.qsys --language=VERILOG
Progress: Loading riscv_quartus13_cyclone2/system.qsys
Progress: Reading input file
Progress: Adding riscv_core_0 [riscv_core 1.0]
Progress: Parameterizing module riscv_core_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: system.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 5 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 5 modules, 11 connections
Info: reset_adaptation_transform: After transform: 6 modules, 13 connections
Info: merlin_mm_transform: After transform: 6 modules, 13 connections
Info: riscv_core_0: "system" instantiated riscv_core "riscv_core_0"
Info: jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/naqas/AppData/Local/Temp/alt8304_4307013284922571939.dir/0008_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/naqas/AppData/Local/Temp/alt8304_4307013284922571939.dir/0008_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0: "system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: riscv_core_0_avalon_master_translator: "system" instantiated altera_merlin_master_translator "riscv_core_0_avalon_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "system" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: system: Done system" with 6 modules, 37 files, 474333 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
