Release 12.2 - xst M.63c (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: lab4_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab4_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab4_top"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : lab4_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ff_lib.v" in library work
Module <dff> compiled
Module <dffr> compiled
Compiling verilog file "sine_rom.v" in library work
Module <dffre> compiled
Compiling verilog file "duration_timer.v" in library work
Module <sine_rom> compiled
Compiling verilog file "song_rom.v" in library work
Module <duration_timer> compiled
Compiling verilog file "sine_reader.v" in library work
Module <song_rom> compiled
Compiling verilog file "frequency_rom.v" in library work
Module <sine_reader> compiled
Compiling verilog file "song_reader.v" in library work
Module <frequency_rom> compiled
Compiling verilog file "one_pulse.v" in library work
Module <song_reader> compiled
Compiling verilog file "note_player.v" in library work
Module <one_pulse> compiled
Compiling verilog file "mcu.v" in library work
Module <note_player> compiled
Compiling verilog file "debouncer.v" in library work
Module <mcu> compiled
Compiling verilog file "codec_conditioner.v" in library work
Module <debouncer> compiled
Compiling verilog file "brute_force_synchronizer.v" in library work
Module <codec_conditioner> compiled
Compiling verilog file "beat_generator.v" in library work
Module <brute_force_synchronizer> compiled
Compiling verilog file "music_player.v" in library work
Module <beat_generator> compiled
Compiling verilog file "button_press_unit.v" in library work
Module <music_player> compiled
Compiling verilog file "ac97_if.v" in library work
Module <button_press_unit> compiled
Compiling verilog file "lab4_top.v" in library work
Module <ac97_if> compiled
Module <lab4_top> compiled
No errors in compilation
Analysis of file <"lab4_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lab4_top> in library <work> with parameters.
	BEAT_COUNT = "00000000000000000000001111101000"
	BPU_WIDTH = "00000000000000000000000000010100"

Analyzing hierarchy for module <button_press_unit> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010100"

Analyzing hierarchy for module <music_player> in library <work> with parameters.
	BEAT_COUNT = "00000000000000000000001111101000"

Analyzing hierarchy for module <brute_force_synchronizer> in library <work>.

Analyzing hierarchy for module <debouncer> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010100"

Analyzing hierarchy for module <one_pulse> in library <work>.

Analyzing hierarchy for module <mcu> in library <work>.

Analyzing hierarchy for module <song_reader> in library <work>.

Analyzing hierarchy for module <note_player> in library <work>.

Analyzing hierarchy for module <beat_generator> in library <work> with parameters.
	STOP = "00000000000000000000001111101000"
	WIDTH = "00000000000000000000000000001010"

Analyzing hierarchy for module <codec_conditioner> in library <work>.

Analyzing hierarchy for module <dff> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <dffr> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010100"

Analyzing hierarchy for module <dffr> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <dffr> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <dffr> in library <work> with parameters.
	WIDTH = "101"

Analyzing hierarchy for module <dffr> in library <work> with parameters.
	WIDTH = "11"

Analyzing hierarchy for module <song_rom> in library <work>.

Analyzing hierarchy for module <duration_timer> in library <work>.

Analyzing hierarchy for module <frequency_rom> in library <work>.

Analyzing hierarchy for module <sine_reader> in library <work>.

Analyzing hierarchy for module <dffre> in library <work> with parameters.
	WIDTH = "00000000000000000000000000001010"

Analyzing hierarchy for module <dffre> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <dffre> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <dffr> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000110"

Analyzing hierarchy for module <dffr> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <dffre> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010110"

Analyzing hierarchy for module <sine_rom> in library <work>.

Analyzing hierarchy for module <duration_timer> in library <work>.

Analyzing hierarchy for module <dffr> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000110"

Analyzing hierarchy for module <dffr> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lab4_top>.
	BEAT_COUNT = 32'sb00000000000000000000001111101000
	BPU_WIDTH = 32'sb00000000000000000000000000010100
WARNING:Xst:2211 - "ac97_if.v" line 76: Instantiating black box module <ac97_if>.
Module <lab4_top> is correct for synthesis.
 
Analyzing module <button_press_unit> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010100
Module <button_press_unit> is correct for synthesis.
 
Analyzing module <brute_force_synchronizer> in library <work>.
Module <brute_force_synchronizer> is correct for synthesis.
 
Analyzing module <dff> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000001
Module <dff> is correct for synthesis.
 
Analyzing module <debouncer> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010100
Module <debouncer> is correct for synthesis.
 
Analyzing module <dffr.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010100
Module <dffr.1> is correct for synthesis.
 
Analyzing module <dffr.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000010
Module <dffr.2> is correct for synthesis.
 
Analyzing module <one_pulse> in library <work>.
Module <one_pulse> is correct for synthesis.
 
Analyzing module <dffr.3> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000001
Module <dffr.3> is correct for synthesis.
 
Analyzing module <music_player> in library <work>.
	BEAT_COUNT = 32'sb00000000000000000000001111101000
Module <music_player> is correct for synthesis.
 
Analyzing module <mcu> in library <work>.
Module <mcu> is correct for synthesis.
 
Analyzing module <song_reader> in library <work>.
Module <song_reader> is correct for synthesis.
 
Analyzing module <dffr.4> in library <work>.
	WIDTH = 3'b101
Module <dffr.4> is correct for synthesis.
 
Analyzing module <dffr.5> in library <work>.
	WIDTH = 2'b11
Module <dffr.5> is correct for synthesis.
 
Analyzing module <song_rom> in library <work>.
Module <song_rom> is correct for synthesis.
 
Analyzing module <note_player> in library <work>.
Module <note_player> is correct for synthesis.
 
Analyzing module <duration_timer> in library <work>.
Module <duration_timer> is correct for synthesis.
 
Analyzing module <dffr.6> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000110
Module <dffr.6> is correct for synthesis.
 
Analyzing module <frequency_rom> in library <work>.
Module <frequency_rom> is correct for synthesis.
 
Analyzing module <sine_reader> in library <work>.
Module <sine_reader> is correct for synthesis.
 
Analyzing module <dffre.4> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010110
Module <dffre.4> is correct for synthesis.
 
Analyzing module <sine_rom> in library <work>.
Module <sine_rom> is correct for synthesis.
 
Analyzing module <beat_generator> in library <work>.
	STOP = 32'sb00000000000000000000001111101000
	WIDTH = 32'sb00000000000000000000000000001010
Module <beat_generator> is correct for synthesis.
 
Analyzing module <dffre.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000001010
Module <dffre.1> is correct for synthesis.
 
Analyzing module <codec_conditioner> in library <work>.
Module <codec_conditioner> is correct for synthesis.
 
Analyzing module <dffre.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000001
Module <dffre.2> is correct for synthesis.
 
Analyzing module <dffre.3> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010000
Module <dffre.3> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <dff>.
    Related source file is "ff_lib.v".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.


Synthesizing Unit <dffr_1>.
    Related source file is "ff_lib.v".
    Found 20-bit register for signal <q>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <dffr_1> synthesized.


Synthesizing Unit <dffr_2>.
    Related source file is "ff_lib.v".
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffr_2> synthesized.


Synthesizing Unit <dffr_3>.
    Related source file is "ff_lib.v".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffr_3> synthesized.


Synthesizing Unit <dffr_4>.
    Related source file is "ff_lib.v".
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <dffr_4> synthesized.


Synthesizing Unit <dffr_5>.
    Related source file is "ff_lib.v".
    Found 3-bit register for signal <q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <dffr_5> synthesized.


Synthesizing Unit <song_rom>.
    Related source file is "song_rom.v".
    Found 128x12-bit ROM for signal <$varindex0000> created at line 15.
    Found 12-bit register for signal <dout>.
    Summary:
	inferred   1 ROM(s).
	inferred  12 D-type flip-flop(s).
Unit <song_rom> synthesized.


Synthesizing Unit <frequency_rom>.
    Related source file is "frequency_rom.v".
    Found 64x20-bit ROM for signal <$varindex0000> created at line 13.
    Found 20-bit register for signal <dout>.
    Summary:
	inferred   1 ROM(s).
	inferred  20 D-type flip-flop(s).
Unit <frequency_rom> synthesized.


Synthesizing Unit <dffr_6>.
    Related source file is "ff_lib.v".
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <dffr_6> synthesized.


Synthesizing Unit <dffre_4>.
    Related source file is "ff_lib.v".
    Found 22-bit register for signal <q>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <dffre_4> synthesized.


Synthesizing Unit <sine_rom>.
    Related source file is "sine_rom.v".
    Found 1024x16-bit ROM for signal <$varindex0000> created at line 10.
    Found 16-bit register for signal <dout>.
    Summary:
	inferred   1 ROM(s).
	inferred  16 D-type flip-flop(s).
Unit <sine_rom> synthesized.


Synthesizing Unit <dffre_1>.
    Related source file is "ff_lib.v".
    Found 10-bit register for signal <q>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <dffre_1> synthesized.


Synthesizing Unit <dffre_2>.
    Related source file is "ff_lib.v".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffre_2> synthesized.


Synthesizing Unit <dffre_3>.
    Related source file is "ff_lib.v".
    Found 16-bit register for signal <q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <dffre_3> synthesized.


Synthesizing Unit <brute_force_synchronizer>.
    Related source file is "brute_force_synchronizer.v".
Unit <brute_force_synchronizer> synthesized.


Synthesizing Unit <debouncer>.
    Related source file is "debouncer.v".
    Found 4x1-bit ROM for signal <out>.
    Found 20-bit adder for signal <$add0000> created at line 22.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Adder/Subtractor(s).
Unit <debouncer> synthesized.


Synthesizing Unit <one_pulse>.
    Related source file is "one_pulse.v".
Unit <one_pulse> synthesized.


Synthesizing Unit <mcu>.
    Related source file is "mcu.v".
    Found 2-bit adder for signal <next_song$share0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <mcu> synthesized.


Synthesizing Unit <song_reader>.
    Related source file is "song_reader.v".
    Found 5-bit adder for signal <next_add$addsub0000> created at line 53.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <song_reader> synthesized.


Synthesizing Unit <beat_generator>.
    Related source file is "beat_generator.v".
    Found 10-bit adder for signal <$add0000> created at line 12.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <beat_generator> synthesized.


Synthesizing Unit <codec_conditioner>.
    Related source file is "codec_conditioner.v".
Unit <codec_conditioner> synthesized.


Synthesizing Unit <duration_timer>.
    Related source file is "duration_timer.v".
    Found 6-bit subtractor for signal <next$addsub0000> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <duration_timer> synthesized.


Synthesizing Unit <button_press_unit>.
    Related source file is "button_press_unit.v".
Unit <button_press_unit> synthesized.


Synthesizing Unit <sine_reader>.
    Related source file is "sine_reader.v".
    Found 20-bit adder for signal <$add0000> created at line 29.
    Found 20-bit adder for signal <$sub0000> created at line 29.
    Found 20-bit adder for signal <$sub0001> created at line 37.
    Found 20-bit subtractor for signal <$sub0002> created at line 37.
    Found 20-bit comparator greater for signal <nextAddr_19$cmp_gt0000> created at line 53.
    Found 20-bit comparator less for signal <nextAddr_19$cmp_lt0000> created at line 45.
    Found 20-bit adder for signal <nextAddr_19$sub0000> created at line 29.
    Found 20-bit comparator lessequal for signal <nextAddr_20$cmp_le0000> created at line 49.
    Found 20-bit comparator greatequal for signal <nextAddr_21$cmp_ge0000> created at line 57.
    Found 16-bit adder for signal <sample$addsub0000> created at line 72.
    Found 20-bit adder for signal <sub0000$addsub0000> created at line 29.
    Found 20-bit subtractor for signal <sub0001$addsub0000> created at line 37.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <sine_reader> synthesized.


Synthesizing Unit <note_player>.
    Related source file is "note_player.v".
Unit <note_player> synthesized.


Synthesizing Unit <music_player>.
    Related source file is "music_player.v".
Unit <music_player> synthesized.


Synthesizing Unit <lab4_top>.
    Related source file is "lab4_top.v".
WARNING:Xst:646 - Signal <new_sample> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <lab4_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 5
 1024x16-bit ROM                                       : 1
 128x12-bit ROM                                        : 1
 4x1-bit ROM                                           : 2
 64x20-bit ROM                                         : 1
# Adders/Subtractors                                   : 15
 10-bit adder                                          : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 7
 20-bit subtractor                                     : 2
 5-bit adder                                           : 1
 6-bit subtractor                                      : 2
# Registers                                            : 28
 1-bit register                                        : 12
 10-bit register                                       : 1
 12-bit register                                       : 1
 16-bit register                                       : 3
 2-bit register                                        : 3
 20-bit register                                       : 3
 22-bit register                                       : 1
 3-bit register                                        : 1
 5-bit register                                        : 1
 6-bit register                                        : 2
# Comparators                                          : 4
 20-bit comparator greatequal                          : 1
 20-bit comparator greater                             : 1
 20-bit comparator less                                : 1
 20-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ac97_if.ngc>.
Loading core <ac97_if> for timing and area information for instance <codec>.

Synthesizing (advanced) Unit <frequency_rom>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom__varindex0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <frequency_rom> synthesized (advanced).

Synthesizing (advanced) Unit <sine_reader>.
INFO:Xst:3044 - The ROM <srom/Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <srom/dout>.
INFO:Xst:3039 - The RAM <srom/Mrom__varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <curAddr>       |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <sine_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <sine_reader> synthesized (advanced).

Synthesizing (advanced) Unit <song_rom>.
INFO:Xst:3044 - The ROM <Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <dout>.
INFO:Xst:3039 - The RAM <Mrom__varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <song_rom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 1024x16-bit single-port block RAM                     : 1
 128x12-bit single-port block RAM                      : 1
# ROMs                                                 : 3
 4x1-bit ROM                                           : 2
 64x20-bit ROM                                         : 1
# Adders/Subtractors                                   : 15
 10-bit adder                                          : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 7
 20-bit subtractor                                     : 2
 5-bit adder                                           : 1
 6-bit subtractor                                      : 2
# Registers                                            : 162
 Flip-Flops                                            : 162
# Comparators                                          : 4
 20-bit comparator greatequal                          : 1
 20-bit comparator greater                             : 1
 20-bit comparator less                                : 1
 20-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <dout_19> (without init value) has a constant value of 0 in block <frequency_rom>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance command_fifo_I/u1 in unit codec of type RAMB16_S36 has been replaced by RAMB16

Optimizing unit <lab4_top> ...

Optimizing unit <frequency_rom> ...

Optimizing unit <dffre_3> ...

Optimizing unit <debouncer> ...

Optimizing unit <mcu> ...

Optimizing unit <song_reader> ...

Optimizing unit <beat_generator> ...

Optimizing unit <codec_conditioner> ...

Optimizing unit <duration_timer> ...

Optimizing unit <sine_reader> ...

Optimizing unit <note_player> ...
WARNING:Xst:1710 - FF/Latch <music_player/note_player/sin/d/cnt/q_5> (without init value) has a constant value of 0 in block <lab4_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <music_player/note_player/sin/d/cnt/q_2> (without init value) has a constant value of 0 in block <lab4_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <music_player/note_player/sin/d/cnt/q_3> (without init value) has a constant value of 0 in block <lab4_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <music_player/note_player/sin/d/cnt/q_4> (without init value) has a constant value of 0 in block <lab4_top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab4_top, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <startup_1> in Unit <codec> is equivalent to the following FF/Latch : <ac97_core_I/ac97_timing_I_1/FD_I_start_from_reset> 
INFO:Xst:2260 - The FF/Latch <ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <codec> is equivalent to the following FF/Latch : <ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 
INFO:Xst:2260 - The FF/Latch <startup_1> in Unit <codec> is equivalent to the following FF/Latch : <ac97_core_I/ac97_timing_I_1/FD_I_start_from_reset> 
INFO:Xst:2260 - The FF/Latch <ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <codec> is equivalent to the following FF/Latch : <ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 
FlipFlop music_player/mcu/playFlipFlop/q_0 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <lab4_top> :
	Found 3-bit shift register for signal <next_button_press_unit/sync/ff3/q_0>.
	Found 3-bit shift register for signal <play_button_press_unit/sync/ff3/q_0>.
Unit <lab4_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 152
 Flip-Flops                                            : 152
# Shift Registers                                      : 2
 3-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab4_top.ngr
Top Level Output File Name         : lab4_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 848
#      GND                         : 2
#      INV                         : 28
#      LUT1                        : 65
#      LUT2                        : 65
#      LUT2_L                      : 2
#      LUT3                        : 88
#      LUT3_D                      : 1
#      LUT3_L                      : 5
#      LUT4                        : 158
#      LUT4_L                      : 16
#      LUT5                        : 24
#      LUT6                        : 87
#      MUXCY                       : 168
#      MUXF5                       : 3
#      VCC                         : 2
#      XORCY                       : 134
# FlipFlops/Latches                : 354
#      FD                          : 55
#      FD_1                        : 15
#      FDCE                        : 1
#      FDE                         : 108
#      FDE_1                       : 1
#      FDR                         : 75
#      FDRE                        : 78
#      FDRS                        : 11
#      FDRSE                       : 2
#      FDS                         : 8
# RAMS                             : 3
#      RAMB16                      : 1
#      RAMB18                      : 2
# Shift Registers                  : 7
#      SRL16E                      : 4
#      SRL16E_1                    : 1
#      SRLC16E                     : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 5
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             354  out of  69120     0%  
 Number of Slice LUTs:                  546  out of  69120     0%  
    Number used as Logic:               539  out of  69120     0%  
    Number used as Memory:                7  out of  17920     0%  
       Number used as SRL:                7

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    686
   Number with an unused Flip Flop:     332  out of    686    48%  
   Number with an unused LUT:           140  out of    686    20%  
   Number of fully used LUT-FF pairs:   214  out of    686    31%  
   Number of unique control sets:        48

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    640     2%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    148     1%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 206   |
AC97Clk                            | BUFGP                  | 158   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+--------------------------------------+-------+
Control Signal                     | Buffer(FF name)                      | Load  |
-----------------------------------+--------------------------------------+-------+
codec/reset_i(codec/reset_i1:O)    | NONE(codec/ac97_core_I/write_command)| 1     |
-----------------------------------+--------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.069ns (Maximum Frequency: 197.278MHz)
   Minimum input arrival time before clock: 3.497ns
   Maximum output required time after clock: 4.266ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.069ns (frequency: 197.278MHz)
  Total number of paths / destination ports: 27406 / 407
-------------------------------------------------------------------------
Delay:               5.069ns (Levels of Logic = 17)
  Source:            music_player/note_player/freq/dout_0 (FF)
  Destination:       music_player/note_player/sin/addr/q_19 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: music_player/note_player/freq/dout_0 to music_player/note_player/sin/addr/q_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.471   0.726  music_player/note_player/freq/dout_0 (music_player/note_player/freq/dout_0)
     LUT3:I0->O            1   0.094   0.000  music_player/note_player/sin/Msub__sub0002_lut<0> (music_player/note_player/sin/Msub__sub0002_lut<0>)
     MUXCY:S->O            1   0.372   0.000  music_player/note_player/sin/Msub__sub0002_cy<0> (music_player/note_player/sin/Msub__sub0002_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  music_player/note_player/sin/Msub__sub0002_cy<1> (music_player/note_player/sin/Msub__sub0002_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  music_player/note_player/sin/Msub__sub0002_cy<2> (music_player/note_player/sin/Msub__sub0002_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  music_player/note_player/sin/Msub__sub0002_cy<3> (music_player/note_player/sin/Msub__sub0002_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  music_player/note_player/sin/Msub__sub0002_cy<4> (music_player/note_player/sin/Msub__sub0002_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  music_player/note_player/sin/Msub__sub0002_cy<5> (music_player/note_player/sin/Msub__sub0002_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  music_player/note_player/sin/Msub__sub0002_cy<6> (music_player/note_player/sin/Msub__sub0002_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  music_player/note_player/sin/Msub__sub0002_cy<7> (music_player/note_player/sin/Msub__sub0002_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  music_player/note_player/sin/Msub__sub0002_cy<8> (music_player/note_player/sin/Msub__sub0002_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  music_player/note_player/sin/Msub__sub0002_cy<9> (music_player/note_player/sin/Msub__sub0002_cy<9>)
     XORCY:CI->O          11   0.357   0.844  music_player/note_player/sin/Msub__sub0002_xor<10> (music_player/note_player/sin/Msub_sub0001_addsub0000_cy<10>)
     LUT4:I0->O            1   0.094   0.480  music_player/note_player/sin/Madd__not0001<15>21 (music_player/note_player/sin/Madd__not0001<15>_bdd0)
     LUT6:I5->O            1   0.094   0.000  music_player/note_player/sin/Madd__not0001<18>11 (music_player/note_player/sin/Madd__not0001<18>)
     MUXCY:S->O            0   0.372   0.000  music_player/note_player/sin/Madd__sub0001_cy<18> (music_player/note_player/sin/Madd__sub0001_cy<18>)
     XORCY:CI->O           1   0.357   0.480  music_player/note_player/sin/Madd__sub0001_xor<19> (music_player/note_player/sin/_sub0001<19>)
     LUT6:I5->O            1   0.094   0.000  music_player/note_player/sin/nextAddr_19_mux0002 (music_player/note_player/sin/nextAddr<19>)
     FDRE:D                   -0.018          music_player/note_player/sin/addr/q_19
    ----------------------------------------
    Total                      5.069ns (2.539ns logic, 2.530ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'AC97Clk'
  Clock period: 3.758ns (frequency: 266.099MHz)
  Total number of paths / destination ports: 820 / 269
-------------------------------------------------------------------------
Delay:               3.758ns (Levels of Logic = 1)
  Source:            codec/ac97_core_I/ac97_timing_I_1/SRL16_I_Slot_count (FF)
  Destination:       codec/ac97_core_I/data_out_17 (FF)
  Source Clock:      AC97Clk rising
  Destination Clock: AC97Clk rising

  Data Path: codec/ac97_core_I/ac97_timing_I_1/SRL16_I_Slot_count to codec/ac97_core_I/data_out_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q        15   1.889   0.866  ac97_core_I/ac97_timing_I_1/SRL16_I_Slot_count (ac97_core_I/ac97_timing_I_1/last_slot)
     LUT4:I0->O            1   0.094   0.336  ac97_core_I/Mmux__n0035_Result<17>0 (CHOICE221)
     FDS:S                     0.573          ac97_core_I/data_out_17
    ----------------------------------------
    Total                      3.758ns (2.556ns logic, 1.202ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'AC97Clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.511ns (Levels of Logic = 2)
  Source:            SData_In (PAD)
  Destination:       codec/ac97_core_I/Mshreg_data_in<4>_srl_0 (FF)
  Destination Clock: AC97Clk falling

  Data Path: SData_In to codec/ac97_core_I/Mshreg_data_in<4>_srl_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.818   0.336  SData_In_IBUF (SData_In_IBUF)
     begin scope: 'codec'
     SRL16E_1:D                0.357          ac97_core_I/Mshreg_data_in<4>_srl_0
    ----------------------------------------
    Total                      1.511ns (1.175ns logic, 0.336ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 159 / 150
-------------------------------------------------------------------------
Offset:              3.497ns (Levels of Logic = 5)
  Source:            up_button (PAD)
  Destination:       music_player/note_player/dt/cnt/q_1 (FF)
  Destination Clock: clk rising

  Data Path: up_button to music_player/note_player/dt/cnt/q_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            51   0.818   0.611  up_button_IBUF (up_button_IBUF)
     LUT6:I5->O            1   0.094   0.710  music_player/_or00001_SW0 (N76)
     LUT6:I3->O            5   0.094   0.502  music_player/note_player/dt/next<0>21 (music_player/note_player/dt/N9)
     LUT5:I4->O            1   0.094   0.480  music_player/note_player/dt/next<1>_SW0 (N12)
     LUT6:I5->O            1   0.094   0.000  music_player/note_player/dt/next<1> (music_player/note_player/dt/next<1>)
     FDR:D                    -0.018          music_player/note_player/dt/cnt/q_1
    ----------------------------------------
    Total                      3.497ns (1.194ns logic, 2.303ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'AC97Clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.292ns (Levels of Logic = 2)
  Source:            codec/ac97_core_I/ac97_timing_I_1/FDRSE_I_Sync (FF)
  Destination:       Sync (PAD)
  Source Clock:      AC97Clk rising

  Data Path: codec/ac97_core_I/ac97_timing_I_1/FDRSE_I_Sync to Sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            7   0.471   0.369  ac97_core_I/ac97_timing_I_1/FDRSE_I_Sync (Sync)
     end scope: 'codec'
     OBUF:I->O                 2.452          Sync_OBUF (Sync)
    ----------------------------------------
    Total                      3.292ns (2.923ns logic, 0.369ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 33 / 9
-------------------------------------------------------------------------
Offset:              4.266ns (Levels of Logic = 2)
  Source:            music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:       leds_l<3> (PAD)
  Source Clock:      clk rising

  Data Path: music_player/codec_conditioner/new_frame_state/q_0 to leds_l<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             21   0.471   0.897  music_player/codec_conditioner/new_frame_state/q_0 (music_player/codec_conditioner/new_frame_state/q_0)
     LUT4:I0->O            4   0.094   0.352  music_player/codec_conditioner/valid_sample<15>1 (leds_r_3_OBUF)
     OBUF:I->O                 2.452          leds_l_3_OBUF (leds_l<3>)
    ----------------------------------------
    Total                      4.266ns (3.017ns logic, 1.249ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 9.12 secs
 
--> 


Total memory usage is 202872 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :   11 (   0 filtered)

