Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\khanm\OneDrive\Documents\GitHub\DigitalAnnealer\DE1_SOC\DE1_SOC.qsys --block-symbol-file --output-directory=C:\Users\khanm\OneDrive\Documents\GitHub\DigitalAnnealer\DE1_SOC\DE1_SOC --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE1_SOC/DE1_SOC.qsys
Progress: Reading input file
Progress: Adding HEX3_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX3_0
Progress: Adding HEX5_4 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX5_4
Progress: Adding KEYS [altera_avalon_pio 18.1]
Progress: Parameterizing module KEYS
Progress: Adding LEDS [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDS
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding single_port_ram_0 [single_port_ram 1.0]
Progress: Parameterizing module single_port_ram_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE1_SOC.KEYS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SOC.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: DE1_SOC.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: DE1_SOC.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: DE1_SOC.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: DE1_SOC.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: DE1_SOC.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: DE1_SOC.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE1_SOC.sys_sdram_pll_0: Refclk Freq: 50.0
Warning: DE1_SOC.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\khanm\OneDrive\Documents\GitHub\DigitalAnnealer\DE1_SOC\DE1_SOC.qsys --synthesis=VERILOG --output-directory=C:\Users\khanm\OneDrive\Documents\GitHub\DigitalAnnealer\DE1_SOC\DE1_SOC\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE1_SOC/DE1_SOC.qsys
Progress: Reading input file
Progress: Adding HEX3_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX3_0
Progress: Adding HEX5_4 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX5_4
Progress: Adding KEYS [altera_avalon_pio 18.1]
Progress: Parameterizing module KEYS
Progress: Adding LEDS [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDS
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding single_port_ram_0 [single_port_ram 1.0]
Progress: Parameterizing module single_port_ram_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE1_SOC.KEYS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SOC.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: DE1_SOC.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: DE1_SOC.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: DE1_SOC.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: DE1_SOC.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: DE1_SOC.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: DE1_SOC.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE1_SOC.sys_sdram_pll_0: Refclk Freq: 50.0
Warning: DE1_SOC.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: DE1_SOC: Generating DE1_SOC "DE1_SOC" for QUARTUS_SYNTH
Info: HEX3_0: Starting RTL generation for module 'DE1_SOC_HEX3_0'
Info: HEX3_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SOC_HEX3_0 --dir=C:/Users/khanm/AppData/Local/Temp/alt0476_718437108315992179.dir/0002_HEX3_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/khanm/AppData/Local/Temp/alt0476_718437108315992179.dir/0002_HEX3_0_gen//DE1_SOC_HEX3_0_component_configuration.pl  --do_build_sim=0  ]
Info: HEX3_0: Done RTL generation for module 'DE1_SOC_HEX3_0'
Info: HEX3_0: "DE1_SOC" instantiated altera_avalon_pio "HEX3_0"
Info: HEX5_4: Starting RTL generation for module 'DE1_SOC_HEX5_4'
Info: HEX5_4:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SOC_HEX5_4 --dir=C:/Users/khanm/AppData/Local/Temp/alt0476_718437108315992179.dir/0003_HEX5_4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/khanm/AppData/Local/Temp/alt0476_718437108315992179.dir/0003_HEX5_4_gen//DE1_SOC_HEX5_4_component_configuration.pl  --do_build_sim=0  ]
Info: HEX5_4: Done RTL generation for module 'DE1_SOC_HEX5_4'
Info: HEX5_4: "DE1_SOC" instantiated altera_avalon_pio "HEX5_4"
Info: KEYS: Starting RTL generation for module 'DE1_SOC_KEYS'
Info: KEYS:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SOC_KEYS --dir=C:/Users/khanm/AppData/Local/Temp/alt0476_718437108315992179.dir/0004_KEYS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/khanm/AppData/Local/Temp/alt0476_718437108315992179.dir/0004_KEYS_gen//DE1_SOC_KEYS_component_configuration.pl  --do_build_sim=0  ]
Info: KEYS: Done RTL generation for module 'DE1_SOC_KEYS'
Info: KEYS: "DE1_SOC" instantiated altera_avalon_pio "KEYS"
Info: LEDS: Starting RTL generation for module 'DE1_SOC_LEDS'
Info: LEDS:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SOC_LEDS --dir=C:/Users/khanm/AppData/Local/Temp/alt0476_718437108315992179.dir/0005_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/khanm/AppData/Local/Temp/alt0476_718437108315992179.dir/0005_LEDS_gen//DE1_SOC_LEDS_component_configuration.pl  --do_build_sim=0  ]
Info: LEDS: Done RTL generation for module 'DE1_SOC_LEDS'
Info: LEDS: "DE1_SOC" instantiated altera_avalon_pio "LEDS"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "DE1_SOC" instantiated altera_hps "hps_0"
Info: jtag_uart_0: Starting RTL generation for module 'DE1_SOC_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SOC_jtag_uart_0 --dir=C:/Users/khanm/AppData/Local/Temp/alt0476_718437108315992179.dir/0006_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/khanm/AppData/Local/Temp/alt0476_718437108315992179.dir/0006_jtag_uart_0_gen//DE1_SOC_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'DE1_SOC_jtag_uart_0'
Info: jtag_uart_0: "DE1_SOC" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: single_port_ram_0: "DE1_SOC" instantiated single_port_ram "single_port_ram_0"
Info: sys_sdram_pll_0: "DE1_SOC" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DE1_SOC" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "DE1_SOC" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: rst_controller: "DE1_SOC" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: sys_pll: "sys_sdram_pll_0" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: Reusing file C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_avalon_sc_fifo.v
Info: jtag_uart_0_avalon_jtag_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "jtag_uart_0_avalon_jtag_slave_burst_adapter"
Info: Reusing file C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: jtag_uart_0_avalon_jtag_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "jtag_uart_0_avalon_jtag_slave_rsp_width_adapter"
Info: Reusing file C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: DE1_SOC: Done "DE1_SOC" with 41 modules, 99 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
