GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\BRAMS\gowin_dpb_program\gowin_dpb_program.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v":1)
WARN  (EX3792) : Literal value 'h8B00_00016 truncated to fit in 32 bits("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v":76)
ERROR (EX3900) : Procedural assignment to a non-register 'uart_out' is not permitted("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v":58)
WARN  (EX3786) : Assignment to input 'uart_out'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v":58)
ERROR (EX3928) : Module 'bus' is ignored due to previous errors("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v":98)
Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v' ignored due to errors
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\buttonModule.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\cpuTimer.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\seven_segment.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uart.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flash.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\memory.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\memory.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\memory.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\memory.v":1)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v'
Undeclared symbol 'dina', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":57)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\i2c.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\i2capi.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\screen.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\textEngine.v'
Undeclared symbol 'charOutput', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\textEngine.v":55)
WARN  (EX3638) : 'charOutput' is already implicitly declared on line 55("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\textEngine.v":61)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v'
Undeclared symbol 'douta', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":87)
Undeclared symbol 'dinb', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":104)
WARN  (EX3792) : Literal value 'b111111 truncated to fit in 5 bits("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":243)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_dpb\gowin_dpb.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_osc\gowin_osc.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_sp\gowin_sp.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":1)
Undeclared symbol 'memReady', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":75)
WARN  (EX3638) : 'memReady' is already implicitly declared on line 75("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":88)
Undeclared symbol 'btn_out', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":104)
Undeclared symbol 'flash_data_out', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":105)
Undeclared symbol 'counter27M', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":109)
Undeclared symbol 'counter1M', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":110)
Undeclared symbol 'flash_ren', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":120)
Undeclared symbol 'flash_wen', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":121)
Undeclared symbol 'btn_ren', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":123)
WARN  (EX3638) : 'btn_ren' is already implicitly declared on line 123("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":142)
WARN  (EX3638) : 'btn_out' is already implicitly declared on line 104("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":143)
WARN  (EX3638) : 'flash_ren' is already implicitly declared on line 120("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":154)
WARN  (EX3638) : 'flash_wen' is already implicitly declared on line 121("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":155)
WARN  (EX3638) : 'flash_data_out' is already implicitly declared on line 105("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":156)
WARN  (EX3638) : 'counter1M' is already implicitly declared on line 110("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":266)
WARN  (EX3638) : 'counter27M' is already implicitly declared on line 109("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":273)
GowinSynthesis finish
