{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583523493778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583523493792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 06 12:38:13 2020 " "Processing started: Fri Mar 06 12:38:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583523493792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583523493792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583523493792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583523495134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583523495134 ""}
{ "Warning" "WSGN_SEARCH_FILE" "project.vhd 2 1 " "Using design file project.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project-blink_arch " "Found design unit 1: project-blink_arch" {  } { { "project.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523523165 ""} { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523523165 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583523523165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583523523178 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LED_BUFFER project.vhd(47) " "Verilog HDL or VHDL warning at project.vhd(47): object \"LED_BUFFER\" assigned a value but never read" {  } { { "project.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583523523182 "|project"}
{ "Warning" "WSGN_SEARCH_FILE" "datacapture.vhd 2 1 " "Using design file datacapture.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datacapture-rtl " "Found design unit 1: datacapture-rtl" {  } { { "datacapture.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/datacapture.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523523279 ""} { "Info" "ISGN_ENTITY_NAME" "1 datacapture " "Found entity 1: datacapture" {  } { { "datacapture.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/datacapture.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523523279 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583523523279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datacapture datacapture:u0 " "Elaborating entity \"datacapture\" for hierarchy \"datacapture:u0\"" {  } { { "project.vhd" "u0" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523523282 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_flag datacapture.vhd(59) " "Verilog HDL or VHDL warning at datacapture.vhd(59): object \"start_flag\" assigned a value but never read" {  } { { "datacapture.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/datacapture.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583523523283 "|project|datacapture:u0"}
{ "Warning" "WSGN_SEARCH_FILE" "hdlverifier_capture_core.vhd 2 1 " "Using design file hdlverifier_capture_core.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_capture_core-rtl " "Found design unit 1: hdlverifier_capture_core-rtl" {  } { { "hdlverifier_capture_core.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523523353 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_capture_core " "Found entity 1: hdlverifier_capture_core" {  } { { "hdlverifier_capture_core.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523523353 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583523523353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_capture_core datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core " "Elaborating entity \"hdlverifier_capture_core\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\"" {  } { { "datacapture.vhd" "u_hdlverifier_capture_core" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/datacapture.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523523356 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "user_data_out2 hdlverifier_capture_core.vhd(62) " "Verilog HDL or VHDL warning at hdlverifier_capture_core.vhd(62): object \"user_data_out2\" assigned a value but never read" {  } { { "hdlverifier_capture_core.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583523523358 "|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "user_data_out3 hdlverifier_capture_core.vhd(63) " "Verilog HDL or VHDL warning at hdlverifier_capture_core.vhd(63): object \"user_data_out3\" assigned a value but never read" {  } { { "hdlverifier_capture_core.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583523523359 "|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core"}
{ "Warning" "WSGN_SEARCH_FILE" "hdlverifier_jtag_register.vhd 2 1 " "Using design file hdlverifier_jtag_register.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_jtag_register-rtl " "Found design unit 1: hdlverifier_jtag_register-rtl" {  } { { "hdlverifier_jtag_register.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_register.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523523455 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_jtag_register " "Found entity 1: hdlverifier_jtag_register" {  } { { "hdlverifier_jtag_register.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_register.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523523455 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583523523455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_jtag_register datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_jtag_register:register_manager " "Elaborating entity \"hdlverifier_jtag_register\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_jtag_register:register_manager\"" {  } { { "hdlverifier_capture_core.vhd" "register_manager" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523523458 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hdlverifier_synchronizer.vhd 2 1 " "Using design file hdlverifier_synchronizer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_synchronizer-rtl " "Found design unit 1: hdlverifier_synchronizer-rtl" {  } { { "hdlverifier_synchronizer.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_synchronizer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523523619 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_synchronizer " "Found entity 1: hdlverifier_synchronizer" {  } { { "hdlverifier_synchronizer.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_synchronizer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523523619 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583523523619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_synchronizer datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_jtag_register:register_manager\|hdlverifier_synchronizer:s0 " "Elaborating entity \"hdlverifier_synchronizer\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_jtag_register:register_manager\|hdlverifier_synchronizer:s0\"" {  } { { "hdlverifier_jtag_register.vhd" "s0" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_register.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523523622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_synchronizer datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_synchronizer:sync_trigger " "Elaborating entity \"hdlverifier_synchronizer\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_synchronizer:sync_trigger\"" {  } { { "hdlverifier_capture_core.vhd" "sync_trigger" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523523677 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hdlverifier_capture_data.vhd 2 1 " "Using design file hdlverifier_capture_data.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_capture_data-rtl " "Found design unit 1: hdlverifier_capture_data-rtl" {  } { { "hdlverifier_capture_data.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523523754 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_capture_data " "Found entity 1: hdlverifier_capture_data" {  } { { "hdlverifier_capture_data.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523523754 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583523523754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_capture_data datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture " "Elaborating entity \"hdlverifier_capture_data\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\"" {  } { { "hdlverifier_capture_core.vhd" "u_capture" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523523760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_synchronizer datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_synchronizer:s1 " "Elaborating entity \"hdlverifier_synchronizer\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_synchronizer:s1\"" {  } { { "hdlverifier_capture_data.vhd" "s1" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523523855 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hdlverifier_dcram.vhd 2 1 " "Using design file hdlverifier_dcram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_dcram-rtl " "Found design unit 1: hdlverifier_dcram-rtl" {  } { { "hdlverifier_dcram.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_dcram.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523523929 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_dcram " "Found entity 1: hdlverifier_dcram" {  } { { "hdlverifier_dcram.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_dcram.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523523929 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583523523929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_dcram datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram " "Elaborating entity \"hdlverifier_dcram\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\"" {  } { { "hdlverifier_capture_data.vhd" "u_dcram" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523523932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_synchronizer datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_synchronizer:s3 " "Elaborating entity \"hdlverifier_synchronizer\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_synchronizer:s3\"" {  } { { "hdlverifier_capture_data.vhd" "s3" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523523969 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hdlverifier_capture_jtag_core.vhd 2 1 " "Using design file hdlverifier_capture_jtag_core.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_capture_jtag_core-rtl " "Found design unit 1: hdlverifier_capture_jtag_core-rtl" {  } { { "hdlverifier_capture_jtag_core.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523524047 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_capture_jtag_core " "Found entity 1: hdlverifier_capture_jtag_core" {  } { { "hdlverifier_capture_jtag_core.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523524047 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583523524047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_capture_jtag_core datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core " "Elaborating entity \"hdlverifier_capture_jtag_core\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\"" {  } { { "hdlverifier_capture_core.vhd" "u_jtag_core" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523524051 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hdlverifier_jtag_vendor_ip0.vhd 2 1 " "Using design file hdlverifier_jtag_vendor_ip0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_jtag_vendor_ip0-jtag_vendor_ip0_arch " "Found design unit 1: hdlverifier_jtag_vendor_ip0-jtag_vendor_ip0_arch" {  } { { "hdlverifier_jtag_vendor_ip0.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523524187 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_jtag_vendor_ip0 " "Found entity 1: hdlverifier_jtag_vendor_ip0" {  } { { "hdlverifier_jtag_vendor_ip0.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523524187 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583523524187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_jtag_vendor_ip0 datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag " "Elaborating entity \"hdlverifier_jtag_vendor_ip0\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\"" {  } { { "hdlverifier_capture_jtag_core.vhd" "u_jtag" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523524191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\"" {  } { { "hdlverifier_jtag_vendor_ip0.vhd" "u_virtual_jtag" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523524312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag " "Elaborated megafunction instantiation \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\"" {  } { { "hdlverifier_jtag_vendor_ip0.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523524362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag " "Instantiated megafunction \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583523524362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583523524362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index NO " "Parameter \"sld_auto_instance_index\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583523524362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 55 " "Parameter \"sld_instance_index\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583523524362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 8 " "Parameter \"sld_ir_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583523524362 ""}  } { { "hdlverifier_jtag_vendor_ip0.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583523524362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523524435 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag " "Elaborated megafunction instantiation \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } } { "hdlverifier_jtag_vendor_ip0.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd" 49 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523524489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523524500 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag " "Elaborated megafunction instantiation \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "hdlverifier_jtag_vendor_ip0.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd" 49 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523524544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523524785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523525124 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hdlverifier_capture_trigger_condition.vhd 2 1 " "Using design file hdlverifier_capture_trigger_condition.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_capture_trigger_condition-rtl " "Found design unit 1: hdlverifier_capture_trigger_condition-rtl" {  } { { "hdlverifier_capture_trigger_condition.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_condition.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523525305 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_capture_trigger_condition " "Found entity 1: hdlverifier_capture_trigger_condition" {  } { { "hdlverifier_capture_trigger_condition.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_condition.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523525305 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583523525305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_capture_trigger_condition datacapture:u0\|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition " "Elaborating entity \"hdlverifier_capture_trigger_condition\" for hierarchy \"datacapture:u0\|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition\"" {  } { { "datacapture.vhd" "u_hdlverifier_capture_trigger_condition" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/datacapture.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523525309 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hdlverifier_capture_comparator.vhd 2 1 " "Using design file hdlverifier_capture_comparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_capture_comparator-rtl " "Found design unit 1: hdlverifier_capture_comparator-rtl" {  } { { "hdlverifier_capture_comparator.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_comparator.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523525418 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_capture_comparator " "Found entity 1: hdlverifier_capture_comparator" {  } { { "hdlverifier_capture_comparator.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_comparator.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523525418 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583523525418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_capture_comparator datacapture:u0\|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition\|hdlverifier_capture_comparator:u_hdlverifier_capture_comparator " "Elaborating entity \"hdlverifier_capture_comparator\" for hierarchy \"datacapture:u0\|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition\|hdlverifier_capture_comparator:u_hdlverifier_capture_comparator\"" {  } { { "hdlverifier_capture_trigger_condition.vhd" "u_hdlverifier_capture_comparator" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_condition.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523525423 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hdlverifier_capture_comparator_1bit.vhd 2 1 " "Using design file hdlverifier_capture_comparator_1bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_capture_comparator_1bit-rtl " "Found design unit 1: hdlverifier_capture_comparator_1bit-rtl" {  } { { "hdlverifier_capture_comparator_1bit.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_comparator_1bit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523525523 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_capture_comparator_1bit " "Found entity 1: hdlverifier_capture_comparator_1bit" {  } { { "hdlverifier_capture_comparator_1bit.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_comparator_1bit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523525523 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583523525523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_capture_comparator_1bit datacapture:u0\|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition\|hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit " "Elaborating entity \"hdlverifier_capture_comparator_1bit\" for hierarchy \"datacapture:u0\|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition\|hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit\"" {  } { { "hdlverifier_capture_trigger_condition.vhd" "u_hdlverifier_capture_comparator_1bit" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_condition.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523525527 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hdlverifier_capture_trigger_combine.vhd 2 1 " "Using design file hdlverifier_capture_trigger_combine.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_capture_trigger_combine-rtl " "Found design unit 1: hdlverifier_capture_trigger_combine-rtl" {  } { { "hdlverifier_capture_trigger_combine.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_combine.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523525628 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_capture_trigger_combine " "Found entity 1: hdlverifier_capture_trigger_combine" {  } { { "hdlverifier_capture_trigger_combine.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_combine.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523525628 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583523525628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_capture_trigger_combine datacapture:u0\|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition\|hdlverifier_capture_trigger_combine:u_hdlverifier_capture_trigger_combine " "Elaborating entity \"hdlverifier_capture_trigger_combine\" for hierarchy \"datacapture:u0\|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition\|hdlverifier_capture_trigger_combine:u_hdlverifier_capture_trigger_combine\"" {  } { { "hdlverifier_capture_trigger_condition.vhd" "u_hdlverifier_capture_trigger_combine" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_condition.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523525632 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1583523526234 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.03.06.12:39:00 Progress: Loading sld3172de05/alt_sld_fab_wrapper_hw.tcl " "2020.03.06.12:39:00 Progress: Loading sld3172de05/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583523540331 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583523548561 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583523548993 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583523556193 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583523556515 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583523556840 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583523557223 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583523557250 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583523557256 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1583523558081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3172de05/alt_sld_fab.v" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523558498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583523558498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523558668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583523558668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523558683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583523558683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523558825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583523558825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523559014 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523559014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583523559014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523559159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583523559159 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|ram_rtl_0 " "Inferred dual-clock RAM node \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1583523561961 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583523562517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583523562517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583523562517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583523562517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583523562517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583523562517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583523562517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583523562517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583523562517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583523562517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583523562517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583523562517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583523562517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583523562517 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1583523562517 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1583523562517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523562776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583523562776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583523562776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583523562776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583523562776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583523562776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583523562776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583523562776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583523562776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583523562776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583523562776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583523562776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583523562776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583523562776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583523562776 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583523562776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8fe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8fe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8fe1 " "Found entity 1: altsyncram_8fe1" {  } { { "db/altsyncram_8fe1.tdf" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/altsyncram_8fe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583523562884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583523562884 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1583523563444 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "hdlverifier_capture_core.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 45 -1 0 } } { "hdlverifier_capture_core.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 46 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1583523563584 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1583523563584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523564201 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583523565373 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583523567321 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583523567321 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "935 " "Implemented 935 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583523567640 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583523567640 ""} { "Info" "ICUT_CUT_TM_LCELLS" "910 " "Implemented 910 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583523567640 ""} { "Info" "ICUT_CUT_TM_RAMS" "7 " "Implemented 7 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1583523567640 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583523567640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583523567733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 06 12:39:27 2020 " "Processing ended: Fri Mar 06 12:39:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583523567733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583523567733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583523567733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583523567733 ""}
