{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622364614875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622364614875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 30 14:20:14 2021 " "Processing started: Sun May 30 14:20:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622364614875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364614875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364614875 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622364615180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622364615180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_gate-Struct " "Found design unit 1: XOR_gate-Struct" {  } { { "XOR_gate.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/XOR_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364621945 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_gate " "Found entity 1: XOR_gate" {  } { { "XOR_gate.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/XOR_gate.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364621945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364621945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench1-tb " "Found design unit 1: Testbench1-tb" {  } { { "Testbench1.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Testbench1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench1 " "Found entity 1: Testbench1" {  } { { "Testbench1.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Testbench1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_la_sa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temp_la_sa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temp_LA_SA-behaviour " "Found design unit 1: Temp_LA_SA-behaviour" {  } { { "Temp_LA_SA.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Temp_LA_SA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temp_LA_SA " "Found entity 1: Temp_LA_SA" {  } { { "Temp_LA_SA.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Temp_LA_SA.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file status_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Status_Registers-behaviour " "Found design unit 1: Status_Registers-behaviour" {  } { { "Status_Registers.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Status_Registers.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""} { "Info" "ISGN_ENTITY_NAME" "1 Status_Registers " "Found entity 1: Status_Registers" {  } { { "Status_Registers.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Status_Registers.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenbitnand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteenbitnand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SixteenbitNAND-Behavioral " "Found design unit 1: SixteenbitNAND-Behavioral" {  } { { "SixteenbitNAND.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/SixteenbitNAND.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""} { "Info" "ISGN_ENTITY_NAME" "1 SixteenbitNAND " "Found entity 1: SixteenbitNAND" {  } { { "SixteenbitNAND.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/SixteenbitNAND.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenbitkogstonaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteenbitkogstonaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SixteenbitKogStonAddSub-Behavioral " "Found design unit 1: SixteenbitKogStonAddSub-Behavioral" {  } { { "SixteenbitKogStonAddSub.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/SixteenbitKogStonAddSub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""} { "Info" "ISGN_ENTITY_NAME" "1 SixteenbitKogStonAddSub " "Found entity 1: SixteenbitKogStonAddSub" {  } { { "SixteenbitKogStonAddSub.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/SixteenbitKogStonAddSub.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_six.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_six.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sign_extender_six-behaviour " "Found design unit 1: Sign_extender_six-behaviour" {  } { { "Sign_extender_six.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Sign_extender_six.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sign_extender_six " "Found entity 1: Sign_extender_six" {  } { { "Sign_extender_six.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Sign_extender_six.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_nine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_nine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sign_extender_nine-behaviour " "Found design unit 1: Sign_extender_nine-behaviour" {  } { { "Sign_extender_nine.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Sign_extender_nine.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sign_extender_nine " "Found entity 1: Sign_extender_nine" {  } { { "Sign_extender_nine.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Sign_extender_nine.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC-behaviour " "Found design unit 1: RISC-behaviour" {  } { { "RISC.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RISC.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622026 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC " "Found entity 1: RISC" {  } { { "RISC.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RISC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_ra_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_ra_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_RA_input-behaviour " "Found design unit 1: RF_RA_input-behaviour" {  } { { "RF_RA_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_RA_input.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622026 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_RA_input " "Found entity 1: RF_RA_input" {  } { { "RF_RA_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_RA_input.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_input_process.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_input_process.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_input_process-behaviour " "Found design unit 1: RF_input_process-behaviour" {  } { { "RF_input_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_input_process.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622026 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_input_process " "Found entity 1: RF_input_process" {  } { { "RF_input_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_input_process.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_datain_process.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_datain_process.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_datain_process-behaviour " "Found design unit 1: RF_datain_process-behaviour" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_datain_process " "Found entity 1: RF_datain_process" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_file-behaviour " "Found design unit 1: Register_file-behaviour" {  } { { "Register_file.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Register_file.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Register_file.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_write.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_write.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_write-behavourial " "Found design unit 1: PC_write-behavourial" {  } { { "PC_write.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/PC_write.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_write " "Found entity 1: PC_write" {  } { { "PC_write.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/PC_write.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behaviour " "Found design unit 1: PC-behaviour" {  } { { "PC.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/PC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/PC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_gate-Struct " "Found design unit 1: OR_gate-Struct" {  } { { "OR_gate.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/OR_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_gate " "Found entity 1: OR_gate" {  } { { "OR_gate.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/OR_gate.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_gate-Struct " "Found design unit 1: NOT_gate-Struct" {  } { { "NOT_gate.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/NOT_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_gate " "Found entity 1: NOT_gate" {  } { { "NOT_gate.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/NOT_gate.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_address_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_address_input-behaviour " "Found design unit 1: memory_address_input-behaviour" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_address_input " "Found entity 1: memory_address_input" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behaviour " "Found design unit 1: memory-behaviour" {  } { { "memory.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_register-behaviour " "Found design unit 1: Instruction_register-behaviour" {  } { { "Instruction_register.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_register.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_register " "Found entity 1: Instruction_register" {  } { { "Instruction_register.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_register.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_memory-behaviour " "Found design unit 1: Instruction_memory-behaviour" {  } { { "Instruction_memory.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_memory " "Found entity 1: Instruction_memory" {  } { { "Instruction_memory.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_memory.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "groupgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file groupgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GroupGenerator-Behavioral " "Found design unit 1: GroupGenerator-Behavioral" {  } { { "GroupGenerator.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/GroupGenerator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622036 ""} { "Info" "ISGN_ENTITY_NAME" "1 GroupGenerator " "Found entity 1: GroupGenerator" {  } { { "GroupGenerator.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/GroupGenerator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generator-Behavioral " "Found design unit 1: Generator-Behavioral" {  } { { "generator.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622036 ""} { "Info" "ISGN_ENTITY_NAME" "1 Generator " "Found entity 1: Generator" {  } { { "generator.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/generator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_path-behaviour " "Found design unit 1: Data_path-behaviour" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_path " "Found entity 1: Data_path" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_unit-behaviour " "Found design unit 1: Control_unit-behaviour" {  } { { "Control_unit.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Control_unit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_unit " "Found entity 1: Control_unit" {  } { { "Control_unit.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Control_unit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_oper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carry_oper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Carry_oper-Behavioral " "Found design unit 1: Carry_oper-Behavioral" {  } { { "Carry_oper.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Carry_oper.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""} { "Info" "ISGN_ENTITY_NAME" "1 Carry_oper " "Found entity 1: Carry_oper" {  } { { "Carry_oper.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Carry_oper.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_gate-Struct " "Found design unit 1: AND_gate-Struct" {  } { { "AND_gate.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/AND_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_gate " "Found entity 1: AND_gate" {  } { { "AND_gate.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/AND_gate.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_input_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_input_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_input_logic-behavourial " "Found design unit 1: ALU_input_logic-behavourial" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_input_logic " "Found entity 1: ALU_input_logic" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behaviour " "Found design unit 1: ALU-behaviour" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_path " "Elaborating entity \"Data_path\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622364622151 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C_out Data_path.vhd(67) " "Verilog HDL or VHDL warning at Data_path.vhd(67): object \"C_out\" assigned a value but never read" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622364622151 "|Data_path"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z_out Data_path.vhd(68) " "Verilog HDL or VHDL warning at Data_path.vhd(68): object \"Z_out\" assigned a value but never read" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622364622151 "|Data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:chip_PC " "Elaborating entity \"PC\" for hierarchy \"PC:chip_PC\"" {  } { { "Data_path.vhd" "chip_PC" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_memory Instruction_memory:chip_IM " "Elaborating entity \"Instruction_memory\" for hierarchy \"Instruction_memory:chip_IM\"" {  } { { "Data_path.vhd" "chip_IM" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622171 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory Instruction_memory.vhd(52) " "VHDL Process Statement warning at Instruction_memory.vhd(52): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Instruction_memory.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_memory.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622801 "|Data_path|Instruction_memory:chip_IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_register Instruction_register:chip_IR " "Elaborating entity \"Instruction_register\" for hierarchy \"Instruction_register:chip_IR\"" {  } { { "Data_path.vhd" "chip_IR" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622803 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indata Instruction_register.vhd(36) " "VHDL Process Statement warning at Instruction_register.vhd(36): signal \"indata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Instruction_register.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_register.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622803 "|Data_path|Instruction_register:chip_IR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indata Instruction_register.vhd(37) " "VHDL Process Statement warning at Instruction_register.vhd(37): signal \"indata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Instruction_register.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_register.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622803 "|Data_path|Instruction_register:chip_IR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indata Instruction_register.vhd(38) " "VHDL Process Statement warning at Instruction_register.vhd(38): signal \"indata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Instruction_register.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_register.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622803 "|Data_path|Instruction_register:chip_IR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indata Instruction_register.vhd(39) " "VHDL Process Statement warning at Instruction_register.vhd(39): signal \"indata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Instruction_register.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_register.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622803 "|Data_path|Instruction_register:chip_IR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indata Instruction_register.vhd(40) " "VHDL Process Statement warning at Instruction_register.vhd(40): signal \"indata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Instruction_register.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_register.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622803 "|Data_path|Instruction_register:chip_IR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indata Instruction_register.vhd(41) " "VHDL Process Statement warning at Instruction_register.vhd(41): signal \"indata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Instruction_register.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_register.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622803 "|Data_path|Instruction_register:chip_IR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indata Instruction_register.vhd(42) " "VHDL Process Statement warning at Instruction_register.vhd(42): signal \"indata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Instruction_register.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_register.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622803 "|Data_path|Instruction_register:chip_IR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_input_process RF_input_process:chip_RF_ip " "Elaborating entity \"RF_input_process\" for hierarchy \"RF_input_process:chip_RF_ip\"" {  } { { "Data_path.vhd" "chip_RF_ip" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622803 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output_temp RF_input_process.vhd(24) " "VHDL Process Statement warning at RF_input_process.vhd(24): inferring latch(es) for signal or variable \"output_temp\", which holds its previous value in one or more paths through the process" {  } { { "RF_input_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_input_process.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622364622803 "|Data_path|RF_input_process:chip_RF_ip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[0\] RF_input_process.vhd(24) " "Inferred latch for \"output_temp\[0\]\" at RF_input_process.vhd(24)" {  } { { "RF_input_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_input_process.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622803 "|Data_path|RF_input_process:chip_RF_ip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[1\] RF_input_process.vhd(24) " "Inferred latch for \"output_temp\[1\]\" at RF_input_process.vhd(24)" {  } { { "RF_input_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_input_process.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622811 "|Data_path|RF_input_process:chip_RF_ip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[2\] RF_input_process.vhd(24) " "Inferred latch for \"output_temp\[2\]\" at RF_input_process.vhd(24)" {  } { { "RF_input_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_input_process.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622811 "|Data_path|RF_input_process:chip_RF_ip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file Register_file:chip_RF " "Elaborating entity \"Register_file\" for hierarchy \"Register_file:chip_RF\"" {  } { { "Data_path.vhd" "chip_RF" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_datain_process RF_datain_process:chip_RF_data_in " "Elaborating entity \"RF_datain_process\" for hierarchy \"RF_datain_process:chip_RF_data_in\"" {  } { { "Data_path.vhd" "chip_RF_data_in" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622830 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output RF_datain_process.vhd(23) " "VHDL Process Statement warning at RF_datain_process.vhd(23): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622364622831 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[0\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622831 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[1\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622831 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[2\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[3\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[4\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[5\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[6\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[7\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[8\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[9\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[10\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[11\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[12\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[13\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[14\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[15\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_extender_six Sign_extender_six:chip_sign_extender_six " "Elaborating entity \"Sign_extender_six\" for hierarchy \"Sign_extender_six:chip_sign_extender_six\"" {  } { { "Data_path.vhd" "chip_sign_extender_six" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_extender_nine Sign_extender_nine:chip_sign_extender_nine " "Elaborating entity \"Sign_extender_nine\" for hierarchy \"Sign_extender_nine:chip_sign_extender_nine\"" {  } { { "Data_path.vhd" "chip_sign_extender_nine" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_input_logic ALU_input_logic:chip_ALU_input_logic " "Elaborating entity \"ALU_input_logic\" for hierarchy \"ALU_input_logic:chip_ALU_input_logic\"" {  } { { "Data_path.vhd" "chip_ALU_input_logic" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622848 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "one ALU_input_logic.vhd(20) " "VHDL Signal Declaration warning at ALU_input_logic.vhd(20): used explicit default value for signal \"one\" because signal was never assigned a value" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1622364622849 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "one ALU_input_logic.vhd(43) " "VHDL Process Statement warning at ALU_input_logic.vhd(43): signal \"one\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622849 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "one ALU_input_logic.vhd(62) " "VHDL Process Statement warning at ALU_input_logic.vhd(62): signal \"one\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622849 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_a_store ALU_input_logic.vhd(30) " "VHDL Process Statement warning at ALU_input_logic.vhd(30): inferring latch(es) for signal or variable \"alu_a_store\", which holds its previous value in one or more paths through the process" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622364622849 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_b_store ALU_input_logic.vhd(30) " "VHDL Process Statement warning at ALU_input_logic.vhd(30): inferring latch(es) for signal or variable \"alu_b_store\", which holds its previous value in one or more paths through the process" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622364622850 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "to_nand_store ALU_input_logic.vhd(30) " "VHDL Process Statement warning at ALU_input_logic.vhd(30): inferring latch(es) for signal or variable \"to_nand_store\", which holds its previous value in one or more paths through the process" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622364622850 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[0\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[0\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622851 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[1\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[1\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[2\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[2\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[3\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[3\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[4\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[4\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[5\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[5\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[6\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[6\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[7\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[7\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[8\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[8\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[9\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[9\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[10\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[10\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[11\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[11\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[12\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[12\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[13\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[13\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[14\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[14\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[15\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[15\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[0\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[0\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[1\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[1\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[2\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[2\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[3\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[3\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[4\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[4\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[5\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[5\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[6\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[6\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[7\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[7\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[8\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[8\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[9\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[9\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[10\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[10\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[11\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[11\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[12\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[12\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[13\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[13\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622854 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[14\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[14\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622854 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[15\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[15\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622854 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:chip_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:chip_ALU\"" {  } { { "Data_path.vhd" "chip_ALU" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_in1 ALU.vhd(57) " "VHDL Process Statement warning at ALU.vhd(57): signal \"last_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_in1 ALU.vhd(58) " "VHDL Process Statement warning at ALU.vhd(58): signal \"last_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_in1 ALU.vhd(59) " "VHDL Process Statement warning at ALU.vhd(59): signal \"last_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_in1 ALU.vhd(60) " "VHDL Process Statement warning at ALU.vhd(60): signal \"last_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_in2 ALU.vhd(61) " "VHDL Process Statement warning at ALU.vhd(61): signal \"last_in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_in2 ALU.vhd(62) " "VHDL Process Statement warning at ALU.vhd(62): signal \"last_in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_in2 ALU.vhd(63) " "VHDL Process Statement warning at ALU.vhd(63): signal \"last_in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_in2 ALU.vhd(64) " "VHDL Process Statement warning at ALU.vhd(64): signal \"last_in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_out ALU.vhd(66) " "VHDL Process Statement warning at ALU.vhd(66): signal \"last_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_z ALU.vhd(67) " "VHDL Process Statement warning at ALU.vhd(67): signal \"last_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_counter ALU.vhd(71) " "VHDL Process Statement warning at ALU.vhd(71): signal \"clock_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp1 ALU.vhd(73) " "VHDL Process Statement warning at ALU.vhd(73): signal \"output_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outz_temp1 ALU.vhd(74) " "VHDL Process Statement warning at ALU.vhd(74): signal \"outz_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp1 ALU.vhd(75) " "VHDL Process Statement warning at ALU.vhd(75): signal \"output_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outz_temp1 ALU.vhd(76) " "VHDL Process Statement warning at ALU.vhd(76): signal \"outz_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_counter ALU.vhd(78) " "VHDL Process Statement warning at ALU.vhd(78): signal \"clock_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_out ALU.vhd(79) " "VHDL Process Statement warning at ALU.vhd(79): signal \"last_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_z ALU.vhd(80) " "VHDL Process Statement warning at ALU.vhd(80): signal \"last_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_counter ALU.vhd(83) " "VHDL Process Statement warning at ALU.vhd(83): signal \"clock_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp2 ALU.vhd(85) " "VHDL Process Statement warning at ALU.vhd(85): signal \"output_temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outz_temp2 ALU.vhd(86) " "VHDL Process Statement warning at ALU.vhd(86): signal \"outz_temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp2 ALU.vhd(87) " "VHDL Process Statement warning at ALU.vhd(87): signal \"output_temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outz_temp2 ALU.vhd(88) " "VHDL Process Statement warning at ALU.vhd(88): signal \"outz_temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_counter ALU.vhd(90) " "VHDL Process Statement warning at ALU.vhd(90): signal \"clock_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_out ALU.vhd(91) " "VHDL Process Statement warning at ALU.vhd(91): signal \"last_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_z ALU.vhd(92) " "VHDL Process Statement warning at ALU.vhd(92): signal \"last_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "last_in1 ALU.vhd(55) " "VHDL Process Statement warning at ALU.vhd(55): inferring latch(es) for signal or variable \"last_in1\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "last_in2 ALU.vhd(55) " "VHDL Process Statement warning at ALU.vhd(55): inferring latch(es) for signal or variable \"last_in2\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "last_out ALU.vhd(55) " "VHDL Process Statement warning at ALU.vhd(55): inferring latch(es) for signal or variable \"last_out\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "last_z ALU.vhd(55) " "VHDL Process Statement warning at ALU.vhd(55): inferring latch(es) for signal or variable \"last_z\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_z ALU.vhd(55) " "Inferred latch for \"last_z\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[0\] ALU.vhd(55) " "Inferred latch for \"last_out\[0\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[1\] ALU.vhd(55) " "Inferred latch for \"last_out\[1\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[2\] ALU.vhd(55) " "Inferred latch for \"last_out\[2\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[3\] ALU.vhd(55) " "Inferred latch for \"last_out\[3\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[4\] ALU.vhd(55) " "Inferred latch for \"last_out\[4\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[5\] ALU.vhd(55) " "Inferred latch for \"last_out\[5\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[6\] ALU.vhd(55) " "Inferred latch for \"last_out\[6\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[7\] ALU.vhd(55) " "Inferred latch for \"last_out\[7\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[8\] ALU.vhd(55) " "Inferred latch for \"last_out\[8\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[9\] ALU.vhd(55) " "Inferred latch for \"last_out\[9\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[10\] ALU.vhd(55) " "Inferred latch for \"last_out\[10\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[11\] ALU.vhd(55) " "Inferred latch for \"last_out\[11\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[12\] ALU.vhd(55) " "Inferred latch for \"last_out\[12\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[13\] ALU.vhd(55) " "Inferred latch for \"last_out\[13\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[14\] ALU.vhd(55) " "Inferred latch for \"last_out\[14\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[15\] ALU.vhd(55) " "Inferred latch for \"last_out\[15\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[0\] ALU.vhd(55) " "Inferred latch for \"last_in2\[0\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[1\] ALU.vhd(55) " "Inferred latch for \"last_in2\[1\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[2\] ALU.vhd(55) " "Inferred latch for \"last_in2\[2\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[3\] ALU.vhd(55) " "Inferred latch for \"last_in2\[3\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[4\] ALU.vhd(55) " "Inferred latch for \"last_in2\[4\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[5\] ALU.vhd(55) " "Inferred latch for \"last_in2\[5\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[6\] ALU.vhd(55) " "Inferred latch for \"last_in2\[6\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[7\] ALU.vhd(55) " "Inferred latch for \"last_in2\[7\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[8\] ALU.vhd(55) " "Inferred latch for \"last_in2\[8\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[9\] ALU.vhd(55) " "Inferred latch for \"last_in2\[9\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[10\] ALU.vhd(55) " "Inferred latch for \"last_in2\[10\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[11\] ALU.vhd(55) " "Inferred latch for \"last_in2\[11\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[12\] ALU.vhd(55) " "Inferred latch for \"last_in2\[12\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[13\] ALU.vhd(55) " "Inferred latch for \"last_in2\[13\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[14\] ALU.vhd(55) " "Inferred latch for \"last_in2\[14\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[15\] ALU.vhd(55) " "Inferred latch for \"last_in2\[15\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[0\] ALU.vhd(55) " "Inferred latch for \"last_in1\[0\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[1\] ALU.vhd(55) " "Inferred latch for \"last_in1\[1\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[2\] ALU.vhd(55) " "Inferred latch for \"last_in1\[2\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[3\] ALU.vhd(55) " "Inferred latch for \"last_in1\[3\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[4\] ALU.vhd(55) " "Inferred latch for \"last_in1\[4\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[5\] ALU.vhd(55) " "Inferred latch for \"last_in1\[5\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[6\] ALU.vhd(55) " "Inferred latch for \"last_in1\[6\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[7\] ALU.vhd(55) " "Inferred latch for \"last_in1\[7\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[8\] ALU.vhd(55) " "Inferred latch for \"last_in1\[8\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[9\] ALU.vhd(55) " "Inferred latch for \"last_in1\[9\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[10\] ALU.vhd(55) " "Inferred latch for \"last_in1\[10\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[11\] ALU.vhd(55) " "Inferred latch for \"last_in1\[11\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[12\] ALU.vhd(55) " "Inferred latch for \"last_in1\[12\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[13\] ALU.vhd(55) " "Inferred latch for \"last_in1\[13\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[14\] ALU.vhd(55) " "Inferred latch for \"last_in1\[14\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[15\] ALU.vhd(55) " "Inferred latch for \"last_in1\[15\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenbitKogStonAddSub ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD " "Elaborating entity \"SixteenbitKogStonAddSub\" for hierarchy \"ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\"" {  } { { "ALU.vhd" "ADD" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_gate ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|XOR_gate:\\XOR_neg:0:map_xor " "Elaborating entity \"XOR_gate\" for hierarchy \"ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|XOR_gate:\\XOR_neg:0:map_xor\"" {  } { { "SixteenbitKogStonAddSub.vhd" "\\XOR_neg:0:map_xor" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/SixteenbitKogStonAddSub.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_gate ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|XOR_gate:\\XOR_neg:0:map_xor\|NOT_gate:Chip_NOT1 " "Elaborating entity \"NOT_gate\" for hierarchy \"ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|XOR_gate:\\XOR_neg:0:map_xor\|NOT_gate:Chip_NOT1\"" {  } { { "XOR_gate.vhd" "Chip_NOT1" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/XOR_gate.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_gate ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|XOR_gate:\\XOR_neg:0:map_xor\|AND_gate:Chip_AND1 " "Elaborating entity \"AND_gate\" for hierarchy \"ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|XOR_gate:\\XOR_neg:0:map_xor\|AND_gate:Chip_AND1\"" {  } { { "XOR_gate.vhd" "Chip_AND1" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/XOR_gate.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_gate ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|XOR_gate:\\XOR_neg:0:map_xor\|OR_gate:Chip_OR " "Elaborating entity \"OR_gate\" for hierarchy \"ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|XOR_gate:\\XOR_neg:0:map_xor\|OR_gate:Chip_OR\"" {  } { { "XOR_gate.vhd" "Chip_OR" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/XOR_gate.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generator ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|Generator:\\Stage_0:0:map_gen_0 " "Elaborating entity \"Generator\" for hierarchy \"ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|Generator:\\Stage_0:0:map_gen_0\"" {  } { { "SixteenbitKogStonAddSub.vhd" "\\Stage_0:0:map_gen_0" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/SixteenbitKogStonAddSub.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GroupGenerator ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|GroupGenerator:\\Stage_10:0:map_car_10 " "Elaborating entity \"GroupGenerator\" for hierarchy \"ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|GroupGenerator:\\Stage_10:0:map_car_10\"" {  } { { "SixteenbitKogStonAddSub.vhd" "\\Stage_10:0:map_car_10" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/SixteenbitKogStonAddSub.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Carry_oper ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|Carry_oper:\\Stage_11:0:map_car_11 " "Elaborating entity \"Carry_oper\" for hierarchy \"ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|Carry_oper:\\Stage_11:0:map_car_11\"" {  } { { "SixteenbitKogStonAddSub.vhd" "\\Stage_11:0:map_car_11" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/SixteenbitKogStonAddSub.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenbitNAND ALU:chip_ALU\|SixteenbitNAND:NAND_map " "Elaborating entity \"SixteenbitNAND\" for hierarchy \"ALU:chip_ALU\|SixteenbitNAND:NAND_map\"" {  } { { "ALU.vhd" "NAND_map" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364623146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Status_Registers Status_Registers:chip_SReg " "Elaborating entity \"Status_Registers\" for hierarchy \"Status_Registers:chip_SReg\"" {  } { { "Data_path.vhd" "chip_SReg" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364623485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_write PC_write:chip_PC_write " "Elaborating entity \"PC_write\" for hierarchy \"PC_write:chip_PC_write\"" {  } { { "Data_path.vhd" "chip_PC_write" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364623485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temp_LA_SA Temp_LA_SA:chip_LA_SA " "Elaborating entity \"Temp_LA_SA\" for hierarchy \"Temp_LA_SA:chip_LA_SA\"" {  } { { "Data_path.vhd" "chip_LA_SA" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364623485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_address_input memory_address_input:chip_memory_address_input " "Elaborating entity \"memory_address_input\" for hierarchy \"memory_address_input:chip_memory_address_input\"" {  } { { "Data_path.vhd" "chip_memory_address_input" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364623485 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "address memory_address_input.vhd(22) " "VHDL Process Statement warning at memory_address_input.vhd(22): inferring latch(es) for signal or variable \"address\", which holds its previous value in one or more paths through the process" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622364623485 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] memory_address_input.vhd(22) " "Inferred latch for \"address\[0\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] memory_address_input.vhd(22) " "Inferred latch for \"address\[1\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] memory_address_input.vhd(22) " "Inferred latch for \"address\[2\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] memory_address_input.vhd(22) " "Inferred latch for \"address\[3\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] memory_address_input.vhd(22) " "Inferred latch for \"address\[4\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] memory_address_input.vhd(22) " "Inferred latch for \"address\[5\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] memory_address_input.vhd(22) " "Inferred latch for \"address\[6\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] memory_address_input.vhd(22) " "Inferred latch for \"address\[7\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] memory_address_input.vhd(22) " "Inferred latch for \"address\[8\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] memory_address_input.vhd(22) " "Inferred latch for \"address\[9\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[10\] memory_address_input.vhd(22) " "Inferred latch for \"address\[10\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[11\] memory_address_input.vhd(22) " "Inferred latch for \"address\[11\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[12\] memory_address_input.vhd(22) " "Inferred latch for \"address\[12\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[13\] memory_address_input.vhd(22) " "Inferred latch for \"address\[13\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[14\] memory_address_input.vhd(22) " "Inferred latch for \"address\[14\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[15\] memory_address_input.vhd(22) " "Inferred latch for \"address\[15\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:chip_memory " "Elaborating entity \"memory\" for hierarchy \"memory:chip_memory\"" {  } { { "Data_path.vhd" "chip_memory" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_RA_input RF_RA_input:chip_RF_RA_input " "Elaborating entity \"RF_RA_input\" for hierarchy \"RF_RA_input:chip_RF_RA_input\"" {  } { { "Data_path.vhd" "chip_RF_RA_input" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364623648 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RA_RF_store RF_RA_input.vhd(22) " "VHDL Process Statement warning at RF_RA_input.vhd(22): inferring latch(es) for signal or variable \"RA_RF_store\", which holds its previous value in one or more paths through the process" {  } { { "RF_RA_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_RA_input.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622364623648 "|Data_path|RF_RA_input:chip_RF_RA_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA_RF_store\[0\] RF_RA_input.vhd(22) " "Inferred latch for \"RA_RF_store\[0\]\" at RF_RA_input.vhd(22)" {  } { { "RF_RA_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_RA_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623648 "|Data_path|RF_RA_input:chip_RF_RA_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA_RF_store\[1\] RF_RA_input.vhd(22) " "Inferred latch for \"RA_RF_store\[1\]\" at RF_RA_input.vhd(22)" {  } { { "RF_RA_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_RA_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623648 "|Data_path|RF_RA_input:chip_RF_RA_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA_RF_store\[2\] RF_RA_input.vhd(22) " "Inferred latch for \"RA_RF_store\[2\]\" at RF_RA_input.vhd(22)" {  } { { "RF_RA_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_RA_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623648 "|Data_path|RF_RA_input:chip_RF_RA_input"}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/db/RISC.ram0_Instruction_memory_895be9cc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/IITB/Semester 4/CS 226/Project/IITB-Proc/db/RISC.ram0_Instruction_memory_895be9cc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1622364624397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[0\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[0\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[1\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[1\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[2\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[2\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[3\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[3\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[4\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[4\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[5\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[5\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[6\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[6\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[7\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[7\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[8\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[8\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[9\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[9\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[10\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[10\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[11\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[11\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[12\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[12\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[13\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[13\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[14\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[14\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[15\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[15\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_b_store\[0\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_b_store\[0\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[0\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[0\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[1\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[1\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[2\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[2\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[3\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[3\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[4\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[4\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[5\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[5\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[6\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[6\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[7\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[7\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[8\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[8\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[9\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[9\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[10\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[10\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[11\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[11\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[12\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[12\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[13\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[13\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[14\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[14\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[15\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[15\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[0\] " "Latch ALU:chip_ALU\|last_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[0\] " "Latch ALU:chip_ALU\|last_in1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[1\] " "Latch ALU:chip_ALU\|last_in1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[2\] " "Latch ALU:chip_ALU\|last_in1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[3\] " "Latch ALU:chip_ALU\|last_in1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[4\] " "Latch ALU:chip_ALU\|last_in1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[5\] " "Latch ALU:chip_ALU\|last_in1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[6\] " "Latch ALU:chip_ALU\|last_in1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[7\] " "Latch ALU:chip_ALU\|last_in1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[8\] " "Latch ALU:chip_ALU\|last_in1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[9\] " "Latch ALU:chip_ALU\|last_in1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[10\] " "Latch ALU:chip_ALU\|last_in1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[11\] " "Latch ALU:chip_ALU\|last_in1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[12\] " "Latch ALU:chip_ALU\|last_in1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[13\] " "Latch ALU:chip_ALU\|last_in1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[14\] " "Latch ALU:chip_ALU\|last_in1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[15\] " "Latch ALU:chip_ALU\|last_in1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in2\[0\] " "Latch ALU:chip_ALU\|last_in2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[1\] " "Latch ALU:chip_ALU\|last_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[2\] " "Latch ALU:chip_ALU\|last_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[3\] " "Latch ALU:chip_ALU\|last_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[4\] " "Latch ALU:chip_ALU\|last_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[5\] " "Latch ALU:chip_ALU\|last_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[6\] " "Latch ALU:chip_ALU\|last_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[7\] " "Latch ALU:chip_ALU\|last_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[8\] " "Latch ALU:chip_ALU\|last_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[9\] " "Latch ALU:chip_ALU\|last_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[10\] " "Latch ALU:chip_ALU\|last_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[11\] " "Latch ALU:chip_ALU\|last_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[12\] " "Latch ALU:chip_ALU\|last_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[13\] " "Latch ALU:chip_ALU\|last_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[14\] " "Latch ALU:chip_ALU\|last_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[15\] " "Latch ALU:chip_ALU\|last_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_out\[0\] GND " "Pin \"opcode_out\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|opcode_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_out\[1\] GND " "Pin \"opcode_out\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|opcode_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_out\[2\] GND " "Pin \"opcode_out\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|opcode_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_out\[3\] GND " "Pin \"opcode_out\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|opcode_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[0\] GND " "Pin \"indata_received\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[1\] GND " "Pin \"indata_received\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[2\] GND " "Pin \"indata_received\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[3\] GND " "Pin \"indata_received\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[4\] GND " "Pin \"indata_received\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[5\] GND " "Pin \"indata_received\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[6\] GND " "Pin \"indata_received\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[7\] GND " "Pin \"indata_received\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[8\] GND " "Pin \"indata_received\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[9\] GND " "Pin \"indata_received\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[10\] GND " "Pin \"indata_received\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[11\] GND " "Pin \"indata_received\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[12\] GND " "Pin \"indata_received\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[13\] GND " "Pin \"indata_received\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[14\] GND " "Pin \"indata_received\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[15\] GND " "Pin \"indata_received\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[0\] GND " "Pin \"reg_0\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[1\] GND " "Pin \"reg_0\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[2\] GND " "Pin \"reg_0\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[3\] GND " "Pin \"reg_0\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[4\] GND " "Pin \"reg_0\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[5\] GND " "Pin \"reg_0\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[6\] GND " "Pin \"reg_0\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[7\] GND " "Pin \"reg_0\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[8\] GND " "Pin \"reg_0\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[9\] GND " "Pin \"reg_0\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[10\] GND " "Pin \"reg_0\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[11\] GND " "Pin \"reg_0\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[12\] GND " "Pin \"reg_0\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[13\] GND " "Pin \"reg_0\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[14\] GND " "Pin \"reg_0\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[15\] GND " "Pin \"reg_0\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[0\] GND " "Pin \"reg_1\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[1\] GND " "Pin \"reg_1\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[2\] GND " "Pin \"reg_1\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[3\] GND " "Pin \"reg_1\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[4\] GND " "Pin \"reg_1\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[5\] GND " "Pin \"reg_1\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[6\] GND " "Pin \"reg_1\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[7\] GND " "Pin \"reg_1\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[8\] GND " "Pin \"reg_1\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[9\] GND " "Pin \"reg_1\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[10\] GND " "Pin \"reg_1\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[11\] GND " "Pin \"reg_1\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[12\] GND " "Pin \"reg_1\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[13\] GND " "Pin \"reg_1\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[14\] GND " "Pin \"reg_1\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[15\] GND " "Pin \"reg_1\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[0\] GND " "Pin \"reg_2\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[1\] GND " "Pin \"reg_2\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[2\] GND " "Pin \"reg_2\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[3\] GND " "Pin \"reg_2\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[4\] GND " "Pin \"reg_2\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[5\] GND " "Pin \"reg_2\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[6\] GND " "Pin \"reg_2\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[7\] GND " "Pin \"reg_2\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[8\] GND " "Pin \"reg_2\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[9\] GND " "Pin \"reg_2\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[10\] GND " "Pin \"reg_2\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[11\] GND " "Pin \"reg_2\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[12\] GND " "Pin \"reg_2\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[13\] GND " "Pin \"reg_2\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[14\] GND " "Pin \"reg_2\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[15\] GND " "Pin \"reg_2\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[0\] GND " "Pin \"reg_3\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[1\] GND " "Pin \"reg_3\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[2\] GND " "Pin \"reg_3\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[3\] GND " "Pin \"reg_3\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[4\] GND " "Pin \"reg_3\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[5\] GND " "Pin \"reg_3\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[6\] GND " "Pin \"reg_3\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[7\] GND " "Pin \"reg_3\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[8\] GND " "Pin \"reg_3\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[9\] GND " "Pin \"reg_3\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[10\] GND " "Pin \"reg_3\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[11\] GND " "Pin \"reg_3\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[12\] GND " "Pin \"reg_3\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[13\] GND " "Pin \"reg_3\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[14\] GND " "Pin \"reg_3\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[15\] GND " "Pin \"reg_3\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[0\] GND " "Pin \"reg_4\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[1\] GND " "Pin \"reg_4\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[2\] GND " "Pin \"reg_4\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[3\] GND " "Pin \"reg_4\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[4\] GND " "Pin \"reg_4\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[5\] GND " "Pin \"reg_4\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[6\] GND " "Pin \"reg_4\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[7\] GND " "Pin \"reg_4\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[8\] GND " "Pin \"reg_4\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[9\] GND " "Pin \"reg_4\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[10\] GND " "Pin \"reg_4\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[11\] GND " "Pin \"reg_4\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[12\] GND " "Pin \"reg_4\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[13\] GND " "Pin \"reg_4\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[14\] GND " "Pin \"reg_4\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[15\] GND " "Pin \"reg_4\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[0\] GND " "Pin \"reg_5\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[1\] GND " "Pin \"reg_5\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[2\] GND " "Pin \"reg_5\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[3\] GND " "Pin \"reg_5\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[4\] GND " "Pin \"reg_5\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[5\] GND " "Pin \"reg_5\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[6\] GND " "Pin \"reg_5\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[7\] GND " "Pin \"reg_5\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[8\] GND " "Pin \"reg_5\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[9\] GND " "Pin \"reg_5\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[10\] GND " "Pin \"reg_5\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[11\] GND " "Pin \"reg_5\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[12\] GND " "Pin \"reg_5\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[13\] GND " "Pin \"reg_5\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[14\] GND " "Pin \"reg_5\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[15\] GND " "Pin \"reg_5\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[0\] GND " "Pin \"reg_6\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[1\] GND " "Pin \"reg_6\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[2\] GND " "Pin \"reg_6\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[3\] GND " "Pin \"reg_6\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[4\] GND " "Pin \"reg_6\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[5\] GND " "Pin \"reg_6\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[6\] GND " "Pin \"reg_6\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[7\] GND " "Pin \"reg_6\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[8\] GND " "Pin \"reg_6\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[9\] GND " "Pin \"reg_6\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[10\] GND " "Pin \"reg_6\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[11\] GND " "Pin \"reg_6\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[12\] GND " "Pin \"reg_6\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[13\] GND " "Pin \"reg_6\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[14\] GND " "Pin \"reg_6\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[15\] GND " "Pin \"reg_6\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[0\] GND " "Pin \"reg_7\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[1\] GND " "Pin \"reg_7\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[2\] GND " "Pin \"reg_7\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[3\] GND " "Pin \"reg_7\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[4\] GND " "Pin \"reg_7\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[5\] GND " "Pin \"reg_7\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[6\] GND " "Pin \"reg_7\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[7\] GND " "Pin \"reg_7\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[8\] GND " "Pin \"reg_7\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[9\] GND " "Pin \"reg_7\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[10\] GND " "Pin \"reg_7\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[11\] GND " "Pin \"reg_7\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[12\] GND " "Pin \"reg_7\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[13\] GND " "Pin \"reg_7\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[14\] GND " "Pin \"reg_7\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[15\] GND " "Pin \"reg_7\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[0\] GND " "Pin \"Instruction_returned\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[1\] GND " "Pin \"Instruction_returned\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[2\] GND " "Pin \"Instruction_returned\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[3\] GND " "Pin \"Instruction_returned\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[4\] GND " "Pin \"Instruction_returned\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[5\] GND " "Pin \"Instruction_returned\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[6\] GND " "Pin \"Instruction_returned\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[7\] GND " "Pin \"Instruction_returned\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[8\] GND " "Pin \"Instruction_returned\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[9\] GND " "Pin \"Instruction_returned\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[10\] GND " "Pin \"Instruction_returned\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[11\] GND " "Pin \"Instruction_returned\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[12\] GND " "Pin \"Instruction_returned\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[13\] GND " "Pin \"Instruction_returned\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[14\] GND " "Pin \"Instruction_returned\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[15\] GND " "Pin \"Instruction_returned\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[0\] GND " "Pin \"data_RF_out\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[1\] GND " "Pin \"data_RF_out\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[2\] GND " "Pin \"data_RF_out\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[3\] GND " "Pin \"data_RF_out\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[4\] GND " "Pin \"data_RF_out\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[5\] GND " "Pin \"data_RF_out\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[6\] GND " "Pin \"data_RF_out\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[7\] GND " "Pin \"data_RF_out\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[8\] GND " "Pin \"data_RF_out\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[9\] GND " "Pin \"data_RF_out\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[10\] GND " "Pin \"data_RF_out\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[11\] GND " "Pin \"data_RF_out\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[12\] GND " "Pin \"data_RF_out\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[13\] GND " "Pin \"data_RF_out\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[14\] GND " "Pin \"data_RF_out\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[15\] GND " "Pin \"data_RF_out\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[1\] GND " "Pin \"ALU_B_out\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[2\] GND " "Pin \"ALU_B_out\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[3\] GND " "Pin \"ALU_B_out\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[4\] GND " "Pin \"ALU_B_out\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[5\] GND " "Pin \"ALU_B_out\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[6\] GND " "Pin \"ALU_B_out\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[7\] GND " "Pin \"ALU_B_out\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[8\] GND " "Pin \"ALU_B_out\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[9\] GND " "Pin \"ALU_B_out\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[10\] GND " "Pin \"ALU_B_out\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[11\] GND " "Pin \"ALU_B_out\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[12\] GND " "Pin \"ALU_B_out\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[13\] GND " "Pin \"ALU_B_out\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[14\] GND " "Pin \"ALU_B_out\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[15\] GND " "Pin \"ALU_B_out\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1622364624874 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622364624906 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_write " "No output dependent on input pin \"ir_write\"" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622364624913 "|Data_path|ir_write"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "status_reg_write " "No output dependent on input pin \"status_reg_write\"" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622364624913 "|Data_path|status_reg_write"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_write " "No output dependent on input pin \"reg_write\"" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622364624913 "|Data_path|reg_write"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "which_reg\[2\] " "No output dependent on input pin \"which_reg\[2\]\"" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622364624913 "|Data_path|which_reg[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "which_reg\[1\] " "No output dependent on input pin \"which_reg\[1\]\"" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622364624913 "|Data_path|which_reg[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "which_reg\[0\] " "No output dependent on input pin \"which_reg\[0\]\"" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622364624913 "|Data_path|which_reg[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_read " "No output dependent on input pin \"reg_read\"" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622364624913 "|Data_path|reg_read"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read " "No output dependent on input pin \"mem_read\"" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622364624913 "|Data_path|mem_read"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_write " "No output dependent on input pin \"mem_write\"" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622364624913 "|Data_path|mem_write"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SA_which_reg_control " "No output dependent on input pin \"SA_which_reg_control\"" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622364624913 "|Data_path|SA_which_reg_control"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LA_SA_reg_write " "No output dependent on input pin \"LA_SA_reg_write\"" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622364624913 "|Data_path|LA_SA_reg_write"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1622364624913 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "385 " "Implemented 385 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622364624915 ""} { "Info" "ICUT_CUT_TM_OPINS" "244 " "Implemented 244 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622364624915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622364624915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622364624915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 359 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 359 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622364624956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 30 14:20:24 2021 " "Processing ended: Sun May 30 14:20:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622364624956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622364624956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622364624956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364624956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622364614875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622364614875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 30 14:20:14 2021 " "Processing started: Sun May 30 14:20:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622364614875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364614875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364614875 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622364615180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622364615180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_gate-Struct " "Found design unit 1: XOR_gate-Struct" {  } { { "XOR_gate.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/XOR_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364621945 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_gate " "Found entity 1: XOR_gate" {  } { { "XOR_gate.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/XOR_gate.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364621945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364621945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench1-tb " "Found design unit 1: Testbench1-tb" {  } { { "Testbench1.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Testbench1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench1 " "Found entity 1: Testbench1" {  } { { "Testbench1.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Testbench1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_la_sa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temp_la_sa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temp_LA_SA-behaviour " "Found design unit 1: Temp_LA_SA-behaviour" {  } { { "Temp_LA_SA.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Temp_LA_SA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temp_LA_SA " "Found entity 1: Temp_LA_SA" {  } { { "Temp_LA_SA.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Temp_LA_SA.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file status_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Status_Registers-behaviour " "Found design unit 1: Status_Registers-behaviour" {  } { { "Status_Registers.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Status_Registers.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""} { "Info" "ISGN_ENTITY_NAME" "1 Status_Registers " "Found entity 1: Status_Registers" {  } { { "Status_Registers.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Status_Registers.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenbitnand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteenbitnand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SixteenbitNAND-Behavioral " "Found design unit 1: SixteenbitNAND-Behavioral" {  } { { "SixteenbitNAND.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/SixteenbitNAND.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""} { "Info" "ISGN_ENTITY_NAME" "1 SixteenbitNAND " "Found entity 1: SixteenbitNAND" {  } { { "SixteenbitNAND.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/SixteenbitNAND.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenbitkogstonaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteenbitkogstonaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SixteenbitKogStonAddSub-Behavioral " "Found design unit 1: SixteenbitKogStonAddSub-Behavioral" {  } { { "SixteenbitKogStonAddSub.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/SixteenbitKogStonAddSub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""} { "Info" "ISGN_ENTITY_NAME" "1 SixteenbitKogStonAddSub " "Found entity 1: SixteenbitKogStonAddSub" {  } { { "SixteenbitKogStonAddSub.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/SixteenbitKogStonAddSub.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_six.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_six.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sign_extender_six-behaviour " "Found design unit 1: Sign_extender_six-behaviour" {  } { { "Sign_extender_six.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Sign_extender_six.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sign_extender_six " "Found entity 1: Sign_extender_six" {  } { { "Sign_extender_six.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Sign_extender_six.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_nine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_nine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sign_extender_nine-behaviour " "Found design unit 1: Sign_extender_nine-behaviour" {  } { { "Sign_extender_nine.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Sign_extender_nine.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sign_extender_nine " "Found entity 1: Sign_extender_nine" {  } { { "Sign_extender_nine.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Sign_extender_nine.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC-behaviour " "Found design unit 1: RISC-behaviour" {  } { { "RISC.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RISC.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622026 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC " "Found entity 1: RISC" {  } { { "RISC.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RISC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_ra_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_ra_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_RA_input-behaviour " "Found design unit 1: RF_RA_input-behaviour" {  } { { "RF_RA_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_RA_input.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622026 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_RA_input " "Found entity 1: RF_RA_input" {  } { { "RF_RA_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_RA_input.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_input_process.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_input_process.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_input_process-behaviour " "Found design unit 1: RF_input_process-behaviour" {  } { { "RF_input_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_input_process.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622026 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_input_process " "Found entity 1: RF_input_process" {  } { { "RF_input_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_input_process.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_datain_process.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_datain_process.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_datain_process-behaviour " "Found design unit 1: RF_datain_process-behaviour" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_datain_process " "Found entity 1: RF_datain_process" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_file-behaviour " "Found design unit 1: Register_file-behaviour" {  } { { "Register_file.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Register_file.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Register_file.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_write.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_write.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_write-behavourial " "Found design unit 1: PC_write-behavourial" {  } { { "PC_write.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/PC_write.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_write " "Found entity 1: PC_write" {  } { { "PC_write.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/PC_write.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behaviour " "Found design unit 1: PC-behaviour" {  } { { "PC.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/PC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/PC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_gate-Struct " "Found design unit 1: OR_gate-Struct" {  } { { "OR_gate.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/OR_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_gate " "Found entity 1: OR_gate" {  } { { "OR_gate.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/OR_gate.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_gate-Struct " "Found design unit 1: NOT_gate-Struct" {  } { { "NOT_gate.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/NOT_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_gate " "Found entity 1: NOT_gate" {  } { { "NOT_gate.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/NOT_gate.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_address_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_address_input-behaviour " "Found design unit 1: memory_address_input-behaviour" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_address_input " "Found entity 1: memory_address_input" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behaviour " "Found design unit 1: memory-behaviour" {  } { { "memory.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_register-behaviour " "Found design unit 1: Instruction_register-behaviour" {  } { { "Instruction_register.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_register.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_register " "Found entity 1: Instruction_register" {  } { { "Instruction_register.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_register.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_memory-behaviour " "Found design unit 1: Instruction_memory-behaviour" {  } { { "Instruction_memory.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_memory " "Found entity 1: Instruction_memory" {  } { { "Instruction_memory.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_memory.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "groupgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file groupgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GroupGenerator-Behavioral " "Found design unit 1: GroupGenerator-Behavioral" {  } { { "GroupGenerator.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/GroupGenerator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622036 ""} { "Info" "ISGN_ENTITY_NAME" "1 GroupGenerator " "Found entity 1: GroupGenerator" {  } { { "GroupGenerator.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/GroupGenerator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generator-Behavioral " "Found design unit 1: Generator-Behavioral" {  } { { "generator.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622036 ""} { "Info" "ISGN_ENTITY_NAME" "1 Generator " "Found entity 1: Generator" {  } { { "generator.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/generator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_path-behaviour " "Found design unit 1: Data_path-behaviour" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_path " "Found entity 1: Data_path" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_unit-behaviour " "Found design unit 1: Control_unit-behaviour" {  } { { "Control_unit.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Control_unit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_unit " "Found entity 1: Control_unit" {  } { { "Control_unit.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Control_unit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_oper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carry_oper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Carry_oper-Behavioral " "Found design unit 1: Carry_oper-Behavioral" {  } { { "Carry_oper.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Carry_oper.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""} { "Info" "ISGN_ENTITY_NAME" "1 Carry_oper " "Found entity 1: Carry_oper" {  } { { "Carry_oper.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Carry_oper.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_gate-Struct " "Found design unit 1: AND_gate-Struct" {  } { { "AND_gate.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/AND_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_gate " "Found entity 1: AND_gate" {  } { { "AND_gate.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/AND_gate.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_input_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_input_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_input_logic-behavourial " "Found design unit 1: ALU_input_logic-behavourial" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_input_logic " "Found entity 1: ALU_input_logic" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behaviour " "Found design unit 1: ALU-behaviour" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622364622039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_path " "Elaborating entity \"Data_path\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622364622151 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C_out Data_path.vhd(67) " "Verilog HDL or VHDL warning at Data_path.vhd(67): object \"C_out\" assigned a value but never read" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622364622151 "|Data_path"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z_out Data_path.vhd(68) " "Verilog HDL or VHDL warning at Data_path.vhd(68): object \"Z_out\" assigned a value but never read" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622364622151 "|Data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:chip_PC " "Elaborating entity \"PC\" for hierarchy \"PC:chip_PC\"" {  } { { "Data_path.vhd" "chip_PC" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_memory Instruction_memory:chip_IM " "Elaborating entity \"Instruction_memory\" for hierarchy \"Instruction_memory:chip_IM\"" {  } { { "Data_path.vhd" "chip_IM" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622171 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory Instruction_memory.vhd(52) " "VHDL Process Statement warning at Instruction_memory.vhd(52): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Instruction_memory.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_memory.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622801 "|Data_path|Instruction_memory:chip_IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_register Instruction_register:chip_IR " "Elaborating entity \"Instruction_register\" for hierarchy \"Instruction_register:chip_IR\"" {  } { { "Data_path.vhd" "chip_IR" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622803 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indata Instruction_register.vhd(36) " "VHDL Process Statement warning at Instruction_register.vhd(36): signal \"indata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Instruction_register.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_register.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622803 "|Data_path|Instruction_register:chip_IR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indata Instruction_register.vhd(37) " "VHDL Process Statement warning at Instruction_register.vhd(37): signal \"indata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Instruction_register.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_register.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622803 "|Data_path|Instruction_register:chip_IR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indata Instruction_register.vhd(38) " "VHDL Process Statement warning at Instruction_register.vhd(38): signal \"indata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Instruction_register.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_register.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622803 "|Data_path|Instruction_register:chip_IR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indata Instruction_register.vhd(39) " "VHDL Process Statement warning at Instruction_register.vhd(39): signal \"indata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Instruction_register.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_register.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622803 "|Data_path|Instruction_register:chip_IR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indata Instruction_register.vhd(40) " "VHDL Process Statement warning at Instruction_register.vhd(40): signal \"indata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Instruction_register.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_register.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622803 "|Data_path|Instruction_register:chip_IR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indata Instruction_register.vhd(41) " "VHDL Process Statement warning at Instruction_register.vhd(41): signal \"indata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Instruction_register.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_register.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622803 "|Data_path|Instruction_register:chip_IR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indata Instruction_register.vhd(42) " "VHDL Process Statement warning at Instruction_register.vhd(42): signal \"indata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Instruction_register.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Instruction_register.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622803 "|Data_path|Instruction_register:chip_IR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_input_process RF_input_process:chip_RF_ip " "Elaborating entity \"RF_input_process\" for hierarchy \"RF_input_process:chip_RF_ip\"" {  } { { "Data_path.vhd" "chip_RF_ip" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622803 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output_temp RF_input_process.vhd(24) " "VHDL Process Statement warning at RF_input_process.vhd(24): inferring latch(es) for signal or variable \"output_temp\", which holds its previous value in one or more paths through the process" {  } { { "RF_input_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_input_process.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622364622803 "|Data_path|RF_input_process:chip_RF_ip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[0\] RF_input_process.vhd(24) " "Inferred latch for \"output_temp\[0\]\" at RF_input_process.vhd(24)" {  } { { "RF_input_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_input_process.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622803 "|Data_path|RF_input_process:chip_RF_ip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[1\] RF_input_process.vhd(24) " "Inferred latch for \"output_temp\[1\]\" at RF_input_process.vhd(24)" {  } { { "RF_input_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_input_process.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622811 "|Data_path|RF_input_process:chip_RF_ip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[2\] RF_input_process.vhd(24) " "Inferred latch for \"output_temp\[2\]\" at RF_input_process.vhd(24)" {  } { { "RF_input_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_input_process.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622811 "|Data_path|RF_input_process:chip_RF_ip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file Register_file:chip_RF " "Elaborating entity \"Register_file\" for hierarchy \"Register_file:chip_RF\"" {  } { { "Data_path.vhd" "chip_RF" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_datain_process RF_datain_process:chip_RF_data_in " "Elaborating entity \"RF_datain_process\" for hierarchy \"RF_datain_process:chip_RF_data_in\"" {  } { { "Data_path.vhd" "chip_RF_data_in" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622830 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output RF_datain_process.vhd(23) " "VHDL Process Statement warning at RF_datain_process.vhd(23): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622364622831 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[0\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622831 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[1\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622831 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[2\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[3\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[4\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[5\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[6\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[7\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[8\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[9\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[10\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[11\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[12\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[13\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[14\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] RF_datain_process.vhd(23) " "Inferred latch for \"output\[15\]\" at RF_datain_process.vhd(23)" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622832 "|Data_path|RF_datain_process:chip_RF_data_in"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_extender_six Sign_extender_six:chip_sign_extender_six " "Elaborating entity \"Sign_extender_six\" for hierarchy \"Sign_extender_six:chip_sign_extender_six\"" {  } { { "Data_path.vhd" "chip_sign_extender_six" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_extender_nine Sign_extender_nine:chip_sign_extender_nine " "Elaborating entity \"Sign_extender_nine\" for hierarchy \"Sign_extender_nine:chip_sign_extender_nine\"" {  } { { "Data_path.vhd" "chip_sign_extender_nine" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_input_logic ALU_input_logic:chip_ALU_input_logic " "Elaborating entity \"ALU_input_logic\" for hierarchy \"ALU_input_logic:chip_ALU_input_logic\"" {  } { { "Data_path.vhd" "chip_ALU_input_logic" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622848 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "one ALU_input_logic.vhd(20) " "VHDL Signal Declaration warning at ALU_input_logic.vhd(20): used explicit default value for signal \"one\" because signal was never assigned a value" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1622364622849 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "one ALU_input_logic.vhd(43) " "VHDL Process Statement warning at ALU_input_logic.vhd(43): signal \"one\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622849 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "one ALU_input_logic.vhd(62) " "VHDL Process Statement warning at ALU_input_logic.vhd(62): signal \"one\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622849 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_a_store ALU_input_logic.vhd(30) " "VHDL Process Statement warning at ALU_input_logic.vhd(30): inferring latch(es) for signal or variable \"alu_a_store\", which holds its previous value in one or more paths through the process" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622364622849 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_b_store ALU_input_logic.vhd(30) " "VHDL Process Statement warning at ALU_input_logic.vhd(30): inferring latch(es) for signal or variable \"alu_b_store\", which holds its previous value in one or more paths through the process" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622364622850 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "to_nand_store ALU_input_logic.vhd(30) " "VHDL Process Statement warning at ALU_input_logic.vhd(30): inferring latch(es) for signal or variable \"to_nand_store\", which holds its previous value in one or more paths through the process" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622364622850 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[0\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[0\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622851 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[1\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[1\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[2\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[2\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[3\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[3\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[4\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[4\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[5\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[5\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[6\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[6\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[7\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[7\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[8\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[8\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[9\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[9\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[10\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[10\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[11\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[11\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[12\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[12\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[13\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[13\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[14\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[14\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_store\[15\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_b_store\[15\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622852 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[0\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[0\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[1\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[1\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[2\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[2\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[3\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[3\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[4\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[4\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[5\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[5\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[6\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[6\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[7\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[7\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[8\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[8\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[9\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[9\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[10\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[10\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[11\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[11\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[12\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[12\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622853 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[13\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[13\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622854 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[14\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[14\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622854 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_store\[15\] ALU_input_logic.vhd(30) " "Inferred latch for \"alu_a_store\[15\]\" at ALU_input_logic.vhd(30)" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622854 "|Data_path|ALU_input_logic:chip_ALU_input_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:chip_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:chip_ALU\"" {  } { { "Data_path.vhd" "chip_ALU" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_in1 ALU.vhd(57) " "VHDL Process Statement warning at ALU.vhd(57): signal \"last_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_in1 ALU.vhd(58) " "VHDL Process Statement warning at ALU.vhd(58): signal \"last_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_in1 ALU.vhd(59) " "VHDL Process Statement warning at ALU.vhd(59): signal \"last_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_in1 ALU.vhd(60) " "VHDL Process Statement warning at ALU.vhd(60): signal \"last_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_in2 ALU.vhd(61) " "VHDL Process Statement warning at ALU.vhd(61): signal \"last_in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_in2 ALU.vhd(62) " "VHDL Process Statement warning at ALU.vhd(62): signal \"last_in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_in2 ALU.vhd(63) " "VHDL Process Statement warning at ALU.vhd(63): signal \"last_in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_in2 ALU.vhd(64) " "VHDL Process Statement warning at ALU.vhd(64): signal \"last_in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_out ALU.vhd(66) " "VHDL Process Statement warning at ALU.vhd(66): signal \"last_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_z ALU.vhd(67) " "VHDL Process Statement warning at ALU.vhd(67): signal \"last_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_counter ALU.vhd(71) " "VHDL Process Statement warning at ALU.vhd(71): signal \"clock_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp1 ALU.vhd(73) " "VHDL Process Statement warning at ALU.vhd(73): signal \"output_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outz_temp1 ALU.vhd(74) " "VHDL Process Statement warning at ALU.vhd(74): signal \"outz_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp1 ALU.vhd(75) " "VHDL Process Statement warning at ALU.vhd(75): signal \"output_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outz_temp1 ALU.vhd(76) " "VHDL Process Statement warning at ALU.vhd(76): signal \"outz_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_counter ALU.vhd(78) " "VHDL Process Statement warning at ALU.vhd(78): signal \"clock_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_out ALU.vhd(79) " "VHDL Process Statement warning at ALU.vhd(79): signal \"last_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_z ALU.vhd(80) " "VHDL Process Statement warning at ALU.vhd(80): signal \"last_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_counter ALU.vhd(83) " "VHDL Process Statement warning at ALU.vhd(83): signal \"clock_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp2 ALU.vhd(85) " "VHDL Process Statement warning at ALU.vhd(85): signal \"output_temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outz_temp2 ALU.vhd(86) " "VHDL Process Statement warning at ALU.vhd(86): signal \"outz_temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp2 ALU.vhd(87) " "VHDL Process Statement warning at ALU.vhd(87): signal \"output_temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outz_temp2 ALU.vhd(88) " "VHDL Process Statement warning at ALU.vhd(88): signal \"outz_temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_counter ALU.vhd(90) " "VHDL Process Statement warning at ALU.vhd(90): signal \"clock_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_out ALU.vhd(91) " "VHDL Process Statement warning at ALU.vhd(91): signal \"last_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_z ALU.vhd(92) " "VHDL Process Statement warning at ALU.vhd(92): signal \"last_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "last_in1 ALU.vhd(55) " "VHDL Process Statement warning at ALU.vhd(55): inferring latch(es) for signal or variable \"last_in1\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "last_in2 ALU.vhd(55) " "VHDL Process Statement warning at ALU.vhd(55): inferring latch(es) for signal or variable \"last_in2\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "last_out ALU.vhd(55) " "VHDL Process Statement warning at ALU.vhd(55): inferring latch(es) for signal or variable \"last_out\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "last_z ALU.vhd(55) " "VHDL Process Statement warning at ALU.vhd(55): inferring latch(es) for signal or variable \"last_z\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_z ALU.vhd(55) " "Inferred latch for \"last_z\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[0\] ALU.vhd(55) " "Inferred latch for \"last_out\[0\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[1\] ALU.vhd(55) " "Inferred latch for \"last_out\[1\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[2\] ALU.vhd(55) " "Inferred latch for \"last_out\[2\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[3\] ALU.vhd(55) " "Inferred latch for \"last_out\[3\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[4\] ALU.vhd(55) " "Inferred latch for \"last_out\[4\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[5\] ALU.vhd(55) " "Inferred latch for \"last_out\[5\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[6\] ALU.vhd(55) " "Inferred latch for \"last_out\[6\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[7\] ALU.vhd(55) " "Inferred latch for \"last_out\[7\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[8\] ALU.vhd(55) " "Inferred latch for \"last_out\[8\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[9\] ALU.vhd(55) " "Inferred latch for \"last_out\[9\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[10\] ALU.vhd(55) " "Inferred latch for \"last_out\[10\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[11\] ALU.vhd(55) " "Inferred latch for \"last_out\[11\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[12\] ALU.vhd(55) " "Inferred latch for \"last_out\[12\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[13\] ALU.vhd(55) " "Inferred latch for \"last_out\[13\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[14\] ALU.vhd(55) " "Inferred latch for \"last_out\[14\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_out\[15\] ALU.vhd(55) " "Inferred latch for \"last_out\[15\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[0\] ALU.vhd(55) " "Inferred latch for \"last_in2\[0\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[1\] ALU.vhd(55) " "Inferred latch for \"last_in2\[1\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[2\] ALU.vhd(55) " "Inferred latch for \"last_in2\[2\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[3\] ALU.vhd(55) " "Inferred latch for \"last_in2\[3\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[4\] ALU.vhd(55) " "Inferred latch for \"last_in2\[4\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[5\] ALU.vhd(55) " "Inferred latch for \"last_in2\[5\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[6\] ALU.vhd(55) " "Inferred latch for \"last_in2\[6\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[7\] ALU.vhd(55) " "Inferred latch for \"last_in2\[7\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[8\] ALU.vhd(55) " "Inferred latch for \"last_in2\[8\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[9\] ALU.vhd(55) " "Inferred latch for \"last_in2\[9\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[10\] ALU.vhd(55) " "Inferred latch for \"last_in2\[10\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[11\] ALU.vhd(55) " "Inferred latch for \"last_in2\[11\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[12\] ALU.vhd(55) " "Inferred latch for \"last_in2\[12\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[13\] ALU.vhd(55) " "Inferred latch for \"last_in2\[13\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[14\] ALU.vhd(55) " "Inferred latch for \"last_in2\[14\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in2\[15\] ALU.vhd(55) " "Inferred latch for \"last_in2\[15\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[0\] ALU.vhd(55) " "Inferred latch for \"last_in1\[0\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[1\] ALU.vhd(55) " "Inferred latch for \"last_in1\[1\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[2\] ALU.vhd(55) " "Inferred latch for \"last_in1\[2\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[3\] ALU.vhd(55) " "Inferred latch for \"last_in1\[3\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[4\] ALU.vhd(55) " "Inferred latch for \"last_in1\[4\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[5\] ALU.vhd(55) " "Inferred latch for \"last_in1\[5\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[6\] ALU.vhd(55) " "Inferred latch for \"last_in1\[6\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[7\] ALU.vhd(55) " "Inferred latch for \"last_in1\[7\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[8\] ALU.vhd(55) " "Inferred latch for \"last_in1\[8\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[9\] ALU.vhd(55) " "Inferred latch for \"last_in1\[9\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[10\] ALU.vhd(55) " "Inferred latch for \"last_in1\[10\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[11\] ALU.vhd(55) " "Inferred latch for \"last_in1\[11\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[12\] ALU.vhd(55) " "Inferred latch for \"last_in1\[12\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[13\] ALU.vhd(55) " "Inferred latch for \"last_in1\[13\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[14\] ALU.vhd(55) " "Inferred latch for \"last_in1\[14\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_in1\[15\] ALU.vhd(55) " "Inferred latch for \"last_in1\[15\]\" at ALU.vhd(55)" {  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 "|Data_path|ALU:chip_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenbitKogStonAddSub ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD " "Elaborating entity \"SixteenbitKogStonAddSub\" for hierarchy \"ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\"" {  } { { "ALU.vhd" "ADD" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_gate ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|XOR_gate:\\XOR_neg:0:map_xor " "Elaborating entity \"XOR_gate\" for hierarchy \"ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|XOR_gate:\\XOR_neg:0:map_xor\"" {  } { { "SixteenbitKogStonAddSub.vhd" "\\XOR_neg:0:map_xor" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/SixteenbitKogStonAddSub.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_gate ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|XOR_gate:\\XOR_neg:0:map_xor\|NOT_gate:Chip_NOT1 " "Elaborating entity \"NOT_gate\" for hierarchy \"ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|XOR_gate:\\XOR_neg:0:map_xor\|NOT_gate:Chip_NOT1\"" {  } { { "XOR_gate.vhd" "Chip_NOT1" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/XOR_gate.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_gate ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|XOR_gate:\\XOR_neg:0:map_xor\|AND_gate:Chip_AND1 " "Elaborating entity \"AND_gate\" for hierarchy \"ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|XOR_gate:\\XOR_neg:0:map_xor\|AND_gate:Chip_AND1\"" {  } { { "XOR_gate.vhd" "Chip_AND1" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/XOR_gate.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_gate ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|XOR_gate:\\XOR_neg:0:map_xor\|OR_gate:Chip_OR " "Elaborating entity \"OR_gate\" for hierarchy \"ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|XOR_gate:\\XOR_neg:0:map_xor\|OR_gate:Chip_OR\"" {  } { { "XOR_gate.vhd" "Chip_OR" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/XOR_gate.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generator ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|Generator:\\Stage_0:0:map_gen_0 " "Elaborating entity \"Generator\" for hierarchy \"ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|Generator:\\Stage_0:0:map_gen_0\"" {  } { { "SixteenbitKogStonAddSub.vhd" "\\Stage_0:0:map_gen_0" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/SixteenbitKogStonAddSub.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GroupGenerator ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|GroupGenerator:\\Stage_10:0:map_car_10 " "Elaborating entity \"GroupGenerator\" for hierarchy \"ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|GroupGenerator:\\Stage_10:0:map_car_10\"" {  } { { "SixteenbitKogStonAddSub.vhd" "\\Stage_10:0:map_car_10" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/SixteenbitKogStonAddSub.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Carry_oper ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|Carry_oper:\\Stage_11:0:map_car_11 " "Elaborating entity \"Carry_oper\" for hierarchy \"ALU:chip_ALU\|SixteenbitKogStonAddSub:ADD\|Carry_oper:\\Stage_11:0:map_car_11\"" {  } { { "SixteenbitKogStonAddSub.vhd" "\\Stage_11:0:map_car_11" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/SixteenbitKogStonAddSub.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364622999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenbitNAND ALU:chip_ALU\|SixteenbitNAND:NAND_map " "Elaborating entity \"SixteenbitNAND\" for hierarchy \"ALU:chip_ALU\|SixteenbitNAND:NAND_map\"" {  } { { "ALU.vhd" "NAND_map" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364623146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Status_Registers Status_Registers:chip_SReg " "Elaborating entity \"Status_Registers\" for hierarchy \"Status_Registers:chip_SReg\"" {  } { { "Data_path.vhd" "chip_SReg" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364623485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_write PC_write:chip_PC_write " "Elaborating entity \"PC_write\" for hierarchy \"PC_write:chip_PC_write\"" {  } { { "Data_path.vhd" "chip_PC_write" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364623485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temp_LA_SA Temp_LA_SA:chip_LA_SA " "Elaborating entity \"Temp_LA_SA\" for hierarchy \"Temp_LA_SA:chip_LA_SA\"" {  } { { "Data_path.vhd" "chip_LA_SA" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364623485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_address_input memory_address_input:chip_memory_address_input " "Elaborating entity \"memory_address_input\" for hierarchy \"memory_address_input:chip_memory_address_input\"" {  } { { "Data_path.vhd" "chip_memory_address_input" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364623485 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "address memory_address_input.vhd(22) " "VHDL Process Statement warning at memory_address_input.vhd(22): inferring latch(es) for signal or variable \"address\", which holds its previous value in one or more paths through the process" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622364623485 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] memory_address_input.vhd(22) " "Inferred latch for \"address\[0\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] memory_address_input.vhd(22) " "Inferred latch for \"address\[1\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] memory_address_input.vhd(22) " "Inferred latch for \"address\[2\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] memory_address_input.vhd(22) " "Inferred latch for \"address\[3\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] memory_address_input.vhd(22) " "Inferred latch for \"address\[4\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] memory_address_input.vhd(22) " "Inferred latch for \"address\[5\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] memory_address_input.vhd(22) " "Inferred latch for \"address\[6\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] memory_address_input.vhd(22) " "Inferred latch for \"address\[7\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] memory_address_input.vhd(22) " "Inferred latch for \"address\[8\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] memory_address_input.vhd(22) " "Inferred latch for \"address\[9\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[10\] memory_address_input.vhd(22) " "Inferred latch for \"address\[10\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[11\] memory_address_input.vhd(22) " "Inferred latch for \"address\[11\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[12\] memory_address_input.vhd(22) " "Inferred latch for \"address\[12\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[13\] memory_address_input.vhd(22) " "Inferred latch for \"address\[13\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[14\] memory_address_input.vhd(22) " "Inferred latch for \"address\[14\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[15\] memory_address_input.vhd(22) " "Inferred latch for \"address\[15\]\" at memory_address_input.vhd(22)" {  } { { "memory_address_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/memory_address_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 "|Data_path|memory_address_input:chip_memory_address_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:chip_memory " "Elaborating entity \"memory\" for hierarchy \"memory:chip_memory\"" {  } { { "Data_path.vhd" "chip_memory" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364623501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_RA_input RF_RA_input:chip_RF_RA_input " "Elaborating entity \"RF_RA_input\" for hierarchy \"RF_RA_input:chip_RF_RA_input\"" {  } { { "Data_path.vhd" "chip_RF_RA_input" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622364623648 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RA_RF_store RF_RA_input.vhd(22) " "VHDL Process Statement warning at RF_RA_input.vhd(22): inferring latch(es) for signal or variable \"RA_RF_store\", which holds its previous value in one or more paths through the process" {  } { { "RF_RA_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_RA_input.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622364623648 "|Data_path|RF_RA_input:chip_RF_RA_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA_RF_store\[0\] RF_RA_input.vhd(22) " "Inferred latch for \"RA_RF_store\[0\]\" at RF_RA_input.vhd(22)" {  } { { "RF_RA_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_RA_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623648 "|Data_path|RF_RA_input:chip_RF_RA_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA_RF_store\[1\] RF_RA_input.vhd(22) " "Inferred latch for \"RA_RF_store\[1\]\" at RF_RA_input.vhd(22)" {  } { { "RF_RA_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_RA_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623648 "|Data_path|RF_RA_input:chip_RF_RA_input"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA_RF_store\[2\] RF_RA_input.vhd(22) " "Inferred latch for \"RA_RF_store\[2\]\" at RF_RA_input.vhd(22)" {  } { { "RF_RA_input.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_RA_input.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364623648 "|Data_path|RF_RA_input:chip_RF_RA_input"}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/db/RISC.ram0_Instruction_memory_895be9cc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/IITB/Semester 4/CS 226/Project/IITB-Proc/db/RISC.ram0_Instruction_memory_895be9cc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1622364624397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[0\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[0\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[1\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[1\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[2\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[2\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[3\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[3\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[4\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[4\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[5\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[5\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[6\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[6\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[7\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[7\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[8\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[8\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[9\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[9\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[10\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[10\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[11\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[11\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[12\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[12\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[13\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[13\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[14\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[14\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RF_datain_process:chip_RF_data_in\|output\[15\] " "LATCH primitive \"RF_datain_process:chip_RF_data_in\|output\[15\]\" is permanently disabled" {  } { { "RF_datain_process.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/RF_datain_process.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_b_store\[0\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_b_store\[0\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[0\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[0\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[1\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[1\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[2\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[2\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[3\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[3\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[4\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[4\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[5\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[5\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[6\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[6\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[7\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[7\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[8\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[8\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[9\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[9\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[10\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[10\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[11\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[11\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[12\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[12\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[13\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[13\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[14\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[14\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[15\] " "LATCH primitive \"ALU_input_logic:chip_ALU_input_logic\|alu_a_store\[15\]\" is permanently enabled" {  } { { "ALU_input_logic.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU_input_logic.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622364624660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[0\] " "Latch ALU:chip_ALU\|last_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[0\] " "Latch ALU:chip_ALU\|last_in1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[1\] " "Latch ALU:chip_ALU\|last_in1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[2\] " "Latch ALU:chip_ALU\|last_in1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[3\] " "Latch ALU:chip_ALU\|last_in1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[4\] " "Latch ALU:chip_ALU\|last_in1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[5\] " "Latch ALU:chip_ALU\|last_in1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[6\] " "Latch ALU:chip_ALU\|last_in1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[7\] " "Latch ALU:chip_ALU\|last_in1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[8\] " "Latch ALU:chip_ALU\|last_in1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[9\] " "Latch ALU:chip_ALU\|last_in1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[10\] " "Latch ALU:chip_ALU\|last_in1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[11\] " "Latch ALU:chip_ALU\|last_in1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[12\] " "Latch ALU:chip_ALU\|last_in1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[13\] " "Latch ALU:chip_ALU\|last_in1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624844 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[14\] " "Latch ALU:chip_ALU\|last_in1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in1\[15\] " "Latch ALU:chip_ALU\|last_in1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_in2\[0\] " "Latch ALU:chip_ALU\|last_in2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[1\] " "Latch ALU:chip_ALU\|last_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[2\] " "Latch ALU:chip_ALU\|last_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[3\] " "Latch ALU:chip_ALU\|last_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[4\] " "Latch ALU:chip_ALU\|last_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[5\] " "Latch ALU:chip_ALU\|last_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[6\] " "Latch ALU:chip_ALU\|last_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[7\] " "Latch ALU:chip_ALU\|last_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[8\] " "Latch ALU:chip_ALU\|last_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[9\] " "Latch ALU:chip_ALU\|last_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[10\] " "Latch ALU:chip_ALU\|last_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[11\] " "Latch ALU:chip_ALU\|last_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[12\] " "Latch ALU:chip_ALU\|last_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[13\] " "Latch ALU:chip_ALU\|last_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[14\] " "Latch ALU:chip_ALU\|last_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:chip_ALU\|last_out\[15\] " "Latch ALU:chip_ALU\|last_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_update " "Ports D and ENA on the latch are fed by the same signal pc_update" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622364624851 ""}  } { { "ALU.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/ALU.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622364624851 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_out\[0\] GND " "Pin \"opcode_out\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|opcode_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_out\[1\] GND " "Pin \"opcode_out\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|opcode_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_out\[2\] GND " "Pin \"opcode_out\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|opcode_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_out\[3\] GND " "Pin \"opcode_out\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|opcode_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[0\] GND " "Pin \"indata_received\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[1\] GND " "Pin \"indata_received\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[2\] GND " "Pin \"indata_received\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[3\] GND " "Pin \"indata_received\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[4\] GND " "Pin \"indata_received\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[5\] GND " "Pin \"indata_received\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[6\] GND " "Pin \"indata_received\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[7\] GND " "Pin \"indata_received\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[8\] GND " "Pin \"indata_received\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[9\] GND " "Pin \"indata_received\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[10\] GND " "Pin \"indata_received\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[11\] GND " "Pin \"indata_received\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[12\] GND " "Pin \"indata_received\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[13\] GND " "Pin \"indata_received\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[14\] GND " "Pin \"indata_received\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indata_received\[15\] GND " "Pin \"indata_received\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|indata_received[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[0\] GND " "Pin \"reg_0\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[1\] GND " "Pin \"reg_0\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[2\] GND " "Pin \"reg_0\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[3\] GND " "Pin \"reg_0\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[4\] GND " "Pin \"reg_0\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[5\] GND " "Pin \"reg_0\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[6\] GND " "Pin \"reg_0\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[7\] GND " "Pin \"reg_0\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[8\] GND " "Pin \"reg_0\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[9\] GND " "Pin \"reg_0\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[10\] GND " "Pin \"reg_0\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[11\] GND " "Pin \"reg_0\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[12\] GND " "Pin \"reg_0\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[13\] GND " "Pin \"reg_0\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[14\] GND " "Pin \"reg_0\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[15\] GND " "Pin \"reg_0\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[0\] GND " "Pin \"reg_1\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[1\] GND " "Pin \"reg_1\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[2\] GND " "Pin \"reg_1\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[3\] GND " "Pin \"reg_1\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[4\] GND " "Pin \"reg_1\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[5\] GND " "Pin \"reg_1\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[6\] GND " "Pin \"reg_1\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[7\] GND " "Pin \"reg_1\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[8\] GND " "Pin \"reg_1\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[9\] GND " "Pin \"reg_1\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[10\] GND " "Pin \"reg_1\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[11\] GND " "Pin \"reg_1\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[12\] GND " "Pin \"reg_1\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[13\] GND " "Pin \"reg_1\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[14\] GND " "Pin \"reg_1\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[15\] GND " "Pin \"reg_1\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[0\] GND " "Pin \"reg_2\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[1\] GND " "Pin \"reg_2\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[2\] GND " "Pin \"reg_2\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[3\] GND " "Pin \"reg_2\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[4\] GND " "Pin \"reg_2\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[5\] GND " "Pin \"reg_2\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[6\] GND " "Pin \"reg_2\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[7\] GND " "Pin \"reg_2\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[8\] GND " "Pin \"reg_2\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[9\] GND " "Pin \"reg_2\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[10\] GND " "Pin \"reg_2\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[11\] GND " "Pin \"reg_2\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[12\] GND " "Pin \"reg_2\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[13\] GND " "Pin \"reg_2\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[14\] GND " "Pin \"reg_2\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_2\[15\] GND " "Pin \"reg_2\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[0\] GND " "Pin \"reg_3\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[1\] GND " "Pin \"reg_3\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[2\] GND " "Pin \"reg_3\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[3\] GND " "Pin \"reg_3\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[4\] GND " "Pin \"reg_3\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[5\] GND " "Pin \"reg_3\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[6\] GND " "Pin \"reg_3\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[7\] GND " "Pin \"reg_3\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[8\] GND " "Pin \"reg_3\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[9\] GND " "Pin \"reg_3\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[10\] GND " "Pin \"reg_3\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[11\] GND " "Pin \"reg_3\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[12\] GND " "Pin \"reg_3\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[13\] GND " "Pin \"reg_3\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[14\] GND " "Pin \"reg_3\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_3\[15\] GND " "Pin \"reg_3\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_3[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[0\] GND " "Pin \"reg_4\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[1\] GND " "Pin \"reg_4\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[2\] GND " "Pin \"reg_4\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[3\] GND " "Pin \"reg_4\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[4\] GND " "Pin \"reg_4\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[5\] GND " "Pin \"reg_4\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[6\] GND " "Pin \"reg_4\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[7\] GND " "Pin \"reg_4\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[8\] GND " "Pin \"reg_4\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[9\] GND " "Pin \"reg_4\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[10\] GND " "Pin \"reg_4\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[11\] GND " "Pin \"reg_4\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[12\] GND " "Pin \"reg_4\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[13\] GND " "Pin \"reg_4\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[14\] GND " "Pin \"reg_4\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_4\[15\] GND " "Pin \"reg_4\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_4[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[0\] GND " "Pin \"reg_5\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[1\] GND " "Pin \"reg_5\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[2\] GND " "Pin \"reg_5\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[3\] GND " "Pin \"reg_5\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[4\] GND " "Pin \"reg_5\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[5\] GND " "Pin \"reg_5\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[6\] GND " "Pin \"reg_5\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[7\] GND " "Pin \"reg_5\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[8\] GND " "Pin \"reg_5\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[9\] GND " "Pin \"reg_5\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[10\] GND " "Pin \"reg_5\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[11\] GND " "Pin \"reg_5\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[12\] GND " "Pin \"reg_5\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[13\] GND " "Pin \"reg_5\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[14\] GND " "Pin \"reg_5\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_5\[15\] GND " "Pin \"reg_5\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_5[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[0\] GND " "Pin \"reg_6\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[1\] GND " "Pin \"reg_6\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[2\] GND " "Pin \"reg_6\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[3\] GND " "Pin \"reg_6\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[4\] GND " "Pin \"reg_6\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[5\] GND " "Pin \"reg_6\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[6\] GND " "Pin \"reg_6\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[7\] GND " "Pin \"reg_6\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[8\] GND " "Pin \"reg_6\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[9\] GND " "Pin \"reg_6\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[10\] GND " "Pin \"reg_6\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[11\] GND " "Pin \"reg_6\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[12\] GND " "Pin \"reg_6\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[13\] GND " "Pin \"reg_6\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[14\] GND " "Pin \"reg_6\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_6\[15\] GND " "Pin \"reg_6\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_6[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[0\] GND " "Pin \"reg_7\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[1\] GND " "Pin \"reg_7\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[2\] GND " "Pin \"reg_7\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[3\] GND " "Pin \"reg_7\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[4\] GND " "Pin \"reg_7\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[5\] GND " "Pin \"reg_7\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[6\] GND " "Pin \"reg_7\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[7\] GND " "Pin \"reg_7\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[8\] GND " "Pin \"reg_7\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[9\] GND " "Pin \"reg_7\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[10\] GND " "Pin \"reg_7\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[11\] GND " "Pin \"reg_7\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[12\] GND " "Pin \"reg_7\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[13\] GND " "Pin \"reg_7\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[14\] GND " "Pin \"reg_7\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_7\[15\] GND " "Pin \"reg_7\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|reg_7[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[0\] GND " "Pin \"Instruction_returned\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[1\] GND " "Pin \"Instruction_returned\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[2\] GND " "Pin \"Instruction_returned\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[3\] GND " "Pin \"Instruction_returned\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[4\] GND " "Pin \"Instruction_returned\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[5\] GND " "Pin \"Instruction_returned\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[6\] GND " "Pin \"Instruction_returned\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[7\] GND " "Pin \"Instruction_returned\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[8\] GND " "Pin \"Instruction_returned\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[9\] GND " "Pin \"Instruction_returned\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[10\] GND " "Pin \"Instruction_returned\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[11\] GND " "Pin \"Instruction_returned\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[12\] GND " "Pin \"Instruction_returned\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[13\] GND " "Pin \"Instruction_returned\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[14\] GND " "Pin \"Instruction_returned\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_returned\[15\] GND " "Pin \"Instruction_returned\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|Instruction_returned[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[0\] GND " "Pin \"data_RF_out\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[1\] GND " "Pin \"data_RF_out\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[2\] GND " "Pin \"data_RF_out\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[3\] GND " "Pin \"data_RF_out\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[4\] GND " "Pin \"data_RF_out\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[5\] GND " "Pin \"data_RF_out\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[6\] GND " "Pin \"data_RF_out\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[7\] GND " "Pin \"data_RF_out\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[8\] GND " "Pin \"data_RF_out\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[9\] GND " "Pin \"data_RF_out\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[10\] GND " "Pin \"data_RF_out\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[11\] GND " "Pin \"data_RF_out\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[12\] GND " "Pin \"data_RF_out\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[13\] GND " "Pin \"data_RF_out\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[14\] GND " "Pin \"data_RF_out\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_RF_out\[15\] GND " "Pin \"data_RF_out\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|data_RF_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[1\] GND " "Pin \"ALU_B_out\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[2\] GND " "Pin \"ALU_B_out\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[3\] GND " "Pin \"ALU_B_out\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[4\] GND " "Pin \"ALU_B_out\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[5\] GND " "Pin \"ALU_B_out\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[6\] GND " "Pin \"ALU_B_out\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[7\] GND " "Pin \"ALU_B_out\[7\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[8\] GND " "Pin \"ALU_B_out\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[9\] GND " "Pin \"ALU_B_out\[9\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[10\] GND " "Pin \"ALU_B_out\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[11\] GND " "Pin \"ALU_B_out\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[12\] GND " "Pin \"ALU_B_out\[12\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[13\] GND " "Pin \"ALU_B_out\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[14\] GND " "Pin \"ALU_B_out\[14\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_B_out\[15\] GND " "Pin \"ALU_B_out\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622364624874 "|Data_path|ALU_B_out[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1622364624874 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622364624906 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_write " "No output dependent on input pin \"ir_write\"" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622364624913 "|Data_path|ir_write"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "status_reg_write " "No output dependent on input pin \"status_reg_write\"" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622364624913 "|Data_path|status_reg_write"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_write " "No output dependent on input pin \"reg_write\"" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622364624913 "|Data_path|reg_write"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "which_reg\[2\] " "No output dependent on input pin \"which_reg\[2\]\"" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622364624913 "|Data_path|which_reg[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "which_reg\[1\] " "No output dependent on input pin \"which_reg\[1\]\"" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622364624913 "|Data_path|which_reg[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "which_reg\[0\] " "No output dependent on input pin \"which_reg\[0\]\"" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622364624913 "|Data_path|which_reg[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_read " "No output dependent on input pin \"reg_read\"" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622364624913 "|Data_path|reg_read"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read " "No output dependent on input pin \"mem_read\"" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622364624913 "|Data_path|mem_read"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_write " "No output dependent on input pin \"mem_write\"" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622364624913 "|Data_path|mem_write"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SA_which_reg_control " "No output dependent on input pin \"SA_which_reg_control\"" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622364624913 "|Data_path|SA_which_reg_control"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LA_SA_reg_write " "No output dependent on input pin \"LA_SA_reg_write\"" {  } { { "Data_path.vhd" "" { Text "D:/IITB/Semester 4/CS 226/Project/IITB-Proc/Data_path.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622364624913 "|Data_path|LA_SA_reg_write"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1622364624913 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "385 " "Implemented 385 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622364624915 ""} { "Info" "ICUT_CUT_TM_OPINS" "244 " "Implemented 244 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622364624915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622364624915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622364624915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 359 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 359 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622364624956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 30 14:20:24 2021 " "Processing ended: Sun May 30 14:20:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622364624956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622364624956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622364624956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622364624956 ""}
