
TCD1304_firmware_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a438  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a0  0800a5d8  0800a5d8  0000b5d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aa78  0800aa78  0000c150  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800aa78  0800aa78  0000ba78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aa80  0800aa80  0000c150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aa80  0800aa80  0000ba80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aa84  0800aa84  0000ba84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000150  20000000  0800aa88  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a69c  20000150  0800abd8  0000c150  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000a7ec  0800abd8  0000c7ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c150  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015961  00000000  00000000  0000c180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d17  00000000  00000000  00021ae1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001448  00000000  00000000  000257f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f7f  00000000  00000000  00026c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001acb6  00000000  00000000  00027bbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019086  00000000  00000000  00042875  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009bbb5  00000000  00000000  0005b8fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f74b0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a24  00000000  00000000  000f74f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000fcf18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000150 	.word	0x20000150
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a5c0 	.word	0x0800a5c0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000154 	.word	0x20000154
 80001dc:	0800a5c0 	.word	0x0800a5c0

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <ccd_data_layer_calculate_crc16>:

/**
 * @brief Calculate CRC16 checksum using lookup table
 */
uint16_t ccd_data_layer_calculate_crc16(const uint8_t* data, uint32_t length)
{
 80005dc:	b480      	push	{r7}
 80005de:	b087      	sub	sp, #28
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
 80005e4:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0xFFFF;  // Initial value
 80005e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80005ea:	82fb      	strh	r3, [r7, #22]

    for (uint32_t i = 0; i < length; i++) {
 80005ec:	2300      	movs	r3, #0
 80005ee:	613b      	str	r3, [r7, #16]
 80005f0:	e018      	b.n	8000624 <ccd_data_layer_calculate_crc16+0x48>
        uint8_t index = (crc >> 8) ^ data[i];
 80005f2:	8afb      	ldrh	r3, [r7, #22]
 80005f4:	0a1b      	lsrs	r3, r3, #8
 80005f6:	b29b      	uxth	r3, r3
 80005f8:	b2da      	uxtb	r2, r3
 80005fa:	6879      	ldr	r1, [r7, #4]
 80005fc:	693b      	ldr	r3, [r7, #16]
 80005fe:	440b      	add	r3, r1
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	4053      	eors	r3, r2
 8000604:	73fb      	strb	r3, [r7, #15]
        crc = (crc << 8) ^ crc16_table[index];
 8000606:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800060a:	021b      	lsls	r3, r3, #8
 800060c:	b21a      	sxth	r2, r3
 800060e:	7bfb      	ldrb	r3, [r7, #15]
 8000610:	490a      	ldr	r1, [pc, #40]	@ (800063c <ccd_data_layer_calculate_crc16+0x60>)
 8000612:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000616:	b21b      	sxth	r3, r3
 8000618:	4053      	eors	r3, r2
 800061a:	b21b      	sxth	r3, r3
 800061c:	82fb      	strh	r3, [r7, #22]
    for (uint32_t i = 0; i < length; i++) {
 800061e:	693b      	ldr	r3, [r7, #16]
 8000620:	3301      	adds	r3, #1
 8000622:	613b      	str	r3, [r7, #16]
 8000624:	693a      	ldr	r2, [r7, #16]
 8000626:	683b      	ldr	r3, [r7, #0]
 8000628:	429a      	cmp	r2, r3
 800062a:	d3e2      	bcc.n	80005f2 <ccd_data_layer_calculate_crc16+0x16>
    }

    return crc;
 800062c:	8afb      	ldrh	r3, [r7, #22]
}
 800062e:	4618      	mov	r0, r3
 8000630:	371c      	adds	r7, #28
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	0800a72c 	.word	0x0800a72c

08000640 <ccd_data_layer_init>:

/**
 * @brief Initialize the CCD data layer
 */
CCD_Frame_Status_t ccd_data_layer_init(void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0
    frame_counter = 0;
 8000644:	4b05      	ldr	r3, [pc, #20]	@ (800065c <ccd_data_layer_init+0x1c>)
 8000646:	2200      	movs	r2, #0
 8000648:	801a      	strh	r2, [r3, #0]
    initialized = true;
 800064a:	4b05      	ldr	r3, [pc, #20]	@ (8000660 <ccd_data_layer_init+0x20>)
 800064c:	2201      	movs	r2, #1
 800064e:	701a      	strb	r2, [r3, #0]
    return CCD_FRAME_OK;
 8000650:	2300      	movs	r3, #0
}
 8000652:	4618      	mov	r0, r3
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr
 800065c:	2000016c 	.word	0x2000016c
 8000660:	2000016e 	.word	0x2000016e

08000664 <ccd_data_layer_process_readout>:
 * CRITICAL FIX: This function now properly formats the frame with ASCII markers
 * that Python can easily find. The markers are literal byte sequences, not integers.
 */
CCD_Frame_Status_t ccd_data_layer_process_readout(const volatile uint16_t* adc_buffer,
                                                    CCD_Frame_t* frame_out)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
 800066c:	6039      	str	r1, [r7, #0]
    if (!initialized) {
 800066e:	4b2c      	ldr	r3, [pc, #176]	@ (8000720 <ccd_data_layer_process_readout+0xbc>)
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	f083 0301 	eor.w	r3, r3, #1
 8000676:	b2db      	uxtb	r3, r3
 8000678:	2b00      	cmp	r3, #0
 800067a:	d001      	beq.n	8000680 <ccd_data_layer_process_readout+0x1c>
        return CCD_FRAME_ERROR_INVALID_DATA;
 800067c:	2301      	movs	r3, #1
 800067e:	e04a      	b.n	8000716 <ccd_data_layer_process_readout+0xb2>
    }

    if (adc_buffer == NULL || frame_out == NULL) {
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d002      	beq.n	800068c <ccd_data_layer_process_readout+0x28>
 8000686:	683b      	ldr	r3, [r7, #0]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d101      	bne.n	8000690 <ccd_data_layer_process_readout+0x2c>
        return CCD_FRAME_ERROR_INVALID_DATA;
 800068c:	2301      	movs	r3, #1
 800068e:	e042      	b.n	8000716 <ccd_data_layer_process_readout+0xb2>
    }

    // Fill frame header with ASCII markers
    memcpy(frame_out->start_marker, FRAME_START_MARKER, 4);
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	4a24      	ldr	r2, [pc, #144]	@ (8000724 <ccd_data_layer_process_readout+0xc0>)
 8000694:	6810      	ldr	r0, [r2, #0]
 8000696:	6018      	str	r0, [r3, #0]
    frame_out->frame_counter = frame_counter;
 8000698:	4b23      	ldr	r3, [pc, #140]	@ (8000728 <ccd_data_layer_process_readout+0xc4>)
 800069a:	881a      	ldrh	r2, [r3, #0]
 800069c:	683b      	ldr	r3, [r7, #0]
 800069e:	809a      	strh	r2, [r3, #4]
    frame_out->pixel_count = CCD_PIXEL_COUNT;
 80006a0:	683b      	ldr	r3, [r7, #0]
 80006a2:	2200      	movs	r2, #0
 80006a4:	f042 026e 	orr.w	r2, r2, #110	@ 0x6e
 80006a8:	719a      	strb	r2, [r3, #6]
 80006aa:	2200      	movs	r2, #0
 80006ac:	f042 020e 	orr.w	r2, r2, #14
 80006b0:	71da      	strb	r2, [r3, #7]

    // Copy pixel data (manual copy to handle volatile correctly)
    // Each pixel is a 16-bit value containing the 12-bit ADC reading
    for (uint32_t i = 0; i < CCD_PIXEL_COUNT; i++) {
 80006b2:	2300      	movs	r3, #0
 80006b4:	60fb      	str	r3, [r7, #12]
 80006b6:	e00d      	b.n	80006d4 <ccd_data_layer_process_readout+0x70>
        frame_out->pixel_data[i] = adc_buffer[i];
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	005b      	lsls	r3, r3, #1
 80006bc:	687a      	ldr	r2, [r7, #4]
 80006be:	4413      	add	r3, r2
 80006c0:	881b      	ldrh	r3, [r3, #0]
 80006c2:	b299      	uxth	r1, r3
 80006c4:	683b      	ldr	r3, [r7, #0]
 80006c6:	68fa      	ldr	r2, [r7, #12]
 80006c8:	3204      	adds	r2, #4
 80006ca:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for (uint32_t i = 0; i < CCD_PIXEL_COUNT; i++) {
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	3301      	adds	r3, #1
 80006d2:	60fb      	str	r3, [r7, #12]
 80006d4:	68fb      	ldr	r3, [r7, #12]
 80006d6:	f640 626d 	movw	r2, #3693	@ 0xe6d
 80006da:	4293      	cmp	r3, r2
 80006dc:	d9ec      	bls.n	80006b8 <ccd_data_layer_process_readout+0x54>
    }

    // Fill frame footer with ASCII markers
    memcpy(frame_out->end_marker, FRAME_END_MARKER, 4);
 80006de:	683b      	ldr	r3, [r7, #0]
 80006e0:	f503 53e7 	add.w	r3, r3, #7392	@ 0x1ce0
 80006e4:	3304      	adds	r3, #4
 80006e6:	4a11      	ldr	r2, [pc, #68]	@ (800072c <ccd_data_layer_process_readout+0xc8>)
 80006e8:	6810      	ldr	r0, [r2, #0]
 80006ea:	6018      	str	r0, [r3, #0]

    // Calculate checksum over everything except the checksum field itself
    uint32_t checksum_length = FRAME_TOTAL_SIZE - sizeof(frame_out->checksum);
 80006ec:	f641 43e8 	movw	r3, #7400	@ 0x1ce8
 80006f0:	60bb      	str	r3, [r7, #8]
    frame_out->checksum = ccd_data_layer_calculate_crc16((const uint8_t*)frame_out,
 80006f2:	68b9      	ldr	r1, [r7, #8]
 80006f4:	6838      	ldr	r0, [r7, #0]
 80006f6:	f7ff ff71 	bl	80005dc <ccd_data_layer_calculate_crc16>
 80006fa:	4603      	mov	r3, r0
 80006fc:	461a      	mov	r2, r3
 80006fe:	683b      	ldr	r3, [r7, #0]
 8000700:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000704:	f8a3 2ce8 	strh.w	r2, [r3, #3304]	@ 0xce8
                                                          checksum_length);

    // Increment frame counter (wraps at 65535)
    frame_counter++;
 8000708:	4b07      	ldr	r3, [pc, #28]	@ (8000728 <ccd_data_layer_process_readout+0xc4>)
 800070a:	881b      	ldrh	r3, [r3, #0]
 800070c:	3301      	adds	r3, #1
 800070e:	b29a      	uxth	r2, r3
 8000710:	4b05      	ldr	r3, [pc, #20]	@ (8000728 <ccd_data_layer_process_readout+0xc4>)
 8000712:	801a      	strh	r2, [r3, #0]

    return CCD_FRAME_OK;
 8000714:	2300      	movs	r3, #0
}
 8000716:	4618      	mov	r0, r3
 8000718:	3710      	adds	r7, #16
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	2000016e 	.word	0x2000016e
 8000724:	0800a724 	.word	0x0800a724
 8000728:	2000016c 	.word	0x2000016c
 800072c:	0800a728 	.word	0x0800a728

08000730 <command_layer_init>:

/**
 * @brief Initialize the command layer
 */
Command_Status_t command_layer_init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
    acquisition_state = ACQ_STATE_IDLE;  // Start in IDLE (not transmitting)
 8000734:	4b09      	ldr	r3, [pc, #36]	@ (800075c <command_layer_init+0x2c>)
 8000736:	2200      	movs	r2, #0
 8000738:	701a      	strb	r2, [r3, #0]
    integration_time_us = 20;
 800073a:	4b09      	ldr	r3, [pc, #36]	@ (8000760 <command_layer_init+0x30>)
 800073c:	2214      	movs	r2, #20
 800073e:	601a      	str	r2, [r3, #0]
    command_index = 0;
 8000740:	4b08      	ldr	r3, [pc, #32]	@ (8000764 <command_layer_init+0x34>)
 8000742:	2200      	movs	r2, #0
 8000744:	701a      	strb	r2, [r3, #0]
    memset(command_buffer, 0, CMD_BUFFER_SIZE);
 8000746:	2240      	movs	r2, #64	@ 0x40
 8000748:	2100      	movs	r1, #0
 800074a:	4807      	ldr	r0, [pc, #28]	@ (8000768 <command_layer_init+0x38>)
 800074c:	f009 fa94 	bl	8009c78 <memset>

    // Send ready message
    send_response("TCD1304_READY\n");
 8000750:	4806      	ldr	r0, [pc, #24]	@ (800076c <command_layer_init+0x3c>)
 8000752:	f000 f909 	bl	8000968 <send_response>

    return CMD_OK;
 8000756:	2300      	movs	r3, #0
}
 8000758:	4618      	mov	r0, r3
 800075a:	bd80      	pop	{r7, pc}
 800075c:	2000016f 	.word	0x2000016f
 8000760:	20000000 	.word	0x20000000
 8000764:	200001b0 	.word	0x200001b0
 8000768:	20000170 	.word	0x20000170
 800076c:	0800a5d8 	.word	0x0800a5d8

08000770 <command_layer_process>:
 * This function should be called repeatedly from the main loop.
 * It reads bytes from the USB RX buffer and accumulates them until
 * a newline is received, then parses and executes the command.
 */
void command_layer_process(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
    // Read available bytes from RX ring buffer
    while (usb_transport_available()) {
 8000776:	e037      	b.n	80007e8 <command_layer_process+0x78>
        uint8_t byte;

        if (!usb_transport_read_byte(&byte)) {
 8000778:	1dfb      	adds	r3, r7, #7
 800077a:	4618      	mov	r0, r3
 800077c:	f001 f854 	bl	8001828 <usb_transport_read_byte>
 8000780:	4603      	mov	r3, r0
 8000782:	f083 0301 	eor.w	r3, r3, #1
 8000786:	b2db      	uxtb	r3, r3
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <command_layer_process+0x20>
            break;  // No more data
 800078c:	bf00      	nop
            // Buffer overflow - reset
            command_index = 0;
            send_response("ERROR:CMD_TOO_LONG\n");
        }
    }
}
 800078e:	e030      	b.n	80007f2 <command_layer_process+0x82>
        if (byte == '\n' || byte == '\r') {
 8000790:	79fb      	ldrb	r3, [r7, #7]
 8000792:	2b0a      	cmp	r3, #10
 8000794:	d002      	beq.n	800079c <command_layer_process+0x2c>
 8000796:	79fb      	ldrb	r3, [r7, #7]
 8000798:	2b0d      	cmp	r3, #13
 800079a:	d110      	bne.n	80007be <command_layer_process+0x4e>
            if (command_index > 0) {
 800079c:	4b17      	ldr	r3, [pc, #92]	@ (80007fc <command_layer_process+0x8c>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d021      	beq.n	80007e8 <command_layer_process+0x78>
                command_buffer[command_index] = '\0';
 80007a4:	4b15      	ldr	r3, [pc, #84]	@ (80007fc <command_layer_process+0x8c>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	461a      	mov	r2, r3
 80007aa:	4b15      	ldr	r3, [pc, #84]	@ (8000800 <command_layer_process+0x90>)
 80007ac:	2100      	movs	r1, #0
 80007ae:	5499      	strb	r1, [r3, r2]
                parse_and_execute_command(command_buffer);
 80007b0:	4813      	ldr	r0, [pc, #76]	@ (8000800 <command_layer_process+0x90>)
 80007b2:	f000 f829 	bl	8000808 <parse_and_execute_command>
                command_index = 0;
 80007b6:	4b11      	ldr	r3, [pc, #68]	@ (80007fc <command_layer_process+0x8c>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	701a      	strb	r2, [r3, #0]
            if (command_index > 0) {
 80007bc:	e014      	b.n	80007e8 <command_layer_process+0x78>
        else if (command_index < (CMD_BUFFER_SIZE - 1)) {
 80007be:	4b0f      	ldr	r3, [pc, #60]	@ (80007fc <command_layer_process+0x8c>)
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	2b3e      	cmp	r3, #62	@ 0x3e
 80007c4:	d80a      	bhi.n	80007dc <command_layer_process+0x6c>
            command_buffer[command_index++] = (char)byte;
 80007c6:	4b0d      	ldr	r3, [pc, #52]	@ (80007fc <command_layer_process+0x8c>)
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	1c5a      	adds	r2, r3, #1
 80007cc:	b2d1      	uxtb	r1, r2
 80007ce:	4a0b      	ldr	r2, [pc, #44]	@ (80007fc <command_layer_process+0x8c>)
 80007d0:	7011      	strb	r1, [r2, #0]
 80007d2:	461a      	mov	r2, r3
 80007d4:	79f9      	ldrb	r1, [r7, #7]
 80007d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000800 <command_layer_process+0x90>)
 80007d8:	5499      	strb	r1, [r3, r2]
 80007da:	e005      	b.n	80007e8 <command_layer_process+0x78>
            command_index = 0;
 80007dc:	4b07      	ldr	r3, [pc, #28]	@ (80007fc <command_layer_process+0x8c>)
 80007de:	2200      	movs	r2, #0
 80007e0:	701a      	strb	r2, [r3, #0]
            send_response("ERROR:CMD_TOO_LONG\n");
 80007e2:	4808      	ldr	r0, [pc, #32]	@ (8000804 <command_layer_process+0x94>)
 80007e4:	f000 f8c0 	bl	8000968 <send_response>
    while (usb_transport_available()) {
 80007e8:	f001 f814 	bl	8001814 <usb_transport_available>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d1c2      	bne.n	8000778 <command_layer_process+0x8>
}
 80007f2:	bf00      	nop
 80007f4:	3708      	adds	r7, #8
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	200001b0 	.word	0x200001b0
 8000800:	20000170 	.word	0x20000170
 8000804:	0800a5e8 	.word	0x0800a5e8

08000808 <parse_and_execute_command>:

/**
 * @brief Parse and execute a command string
 */
static void parse_and_execute_command(const char* cmd)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b0a6      	sub	sp, #152	@ 0x98
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
    // Remove any trailing whitespace
    char clean_cmd[CMD_BUFFER_SIZE];
    strncpy(clean_cmd, cmd, CMD_BUFFER_SIZE - 1);
 8000810:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000814:	223f      	movs	r2, #63	@ 0x3f
 8000816:	6879      	ldr	r1, [r7, #4]
 8000818:	4618      	mov	r0, r3
 800081a:	f009 fa47 	bl	8009cac <strncpy>
    clean_cmd[CMD_BUFFER_SIZE - 1] = '\0';
 800081e:	2300      	movs	r3, #0
 8000820:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

    // Trim trailing spaces/returns
    int len = strlen(clean_cmd);
 8000824:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000828:	4618      	mov	r0, r3
 800082a:	f7ff fce3 	bl	80001f4 <strlen>
 800082e:	4603      	mov	r3, r0
 8000830:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    while (len > 0 && (clean_cmd[len-1] == ' ' || clean_cmd[len-1] == '\r')) {
 8000834:	e00b      	b.n	800084e <parse_and_execute_command+0x46>
        clean_cmd[--len] = '\0';
 8000836:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800083a:	3b01      	subs	r3, #1
 800083c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8000840:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8000844:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000848:	4413      	add	r3, r2
 800084a:	2200      	movs	r2, #0
 800084c:	701a      	strb	r2, [r3, #0]
    while (len > 0 && (clean_cmd[len-1] == ' ' || clean_cmd[len-1] == '\r')) {
 800084e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000852:	2b00      	cmp	r3, #0
 8000854:	dd11      	ble.n	800087a <parse_and_execute_command+0x72>
 8000856:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800085a:	3b01      	subs	r3, #1
 800085c:	3398      	adds	r3, #152	@ 0x98
 800085e:	443b      	add	r3, r7
 8000860:	f813 3c50 	ldrb.w	r3, [r3, #-80]
 8000864:	2b20      	cmp	r3, #32
 8000866:	d0e6      	beq.n	8000836 <parse_and_execute_command+0x2e>
 8000868:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800086c:	3b01      	subs	r3, #1
 800086e:	3398      	adds	r3, #152	@ 0x98
 8000870:	443b      	add	r3, r7
 8000872:	f813 3c50 	ldrb.w	r3, [r3, #-80]
 8000876:	2b0d      	cmp	r3, #13
 8000878:	d0dd      	beq.n	8000836 <parse_and_execute_command+0x2e>
    }

    // Parse commands
    if (strcmp(clean_cmd, "START") == 0) {
 800087a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800087e:	4932      	ldr	r1, [pc, #200]	@ (8000948 <parse_and_execute_command+0x140>)
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff fcad 	bl	80001e0 <strcmp>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d102      	bne.n	8000892 <parse_and_execute_command+0x8a>
        command_handle_start();
 800088c:	f000 f888 	bl	80009a0 <command_handle_start>
        // Unknown command
        char response[64];
        snprintf(response, sizeof(response), "ERROR:UNKNOWN_CMD:%s\n", clean_cmd);
        send_response(response);
    }
}
 8000890:	e055      	b.n	800093e <parse_and_execute_command+0x136>
    else if (strcmp(clean_cmd, "STOP") == 0) {
 8000892:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000896:	492d      	ldr	r1, [pc, #180]	@ (800094c <parse_and_execute_command+0x144>)
 8000898:	4618      	mov	r0, r3
 800089a:	f7ff fca1 	bl	80001e0 <strcmp>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d102      	bne.n	80008aa <parse_and_execute_command+0xa2>
        command_handle_stop();
 80008a4:	f000 f88a 	bl	80009bc <command_handle_stop>
}
 80008a8:	e049      	b.n	800093e <parse_and_execute_command+0x136>
    else if (strcmp(clean_cmd, "STATUS") == 0) {
 80008aa:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80008ae:	4928      	ldr	r1, [pc, #160]	@ (8000950 <parse_and_execute_command+0x148>)
 80008b0:	4618      	mov	r0, r3
 80008b2:	f7ff fc95 	bl	80001e0 <strcmp>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d102      	bne.n	80008c2 <parse_and_execute_command+0xba>
        command_handle_get_status();
 80008bc:	f000 f8a8 	bl	8000a10 <command_handle_get_status>
}
 80008c0:	e03d      	b.n	800093e <parse_and_execute_command+0x136>
    else if (strncmp(clean_cmd, "SET_INT_TIME:", 13) == 0) {
 80008c2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80008c6:	220d      	movs	r2, #13
 80008c8:	4922      	ldr	r1, [pc, #136]	@ (8000954 <parse_and_execute_command+0x14c>)
 80008ca:	4618      	mov	r0, r3
 80008cc:	f009 f9dc 	bl	8009c88 <strncmp>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d126      	bne.n	8000924 <parse_and_execute_command+0x11c>
        const char* param_str = &clean_cmd[13];
 80008d6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80008da:	330d      	adds	r3, #13
 80008dc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        uint32_t int_time = (uint32_t)atoi(param_str);
 80008e0:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 80008e4:	f009 f8e8 	bl	8009ab8 <atoi>
 80008e8:	4603      	mov	r3, r0
 80008ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        Command_Status_t status = command_handle_set_integration_time(int_time);
 80008ee:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80008f2:	f000 f871 	bl	80009d8 <command_handle_set_integration_time>
 80008f6:	4603      	mov	r3, r0
 80008f8:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
        if (status == CMD_OK) {
 80008fc:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8000900:	2b00      	cmp	r3, #0
 8000902:	d103      	bne.n	800090c <parse_and_execute_command+0x104>
            send_response("OK:INT_TIME_SET\n");
 8000904:	4814      	ldr	r0, [pc, #80]	@ (8000958 <parse_and_execute_command+0x150>)
 8000906:	f000 f82f 	bl	8000968 <send_response>
}
 800090a:	e018      	b.n	800093e <parse_and_execute_command+0x136>
        } else if (status == CMD_ERROR_NOT_IMPLEMENTED) {
 800090c:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8000910:	2b03      	cmp	r3, #3
 8000912:	d103      	bne.n	800091c <parse_and_execute_command+0x114>
            send_response("ERROR:NOT_IMPLEMENTED\n");
 8000914:	4811      	ldr	r0, [pc, #68]	@ (800095c <parse_and_execute_command+0x154>)
 8000916:	f000 f827 	bl	8000968 <send_response>
}
 800091a:	e010      	b.n	800093e <parse_and_execute_command+0x136>
            send_response("ERROR:INVALID_PARAM\n");
 800091c:	4810      	ldr	r0, [pc, #64]	@ (8000960 <parse_and_execute_command+0x158>)
 800091e:	f000 f823 	bl	8000968 <send_response>
}
 8000922:	e00c      	b.n	800093e <parse_and_execute_command+0x136>
        snprintf(response, sizeof(response), "ERROR:UNKNOWN_CMD:%s\n", clean_cmd);
 8000924:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000928:	f107 0008 	add.w	r0, r7, #8
 800092c:	4a0d      	ldr	r2, [pc, #52]	@ (8000964 <parse_and_execute_command+0x15c>)
 800092e:	2140      	movs	r1, #64	@ 0x40
 8000930:	f009 f8c6 	bl	8009ac0 <sniprintf>
        send_response(response);
 8000934:	f107 0308 	add.w	r3, r7, #8
 8000938:	4618      	mov	r0, r3
 800093a:	f000 f815 	bl	8000968 <send_response>
}
 800093e:	bf00      	nop
 8000940:	3798      	adds	r7, #152	@ 0x98
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	0800a5fc 	.word	0x0800a5fc
 800094c:	0800a604 	.word	0x0800a604
 8000950:	0800a60c 	.word	0x0800a60c
 8000954:	0800a614 	.word	0x0800a614
 8000958:	0800a624 	.word	0x0800a624
 800095c:	0800a638 	.word	0x0800a638
 8000960:	0800a650 	.word	0x0800a650
 8000964:	0800a668 	.word	0x0800a668

08000968 <send_response>:

/**
 * @brief Send a response string back to host
 */
static void send_response(const char* response)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
    usb_transport_write_string(response);
 8000970:	6878      	ldr	r0, [r7, #4]
 8000972:	f000 ff8f 	bl	8001894 <usb_transport_write_string>
}
 8000976:	bf00      	nop
 8000978:	3708      	adds	r7, #8
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
	...

08000980 <command_layer_is_acquiring>:

/**
 * @brief Check if acquisition is enabled
 */
bool command_layer_is_acquiring(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
    return (acquisition_state == ACQ_STATE_RUNNING);
 8000984:	4b05      	ldr	r3, [pc, #20]	@ (800099c <command_layer_is_acquiring+0x1c>)
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	2b01      	cmp	r3, #1
 800098a:	bf0c      	ite	eq
 800098c:	2301      	moveq	r3, #1
 800098e:	2300      	movne	r3, #0
 8000990:	b2db      	uxtb	r3, r3
}
 8000992:	4618      	mov	r0, r3
 8000994:	46bd      	mov	sp, r7
 8000996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099a:	4770      	bx	lr
 800099c:	2000016f 	.word	0x2000016f

080009a0 <command_handle_start>:

/**
 * @brief Start acquisition
 */
void command_handle_start(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
    acquisition_state = ACQ_STATE_RUNNING;
 80009a4:	4b03      	ldr	r3, [pc, #12]	@ (80009b4 <command_handle_start+0x14>)
 80009a6:	2201      	movs	r2, #1
 80009a8:	701a      	strb	r2, [r3, #0]
    send_response("OK:STARTED\n");
 80009aa:	4803      	ldr	r0, [pc, #12]	@ (80009b8 <command_handle_start+0x18>)
 80009ac:	f7ff ffdc 	bl	8000968 <send_response>
}
 80009b0:	bf00      	nop
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	2000016f 	.word	0x2000016f
 80009b8:	0800a680 	.word	0x0800a680

080009bc <command_handle_stop>:

/**
 * @brief Stop acquisition
 */
void command_handle_stop(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
    acquisition_state = ACQ_STATE_IDLE;
 80009c0:	4b03      	ldr	r3, [pc, #12]	@ (80009d0 <command_handle_stop+0x14>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	701a      	strb	r2, [r3, #0]
    send_response("OK:STOPPED\n");
 80009c6:	4803      	ldr	r0, [pc, #12]	@ (80009d4 <command_handle_stop+0x18>)
 80009c8:	f7ff ffce 	bl	8000968 <send_response>
}
 80009cc:	bf00      	nop
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	2000016f 	.word	0x2000016f
 80009d4:	0800a68c 	.word	0x0800a68c

080009d8 <command_handle_set_integration_time>:

/**
 * @brief Set integration time (STUB - for future timer reconfiguration)
 */
Command_Status_t command_handle_set_integration_time(uint32_t microseconds)
{
 80009d8:	b480      	push	{r7}
 80009da:	b083      	sub	sp, #12
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
    // Validate range (reasonable limits)
    if (microseconds < 10 || microseconds > 100000) {
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	2b09      	cmp	r3, #9
 80009e4:	d903      	bls.n	80009ee <command_handle_set_integration_time+0x16>
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	4a07      	ldr	r2, [pc, #28]	@ (8000a08 <command_handle_set_integration_time+0x30>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d901      	bls.n	80009f2 <command_handle_set_integration_time+0x1a>
        return CMD_ERROR_INVALID_PARAM;
 80009ee:	2302      	movs	r3, #2
 80009f0:	e003      	b.n	80009fa <command_handle_set_integration_time+0x22>
    }

    // For now, just store the value - actual timer reconfiguration will come later
    integration_time_us = microseconds;
 80009f2:	4a06      	ldr	r2, [pc, #24]	@ (8000a0c <command_handle_set_integration_time+0x34>)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	6013      	str	r3, [r2, #0]

    // TODO: In the future, this will reconfigure TIM2, TIM3, TIM4, TIM5
    // to implement the new integration time

    return CMD_ERROR_NOT_IMPLEMENTED;  // Change to CMD_OK when implemented
 80009f8:	2303      	movs	r3, #3
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	370c      	adds	r7, #12
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	000186a0 	.word	0x000186a0
 8000a0c:	20000000 	.word	0x20000000

08000a10 <command_handle_get_status>:

/**
 * @brief Send status information
 */
void command_handle_get_status(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b0a4      	sub	sp, #144	@ 0x90
 8000a14:	af02      	add	r7, sp, #8
    char response[128];

    const char* state_str = (acquisition_state == ACQ_STATE_RUNNING) ? "RUNNING" : "IDLE";
 8000a16:	4b0d      	ldr	r3, [pc, #52]	@ (8000a4c <command_handle_get_status+0x3c>)
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	2b01      	cmp	r3, #1
 8000a1c:	d101      	bne.n	8000a22 <command_handle_get_status+0x12>
 8000a1e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a50 <command_handle_get_status+0x40>)
 8000a20:	e000      	b.n	8000a24 <command_handle_get_status+0x14>
 8000a22:	4b0c      	ldr	r3, [pc, #48]	@ (8000a54 <command_handle_get_status+0x44>)
 8000a24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

    snprintf(response, sizeof(response),
 8000a28:	4b0b      	ldr	r3, [pc, #44]	@ (8000a58 <command_handle_get_status+0x48>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	1d38      	adds	r0, r7, #4
 8000a2e:	9300      	str	r3, [sp, #0]
 8000a30:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000a34:	4a09      	ldr	r2, [pc, #36]	@ (8000a5c <command_handle_get_status+0x4c>)
 8000a36:	2180      	movs	r1, #128	@ 0x80
 8000a38:	f009 f842 	bl	8009ac0 <sniprintf>
             "STATUS:%s,INT_TIME:%lu\n",
             state_str,
             (unsigned long)integration_time_us);

    send_response(response);
 8000a3c:	1d3b      	adds	r3, r7, #4
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f7ff ff92 	bl	8000968 <send_response>
}
 8000a44:	bf00      	nop
 8000a46:	3788      	adds	r7, #136	@ 0x88
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	2000016f 	.word	0x2000016f
 8000a50:	0800a698 	.word	0x0800a698
 8000a54:	0800a6a0 	.word	0x0800a6a0
 8000a58:	20000000 	.word	0x20000000
 8000a5c:	0800a6a8 	.word	0x0800a6a8

08000a60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a64:	f000 ffd6 	bl	8001a14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a68:	f000 f842 	bl	8000af0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a6c:	f000 fb0c 	bl	8001088 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8000a70:	f008 fb0c 	bl	800908c <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 8000a74:	f000 f972 	bl	8000d5c <MX_TIM3_Init>
  MX_TIM4_Init();
 8000a78:	f000 f9e6 	bl	8000e48 <MX_TIM4_Init>
  MX_TIM2_Init();
 8000a7c:	f000 f8f6 	bl	8000c6c <MX_TIM2_Init>
  MX_DMA_Init();
 8000a80:	f000 fae2 	bl	8001048 <MX_DMA_Init>
  MX_ADC1_Init();
 8000a84:	f000 f8a0 	bl	8000bc8 <MX_ADC1_Init>
  MX_TIM5_Init();
 8000a88:	f000 fa50 	bl	8000f2c <MX_TIM5_Init>

  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); //PA6 - fM
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	4812      	ldr	r0, [pc, #72]	@ (8000ad8 <main+0x78>)
 8000a90:	f004 f972 	bl	8004d78 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); //ADC
 8000a94:	210c      	movs	r1, #12
 8000a96:	4811      	ldr	r0, [pc, #68]	@ (8000adc <main+0x7c>)
 8000a98:	f004 f96e 	bl	8004d78 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); //PA0 - ICG
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	4810      	ldr	r0, [pc, #64]	@ (8000ae0 <main+0x80>)
 8000aa0:	f004 f96a 	bl	8004d78 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COUNTER(&htim2, 66); //600 ns delay
 8000aa4:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae0 <main+0x80>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	2242      	movs	r2, #66	@ 0x42
 8000aaa:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3); //PA2 - SH
 8000aac:	2108      	movs	r1, #8
 8000aae:	480d      	ldr	r0, [pc, #52]	@ (8000ae4 <main+0x84>)
 8000ab0:	f004 f962 	bl	8004d78 <HAL_TIM_PWM_Start>

  // Initialize USB transport layer
  usb_transport_init();
 8000ab4:	f000 fe72 	bl	800179c <usb_transport_init>
  // Initialize CCD data layer
  ccd_data_layer_init();
 8000ab8:	f7ff fdc2 	bl	8000640 <ccd_data_layer_init>
  // Initialize command layer
  command_layer_init();
 8000abc:	f7ff fe38 	bl	8000730 <command_layer_init>

  // Start ADC ONCE - it will run continuously
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*) CCDPixelBuffer, CCDBuffer);
 8000ac0:	f241 7270 	movw	r2, #6000	@ 0x1770
 8000ac4:	4908      	ldr	r1, [pc, #32]	@ (8000ae8 <main+0x88>)
 8000ac6:	4809      	ldr	r0, [pc, #36]	@ (8000aec <main+0x8c>)
 8000ac8:	f001 f87e 	bl	8001bc8 <HAL_ADC_Start_DMA>
  while (1)
  {
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */

	usb_transport_process();  // ← ADDED for USB IO
 8000acc:	f000 fe86 	bl	80017dc <usb_transport_process>
	command_layer_process();  // ← ADDED for command layer
 8000ad0:	f7ff fe4e 	bl	8000770 <command_layer_process>
	usb_transport_process();  // ← ADDED for USB IO
 8000ad4:	bf00      	nop
 8000ad6:	e7f9      	b.n	8000acc <main+0x6c>
 8000ad8:	200002a4 	.word	0x200002a4
 8000adc:	200002ec 	.word	0x200002ec
 8000ae0:	2000025c 	.word	0x2000025c
 8000ae4:	20000334 	.word	0x20000334
 8000ae8:	2000037c 	.word	0x2000037c
 8000aec:	200001b4 	.word	0x200001b4

08000af0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b094      	sub	sp, #80	@ 0x50
 8000af4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000af6:	f107 0320 	add.w	r3, r7, #32
 8000afa:	2230      	movs	r2, #48	@ 0x30
 8000afc:	2100      	movs	r1, #0
 8000afe:	4618      	mov	r0, r3
 8000b00:	f009 f8ba 	bl	8009c78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b04:	f107 030c 	add.w	r3, r7, #12
 8000b08:	2200      	movs	r2, #0
 8000b0a:	601a      	str	r2, [r3, #0]
 8000b0c:	605a      	str	r2, [r3, #4]
 8000b0e:	609a      	str	r2, [r3, #8]
 8000b10:	60da      	str	r2, [r3, #12]
 8000b12:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b14:	2300      	movs	r3, #0
 8000b16:	60bb      	str	r3, [r7, #8]
 8000b18:	4b29      	ldr	r3, [pc, #164]	@ (8000bc0 <SystemClock_Config+0xd0>)
 8000b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b1c:	4a28      	ldr	r2, [pc, #160]	@ (8000bc0 <SystemClock_Config+0xd0>)
 8000b1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b22:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b24:	4b26      	ldr	r3, [pc, #152]	@ (8000bc0 <SystemClock_Config+0xd0>)
 8000b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b2c:	60bb      	str	r3, [r7, #8]
 8000b2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000b30:	2300      	movs	r3, #0
 8000b32:	607b      	str	r3, [r7, #4]
 8000b34:	4b23      	ldr	r3, [pc, #140]	@ (8000bc4 <SystemClock_Config+0xd4>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b3c:	4a21      	ldr	r2, [pc, #132]	@ (8000bc4 <SystemClock_Config+0xd4>)
 8000b3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b42:	6013      	str	r3, [r2, #0]
 8000b44:	4b1f      	ldr	r3, [pc, #124]	@ (8000bc4 <SystemClock_Config+0xd4>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b4c:	607b      	str	r3, [r7, #4]
 8000b4e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b50:	2301      	movs	r3, #1
 8000b52:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b54:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b58:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b5a:	2302      	movs	r3, #2
 8000b5c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b5e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000b62:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000b64:	2319      	movs	r3, #25
 8000b66:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000b68:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000b6c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000b6e:	2304      	movs	r3, #4
 8000b70:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000b72:	2307      	movs	r3, #7
 8000b74:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b76:	f107 0320 	add.w	r3, r7, #32
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f003 fc24 	bl	80043c8 <HAL_RCC_OscConfig>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000b86:	f000 faef 	bl	8001168 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b8a:	230f      	movs	r3, #15
 8000b8c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b8e:	2302      	movs	r3, #2
 8000b90:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b92:	2300      	movs	r3, #0
 8000b94:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b9a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ba0:	f107 030c 	add.w	r3, r7, #12
 8000ba4:	2102      	movs	r1, #2
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f003 fe86 	bl	80048b8 <HAL_RCC_ClockConfig>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000bb2:	f000 fad9 	bl	8001168 <Error_Handler>
  }
}
 8000bb6:	bf00      	nop
 8000bb8:	3750      	adds	r7, #80	@ 0x50
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	40023800 	.word	0x40023800
 8000bc4:	40007000 	.word	0x40007000

08000bc8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000bce:	463b      	mov	r3, r7
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	601a      	str	r2, [r3, #0]
 8000bd4:	605a      	str	r2, [r3, #4]
 8000bd6:	609a      	str	r2, [r3, #8]
 8000bd8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000bda:	4b22      	ldr	r3, [pc, #136]	@ (8000c64 <MX_ADC1_Init+0x9c>)
 8000bdc:	4a22      	ldr	r2, [pc, #136]	@ (8000c68 <MX_ADC1_Init+0xa0>)
 8000bde:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000be0:	4b20      	ldr	r3, [pc, #128]	@ (8000c64 <MX_ADC1_Init+0x9c>)
 8000be2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000be6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000be8:	4b1e      	ldr	r3, [pc, #120]	@ (8000c64 <MX_ADC1_Init+0x9c>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000bee:	4b1d      	ldr	r3, [pc, #116]	@ (8000c64 <MX_ADC1_Init+0x9c>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000bf4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c64 <MX_ADC1_Init+0x9c>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bfa:	4b1a      	ldr	r3, [pc, #104]	@ (8000c64 <MX_ADC1_Init+0x9c>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000c02:	4b18      	ldr	r3, [pc, #96]	@ (8000c64 <MX_ADC1_Init+0x9c>)
 8000c04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000c08:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T4_CC4;
 8000c0a:	4b16      	ldr	r3, [pc, #88]	@ (8000c64 <MX_ADC1_Init+0x9c>)
 8000c0c:	f04f 6210 	mov.w	r2, #150994944	@ 0x9000000
 8000c10:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c12:	4b14      	ldr	r3, [pc, #80]	@ (8000c64 <MX_ADC1_Init+0x9c>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000c18:	4b12      	ldr	r3, [pc, #72]	@ (8000c64 <MX_ADC1_Init+0x9c>)
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000c1e:	4b11      	ldr	r3, [pc, #68]	@ (8000c64 <MX_ADC1_Init+0x9c>)
 8000c20:	2201      	movs	r2, #1
 8000c22:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c26:	4b0f      	ldr	r3, [pc, #60]	@ (8000c64 <MX_ADC1_Init+0x9c>)
 8000c28:	2201      	movs	r2, #1
 8000c2a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c2c:	480d      	ldr	r0, [pc, #52]	@ (8000c64 <MX_ADC1_Init+0x9c>)
 8000c2e:	f000 ff87 	bl	8001b40 <HAL_ADC_Init>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d001      	beq.n	8000c3c <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000c38:	f000 fa96 	bl	8001168 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000c3c:	2303      	movs	r3, #3
 8000c3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000c40:	2301      	movs	r3, #1
 8000c42:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000c44:	2300      	movs	r3, #0
 8000c46:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c48:	463b      	mov	r3, r7
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	4805      	ldr	r0, [pc, #20]	@ (8000c64 <MX_ADC1_Init+0x9c>)
 8000c4e:	f001 f8c3 	bl	8001dd8 <HAL_ADC_ConfigChannel>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000c58:	f000 fa86 	bl	8001168 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c5c:	bf00      	nop
 8000c5e:	3710      	adds	r7, #16
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	200001b4 	.word	0x200001b4
 8000c68:	40012000 	.word	0x40012000

08000c6c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b08e      	sub	sp, #56	@ 0x38
 8000c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c72:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]
 8000c7a:	605a      	str	r2, [r3, #4]
 8000c7c:	609a      	str	r2, [r3, #8]
 8000c7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c80:	f107 0320 	add.w	r3, r7, #32
 8000c84:	2200      	movs	r2, #0
 8000c86:	601a      	str	r2, [r3, #0]
 8000c88:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c8a:	1d3b      	adds	r3, r7, #4
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	601a      	str	r2, [r3, #0]
 8000c90:	605a      	str	r2, [r3, #4]
 8000c92:	609a      	str	r2, [r3, #8]
 8000c94:	60da      	str	r2, [r3, #12]
 8000c96:	611a      	str	r2, [r3, #16]
 8000c98:	615a      	str	r2, [r3, #20]
 8000c9a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c9c:	4b2d      	ldr	r3, [pc, #180]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000c9e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ca2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000ca4:	4b2b      	ldr	r3, [pc, #172]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000caa:	4b2a      	ldr	r3, [pc, #168]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 630000-1;
 8000cb0:	4b28      	ldr	r3, [pc, #160]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000cb2:	4a29      	ldr	r2, [pc, #164]	@ (8000d58 <MX_TIM2_Init+0xec>)
 8000cb4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cb6:	4b27      	ldr	r3, [pc, #156]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cbc:	4b25      	ldr	r3, [pc, #148]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000cc2:	4824      	ldr	r0, [pc, #144]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000cc4:	f003 ffb0 	bl	8004c28 <HAL_TIM_Base_Init>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8000cce:	f000 fa4b 	bl	8001168 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cd2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000cd8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000cdc:	4619      	mov	r1, r3
 8000cde:	481d      	ldr	r0, [pc, #116]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000ce0:	f004 f9bc 	bl	800505c <HAL_TIM_ConfigClockSource>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8000cea:	f000 fa3d 	bl	8001168 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000cee:	4819      	ldr	r0, [pc, #100]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000cf0:	f003 ffe9 	bl	8004cc6 <HAL_TIM_PWM_Init>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8000cfa:	f000 fa35 	bl	8001168 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8000cfe:	2310      	movs	r3, #16
 8000d00:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000d02:	2380      	movs	r3, #128	@ 0x80
 8000d04:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d06:	f107 0320 	add.w	r3, r7, #32
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4811      	ldr	r0, [pc, #68]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000d0e:	f004 fe11 	bl	8005934 <HAL_TIMEx_MasterConfigSynchronization>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8000d18:	f000 fa26 	bl	8001168 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d1c:	2360      	movs	r3, #96	@ 0x60
 8000d1e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 840-1;
 8000d20:	f240 3347 	movw	r3, #839	@ 0x347
 8000d24:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d26:	2300      	movs	r3, #0
 8000d28:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d2e:	1d3b      	adds	r3, r7, #4
 8000d30:	2200      	movs	r2, #0
 8000d32:	4619      	mov	r1, r3
 8000d34:	4807      	ldr	r0, [pc, #28]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000d36:	f004 f8cf 	bl	8004ed8 <HAL_TIM_PWM_ConfigChannel>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000d40:	f000 fa12 	bl	8001168 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000d44:	4803      	ldr	r0, [pc, #12]	@ (8000d54 <MX_TIM2_Init+0xe8>)
 8000d46:	f000 fc19 	bl	800157c <HAL_TIM_MspPostInit>

}
 8000d4a:	bf00      	nop
 8000d4c:	3738      	adds	r7, #56	@ 0x38
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	2000025c 	.word	0x2000025c
 8000d58:	00099cef 	.word	0x00099cef

08000d5c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b08e      	sub	sp, #56	@ 0x38
 8000d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d62:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d66:	2200      	movs	r2, #0
 8000d68:	601a      	str	r2, [r3, #0]
 8000d6a:	605a      	str	r2, [r3, #4]
 8000d6c:	609a      	str	r2, [r3, #8]
 8000d6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d70:	f107 0320 	add.w	r3, r7, #32
 8000d74:	2200      	movs	r2, #0
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d7a:	1d3b      	adds	r3, r7, #4
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	601a      	str	r2, [r3, #0]
 8000d80:	605a      	str	r2, [r3, #4]
 8000d82:	609a      	str	r2, [r3, #8]
 8000d84:	60da      	str	r2, [r3, #12]
 8000d86:	611a      	str	r2, [r3, #16]
 8000d88:	615a      	str	r2, [r3, #20]
 8000d8a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d8c:	4b2c      	ldr	r3, [pc, #176]	@ (8000e40 <MX_TIM3_Init+0xe4>)
 8000d8e:	4a2d      	ldr	r2, [pc, #180]	@ (8000e44 <MX_TIM3_Init+0xe8>)
 8000d90:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000d92:	4b2b      	ldr	r3, [pc, #172]	@ (8000e40 <MX_TIM3_Init+0xe4>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d98:	4b29      	ldr	r3, [pc, #164]	@ (8000e40 <MX_TIM3_Init+0xe4>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 42-1;
 8000d9e:	4b28      	ldr	r3, [pc, #160]	@ (8000e40 <MX_TIM3_Init+0xe4>)
 8000da0:	2229      	movs	r2, #41	@ 0x29
 8000da2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000da4:	4b26      	ldr	r3, [pc, #152]	@ (8000e40 <MX_TIM3_Init+0xe4>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000daa:	4b25      	ldr	r3, [pc, #148]	@ (8000e40 <MX_TIM3_Init+0xe4>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000db0:	4823      	ldr	r0, [pc, #140]	@ (8000e40 <MX_TIM3_Init+0xe4>)
 8000db2:	f003 ff39 	bl	8004c28 <HAL_TIM_Base_Init>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d001      	beq.n	8000dc0 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8000dbc:	f000 f9d4 	bl	8001168 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000dc6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000dca:	4619      	mov	r1, r3
 8000dcc:	481c      	ldr	r0, [pc, #112]	@ (8000e40 <MX_TIM3_Init+0xe4>)
 8000dce:	f004 f945 	bl	800505c <HAL_TIM_ConfigClockSource>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8000dd8:	f000 f9c6 	bl	8001168 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000ddc:	4818      	ldr	r0, [pc, #96]	@ (8000e40 <MX_TIM3_Init+0xe4>)
 8000dde:	f003 ff72 	bl	8004cc6 <HAL_TIM_PWM_Init>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8000de8:	f000 f9be 	bl	8001168 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dec:	2300      	movs	r3, #0
 8000dee:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000df0:	2300      	movs	r3, #0
 8000df2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000df4:	f107 0320 	add.w	r3, r7, #32
 8000df8:	4619      	mov	r1, r3
 8000dfa:	4811      	ldr	r0, [pc, #68]	@ (8000e40 <MX_TIM3_Init+0xe4>)
 8000dfc:	f004 fd9a 	bl	8005934 <HAL_TIMEx_MasterConfigSynchronization>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8000e06:	f000 f9af 	bl	8001168 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e0a:	2360      	movs	r3, #96	@ 0x60
 8000e0c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 21-1;
 8000e0e:	2314      	movs	r3, #20
 8000e10:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e12:	2300      	movs	r3, #0
 8000e14:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e16:	2300      	movs	r3, #0
 8000e18:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e1a:	1d3b      	adds	r3, r7, #4
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	4619      	mov	r1, r3
 8000e20:	4807      	ldr	r0, [pc, #28]	@ (8000e40 <MX_TIM3_Init+0xe4>)
 8000e22:	f004 f859 	bl	8004ed8 <HAL_TIM_PWM_ConfigChannel>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8000e2c:	f000 f99c 	bl	8001168 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000e30:	4803      	ldr	r0, [pc, #12]	@ (8000e40 <MX_TIM3_Init+0xe4>)
 8000e32:	f000 fba3 	bl	800157c <HAL_TIM_MspPostInit>

}
 8000e36:	bf00      	nop
 8000e38:	3738      	adds	r7, #56	@ 0x38
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	200002a4 	.word	0x200002a4
 8000e44:	40000400 	.word	0x40000400

08000e48 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b08e      	sub	sp, #56	@ 0x38
 8000e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e4e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e52:	2200      	movs	r2, #0
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	605a      	str	r2, [r3, #4]
 8000e58:	609a      	str	r2, [r3, #8]
 8000e5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e5c:	f107 0320 	add.w	r3, r7, #32
 8000e60:	2200      	movs	r2, #0
 8000e62:	601a      	str	r2, [r3, #0]
 8000e64:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e66:	1d3b      	adds	r3, r7, #4
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	605a      	str	r2, [r3, #4]
 8000e6e:	609a      	str	r2, [r3, #8]
 8000e70:	60da      	str	r2, [r3, #12]
 8000e72:	611a      	str	r2, [r3, #16]
 8000e74:	615a      	str	r2, [r3, #20]
 8000e76:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000e78:	4b2a      	ldr	r3, [pc, #168]	@ (8000f24 <MX_TIM4_Init+0xdc>)
 8000e7a:	4a2b      	ldr	r2, [pc, #172]	@ (8000f28 <MX_TIM4_Init+0xe0>)
 8000e7c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000e7e:	4b29      	ldr	r3, [pc, #164]	@ (8000f24 <MX_TIM4_Init+0xdc>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e84:	4b27      	ldr	r3, [pc, #156]	@ (8000f24 <MX_TIM4_Init+0xdc>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 168-1;
 8000e8a:	4b26      	ldr	r3, [pc, #152]	@ (8000f24 <MX_TIM4_Init+0xdc>)
 8000e8c:	22a7      	movs	r2, #167	@ 0xa7
 8000e8e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e90:	4b24      	ldr	r3, [pc, #144]	@ (8000f24 <MX_TIM4_Init+0xdc>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e96:	4b23      	ldr	r3, [pc, #140]	@ (8000f24 <MX_TIM4_Init+0xdc>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000e9c:	4821      	ldr	r0, [pc, #132]	@ (8000f24 <MX_TIM4_Init+0xdc>)
 8000e9e:	f003 fec3 	bl	8004c28 <HAL_TIM_Base_Init>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 8000ea8:	f000 f95e 	bl	8001168 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000eac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000eb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000eb2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	481a      	ldr	r0, [pc, #104]	@ (8000f24 <MX_TIM4_Init+0xdc>)
 8000eba:	f004 f8cf 	bl	800505c <HAL_TIM_ConfigClockSource>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 8000ec4:	f000 f950 	bl	8001168 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000ec8:	4816      	ldr	r0, [pc, #88]	@ (8000f24 <MX_TIM4_Init+0xdc>)
 8000eca:	f003 fefc 	bl	8004cc6 <HAL_TIM_PWM_Init>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8000ed4:	f000 f948 	bl	8001168 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000edc:	2300      	movs	r3, #0
 8000ede:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000ee0:	f107 0320 	add.w	r3, r7, #32
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	480f      	ldr	r0, [pc, #60]	@ (8000f24 <MX_TIM4_Init+0xdc>)
 8000ee8:	f004 fd24 	bl	8005934 <HAL_TIMEx_MasterConfigSynchronization>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 8000ef2:	f000 f939 	bl	8001168 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ef6:	2360      	movs	r3, #96	@ 0x60
 8000ef8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 42-1;
 8000efa:	2329      	movs	r3, #41	@ 0x29
 8000efc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000efe:	2300      	movs	r3, #0
 8000f00:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f02:	2300      	movs	r3, #0
 8000f04:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000f06:	1d3b      	adds	r3, r7, #4
 8000f08:	220c      	movs	r2, #12
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4805      	ldr	r0, [pc, #20]	@ (8000f24 <MX_TIM4_Init+0xdc>)
 8000f0e:	f003 ffe3 	bl	8004ed8 <HAL_TIM_PWM_ConfigChannel>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 8000f18:	f000 f926 	bl	8001168 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000f1c:	bf00      	nop
 8000f1e:	3738      	adds	r7, #56	@ 0x38
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	200002ec 	.word	0x200002ec
 8000f28:	40000800 	.word	0x40000800

08000f2c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b092      	sub	sp, #72	@ 0x48
 8000f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f32:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000f36:	2200      	movs	r2, #0
 8000f38:	601a      	str	r2, [r3, #0]
 8000f3a:	605a      	str	r2, [r3, #4]
 8000f3c:	609a      	str	r2, [r3, #8]
 8000f3e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000f40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]
 8000f48:	605a      	str	r2, [r3, #4]
 8000f4a:	609a      	str	r2, [r3, #8]
 8000f4c:	60da      	str	r2, [r3, #12]
 8000f4e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f50:	f107 031c 	add.w	r3, r7, #28
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f5a:	463b      	mov	r3, r7
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	601a      	str	r2, [r3, #0]
 8000f60:	605a      	str	r2, [r3, #4]
 8000f62:	609a      	str	r2, [r3, #8]
 8000f64:	60da      	str	r2, [r3, #12]
 8000f66:	611a      	str	r2, [r3, #16]
 8000f68:	615a      	str	r2, [r3, #20]
 8000f6a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000f6c:	4b34      	ldr	r3, [pc, #208]	@ (8001040 <MX_TIM5_Init+0x114>)
 8000f6e:	4a35      	ldr	r2, [pc, #212]	@ (8001044 <MX_TIM5_Init+0x118>)
 8000f70:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8000f72:	4b33      	ldr	r3, [pc, #204]	@ (8001040 <MX_TIM5_Init+0x114>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f78:	4b31      	ldr	r3, [pc, #196]	@ (8001040 <MX_TIM5_Init+0x114>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1680-1;
 8000f7e:	4b30      	ldr	r3, [pc, #192]	@ (8001040 <MX_TIM5_Init+0x114>)
 8000f80:	f240 628f 	movw	r2, #1679	@ 0x68f
 8000f84:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f86:	4b2e      	ldr	r3, [pc, #184]	@ (8001040 <MX_TIM5_Init+0x114>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f8c:	4b2c      	ldr	r3, [pc, #176]	@ (8001040 <MX_TIM5_Init+0x114>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000f92:	482b      	ldr	r0, [pc, #172]	@ (8001040 <MX_TIM5_Init+0x114>)
 8000f94:	f003 fe48 	bl	8004c28 <HAL_TIM_Base_Init>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8000f9e:	f000 f8e3 	bl	8001168 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fa2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fa6:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8000fa8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000fac:	4619      	mov	r1, r3
 8000fae:	4824      	ldr	r0, [pc, #144]	@ (8001040 <MX_TIM5_Init+0x114>)
 8000fb0:	f004 f854 	bl	800505c <HAL_TIM_ConfigClockSource>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8000fba:	f000 f8d5 	bl	8001168 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8000fbe:	4820      	ldr	r0, [pc, #128]	@ (8001040 <MX_TIM5_Init+0x114>)
 8000fc0:	f003 fe81 	bl	8004cc6 <HAL_TIM_PWM_Init>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <MX_TIM5_Init+0xa2>
  {
    Error_Handler();
 8000fca:	f000 f8cd 	bl	8001168 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8000fce:	2306      	movs	r3, #6
 8000fd0:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 8000fd6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fda:	4619      	mov	r1, r3
 8000fdc:	4818      	ldr	r0, [pc, #96]	@ (8001040 <MX_TIM5_Init+0x114>)
 8000fde:	f004 f904 	bl	80051ea <HAL_TIM_SlaveConfigSynchro>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_TIM5_Init+0xc0>
  {
    Error_Handler();
 8000fe8:	f000 f8be 	bl	8001168 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fec:	2300      	movs	r3, #0
 8000fee:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000ff0:	2380      	movs	r3, #128	@ 0x80
 8000ff2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000ff4:	f107 031c 	add.w	r3, r7, #28
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4811      	ldr	r0, [pc, #68]	@ (8001040 <MX_TIM5_Init+0x114>)
 8000ffc:	f004 fc9a 	bl	8005934 <HAL_TIMEx_MasterConfigSynchronization>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <MX_TIM5_Init+0xde>
  {
    Error_Handler();
 8001006:	f000 f8af 	bl	8001168 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800100a:	2360      	movs	r3, #96	@ 0x60
 800100c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 336-1;
 800100e:	f240 134f 	movw	r3, #335	@ 0x14f
 8001012:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001014:	2300      	movs	r3, #0
 8001016:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001018:	2300      	movs	r3, #0
 800101a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800101c:	463b      	mov	r3, r7
 800101e:	2208      	movs	r2, #8
 8001020:	4619      	mov	r1, r3
 8001022:	4807      	ldr	r0, [pc, #28]	@ (8001040 <MX_TIM5_Init+0x114>)
 8001024:	f003 ff58 	bl	8004ed8 <HAL_TIM_PWM_ConfigChannel>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <MX_TIM5_Init+0x106>
  {
    Error_Handler();
 800102e:	f000 f89b 	bl	8001168 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001032:	4803      	ldr	r0, [pc, #12]	@ (8001040 <MX_TIM5_Init+0x114>)
 8001034:	f000 faa2 	bl	800157c <HAL_TIM_MspPostInit>

}
 8001038:	bf00      	nop
 800103a:	3748      	adds	r7, #72	@ 0x48
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	20000334 	.word	0x20000334
 8001044:	40000c00 	.word	0x40000c00

08001048 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800104e:	2300      	movs	r3, #0
 8001050:	607b      	str	r3, [r7, #4]
 8001052:	4b0c      	ldr	r3, [pc, #48]	@ (8001084 <MX_DMA_Init+0x3c>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001056:	4a0b      	ldr	r2, [pc, #44]	@ (8001084 <MX_DMA_Init+0x3c>)
 8001058:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800105c:	6313      	str	r3, [r2, #48]	@ 0x30
 800105e:	4b09      	ldr	r3, [pc, #36]	@ (8001084 <MX_DMA_Init+0x3c>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001062:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001066:	607b      	str	r3, [r7, #4]
 8001068:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800106a:	2200      	movs	r2, #0
 800106c:	2100      	movs	r1, #0
 800106e:	2038      	movs	r0, #56	@ 0x38
 8001070:	f001 fa2d 	bl	80024ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001074:	2038      	movs	r0, #56	@ 0x38
 8001076:	f001 fa46 	bl	8002506 <HAL_NVIC_EnableIRQ>

}
 800107a:	bf00      	nop
 800107c:	3708      	adds	r7, #8
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40023800 	.word	0x40023800

08001088 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800108e:	2300      	movs	r3, #0
 8001090:	607b      	str	r3, [r7, #4]
 8001092:	4b10      	ldr	r3, [pc, #64]	@ (80010d4 <MX_GPIO_Init+0x4c>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001096:	4a0f      	ldr	r2, [pc, #60]	@ (80010d4 <MX_GPIO_Init+0x4c>)
 8001098:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800109c:	6313      	str	r3, [r2, #48]	@ 0x30
 800109e:	4b0d      	ldr	r3, [pc, #52]	@ (80010d4 <MX_GPIO_Init+0x4c>)
 80010a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010a6:	607b      	str	r3, [r7, #4]
 80010a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010aa:	2300      	movs	r3, #0
 80010ac:	603b      	str	r3, [r7, #0]
 80010ae:	4b09      	ldr	r3, [pc, #36]	@ (80010d4 <MX_GPIO_Init+0x4c>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b2:	4a08      	ldr	r2, [pc, #32]	@ (80010d4 <MX_GPIO_Init+0x4c>)
 80010b4:	f043 0301 	orr.w	r3, r3, #1
 80010b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ba:	4b06      	ldr	r3, [pc, #24]	@ (80010d4 <MX_GPIO_Init+0x4c>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010be:	f003 0301 	and.w	r3, r3, #1
 80010c2:	603b      	str	r3, [r7, #0]
 80010c4:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80010c6:	bf00      	nop
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	40023800 	.word	0x40023800

080010d8 <HAL_ADC_ConvCpltCallback>:

// Debug counter
static uint32_t callback_count = 0;

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b08c      	sub	sp, #48	@ 0x30
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
    // // DEBUG CALLBACK MESSAGE - SEND THIS IMMEDIATELY - before anything else!
    // uint8_t test[] = "CALLBACK!\r\n";
    // CDC_Transmit_FS(test, sizeof(test)-1);

    callback_count++;
 80010e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001154 <HAL_ADC_ConvCpltCallback+0x7c>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	3301      	adds	r3, #1
 80010e6:	4a1b      	ldr	r2, [pc, #108]	@ (8001154 <HAL_ADC_ConvCpltCallback+0x7c>)
 80010e8:	6013      	str	r3, [r2, #0]
    //     uint8_t test[] = "***NEW_CALLBACK_RUNNING***\r\n";
    //     CDC_Transmit_FS(test, sizeof(test)-1);
    // }

    // Process raw ADC data into a frame with markers and checksum
    CCD_Frame_Status_t status = ccd_data_layer_process_readout(
 80010ea:	491b      	ldr	r1, [pc, #108]	@ (8001158 <HAL_ADC_ConvCpltCallback+0x80>)
 80010ec:	481b      	ldr	r0, [pc, #108]	@ (800115c <HAL_ADC_ConvCpltCallback+0x84>)
 80010ee:	f7ff fab9 	bl	8000664 <ccd_data_layer_process_readout>
 80010f2:	4603      	mov	r3, r0
 80010f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        CCDPixelBuffer,
        &current_frame
    );

    if (status == CCD_FRAME_OK) {
 80010f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d10a      	bne.n	8001116 <HAL_ADC_ConvCpltCallback+0x3e>
            // Only send frame if acquisition is enabled
            if (command_layer_is_acquiring()) {
 8001100:	f7ff fc3e 	bl	8000980 <command_layer_is_acquiring>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d01a      	beq.n	8001140 <HAL_ADC_ConvCpltCallback+0x68>
                CDC_Transmit_FS((uint8_t*)&current_frame, FRAME_TOTAL_SIZE);
 800110a:	f641 41ea 	movw	r1, #7402	@ 0x1cea
 800110e:	4812      	ldr	r0, [pc, #72]	@ (8001158 <HAL_ADC_ConvCpltCallback+0x80>)
 8001110:	f008 f880 	bl	8009214 <CDC_Transmit_FS>
 8001114:	e014      	b.n	8001140 <HAL_ADC_ConvCpltCallback+0x68>
            }
        } else {
            // DIAGNOSTIC: Send error code if frame processing fails
            // Always send error messages (even when not acquiring - important for debugging)
            uint8_t error_msg[32];
            sprintf((char*)error_msg, "FRAME_ERROR: status=%d\r\n", status);
 8001116:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800111a:	f107 030c 	add.w	r3, r7, #12
 800111e:	4910      	ldr	r1, [pc, #64]	@ (8001160 <HAL_ADC_ConvCpltCallback+0x88>)
 8001120:	4618      	mov	r0, r3
 8001122:	f008 fd03 	bl	8009b2c <siprintf>
            CDC_Transmit_FS(error_msg, strlen((char*)error_msg));
 8001126:	f107 030c 	add.w	r3, r7, #12
 800112a:	4618      	mov	r0, r3
 800112c:	f7ff f862 	bl	80001f4 <strlen>
 8001130:	4603      	mov	r3, r0
 8001132:	b29a      	uxth	r2, r3
 8001134:	f107 030c 	add.w	r3, r7, #12
 8001138:	4611      	mov	r1, r2
 800113a:	4618      	mov	r0, r3
 800113c:	f008 f86a 	bl	8009214 <CDC_Transmit_FS>
        }

    // Restart ADC for next frame
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)CCDPixelBuffer, CCDBuffer);
 8001140:	f241 7270 	movw	r2, #6000	@ 0x1770
 8001144:	4905      	ldr	r1, [pc, #20]	@ (800115c <HAL_ADC_ConvCpltCallback+0x84>)
 8001146:	4807      	ldr	r0, [pc, #28]	@ (8001164 <HAL_ADC_ConvCpltCallback+0x8c>)
 8001148:	f000 fd3e 	bl	8001bc8 <HAL_ADC_Start_DMA>
}
 800114c:	bf00      	nop
 800114e:	3730      	adds	r7, #48	@ 0x30
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	20004f48 	.word	0x20004f48
 8001158:	2000325c 	.word	0x2000325c
 800115c:	2000037c 	.word	0x2000037c
 8001160:	0800a6c0 	.word	0x0800a6c0
 8001164:	200001b4 	.word	0x200001b4

08001168 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800116c:	b672      	cpsid	i
}
 800116e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001170:	bf00      	nop
 8001172:	e7fd      	b.n	8001170 <Error_Handler+0x8>

08001174 <ring_buffer_init>:

/**
 * @brief Initialize a ring buffer
 */
void ring_buffer_init(ring_buffer_t *rb, volatile uint8_t *buffer, uint16_t size)
{
 8001174:	b480      	push	{r7}
 8001176:	b085      	sub	sp, #20
 8001178:	af00      	add	r7, sp, #0
 800117a:	60f8      	str	r0, [r7, #12]
 800117c:	60b9      	str	r1, [r7, #8]
 800117e:	4613      	mov	r3, r2
 8001180:	80fb      	strh	r3, [r7, #6]
    rb->buffer = buffer;
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	68ba      	ldr	r2, [r7, #8]
 8001186:	601a      	str	r2, [r3, #0]
    rb->size = size;
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	88fa      	ldrh	r2, [r7, #6]
 800118c:	811a      	strh	r2, [r3, #8]
    rb->head = 0;
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	2200      	movs	r2, #0
 8001192:	809a      	strh	r2, [r3, #4]
    rb->tail = 0;
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	2200      	movs	r2, #0
 8001198:	80da      	strh	r2, [r3, #6]
}
 800119a:	bf00      	nop
 800119c:	3714      	adds	r7, #20
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr

080011a6 <ring_buffer_write>:

/**
 * @brief Write a single byte to the ring buffer
 */
bool ring_buffer_write(ring_buffer_t *rb, uint8_t data)
{
 80011a6:	b480      	push	{r7}
 80011a8:	b085      	sub	sp, #20
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
 80011ae:	460b      	mov	r3, r1
 80011b0:	70fb      	strb	r3, [r7, #3]
    uint16_t next_head = (rb->head + 1) % rb->size;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	889b      	ldrh	r3, [r3, #4]
 80011b6:	b29b      	uxth	r3, r3
 80011b8:	3301      	adds	r3, #1
 80011ba:	687a      	ldr	r2, [r7, #4]
 80011bc:	8912      	ldrh	r2, [r2, #8]
 80011be:	fb93 f1f2 	sdiv	r1, r3, r2
 80011c2:	fb01 f202 	mul.w	r2, r1, r2
 80011c6:	1a9b      	subs	r3, r3, r2
 80011c8:	81fb      	strh	r3, [r7, #14]

    // Check if buffer is full
    if (next_head == rb->tail) {
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	88db      	ldrh	r3, [r3, #6]
 80011ce:	b29b      	uxth	r3, r3
 80011d0:	89fa      	ldrh	r2, [r7, #14]
 80011d2:	429a      	cmp	r2, r3
 80011d4:	d101      	bne.n	80011da <ring_buffer_write+0x34>
        return false;  // Buffer full
 80011d6:	2300      	movs	r3, #0
 80011d8:	e00b      	b.n	80011f2 <ring_buffer_write+0x4c>
    }

    // Write data and advance head
    rb->buffer[rb->head] = data;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	687a      	ldr	r2, [r7, #4]
 80011e0:	8892      	ldrh	r2, [r2, #4]
 80011e2:	b292      	uxth	r2, r2
 80011e4:	4413      	add	r3, r2
 80011e6:	78fa      	ldrb	r2, [r7, #3]
 80011e8:	701a      	strb	r2, [r3, #0]
    rb->head = next_head;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	89fa      	ldrh	r2, [r7, #14]
 80011ee:	809a      	strh	r2, [r3, #4]

    return true;
 80011f0:	2301      	movs	r3, #1
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3714      	adds	r7, #20
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr

080011fe <ring_buffer_read>:

/**
 * @brief Read a single byte from the ring buffer
 */
bool ring_buffer_read(ring_buffer_t *rb, uint8_t *data)
{
 80011fe:	b480      	push	{r7}
 8001200:	b083      	sub	sp, #12
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
 8001206:	6039      	str	r1, [r7, #0]
    // Check if buffer is empty
    if (rb->head == rb->tail) {
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	889b      	ldrh	r3, [r3, #4]
 800120c:	b29a      	uxth	r2, r3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	88db      	ldrh	r3, [r3, #6]
 8001212:	b29b      	uxth	r3, r3
 8001214:	429a      	cmp	r2, r3
 8001216:	d101      	bne.n	800121c <ring_buffer_read+0x1e>
        return false;  // Buffer empty
 8001218:	2300      	movs	r3, #0
 800121a:	e018      	b.n	800124e <ring_buffer_read+0x50>
    }

    // Read data and advance tail
    *data = rb->buffer[rb->tail];
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	88d2      	ldrh	r2, [r2, #6]
 8001224:	b292      	uxth	r2, r2
 8001226:	4413      	add	r3, r2
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	b2da      	uxtb	r2, r3
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	701a      	strb	r2, [r3, #0]
    rb->tail = (rb->tail + 1) % rb->size;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	88db      	ldrh	r3, [r3, #6]
 8001234:	b29b      	uxth	r3, r3
 8001236:	3301      	adds	r3, #1
 8001238:	687a      	ldr	r2, [r7, #4]
 800123a:	8912      	ldrh	r2, [r2, #8]
 800123c:	fb93 f1f2 	sdiv	r1, r3, r2
 8001240:	fb01 f202 	mul.w	r2, r1, r2
 8001244:	1a9b      	subs	r3, r3, r2
 8001246:	b29a      	uxth	r2, r3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	80da      	strh	r2, [r3, #6]

    return true;
 800124c:	2301      	movs	r3, #1
}
 800124e:	4618      	mov	r0, r3
 8001250:	370c      	adds	r7, #12
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr

0800125a <ring_buffer_write_multiple>:

/**
 * @brief Write multiple bytes to the ring buffer
 */
uint16_t ring_buffer_write_multiple(ring_buffer_t *rb, const uint8_t *data, uint16_t length)
{
 800125a:	b580      	push	{r7, lr}
 800125c:	b086      	sub	sp, #24
 800125e:	af00      	add	r7, sp, #0
 8001260:	60f8      	str	r0, [r7, #12]
 8001262:	60b9      	str	r1, [r7, #8]
 8001264:	4613      	mov	r3, r2
 8001266:	80fb      	strh	r3, [r7, #6]
    uint16_t written = 0;
 8001268:	2300      	movs	r3, #0
 800126a:	82fb      	strh	r3, [r7, #22]

    for (uint16_t i = 0; i < length; i++) {
 800126c:	2300      	movs	r3, #0
 800126e:	82bb      	strh	r3, [r7, #20]
 8001270:	e013      	b.n	800129a <ring_buffer_write_multiple+0x40>
        if (!ring_buffer_write(rb, data[i])) {
 8001272:	8abb      	ldrh	r3, [r7, #20]
 8001274:	68ba      	ldr	r2, [r7, #8]
 8001276:	4413      	add	r3, r2
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	4619      	mov	r1, r3
 800127c:	68f8      	ldr	r0, [r7, #12]
 800127e:	f7ff ff92 	bl	80011a6 <ring_buffer_write>
 8001282:	4603      	mov	r3, r0
 8001284:	f083 0301 	eor.w	r3, r3, #1
 8001288:	b2db      	uxtb	r3, r3
 800128a:	2b00      	cmp	r3, #0
 800128c:	d10a      	bne.n	80012a4 <ring_buffer_write_multiple+0x4a>
            break;  // Buffer full, stop writing
        }
        written++;
 800128e:	8afb      	ldrh	r3, [r7, #22]
 8001290:	3301      	adds	r3, #1
 8001292:	82fb      	strh	r3, [r7, #22]
    for (uint16_t i = 0; i < length; i++) {
 8001294:	8abb      	ldrh	r3, [r7, #20]
 8001296:	3301      	adds	r3, #1
 8001298:	82bb      	strh	r3, [r7, #20]
 800129a:	8aba      	ldrh	r2, [r7, #20]
 800129c:	88fb      	ldrh	r3, [r7, #6]
 800129e:	429a      	cmp	r2, r3
 80012a0:	d3e7      	bcc.n	8001272 <ring_buffer_write_multiple+0x18>
 80012a2:	e000      	b.n	80012a6 <ring_buffer_write_multiple+0x4c>
            break;  // Buffer full, stop writing
 80012a4:	bf00      	nop
    }

    return written;
 80012a6:	8afb      	ldrh	r3, [r7, #22]
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3718      	adds	r7, #24
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <ring_buffer_read_multiple>:

/**
 * @brief Read multiple bytes from the ring buffer
 */
uint16_t ring_buffer_read_multiple(ring_buffer_t *rb, uint8_t *data, uint16_t length)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b086      	sub	sp, #24
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60f8      	str	r0, [r7, #12]
 80012b8:	60b9      	str	r1, [r7, #8]
 80012ba:	4613      	mov	r3, r2
 80012bc:	80fb      	strh	r3, [r7, #6]
    uint16_t read_count = 0;
 80012be:	2300      	movs	r3, #0
 80012c0:	82fb      	strh	r3, [r7, #22]

    for (uint16_t i = 0; i < length; i++) {
 80012c2:	2300      	movs	r3, #0
 80012c4:	82bb      	strh	r3, [r7, #20]
 80012c6:	e012      	b.n	80012ee <ring_buffer_read_multiple+0x3e>
        if (!ring_buffer_read(rb, &data[i])) {
 80012c8:	8abb      	ldrh	r3, [r7, #20]
 80012ca:	68ba      	ldr	r2, [r7, #8]
 80012cc:	4413      	add	r3, r2
 80012ce:	4619      	mov	r1, r3
 80012d0:	68f8      	ldr	r0, [r7, #12]
 80012d2:	f7ff ff94 	bl	80011fe <ring_buffer_read>
 80012d6:	4603      	mov	r3, r0
 80012d8:	f083 0301 	eor.w	r3, r3, #1
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d10a      	bne.n	80012f8 <ring_buffer_read_multiple+0x48>
            break;  // Buffer empty, stop reading
        }
        read_count++;
 80012e2:	8afb      	ldrh	r3, [r7, #22]
 80012e4:	3301      	adds	r3, #1
 80012e6:	82fb      	strh	r3, [r7, #22]
    for (uint16_t i = 0; i < length; i++) {
 80012e8:	8abb      	ldrh	r3, [r7, #20]
 80012ea:	3301      	adds	r3, #1
 80012ec:	82bb      	strh	r3, [r7, #20]
 80012ee:	8aba      	ldrh	r2, [r7, #20]
 80012f0:	88fb      	ldrh	r3, [r7, #6]
 80012f2:	429a      	cmp	r2, r3
 80012f4:	d3e8      	bcc.n	80012c8 <ring_buffer_read_multiple+0x18>
 80012f6:	e000      	b.n	80012fa <ring_buffer_read_multiple+0x4a>
            break;  // Buffer empty, stop reading
 80012f8:	bf00      	nop
    }

    return read_count;
 80012fa:	8afb      	ldrh	r3, [r7, #22]
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	3718      	adds	r7, #24
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}

08001304 <ring_buffer_available>:

/**
 * @brief Check how many bytes are available to read
 */
uint16_t ring_buffer_available(ring_buffer_t *rb)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
    if (rb->head >= rb->tail) {
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	889b      	ldrh	r3, [r3, #4]
 8001310:	b29a      	uxth	r2, r3
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	88db      	ldrh	r3, [r3, #6]
 8001316:	b29b      	uxth	r3, r3
 8001318:	429a      	cmp	r2, r3
 800131a:	d308      	bcc.n	800132e <ring_buffer_available+0x2a>
        return rb->head - rb->tail;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	889b      	ldrh	r3, [r3, #4]
 8001320:	b29a      	uxth	r2, r3
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	88db      	ldrh	r3, [r3, #6]
 8001326:	b29b      	uxth	r3, r3
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	b29b      	uxth	r3, r3
 800132c:	e00b      	b.n	8001346 <ring_buffer_available+0x42>
    } else {
        return rb->size - rb->tail + rb->head;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	891a      	ldrh	r2, [r3, #8]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	88db      	ldrh	r3, [r3, #6]
 8001336:	b29b      	uxth	r3, r3
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	b29a      	uxth	r2, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	889b      	ldrh	r3, [r3, #4]
 8001340:	b29b      	uxth	r3, r3
 8001342:	4413      	add	r3, r2
 8001344:	b29b      	uxth	r3, r3
    }
}
 8001346:	4618      	mov	r0, r3
 8001348:	370c      	adds	r7, #12
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr

08001352 <ring_buffer_is_empty>:

/**
 * @brief Check if buffer is empty
 */
bool ring_buffer_is_empty(ring_buffer_t *rb)
{
 8001352:	b480      	push	{r7}
 8001354:	b083      	sub	sp, #12
 8001356:	af00      	add	r7, sp, #0
 8001358:	6078      	str	r0, [r7, #4]
    return (rb->head == rb->tail);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	889b      	ldrh	r3, [r3, #4]
 800135e:	b29a      	uxth	r2, r3
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	88db      	ldrh	r3, [r3, #6]
 8001364:	b29b      	uxth	r3, r3
 8001366:	429a      	cmp	r2, r3
 8001368:	bf0c      	ite	eq
 800136a:	2301      	moveq	r3, #1
 800136c:	2300      	movne	r3, #0
 800136e:	b2db      	uxtb	r3, r3
}
 8001370:	4618      	mov	r0, r3
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137a:	4770      	bx	lr

0800137c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001382:	2300      	movs	r3, #0
 8001384:	607b      	str	r3, [r7, #4]
 8001386:	4b10      	ldr	r3, [pc, #64]	@ (80013c8 <HAL_MspInit+0x4c>)
 8001388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800138a:	4a0f      	ldr	r2, [pc, #60]	@ (80013c8 <HAL_MspInit+0x4c>)
 800138c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001390:	6453      	str	r3, [r2, #68]	@ 0x44
 8001392:	4b0d      	ldr	r3, [pc, #52]	@ (80013c8 <HAL_MspInit+0x4c>)
 8001394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001396:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800139a:	607b      	str	r3, [r7, #4]
 800139c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800139e:	2300      	movs	r3, #0
 80013a0:	603b      	str	r3, [r7, #0]
 80013a2:	4b09      	ldr	r3, [pc, #36]	@ (80013c8 <HAL_MspInit+0x4c>)
 80013a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013a6:	4a08      	ldr	r2, [pc, #32]	@ (80013c8 <HAL_MspInit+0x4c>)
 80013a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ae:	4b06      	ldr	r3, [pc, #24]	@ (80013c8 <HAL_MspInit+0x4c>)
 80013b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013b6:	603b      	str	r3, [r7, #0]
 80013b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013ba:	bf00      	nop
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	40023800 	.word	0x40023800

080013cc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b08a      	sub	sp, #40	@ 0x28
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d4:	f107 0314 	add.w	r3, r7, #20
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	605a      	str	r2, [r3, #4]
 80013de:	609a      	str	r2, [r3, #8]
 80013e0:	60da      	str	r2, [r3, #12]
 80013e2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a2e      	ldr	r2, [pc, #184]	@ (80014a4 <HAL_ADC_MspInit+0xd8>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d156      	bne.n	800149c <HAL_ADC_MspInit+0xd0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80013ee:	2300      	movs	r3, #0
 80013f0:	613b      	str	r3, [r7, #16]
 80013f2:	4b2d      	ldr	r3, [pc, #180]	@ (80014a8 <HAL_ADC_MspInit+0xdc>)
 80013f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013f6:	4a2c      	ldr	r2, [pc, #176]	@ (80014a8 <HAL_ADC_MspInit+0xdc>)
 80013f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80013fe:	4b2a      	ldr	r3, [pc, #168]	@ (80014a8 <HAL_ADC_MspInit+0xdc>)
 8001400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001402:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001406:	613b      	str	r3, [r7, #16]
 8001408:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	60fb      	str	r3, [r7, #12]
 800140e:	4b26      	ldr	r3, [pc, #152]	@ (80014a8 <HAL_ADC_MspInit+0xdc>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001412:	4a25      	ldr	r2, [pc, #148]	@ (80014a8 <HAL_ADC_MspInit+0xdc>)
 8001414:	f043 0301 	orr.w	r3, r3, #1
 8001418:	6313      	str	r3, [r2, #48]	@ 0x30
 800141a:	4b23      	ldr	r3, [pc, #140]	@ (80014a8 <HAL_ADC_MspInit+0xdc>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141e:	f003 0301 	and.w	r3, r3, #1
 8001422:	60fb      	str	r3, [r7, #12]
 8001424:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001426:	2308      	movs	r3, #8
 8001428:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800142a:	2303      	movs	r3, #3
 800142c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142e:	2300      	movs	r3, #0
 8001430:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001432:	f107 0314 	add.w	r3, r7, #20
 8001436:	4619      	mov	r1, r3
 8001438:	481c      	ldr	r0, [pc, #112]	@ (80014ac <HAL_ADC_MspInit+0xe0>)
 800143a:	f001 fbef 	bl	8002c1c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800143e:	4b1c      	ldr	r3, [pc, #112]	@ (80014b0 <HAL_ADC_MspInit+0xe4>)
 8001440:	4a1c      	ldr	r2, [pc, #112]	@ (80014b4 <HAL_ADC_MspInit+0xe8>)
 8001442:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001444:	4b1a      	ldr	r3, [pc, #104]	@ (80014b0 <HAL_ADC_MspInit+0xe4>)
 8001446:	2200      	movs	r2, #0
 8001448:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800144a:	4b19      	ldr	r3, [pc, #100]	@ (80014b0 <HAL_ADC_MspInit+0xe4>)
 800144c:	2200      	movs	r2, #0
 800144e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001450:	4b17      	ldr	r3, [pc, #92]	@ (80014b0 <HAL_ADC_MspInit+0xe4>)
 8001452:	2200      	movs	r2, #0
 8001454:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001456:	4b16      	ldr	r3, [pc, #88]	@ (80014b0 <HAL_ADC_MspInit+0xe4>)
 8001458:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800145c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800145e:	4b14      	ldr	r3, [pc, #80]	@ (80014b0 <HAL_ADC_MspInit+0xe4>)
 8001460:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001464:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001466:	4b12      	ldr	r3, [pc, #72]	@ (80014b0 <HAL_ADC_MspInit+0xe4>)
 8001468:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800146c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800146e:	4b10      	ldr	r3, [pc, #64]	@ (80014b0 <HAL_ADC_MspInit+0xe4>)
 8001470:	2200      	movs	r2, #0
 8001472:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001474:	4b0e      	ldr	r3, [pc, #56]	@ (80014b0 <HAL_ADC_MspInit+0xe4>)
 8001476:	2200      	movs	r2, #0
 8001478:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800147a:	4b0d      	ldr	r3, [pc, #52]	@ (80014b0 <HAL_ADC_MspInit+0xe4>)
 800147c:	2200      	movs	r2, #0
 800147e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001480:	480b      	ldr	r0, [pc, #44]	@ (80014b0 <HAL_ADC_MspInit+0xe4>)
 8001482:	f001 f85b 	bl	800253c <HAL_DMA_Init>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 800148c:	f7ff fe6c 	bl	8001168 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	4a07      	ldr	r2, [pc, #28]	@ (80014b0 <HAL_ADC_MspInit+0xe4>)
 8001494:	639a      	str	r2, [r3, #56]	@ 0x38
 8001496:	4a06      	ldr	r2, [pc, #24]	@ (80014b0 <HAL_ADC_MspInit+0xe4>)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800149c:	bf00      	nop
 800149e:	3728      	adds	r7, #40	@ 0x28
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	40012000 	.word	0x40012000
 80014a8:	40023800 	.word	0x40023800
 80014ac:	40020000 	.word	0x40020000
 80014b0:	200001fc 	.word	0x200001fc
 80014b4:	40026410 	.word	0x40026410

080014b8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b087      	sub	sp, #28
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80014c8:	d10e      	bne.n	80014e8 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80014ca:	2300      	movs	r3, #0
 80014cc:	617b      	str	r3, [r7, #20]
 80014ce:	4b27      	ldr	r3, [pc, #156]	@ (800156c <HAL_TIM_Base_MspInit+0xb4>)
 80014d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d2:	4a26      	ldr	r2, [pc, #152]	@ (800156c <HAL_TIM_Base_MspInit+0xb4>)
 80014d4:	f043 0301 	orr.w	r3, r3, #1
 80014d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80014da:	4b24      	ldr	r3, [pc, #144]	@ (800156c <HAL_TIM_Base_MspInit+0xb4>)
 80014dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014de:	f003 0301 	and.w	r3, r3, #1
 80014e2:	617b      	str	r3, [r7, #20]
 80014e4:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 80014e6:	e03a      	b.n	800155e <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM3)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a20      	ldr	r2, [pc, #128]	@ (8001570 <HAL_TIM_Base_MspInit+0xb8>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d10e      	bne.n	8001510 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	613b      	str	r3, [r7, #16]
 80014f6:	4b1d      	ldr	r3, [pc, #116]	@ (800156c <HAL_TIM_Base_MspInit+0xb4>)
 80014f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fa:	4a1c      	ldr	r2, [pc, #112]	@ (800156c <HAL_TIM_Base_MspInit+0xb4>)
 80014fc:	f043 0302 	orr.w	r3, r3, #2
 8001500:	6413      	str	r3, [r2, #64]	@ 0x40
 8001502:	4b1a      	ldr	r3, [pc, #104]	@ (800156c <HAL_TIM_Base_MspInit+0xb4>)
 8001504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001506:	f003 0302 	and.w	r3, r3, #2
 800150a:	613b      	str	r3, [r7, #16]
 800150c:	693b      	ldr	r3, [r7, #16]
}
 800150e:	e026      	b.n	800155e <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM4)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a17      	ldr	r2, [pc, #92]	@ (8001574 <HAL_TIM_Base_MspInit+0xbc>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d10e      	bne.n	8001538 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	4b13      	ldr	r3, [pc, #76]	@ (800156c <HAL_TIM_Base_MspInit+0xb4>)
 8001520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001522:	4a12      	ldr	r2, [pc, #72]	@ (800156c <HAL_TIM_Base_MspInit+0xb4>)
 8001524:	f043 0304 	orr.w	r3, r3, #4
 8001528:	6413      	str	r3, [r2, #64]	@ 0x40
 800152a:	4b10      	ldr	r3, [pc, #64]	@ (800156c <HAL_TIM_Base_MspInit+0xb4>)
 800152c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800152e:	f003 0304 	and.w	r3, r3, #4
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	68fb      	ldr	r3, [r7, #12]
}
 8001536:	e012      	b.n	800155e <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM5)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a0e      	ldr	r2, [pc, #56]	@ (8001578 <HAL_TIM_Base_MspInit+0xc0>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d10d      	bne.n	800155e <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001542:	2300      	movs	r3, #0
 8001544:	60bb      	str	r3, [r7, #8]
 8001546:	4b09      	ldr	r3, [pc, #36]	@ (800156c <HAL_TIM_Base_MspInit+0xb4>)
 8001548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800154a:	4a08      	ldr	r2, [pc, #32]	@ (800156c <HAL_TIM_Base_MspInit+0xb4>)
 800154c:	f043 0308 	orr.w	r3, r3, #8
 8001550:	6413      	str	r3, [r2, #64]	@ 0x40
 8001552:	4b06      	ldr	r3, [pc, #24]	@ (800156c <HAL_TIM_Base_MspInit+0xb4>)
 8001554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001556:	f003 0308 	and.w	r3, r3, #8
 800155a:	60bb      	str	r3, [r7, #8]
 800155c:	68bb      	ldr	r3, [r7, #8]
}
 800155e:	bf00      	nop
 8001560:	371c      	adds	r7, #28
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	40023800 	.word	0x40023800
 8001570:	40000400 	.word	0x40000400
 8001574:	40000800 	.word	0x40000800
 8001578:	40000c00 	.word	0x40000c00

0800157c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b08a      	sub	sp, #40	@ 0x28
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001584:	f107 0314 	add.w	r3, r7, #20
 8001588:	2200      	movs	r2, #0
 800158a:	601a      	str	r2, [r3, #0]
 800158c:	605a      	str	r2, [r3, #4]
 800158e:	609a      	str	r2, [r3, #8]
 8001590:	60da      	str	r2, [r3, #12]
 8001592:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800159c:	d11e      	bne.n	80015dc <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800159e:	2300      	movs	r3, #0
 80015a0:	613b      	str	r3, [r7, #16]
 80015a2:	4b34      	ldr	r3, [pc, #208]	@ (8001674 <HAL_TIM_MspPostInit+0xf8>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a6:	4a33      	ldr	r2, [pc, #204]	@ (8001674 <HAL_TIM_MspPostInit+0xf8>)
 80015a8:	f043 0301 	orr.w	r3, r3, #1
 80015ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ae:	4b31      	ldr	r3, [pc, #196]	@ (8001674 <HAL_TIM_MspPostInit+0xf8>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b2:	f003 0301 	and.w	r3, r3, #1
 80015b6:	613b      	str	r3, [r7, #16]
 80015b8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015ba:	2301      	movs	r3, #1
 80015bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015be:	2302      	movs	r3, #2
 80015c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c6:	2300      	movs	r3, #0
 80015c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80015ca:	2301      	movs	r3, #1
 80015cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ce:	f107 0314 	add.w	r3, r7, #20
 80015d2:	4619      	mov	r1, r3
 80015d4:	4828      	ldr	r0, [pc, #160]	@ (8001678 <HAL_TIM_MspPostInit+0xfc>)
 80015d6:	f001 fb21 	bl	8002c1c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80015da:	e046      	b.n	800166a <HAL_TIM_MspPostInit+0xee>
  else if(htim->Instance==TIM3)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a26      	ldr	r2, [pc, #152]	@ (800167c <HAL_TIM_MspPostInit+0x100>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d11e      	bne.n	8001624 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e6:	2300      	movs	r3, #0
 80015e8:	60fb      	str	r3, [r7, #12]
 80015ea:	4b22      	ldr	r3, [pc, #136]	@ (8001674 <HAL_TIM_MspPostInit+0xf8>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ee:	4a21      	ldr	r2, [pc, #132]	@ (8001674 <HAL_TIM_MspPostInit+0xf8>)
 80015f0:	f043 0301 	orr.w	r3, r3, #1
 80015f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001674 <HAL_TIM_MspPostInit+0xf8>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fa:	f003 0301 	and.w	r3, r3, #1
 80015fe:	60fb      	str	r3, [r7, #12]
 8001600:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001602:	2340      	movs	r3, #64	@ 0x40
 8001604:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001606:	2302      	movs	r3, #2
 8001608:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160a:	2300      	movs	r3, #0
 800160c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160e:	2300      	movs	r3, #0
 8001610:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001612:	2302      	movs	r3, #2
 8001614:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001616:	f107 0314 	add.w	r3, r7, #20
 800161a:	4619      	mov	r1, r3
 800161c:	4816      	ldr	r0, [pc, #88]	@ (8001678 <HAL_TIM_MspPostInit+0xfc>)
 800161e:	f001 fafd 	bl	8002c1c <HAL_GPIO_Init>
}
 8001622:	e022      	b.n	800166a <HAL_TIM_MspPostInit+0xee>
  else if(htim->Instance==TIM5)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a15      	ldr	r2, [pc, #84]	@ (8001680 <HAL_TIM_MspPostInit+0x104>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d11d      	bne.n	800166a <HAL_TIM_MspPostInit+0xee>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800162e:	2300      	movs	r3, #0
 8001630:	60bb      	str	r3, [r7, #8]
 8001632:	4b10      	ldr	r3, [pc, #64]	@ (8001674 <HAL_TIM_MspPostInit+0xf8>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001636:	4a0f      	ldr	r2, [pc, #60]	@ (8001674 <HAL_TIM_MspPostInit+0xf8>)
 8001638:	f043 0301 	orr.w	r3, r3, #1
 800163c:	6313      	str	r3, [r2, #48]	@ 0x30
 800163e:	4b0d      	ldr	r3, [pc, #52]	@ (8001674 <HAL_TIM_MspPostInit+0xf8>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001642:	f003 0301 	and.w	r3, r3, #1
 8001646:	60bb      	str	r3, [r7, #8]
 8001648:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800164a:	2304      	movs	r3, #4
 800164c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164e:	2302      	movs	r3, #2
 8001650:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001652:	2300      	movs	r3, #0
 8001654:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001656:	2300      	movs	r3, #0
 8001658:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800165a:	2302      	movs	r3, #2
 800165c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800165e:	f107 0314 	add.w	r3, r7, #20
 8001662:	4619      	mov	r1, r3
 8001664:	4804      	ldr	r0, [pc, #16]	@ (8001678 <HAL_TIM_MspPostInit+0xfc>)
 8001666:	f001 fad9 	bl	8002c1c <HAL_GPIO_Init>
}
 800166a:	bf00      	nop
 800166c:	3728      	adds	r7, #40	@ 0x28
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	40023800 	.word	0x40023800
 8001678:	40020000 	.word	0x40020000
 800167c:	40000400 	.word	0x40000400
 8001680:	40000c00 	.word	0x40000c00

08001684 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001688:	bf00      	nop
 800168a:	e7fd      	b.n	8001688 <NMI_Handler+0x4>

0800168c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001690:	bf00      	nop
 8001692:	e7fd      	b.n	8001690 <HardFault_Handler+0x4>

08001694 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001698:	bf00      	nop
 800169a:	e7fd      	b.n	8001698 <MemManage_Handler+0x4>

0800169c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016a0:	bf00      	nop
 80016a2:	e7fd      	b.n	80016a0 <BusFault_Handler+0x4>

080016a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016a8:	bf00      	nop
 80016aa:	e7fd      	b.n	80016a8 <UsageFault_Handler+0x4>

080016ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016b0:	bf00      	nop
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr

080016ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016ba:	b480      	push	{r7}
 80016bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016be:	bf00      	nop
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr

080016c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016cc:	bf00      	nop
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr

080016d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016d6:	b580      	push	{r7, lr}
 80016d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016da:	f000 f9ed 	bl	8001ab8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
	...

080016e4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80016e8:	4802      	ldr	r0, [pc, #8]	@ (80016f4 <DMA2_Stream0_IRQHandler+0x10>)
 80016ea:	f001 f82d 	bl	8002748 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	200001fc 	.word	0x200001fc

080016f8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80016fc:	4802      	ldr	r0, [pc, #8]	@ (8001708 <OTG_FS_IRQHandler+0x10>)
 80016fe:	f001 fd55 	bl	80031ac <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20009fa0 	.word	0x20009fa0

0800170c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b086      	sub	sp, #24
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001714:	4a14      	ldr	r2, [pc, #80]	@ (8001768 <_sbrk+0x5c>)
 8001716:	4b15      	ldr	r3, [pc, #84]	@ (800176c <_sbrk+0x60>)
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001720:	4b13      	ldr	r3, [pc, #76]	@ (8001770 <_sbrk+0x64>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d102      	bne.n	800172e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001728:	4b11      	ldr	r3, [pc, #68]	@ (8001770 <_sbrk+0x64>)
 800172a:	4a12      	ldr	r2, [pc, #72]	@ (8001774 <_sbrk+0x68>)
 800172c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800172e:	4b10      	ldr	r3, [pc, #64]	@ (8001770 <_sbrk+0x64>)
 8001730:	681a      	ldr	r2, [r3, #0]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4413      	add	r3, r2
 8001736:	693a      	ldr	r2, [r7, #16]
 8001738:	429a      	cmp	r2, r3
 800173a:	d207      	bcs.n	800174c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800173c:	f008 faca 	bl	8009cd4 <__errno>
 8001740:	4603      	mov	r3, r0
 8001742:	220c      	movs	r2, #12
 8001744:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001746:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800174a:	e009      	b.n	8001760 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800174c:	4b08      	ldr	r3, [pc, #32]	@ (8001770 <_sbrk+0x64>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001752:	4b07      	ldr	r3, [pc, #28]	@ (8001770 <_sbrk+0x64>)
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4413      	add	r3, r2
 800175a:	4a05      	ldr	r2, [pc, #20]	@ (8001770 <_sbrk+0x64>)
 800175c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800175e:	68fb      	ldr	r3, [r7, #12]
}
 8001760:	4618      	mov	r0, r3
 8001762:	3718      	adds	r7, #24
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	20010000 	.word	0x20010000
 800176c:	00000400 	.word	0x00000400
 8001770:	20004f4c 	.word	0x20004f4c
 8001774:	2000a7f0 	.word	0x2000a7f0

08001778 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800177c:	4b06      	ldr	r3, [pc, #24]	@ (8001798 <SystemInit+0x20>)
 800177e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001782:	4a05      	ldr	r2, [pc, #20]	@ (8001798 <SystemInit+0x20>)
 8001784:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001788:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800178c:	bf00      	nop
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	e000ed00 	.word	0xe000ed00

0800179c <usb_transport_init>:

/**
 * @brief Initialize the USB transport layer
 */
void usb_transport_init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
    // Initialize ring buffers
    ring_buffer_init(&rx_ring_buffer, rx_buffer_storage, USB_RX_BUFFER_SIZE);
 80017a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017a4:	4908      	ldr	r1, [pc, #32]	@ (80017c8 <usb_transport_init+0x2c>)
 80017a6:	4809      	ldr	r0, [pc, #36]	@ (80017cc <usb_transport_init+0x30>)
 80017a8:	f7ff fce4 	bl	8001174 <ring_buffer_init>
    ring_buffer_init(&tx_ring_buffer, tx_buffer_storage, USB_TX_BUFFER_SIZE);
 80017ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017b0:	4907      	ldr	r1, [pc, #28]	@ (80017d0 <usb_transport_init+0x34>)
 80017b2:	4808      	ldr	r0, [pc, #32]	@ (80017d4 <usb_transport_init+0x38>)
 80017b4:	f7ff fcde 	bl	8001174 <ring_buffer_init>

    tx_in_progress = false;
 80017b8:	4b07      	ldr	r3, [pc, #28]	@ (80017d8 <usb_transport_init+0x3c>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	701a      	strb	r2, [r3, #0]

    // Reset statistics
    usb_transport_reset_stats();
 80017be:	f000 f8e9 	bl	8001994 <usb_transport_reset_stats>
}
 80017c2:	bf00      	nop
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	20004f50 	.word	0x20004f50
 80017cc:	20005250 	.word	0x20005250
 80017d0:	20005050 	.word	0x20005050
 80017d4:	2000525c 	.word	0x2000525c
 80017d8:	20005268 	.word	0x20005268

080017dc <usb_transport_process>:

/**
 * @brief Process USB transport (call from main loop)
 */
void usb_transport_process(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
    // Try to flush TX buffer if not already transmitting
    if (!tx_in_progress && !ring_buffer_is_empty(&tx_ring_buffer)) {
 80017e0:	4b0a      	ldr	r3, [pc, #40]	@ (800180c <usb_transport_process+0x30>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	f083 0301 	eor.w	r3, r3, #1
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d00a      	beq.n	8001806 <usb_transport_process+0x2a>
 80017f0:	4807      	ldr	r0, [pc, #28]	@ (8001810 <usb_transport_process+0x34>)
 80017f2:	f7ff fdae 	bl	8001352 <ring_buffer_is_empty>
 80017f6:	4603      	mov	r3, r0
 80017f8:	f083 0301 	eor.w	r3, r3, #1
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <usb_transport_process+0x2a>
        tx_flush();
 8001802:	f000 f87f 	bl	8001904 <tx_flush>
    }
}
 8001806:	bf00      	nop
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	20005268 	.word	0x20005268
 8001810:	2000525c 	.word	0x2000525c

08001814 <usb_transport_available>:

/**
 * @brief Check if data is available to read
 */
uint16_t usb_transport_available(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
    return ring_buffer_available(&rx_ring_buffer);
 8001818:	4802      	ldr	r0, [pc, #8]	@ (8001824 <usb_transport_available+0x10>)
 800181a:	f7ff fd73 	bl	8001304 <ring_buffer_available>
 800181e:	4603      	mov	r3, r0
}
 8001820:	4618      	mov	r0, r3
 8001822:	bd80      	pop	{r7, pc}
 8001824:	20005250 	.word	0x20005250

08001828 <usb_transport_read_byte>:

/**
 * @brief Read a single byte from RX buffer
 */
bool usb_transport_read_byte(uint8_t *data)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
    return ring_buffer_read(&rx_ring_buffer, data);
 8001830:	6879      	ldr	r1, [r7, #4]
 8001832:	4804      	ldr	r0, [pc, #16]	@ (8001844 <usb_transport_read_byte+0x1c>)
 8001834:	f7ff fce3 	bl	80011fe <ring_buffer_read>
 8001838:	4603      	mov	r3, r0
}
 800183a:	4618      	mov	r0, r3
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	20005250 	.word	0x20005250

08001848 <usb_transport_write>:

/**
 * @brief Write multiple bytes to TX buffer
 */
uint16_t usb_transport_write(const uint8_t *buffer, uint16_t length)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	460b      	mov	r3, r1
 8001852:	807b      	strh	r3, [r7, #2]
    uint16_t written = ring_buffer_write_multiple(&tx_ring_buffer, buffer, length);
 8001854:	887b      	ldrh	r3, [r7, #2]
 8001856:	461a      	mov	r2, r3
 8001858:	6879      	ldr	r1, [r7, #4]
 800185a:	480c      	ldr	r0, [pc, #48]	@ (800188c <usb_transport_write+0x44>)
 800185c:	f7ff fcfd 	bl	800125a <ring_buffer_write_multiple>
 8001860:	4603      	mov	r3, r0
 8001862:	81fb      	strh	r3, [r7, #14]

    stats.tx_bytes_total += written;
 8001864:	4b0a      	ldr	r3, [pc, #40]	@ (8001890 <usb_transport_write+0x48>)
 8001866:	685a      	ldr	r2, [r3, #4]
 8001868:	89fb      	ldrh	r3, [r7, #14]
 800186a:	4413      	add	r3, r2
 800186c:	4a08      	ldr	r2, [pc, #32]	@ (8001890 <usb_transport_write+0x48>)
 800186e:	6053      	str	r3, [r2, #4]

    if (written < length) {
 8001870:	89fa      	ldrh	r2, [r7, #14]
 8001872:	887b      	ldrh	r3, [r7, #2]
 8001874:	429a      	cmp	r2, r3
 8001876:	d204      	bcs.n	8001882 <usb_transport_write+0x3a>
        stats.tx_overflow_count++;
 8001878:	4b05      	ldr	r3, [pc, #20]	@ (8001890 <usb_transport_write+0x48>)
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	3301      	adds	r3, #1
 800187e:	4a04      	ldr	r2, [pc, #16]	@ (8001890 <usb_transport_write+0x48>)
 8001880:	60d3      	str	r3, [r2, #12]
    }

    return written;
 8001882:	89fb      	ldrh	r3, [r7, #14]
}
 8001884:	4618      	mov	r0, r3
 8001886:	3710      	adds	r7, #16
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	2000525c 	.word	0x2000525c
 8001890:	2000526c 	.word	0x2000526c

08001894 <usb_transport_write_string>:

/**
 * @brief Write a null-terminated string
 */
uint16_t usb_transport_write_string(const char *str)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
    return usb_transport_write((const uint8_t*)str, strlen(str));
 800189c:	6878      	ldr	r0, [r7, #4]
 800189e:	f7fe fca9 	bl	80001f4 <strlen>
 80018a2:	4603      	mov	r3, r0
 80018a4:	b29b      	uxth	r3, r3
 80018a6:	4619      	mov	r1, r3
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f7ff ffcd 	bl	8001848 <usb_transport_write>
 80018ae:	4603      	mov	r3, r0
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3708      	adds	r7, #8
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <usb_transport_rx_callback>:

/**
 * @brief Called by USB CDC receive callback
 */
void usb_transport_rx_callback(uint8_t *buffer, uint32_t length)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	6039      	str	r1, [r7, #0]
    // Write received data to ring buffer
    uint16_t written = ring_buffer_write_multiple(&rx_ring_buffer, buffer, (uint16_t)length);
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	b29b      	uxth	r3, r3
 80018c6:	461a      	mov	r2, r3
 80018c8:	6879      	ldr	r1, [r7, #4]
 80018ca:	480c      	ldr	r0, [pc, #48]	@ (80018fc <usb_transport_rx_callback+0x44>)
 80018cc:	f7ff fcc5 	bl	800125a <ring_buffer_write_multiple>
 80018d0:	4603      	mov	r3, r0
 80018d2:	81fb      	strh	r3, [r7, #14]

    stats.rx_bytes_total += written;
 80018d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001900 <usb_transport_rx_callback+0x48>)
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	89fb      	ldrh	r3, [r7, #14]
 80018da:	4413      	add	r3, r2
 80018dc:	4a08      	ldr	r2, [pc, #32]	@ (8001900 <usb_transport_rx_callback+0x48>)
 80018de:	6013      	str	r3, [r2, #0]

    if (written < length) {
 80018e0:	89fb      	ldrh	r3, [r7, #14]
 80018e2:	683a      	ldr	r2, [r7, #0]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d904      	bls.n	80018f2 <usb_transport_rx_callback+0x3a>
        stats.rx_overflow_count++;
 80018e8:	4b05      	ldr	r3, [pc, #20]	@ (8001900 <usb_transport_rx_callback+0x48>)
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	3301      	adds	r3, #1
 80018ee:	4a04      	ldr	r2, [pc, #16]	@ (8001900 <usb_transport_rx_callback+0x48>)
 80018f0:	6093      	str	r3, [r2, #8]
    }
}
 80018f2:	bf00      	nop
 80018f4:	3710      	adds	r7, #16
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	20005250 	.word	0x20005250
 8001900:	2000526c 	.word	0x2000526c

08001904 <tx_flush>:

/**
 * @brief Flush TX buffer to USB (private function)
 */
static void tx_flush(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
    if (tx_in_progress) {
 800190a:	4b19      	ldr	r3, [pc, #100]	@ (8001970 <tx_flush+0x6c>)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	b2db      	uxtb	r3, r3
 8001910:	2b00      	cmp	r3, #0
 8001912:	d127      	bne.n	8001964 <tx_flush+0x60>
        return;  // Already transmitting
    }

    // Determine how many bytes to send
    uint16_t available = ring_buffer_available(&tx_ring_buffer);
 8001914:	4817      	ldr	r0, [pc, #92]	@ (8001974 <tx_flush+0x70>)
 8001916:	f7ff fcf5 	bl	8001304 <ring_buffer_available>
 800191a:	4603      	mov	r3, r0
 800191c:	80fb      	strh	r3, [r7, #6]

    if (available == 0) {
 800191e:	88fb      	ldrh	r3, [r7, #6]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d021      	beq.n	8001968 <tx_flush+0x64>
        return;  // Nothing to send
    }

    // Limit to reasonable packet size (USB CDC typically uses 64 byte packets)
    uint16_t to_send = (available > 64) ? 64 : available;
 8001924:	88fb      	ldrh	r3, [r7, #6]
 8001926:	2b40      	cmp	r3, #64	@ 0x40
 8001928:	bf28      	it	cs
 800192a:	2340      	movcs	r3, #64	@ 0x40
 800192c:	80bb      	strh	r3, [r7, #4]

    // Copy data from ring buffer to temporary buffer
    static uint8_t temp_buffer[64];
    uint16_t read_count = ring_buffer_read_multiple(&tx_ring_buffer, temp_buffer, to_send);
 800192e:	88bb      	ldrh	r3, [r7, #4]
 8001930:	461a      	mov	r2, r3
 8001932:	4911      	ldr	r1, [pc, #68]	@ (8001978 <tx_flush+0x74>)
 8001934:	480f      	ldr	r0, [pc, #60]	@ (8001974 <tx_flush+0x70>)
 8001936:	f7ff fcbb 	bl	80012b0 <ring_buffer_read_multiple>
 800193a:	4603      	mov	r3, r0
 800193c:	807b      	strh	r3, [r7, #2]

    // Send via USB CDC
    if (CDC_Transmit_FS(temp_buffer, read_count) == USBD_OK) {
 800193e:	887b      	ldrh	r3, [r7, #2]
 8001940:	4619      	mov	r1, r3
 8001942:	480d      	ldr	r0, [pc, #52]	@ (8001978 <tx_flush+0x74>)
 8001944:	f007 fc66 	bl	8009214 <CDC_Transmit_FS>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d103      	bne.n	8001956 <tx_flush+0x52>
        tx_in_progress = true;
 800194e:	4b08      	ldr	r3, [pc, #32]	@ (8001970 <tx_flush+0x6c>)
 8001950:	2201      	movs	r2, #1
 8001952:	701a      	strb	r2, [r3, #0]
 8001954:	e009      	b.n	800196a <tx_flush+0x66>
    } else {
        // Failed to send - put data back in ring buffer
        // (This is a simplification - in production might want better error handling)
        ring_buffer_write_multiple(&tx_ring_buffer, temp_buffer, read_count);
 8001956:	887b      	ldrh	r3, [r7, #2]
 8001958:	461a      	mov	r2, r3
 800195a:	4907      	ldr	r1, [pc, #28]	@ (8001978 <tx_flush+0x74>)
 800195c:	4805      	ldr	r0, [pc, #20]	@ (8001974 <tx_flush+0x70>)
 800195e:	f7ff fc7c 	bl	800125a <ring_buffer_write_multiple>
 8001962:	e002      	b.n	800196a <tx_flush+0x66>
        return;  // Already transmitting
 8001964:	bf00      	nop
 8001966:	e000      	b.n	800196a <tx_flush+0x66>
        return;  // Nothing to send
 8001968:	bf00      	nop
    }
}
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	20005268 	.word	0x20005268
 8001974:	2000525c 	.word	0x2000525c
 8001978:	2000527c 	.word	0x2000527c

0800197c <usb_transport_tx_complete_callback>:

/**
 * @brief Transmission complete callback (to be called from USB CDC)
 */
void usb_transport_tx_complete_callback(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
    tx_in_progress = false;
 8001980:	4b03      	ldr	r3, [pc, #12]	@ (8001990 <usb_transport_tx_complete_callback+0x14>)
 8001982:	2200      	movs	r2, #0
 8001984:	701a      	strb	r2, [r3, #0]
}
 8001986:	bf00      	nop
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr
 8001990:	20005268 	.word	0x20005268

08001994 <usb_transport_reset_stats>:

/**
 * @brief Reset statistics
 */
void usb_transport_reset_stats(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
    stats.rx_bytes_total = 0;
 8001998:	4b08      	ldr	r3, [pc, #32]	@ (80019bc <usb_transport_reset_stats+0x28>)
 800199a:	2200      	movs	r2, #0
 800199c:	601a      	str	r2, [r3, #0]
    stats.tx_bytes_total = 0;
 800199e:	4b07      	ldr	r3, [pc, #28]	@ (80019bc <usb_transport_reset_stats+0x28>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	605a      	str	r2, [r3, #4]
    stats.rx_overflow_count = 0;
 80019a4:	4b05      	ldr	r3, [pc, #20]	@ (80019bc <usb_transport_reset_stats+0x28>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	609a      	str	r2, [r3, #8]
    stats.tx_overflow_count = 0;
 80019aa:	4b04      	ldr	r3, [pc, #16]	@ (80019bc <usb_transport_reset_stats+0x28>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	60da      	str	r2, [r3, #12]
}
 80019b0:	bf00      	nop
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	2000526c 	.word	0x2000526c

080019c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80019c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019f8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80019c4:	f7ff fed8 	bl	8001778 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80019c8:	480c      	ldr	r0, [pc, #48]	@ (80019fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019ca:	490d      	ldr	r1, [pc, #52]	@ (8001a00 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001a04 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019d0:	e002      	b.n	80019d8 <LoopCopyDataInit>

080019d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019d6:	3304      	adds	r3, #4

080019d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019dc:	d3f9      	bcc.n	80019d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019de:	4a0a      	ldr	r2, [pc, #40]	@ (8001a08 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019e0:	4c0a      	ldr	r4, [pc, #40]	@ (8001a0c <LoopFillZerobss+0x22>)
  movs r3, #0
 80019e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019e4:	e001      	b.n	80019ea <LoopFillZerobss>

080019e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019e8:	3204      	adds	r2, #4

080019ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019ec:	d3fb      	bcc.n	80019e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019ee:	f008 f977 	bl	8009ce0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019f2:	f7ff f835 	bl	8000a60 <main>
  bx  lr    
 80019f6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019f8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80019fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a00:	20000150 	.word	0x20000150
  ldr r2, =_sidata
 8001a04:	0800aa88 	.word	0x0800aa88
  ldr r2, =_sbss
 8001a08:	20000150 	.word	0x20000150
  ldr r4, =_ebss
 8001a0c:	2000a7ec 	.word	0x2000a7ec

08001a10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a10:	e7fe      	b.n	8001a10 <ADC_IRQHandler>
	...

08001a14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a18:	4b0e      	ldr	r3, [pc, #56]	@ (8001a54 <HAL_Init+0x40>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a0d      	ldr	r2, [pc, #52]	@ (8001a54 <HAL_Init+0x40>)
 8001a1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a22:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a24:	4b0b      	ldr	r3, [pc, #44]	@ (8001a54 <HAL_Init+0x40>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a0a      	ldr	r2, [pc, #40]	@ (8001a54 <HAL_Init+0x40>)
 8001a2a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a2e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a30:	4b08      	ldr	r3, [pc, #32]	@ (8001a54 <HAL_Init+0x40>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a07      	ldr	r2, [pc, #28]	@ (8001a54 <HAL_Init+0x40>)
 8001a36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a3a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a3c:	2003      	movs	r0, #3
 8001a3e:	f000 fd3b 	bl	80024b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a42:	200f      	movs	r0, #15
 8001a44:	f000 f808 	bl	8001a58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a48:	f7ff fc98 	bl	800137c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40023c00 	.word	0x40023c00

08001a58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a60:	4b12      	ldr	r3, [pc, #72]	@ (8001aac <HAL_InitTick+0x54>)
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	4b12      	ldr	r3, [pc, #72]	@ (8001ab0 <HAL_InitTick+0x58>)
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	4619      	mov	r1, r3
 8001a6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a72:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a76:	4618      	mov	r0, r3
 8001a78:	f000 fd53 	bl	8002522 <HAL_SYSTICK_Config>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e00e      	b.n	8001aa4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2b0f      	cmp	r3, #15
 8001a8a:	d80a      	bhi.n	8001aa2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	6879      	ldr	r1, [r7, #4]
 8001a90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a94:	f000 fd1b 	bl	80024ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a98:	4a06      	ldr	r2, [pc, #24]	@ (8001ab4 <HAL_InitTick+0x5c>)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	e000      	b.n	8001aa4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	3708      	adds	r7, #8
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	20000004 	.word	0x20000004
 8001ab0:	2000000c 	.word	0x2000000c
 8001ab4:	20000008 	.word	0x20000008

08001ab8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001abc:	4b06      	ldr	r3, [pc, #24]	@ (8001ad8 <HAL_IncTick+0x20>)
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	4b06      	ldr	r3, [pc, #24]	@ (8001adc <HAL_IncTick+0x24>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4413      	add	r3, r2
 8001ac8:	4a04      	ldr	r2, [pc, #16]	@ (8001adc <HAL_IncTick+0x24>)
 8001aca:	6013      	str	r3, [r2, #0]
}
 8001acc:	bf00      	nop
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	2000000c 	.word	0x2000000c
 8001adc:	200052bc 	.word	0x200052bc

08001ae0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ae4:	4b03      	ldr	r3, [pc, #12]	@ (8001af4 <HAL_GetTick+0x14>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	200052bc 	.word	0x200052bc

08001af8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b00:	f7ff ffee 	bl	8001ae0 <HAL_GetTick>
 8001b04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001b10:	d005      	beq.n	8001b1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b12:	4b0a      	ldr	r3, [pc, #40]	@ (8001b3c <HAL_Delay+0x44>)
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	461a      	mov	r2, r3
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	4413      	add	r3, r2
 8001b1c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b1e:	bf00      	nop
 8001b20:	f7ff ffde 	bl	8001ae0 <HAL_GetTick>
 8001b24:	4602      	mov	r2, r0
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	68fa      	ldr	r2, [r7, #12]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d8f7      	bhi.n	8001b20 <HAL_Delay+0x28>
  {
  }
}
 8001b30:	bf00      	nop
 8001b32:	bf00      	nop
 8001b34:	3710      	adds	r7, #16
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	2000000c 	.word	0x2000000c

08001b40 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d101      	bne.n	8001b56 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e033      	b.n	8001bbe <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d109      	bne.n	8001b72 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f7ff fc34 	bl	80013cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2200      	movs	r2, #0
 8001b68:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b76:	f003 0310 	and.w	r3, r3, #16
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d118      	bne.n	8001bb0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b82:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001b86:	f023 0302 	bic.w	r3, r3, #2
 8001b8a:	f043 0202 	orr.w	r2, r3, #2
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f000 fa42 	bl	800201c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba2:	f023 0303 	bic.w	r3, r3, #3
 8001ba6:	f043 0201 	orr.w	r2, r3, #1
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	641a      	str	r2, [r3, #64]	@ 0x40
 8001bae:	e001      	b.n	8001bb4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001bbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3710      	adds	r7, #16
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
	...

08001bc8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b088      	sub	sp, #32
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	60f8      	str	r0, [r7, #12]
 8001bd0:	60b9      	str	r1, [r7, #8]
 8001bd2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d101      	bne.n	8001bea <HAL_ADC_Start_DMA+0x22>
 8001be6:	2302      	movs	r3, #2
 8001be8:	e0d0      	b.n	8001d8c <HAL_ADC_Start_DMA+0x1c4>
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	2201      	movs	r2, #1
 8001bee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	f003 0301 	and.w	r3, r3, #1
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	d018      	beq.n	8001c32 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	689a      	ldr	r2, [r3, #8]
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f042 0201 	orr.w	r2, r2, #1
 8001c0e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001c10:	4b60      	ldr	r3, [pc, #384]	@ (8001d94 <HAL_ADC_Start_DMA+0x1cc>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a60      	ldr	r2, [pc, #384]	@ (8001d98 <HAL_ADC_Start_DMA+0x1d0>)
 8001c16:	fba2 2303 	umull	r2, r3, r2, r3
 8001c1a:	0c9a      	lsrs	r2, r3, #18
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	005b      	lsls	r3, r3, #1
 8001c20:	4413      	add	r3, r2
 8001c22:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8001c24:	e002      	b.n	8001c2c <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	3b01      	subs	r3, #1
 8001c2a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d1f9      	bne.n	8001c26 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c40:	d107      	bne.n	8001c52 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	689a      	ldr	r2, [r3, #8]
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c50:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	f003 0301 	and.w	r3, r3, #1
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	f040 8088 	bne.w	8001d72 <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c66:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001c6a:	f023 0301 	bic.w	r3, r3, #1
 8001c6e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d007      	beq.n	8001c94 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c88:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001c8c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ca0:	d106      	bne.n	8001cb0 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ca6:	f023 0206 	bic.w	r2, r3, #6
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	645a      	str	r2, [r3, #68]	@ 0x44
 8001cae:	e002      	b.n	8001cb6 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001cbe:	4b37      	ldr	r3, [pc, #220]	@ (8001d9c <HAL_ADC_Start_DMA+0x1d4>)
 8001cc0:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cc6:	4a36      	ldr	r2, [pc, #216]	@ (8001da0 <HAL_ADC_Start_DMA+0x1d8>)
 8001cc8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cce:	4a35      	ldr	r2, [pc, #212]	@ (8001da4 <HAL_ADC_Start_DMA+0x1dc>)
 8001cd0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cd6:	4a34      	ldr	r2, [pc, #208]	@ (8001da8 <HAL_ADC_Start_DMA+0x1e0>)
 8001cd8:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001ce2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	685a      	ldr	r2, [r3, #4]
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001cf2:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	689a      	ldr	r2, [r3, #8]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001d02:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	334c      	adds	r3, #76	@ 0x4c
 8001d0e:	4619      	mov	r1, r3
 8001d10:	68ba      	ldr	r2, [r7, #8]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	f000 fcc0 	bl	8002698 <HAL_DMA_Start_IT>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001d1c:	69bb      	ldr	r3, [r7, #24]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f003 031f 	and.w	r3, r3, #31
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d10f      	bne.n	8001d48 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d129      	bne.n	8001d8a <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	689a      	ldr	r2, [r3, #8]
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001d44:	609a      	str	r2, [r3, #8]
 8001d46:	e020      	b.n	8001d8a <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a17      	ldr	r2, [pc, #92]	@ (8001dac <HAL_ADC_Start_DMA+0x1e4>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d11b      	bne.n	8001d8a <HAL_ADC_Start_DMA+0x1c2>
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d114      	bne.n	8001d8a <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	689a      	ldr	r2, [r3, #8]
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001d6e:	609a      	str	r2, [r3, #8]
 8001d70:	e00b      	b.n	8001d8a <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d76:	f043 0210 	orr.w	r2, r3, #16
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d82:	f043 0201 	orr.w	r2, r3, #1
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8001d8a:	7ffb      	ldrb	r3, [r7, #31]
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	3720      	adds	r7, #32
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	20000004 	.word	0x20000004
 8001d98:	431bde83 	.word	0x431bde83
 8001d9c:	40012300 	.word	0x40012300
 8001da0:	08002215 	.word	0x08002215
 8001da4:	080022cf 	.word	0x080022cf
 8001da8:	080022eb 	.word	0x080022eb
 8001dac:	40012000 	.word	0x40012000

08001db0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001db8:	bf00      	nop
 8001dba:	370c      	adds	r7, #12
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr

08001dc4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001dcc:	bf00      	nop
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001de2:	2300      	movs	r3, #0
 8001de4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d101      	bne.n	8001df4 <HAL_ADC_ConfigChannel+0x1c>
 8001df0:	2302      	movs	r3, #2
 8001df2:	e105      	b.n	8002000 <HAL_ADC_ConfigChannel+0x228>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2201      	movs	r2, #1
 8001df8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2b09      	cmp	r3, #9
 8001e02:	d925      	bls.n	8001e50 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	68d9      	ldr	r1, [r3, #12]
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	b29b      	uxth	r3, r3
 8001e10:	461a      	mov	r2, r3
 8001e12:	4613      	mov	r3, r2
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	4413      	add	r3, r2
 8001e18:	3b1e      	subs	r3, #30
 8001e1a:	2207      	movs	r2, #7
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	43da      	mvns	r2, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	400a      	ands	r2, r1
 8001e28:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	68d9      	ldr	r1, [r3, #12]
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	689a      	ldr	r2, [r3, #8]
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	b29b      	uxth	r3, r3
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	005b      	lsls	r3, r3, #1
 8001e40:	4403      	add	r3, r0
 8001e42:	3b1e      	subs	r3, #30
 8001e44:	409a      	lsls	r2, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	430a      	orrs	r2, r1
 8001e4c:	60da      	str	r2, [r3, #12]
 8001e4e:	e022      	b.n	8001e96 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	6919      	ldr	r1, [r3, #16]
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	4613      	mov	r3, r2
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	4413      	add	r3, r2
 8001e64:	2207      	movs	r2, #7
 8001e66:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6a:	43da      	mvns	r2, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	400a      	ands	r2, r1
 8001e72:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	6919      	ldr	r1, [r3, #16]
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	689a      	ldr	r2, [r3, #8]
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	b29b      	uxth	r3, r3
 8001e84:	4618      	mov	r0, r3
 8001e86:	4603      	mov	r3, r0
 8001e88:	005b      	lsls	r3, r3, #1
 8001e8a:	4403      	add	r3, r0
 8001e8c:	409a      	lsls	r2, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	430a      	orrs	r2, r1
 8001e94:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	2b06      	cmp	r3, #6
 8001e9c:	d824      	bhi.n	8001ee8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685a      	ldr	r2, [r3, #4]
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	4413      	add	r3, r2
 8001eae:	3b05      	subs	r3, #5
 8001eb0:	221f      	movs	r2, #31
 8001eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb6:	43da      	mvns	r2, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	400a      	ands	r2, r1
 8001ebe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	b29b      	uxth	r3, r3
 8001ecc:	4618      	mov	r0, r3
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	685a      	ldr	r2, [r3, #4]
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	009b      	lsls	r3, r3, #2
 8001ed6:	4413      	add	r3, r2
 8001ed8:	3b05      	subs	r3, #5
 8001eda:	fa00 f203 	lsl.w	r2, r0, r3
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	430a      	orrs	r2, r1
 8001ee4:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ee6:	e04c      	b.n	8001f82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	2b0c      	cmp	r3, #12
 8001eee:	d824      	bhi.n	8001f3a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	685a      	ldr	r2, [r3, #4]
 8001efa:	4613      	mov	r3, r2
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	4413      	add	r3, r2
 8001f00:	3b23      	subs	r3, #35	@ 0x23
 8001f02:	221f      	movs	r2, #31
 8001f04:	fa02 f303 	lsl.w	r3, r2, r3
 8001f08:	43da      	mvns	r2, r3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	400a      	ands	r2, r1
 8001f10:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	b29b      	uxth	r3, r3
 8001f1e:	4618      	mov	r0, r3
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	685a      	ldr	r2, [r3, #4]
 8001f24:	4613      	mov	r3, r2
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	4413      	add	r3, r2
 8001f2a:	3b23      	subs	r3, #35	@ 0x23
 8001f2c:	fa00 f203 	lsl.w	r2, r0, r3
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	430a      	orrs	r2, r1
 8001f36:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f38:	e023      	b.n	8001f82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	685a      	ldr	r2, [r3, #4]
 8001f44:	4613      	mov	r3, r2
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	4413      	add	r3, r2
 8001f4a:	3b41      	subs	r3, #65	@ 0x41
 8001f4c:	221f      	movs	r2, #31
 8001f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f52:	43da      	mvns	r2, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	400a      	ands	r2, r1
 8001f5a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	b29b      	uxth	r3, r3
 8001f68:	4618      	mov	r0, r3
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	685a      	ldr	r2, [r3, #4]
 8001f6e:	4613      	mov	r3, r2
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	4413      	add	r3, r2
 8001f74:	3b41      	subs	r3, #65	@ 0x41
 8001f76:	fa00 f203 	lsl.w	r2, r0, r3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	430a      	orrs	r2, r1
 8001f80:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f82:	4b22      	ldr	r3, [pc, #136]	@ (800200c <HAL_ADC_ConfigChannel+0x234>)
 8001f84:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a21      	ldr	r2, [pc, #132]	@ (8002010 <HAL_ADC_ConfigChannel+0x238>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d109      	bne.n	8001fa4 <HAL_ADC_ConfigChannel+0x1cc>
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2b12      	cmp	r3, #18
 8001f96:	d105      	bne.n	8001fa4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a19      	ldr	r2, [pc, #100]	@ (8002010 <HAL_ADC_ConfigChannel+0x238>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d123      	bne.n	8001ff6 <HAL_ADC_ConfigChannel+0x21e>
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	2b10      	cmp	r3, #16
 8001fb4:	d003      	beq.n	8001fbe <HAL_ADC_ConfigChannel+0x1e6>
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2b11      	cmp	r3, #17
 8001fbc:	d11b      	bne.n	8001ff6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	2b10      	cmp	r3, #16
 8001fd0:	d111      	bne.n	8001ff6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001fd2:	4b10      	ldr	r3, [pc, #64]	@ (8002014 <HAL_ADC_ConfigChannel+0x23c>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a10      	ldr	r2, [pc, #64]	@ (8002018 <HAL_ADC_ConfigChannel+0x240>)
 8001fd8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fdc:	0c9a      	lsrs	r2, r3, #18
 8001fde:	4613      	mov	r3, r2
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	4413      	add	r3, r2
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001fe8:	e002      	b.n	8001ff0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	3b01      	subs	r3, #1
 8001fee:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d1f9      	bne.n	8001fea <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001ffe:	2300      	movs	r3, #0
}
 8002000:	4618      	mov	r0, r3
 8002002:	3714      	adds	r7, #20
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr
 800200c:	40012300 	.word	0x40012300
 8002010:	40012000 	.word	0x40012000
 8002014:	20000004 	.word	0x20000004
 8002018:	431bde83 	.word	0x431bde83

0800201c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800201c:	b480      	push	{r7}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002024:	4b79      	ldr	r3, [pc, #484]	@ (800220c <ADC_Init+0x1f0>)
 8002026:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	685a      	ldr	r2, [r3, #4]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	431a      	orrs	r2, r3
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	685a      	ldr	r2, [r3, #4]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002050:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	6859      	ldr	r1, [r3, #4]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	691b      	ldr	r3, [r3, #16]
 800205c:	021a      	lsls	r2, r3, #8
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	430a      	orrs	r2, r1
 8002064:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	685a      	ldr	r2, [r3, #4]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002074:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	6859      	ldr	r1, [r3, #4]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	689a      	ldr	r2, [r3, #8]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	430a      	orrs	r2, r1
 8002086:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	689a      	ldr	r2, [r3, #8]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002096:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	6899      	ldr	r1, [r3, #8]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	68da      	ldr	r2, [r3, #12]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	430a      	orrs	r2, r1
 80020a8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ae:	4a58      	ldr	r2, [pc, #352]	@ (8002210 <ADC_Init+0x1f4>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d022      	beq.n	80020fa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	689a      	ldr	r2, [r3, #8]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80020c2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	6899      	ldr	r1, [r3, #8]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	430a      	orrs	r2, r1
 80020d4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	689a      	ldr	r2, [r3, #8]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80020e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	6899      	ldr	r1, [r3, #8]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	430a      	orrs	r2, r1
 80020f6:	609a      	str	r2, [r3, #8]
 80020f8:	e00f      	b.n	800211a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	689a      	ldr	r2, [r3, #8]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002108:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	689a      	ldr	r2, [r3, #8]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002118:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	689a      	ldr	r2, [r3, #8]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f022 0202 	bic.w	r2, r2, #2
 8002128:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	6899      	ldr	r1, [r3, #8]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	7e1b      	ldrb	r3, [r3, #24]
 8002134:	005a      	lsls	r2, r3, #1
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	430a      	orrs	r2, r1
 800213c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d01b      	beq.n	8002180 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	685a      	ldr	r2, [r3, #4]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002156:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	685a      	ldr	r2, [r3, #4]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002166:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	6859      	ldr	r1, [r3, #4]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002172:	3b01      	subs	r3, #1
 8002174:	035a      	lsls	r2, r3, #13
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	430a      	orrs	r2, r1
 800217c:	605a      	str	r2, [r3, #4]
 800217e:	e007      	b.n	8002190 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	685a      	ldr	r2, [r3, #4]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800218e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800219e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	69db      	ldr	r3, [r3, #28]
 80021aa:	3b01      	subs	r3, #1
 80021ac:	051a      	lsls	r2, r3, #20
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	430a      	orrs	r2, r1
 80021b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	689a      	ldr	r2, [r3, #8]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80021c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	6899      	ldr	r1, [r3, #8]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80021d2:	025a      	lsls	r2, r3, #9
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	430a      	orrs	r2, r1
 80021da:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	689a      	ldr	r2, [r3, #8]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80021ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	6899      	ldr	r1, [r3, #8]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	695b      	ldr	r3, [r3, #20]
 80021f6:	029a      	lsls	r2, r3, #10
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	430a      	orrs	r2, r1
 80021fe:	609a      	str	r2, [r3, #8]
}
 8002200:	bf00      	nop
 8002202:	3714      	adds	r7, #20
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr
 800220c:	40012300 	.word	0x40012300
 8002210:	0f000001 	.word	0x0f000001

08002214 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002220:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002226:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800222a:	2b00      	cmp	r3, #0
 800222c:	d13c      	bne.n	80022a8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002232:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002244:	2b00      	cmp	r3, #0
 8002246:	d12b      	bne.n	80022a0 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800224c:	2b00      	cmp	r3, #0
 800224e:	d127      	bne.n	80022a0 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002256:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800225a:	2b00      	cmp	r3, #0
 800225c:	d006      	beq.n	800226c <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002268:	2b00      	cmp	r3, #0
 800226a:	d119      	bne.n	80022a0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	685a      	ldr	r2, [r3, #4]
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f022 0220 	bic.w	r2, r2, #32
 800227a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002280:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d105      	bne.n	80022a0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002298:	f043 0201 	orr.w	r2, r3, #1
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80022a0:	68f8      	ldr	r0, [r7, #12]
 80022a2:	f7fe ff19 	bl	80010d8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80022a6:	e00e      	b.n	80022c6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ac:	f003 0310 	and.w	r3, r3, #16
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d003      	beq.n	80022bc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80022b4:	68f8      	ldr	r0, [r7, #12]
 80022b6:	f7ff fd85 	bl	8001dc4 <HAL_ADC_ErrorCallback>
}
 80022ba:	e004      	b.n	80022c6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	4798      	blx	r3
}
 80022c6:	bf00      	nop
 80022c8:	3710      	adds	r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}

080022ce <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80022ce:	b580      	push	{r7, lr}
 80022d0:	b084      	sub	sp, #16
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022da:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80022dc:	68f8      	ldr	r0, [r7, #12]
 80022de:	f7ff fd67 	bl	8001db0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80022e2:	bf00      	nop
 80022e4:	3710      	adds	r7, #16
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}

080022ea <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80022ea:	b580      	push	{r7, lr}
 80022ec:	b084      	sub	sp, #16
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022f6:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	2240      	movs	r2, #64	@ 0x40
 80022fc:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002302:	f043 0204 	orr.w	r2, r3, #4
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800230a:	68f8      	ldr	r0, [r7, #12]
 800230c:	f7ff fd5a 	bl	8001dc4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002310:	bf00      	nop
 8002312:	3710      	adds	r7, #16
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002318:	b480      	push	{r7}
 800231a:	b085      	sub	sp, #20
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	f003 0307 	and.w	r3, r3, #7
 8002326:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002328:	4b0c      	ldr	r3, [pc, #48]	@ (800235c <__NVIC_SetPriorityGrouping+0x44>)
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800232e:	68ba      	ldr	r2, [r7, #8]
 8002330:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002334:	4013      	ands	r3, r2
 8002336:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002340:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002344:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002348:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800234a:	4a04      	ldr	r2, [pc, #16]	@ (800235c <__NVIC_SetPriorityGrouping+0x44>)
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	60d3      	str	r3, [r2, #12]
}
 8002350:	bf00      	nop
 8002352:	3714      	adds	r7, #20
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr
 800235c:	e000ed00 	.word	0xe000ed00

08002360 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002364:	4b04      	ldr	r3, [pc, #16]	@ (8002378 <__NVIC_GetPriorityGrouping+0x18>)
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	0a1b      	lsrs	r3, r3, #8
 800236a:	f003 0307 	and.w	r3, r3, #7
}
 800236e:	4618      	mov	r0, r3
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr
 8002378:	e000ed00 	.word	0xe000ed00

0800237c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800237c:	b480      	push	{r7}
 800237e:	b083      	sub	sp, #12
 8002380:	af00      	add	r7, sp, #0
 8002382:	4603      	mov	r3, r0
 8002384:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800238a:	2b00      	cmp	r3, #0
 800238c:	db0b      	blt.n	80023a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800238e:	79fb      	ldrb	r3, [r7, #7]
 8002390:	f003 021f 	and.w	r2, r3, #31
 8002394:	4907      	ldr	r1, [pc, #28]	@ (80023b4 <__NVIC_EnableIRQ+0x38>)
 8002396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800239a:	095b      	lsrs	r3, r3, #5
 800239c:	2001      	movs	r0, #1
 800239e:	fa00 f202 	lsl.w	r2, r0, r2
 80023a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80023a6:	bf00      	nop
 80023a8:	370c      	adds	r7, #12
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr
 80023b2:	bf00      	nop
 80023b4:	e000e100 	.word	0xe000e100

080023b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	4603      	mov	r3, r0
 80023c0:	6039      	str	r1, [r7, #0]
 80023c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	db0a      	blt.n	80023e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	b2da      	uxtb	r2, r3
 80023d0:	490c      	ldr	r1, [pc, #48]	@ (8002404 <__NVIC_SetPriority+0x4c>)
 80023d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d6:	0112      	lsls	r2, r2, #4
 80023d8:	b2d2      	uxtb	r2, r2
 80023da:	440b      	add	r3, r1
 80023dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023e0:	e00a      	b.n	80023f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	b2da      	uxtb	r2, r3
 80023e6:	4908      	ldr	r1, [pc, #32]	@ (8002408 <__NVIC_SetPriority+0x50>)
 80023e8:	79fb      	ldrb	r3, [r7, #7]
 80023ea:	f003 030f 	and.w	r3, r3, #15
 80023ee:	3b04      	subs	r3, #4
 80023f0:	0112      	lsls	r2, r2, #4
 80023f2:	b2d2      	uxtb	r2, r2
 80023f4:	440b      	add	r3, r1
 80023f6:	761a      	strb	r2, [r3, #24]
}
 80023f8:	bf00      	nop
 80023fa:	370c      	adds	r7, #12
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr
 8002404:	e000e100 	.word	0xe000e100
 8002408:	e000ed00 	.word	0xe000ed00

0800240c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800240c:	b480      	push	{r7}
 800240e:	b089      	sub	sp, #36	@ 0x24
 8002410:	af00      	add	r7, sp, #0
 8002412:	60f8      	str	r0, [r7, #12]
 8002414:	60b9      	str	r1, [r7, #8]
 8002416:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f003 0307 	and.w	r3, r3, #7
 800241e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002420:	69fb      	ldr	r3, [r7, #28]
 8002422:	f1c3 0307 	rsb	r3, r3, #7
 8002426:	2b04      	cmp	r3, #4
 8002428:	bf28      	it	cs
 800242a:	2304      	movcs	r3, #4
 800242c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	3304      	adds	r3, #4
 8002432:	2b06      	cmp	r3, #6
 8002434:	d902      	bls.n	800243c <NVIC_EncodePriority+0x30>
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	3b03      	subs	r3, #3
 800243a:	e000      	b.n	800243e <NVIC_EncodePriority+0x32>
 800243c:	2300      	movs	r3, #0
 800243e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002440:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002444:	69bb      	ldr	r3, [r7, #24]
 8002446:	fa02 f303 	lsl.w	r3, r2, r3
 800244a:	43da      	mvns	r2, r3
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	401a      	ands	r2, r3
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002454:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	fa01 f303 	lsl.w	r3, r1, r3
 800245e:	43d9      	mvns	r1, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002464:	4313      	orrs	r3, r2
         );
}
 8002466:	4618      	mov	r0, r3
 8002468:	3724      	adds	r7, #36	@ 0x24
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
	...

08002474 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b082      	sub	sp, #8
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	3b01      	subs	r3, #1
 8002480:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002484:	d301      	bcc.n	800248a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002486:	2301      	movs	r3, #1
 8002488:	e00f      	b.n	80024aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800248a:	4a0a      	ldr	r2, [pc, #40]	@ (80024b4 <SysTick_Config+0x40>)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	3b01      	subs	r3, #1
 8002490:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002492:	210f      	movs	r1, #15
 8002494:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002498:	f7ff ff8e 	bl	80023b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800249c:	4b05      	ldr	r3, [pc, #20]	@ (80024b4 <SysTick_Config+0x40>)
 800249e:	2200      	movs	r2, #0
 80024a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024a2:	4b04      	ldr	r3, [pc, #16]	@ (80024b4 <SysTick_Config+0x40>)
 80024a4:	2207      	movs	r2, #7
 80024a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024a8:	2300      	movs	r3, #0
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3708      	adds	r7, #8
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	e000e010 	.word	0xe000e010

080024b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f7ff ff29 	bl	8002318 <__NVIC_SetPriorityGrouping>
}
 80024c6:	bf00      	nop
 80024c8:	3708      	adds	r7, #8
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}

080024ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024ce:	b580      	push	{r7, lr}
 80024d0:	b086      	sub	sp, #24
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	4603      	mov	r3, r0
 80024d6:	60b9      	str	r1, [r7, #8]
 80024d8:	607a      	str	r2, [r7, #4]
 80024da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024dc:	2300      	movs	r3, #0
 80024de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024e0:	f7ff ff3e 	bl	8002360 <__NVIC_GetPriorityGrouping>
 80024e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	68b9      	ldr	r1, [r7, #8]
 80024ea:	6978      	ldr	r0, [r7, #20]
 80024ec:	f7ff ff8e 	bl	800240c <NVIC_EncodePriority>
 80024f0:	4602      	mov	r2, r0
 80024f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024f6:	4611      	mov	r1, r2
 80024f8:	4618      	mov	r0, r3
 80024fa:	f7ff ff5d 	bl	80023b8 <__NVIC_SetPriority>
}
 80024fe:	bf00      	nop
 8002500:	3718      	adds	r7, #24
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}

08002506 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002506:	b580      	push	{r7, lr}
 8002508:	b082      	sub	sp, #8
 800250a:	af00      	add	r7, sp, #0
 800250c:	4603      	mov	r3, r0
 800250e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002514:	4618      	mov	r0, r3
 8002516:	f7ff ff31 	bl	800237c <__NVIC_EnableIRQ>
}
 800251a:	bf00      	nop
 800251c:	3708      	adds	r7, #8
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}

08002522 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002522:	b580      	push	{r7, lr}
 8002524:	b082      	sub	sp, #8
 8002526:	af00      	add	r7, sp, #0
 8002528:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f7ff ffa2 	bl	8002474 <SysTick_Config>
 8002530:	4603      	mov	r3, r0
}
 8002532:	4618      	mov	r0, r3
 8002534:	3708      	adds	r7, #8
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
	...

0800253c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002544:	2300      	movs	r3, #0
 8002546:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002548:	f7ff faca 	bl	8001ae0 <HAL_GetTick>
 800254c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d101      	bne.n	8002558 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	e099      	b.n	800268c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2202      	movs	r2, #2
 800255c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2200      	movs	r2, #0
 8002564:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f022 0201 	bic.w	r2, r2, #1
 8002576:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002578:	e00f      	b.n	800259a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800257a:	f7ff fab1 	bl	8001ae0 <HAL_GetTick>
 800257e:	4602      	mov	r2, r0
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	2b05      	cmp	r3, #5
 8002586:	d908      	bls.n	800259a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2220      	movs	r2, #32
 800258c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2203      	movs	r2, #3
 8002592:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e078      	b.n	800268c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 0301 	and.w	r3, r3, #1
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d1e8      	bne.n	800257a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80025b0:	697a      	ldr	r2, [r7, #20]
 80025b2:	4b38      	ldr	r3, [pc, #224]	@ (8002694 <HAL_DMA_Init+0x158>)
 80025b4:	4013      	ands	r3, r2
 80025b6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	685a      	ldr	r2, [r3, #4]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	691b      	ldr	r3, [r3, #16]
 80025cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	699b      	ldr	r3, [r3, #24]
 80025d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6a1b      	ldr	r3, [r3, #32]
 80025e4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025e6:	697a      	ldr	r2, [r7, #20]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025f0:	2b04      	cmp	r3, #4
 80025f2:	d107      	bne.n	8002604 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fc:	4313      	orrs	r3, r2
 80025fe:	697a      	ldr	r2, [r7, #20]
 8002600:	4313      	orrs	r3, r2
 8002602:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	697a      	ldr	r2, [r7, #20]
 800260a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	695b      	ldr	r3, [r3, #20]
 8002612:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	f023 0307 	bic.w	r3, r3, #7
 800261a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002620:	697a      	ldr	r2, [r7, #20]
 8002622:	4313      	orrs	r3, r2
 8002624:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800262a:	2b04      	cmp	r3, #4
 800262c:	d117      	bne.n	800265e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002632:	697a      	ldr	r2, [r7, #20]
 8002634:	4313      	orrs	r3, r2
 8002636:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800263c:	2b00      	cmp	r3, #0
 800263e:	d00e      	beq.n	800265e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f000 fa6f 	bl	8002b24 <DMA_CheckFifoParam>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d008      	beq.n	800265e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2240      	movs	r2, #64	@ 0x40
 8002650:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2201      	movs	r2, #1
 8002656:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800265a:	2301      	movs	r3, #1
 800265c:	e016      	b.n	800268c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	697a      	ldr	r2, [r7, #20]
 8002664:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f000 fa26 	bl	8002ab8 <DMA_CalcBaseAndBitshift>
 800266c:	4603      	mov	r3, r0
 800266e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002674:	223f      	movs	r2, #63	@ 0x3f
 8002676:	409a      	lsls	r2, r3
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2201      	movs	r2, #1
 8002686:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800268a:	2300      	movs	r3, #0
}
 800268c:	4618      	mov	r0, r3
 800268e:	3718      	adds	r7, #24
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	f010803f 	.word	0xf010803f

08002698 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b086      	sub	sp, #24
 800269c:	af00      	add	r7, sp, #0
 800269e:	60f8      	str	r0, [r7, #12]
 80026a0:	60b9      	str	r1, [r7, #8]
 80026a2:	607a      	str	r2, [r7, #4]
 80026a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026a6:	2300      	movs	r3, #0
 80026a8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ae:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d101      	bne.n	80026be <HAL_DMA_Start_IT+0x26>
 80026ba:	2302      	movs	r3, #2
 80026bc:	e040      	b.n	8002740 <HAL_DMA_Start_IT+0xa8>
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2201      	movs	r2, #1
 80026c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d12f      	bne.n	8002732 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2202      	movs	r2, #2
 80026d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2200      	movs	r2, #0
 80026de:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	687a      	ldr	r2, [r7, #4]
 80026e4:	68b9      	ldr	r1, [r7, #8]
 80026e6:	68f8      	ldr	r0, [r7, #12]
 80026e8:	f000 f9b8 	bl	8002a5c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026f0:	223f      	movs	r2, #63	@ 0x3f
 80026f2:	409a      	lsls	r2, r3
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f042 0216 	orr.w	r2, r2, #22
 8002706:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270c:	2b00      	cmp	r3, #0
 800270e:	d007      	beq.n	8002720 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f042 0208 	orr.w	r2, r2, #8
 800271e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f042 0201 	orr.w	r2, r2, #1
 800272e:	601a      	str	r2, [r3, #0]
 8002730:	e005      	b.n	800273e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	2200      	movs	r2, #0
 8002736:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800273a:	2302      	movs	r3, #2
 800273c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800273e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002740:	4618      	mov	r0, r3
 8002742:	3718      	adds	r7, #24
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}

08002748 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b086      	sub	sp, #24
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002750:	2300      	movs	r3, #0
 8002752:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002754:	4b8e      	ldr	r3, [pc, #568]	@ (8002990 <HAL_DMA_IRQHandler+0x248>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a8e      	ldr	r2, [pc, #568]	@ (8002994 <HAL_DMA_IRQHandler+0x24c>)
 800275a:	fba2 2303 	umull	r2, r3, r2, r3
 800275e:	0a9b      	lsrs	r3, r3, #10
 8002760:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002766:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002772:	2208      	movs	r2, #8
 8002774:	409a      	lsls	r2, r3
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	4013      	ands	r3, r2
 800277a:	2b00      	cmp	r3, #0
 800277c:	d01a      	beq.n	80027b4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 0304 	and.w	r3, r3, #4
 8002788:	2b00      	cmp	r3, #0
 800278a:	d013      	beq.n	80027b4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f022 0204 	bic.w	r2, r2, #4
 800279a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a0:	2208      	movs	r2, #8
 80027a2:	409a      	lsls	r2, r3
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027ac:	f043 0201 	orr.w	r2, r3, #1
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027b8:	2201      	movs	r2, #1
 80027ba:	409a      	lsls	r2, r3
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	4013      	ands	r3, r2
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d012      	beq.n	80027ea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	695b      	ldr	r3, [r3, #20]
 80027ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d00b      	beq.n	80027ea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027d6:	2201      	movs	r2, #1
 80027d8:	409a      	lsls	r2, r3
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027e2:	f043 0202 	orr.w	r2, r3, #2
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027ee:	2204      	movs	r2, #4
 80027f0:	409a      	lsls	r2, r3
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	4013      	ands	r3, r2
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d012      	beq.n	8002820 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 0302 	and.w	r3, r3, #2
 8002804:	2b00      	cmp	r3, #0
 8002806:	d00b      	beq.n	8002820 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800280c:	2204      	movs	r2, #4
 800280e:	409a      	lsls	r2, r3
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002818:	f043 0204 	orr.w	r2, r3, #4
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002824:	2210      	movs	r2, #16
 8002826:	409a      	lsls	r2, r3
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	4013      	ands	r3, r2
 800282c:	2b00      	cmp	r3, #0
 800282e:	d043      	beq.n	80028b8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0308 	and.w	r3, r3, #8
 800283a:	2b00      	cmp	r3, #0
 800283c:	d03c      	beq.n	80028b8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002842:	2210      	movs	r2, #16
 8002844:	409a      	lsls	r2, r3
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002854:	2b00      	cmp	r3, #0
 8002856:	d018      	beq.n	800288a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d108      	bne.n	8002878 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286a:	2b00      	cmp	r3, #0
 800286c:	d024      	beq.n	80028b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	4798      	blx	r3
 8002876:	e01f      	b.n	80028b8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800287c:	2b00      	cmp	r3, #0
 800287e:	d01b      	beq.n	80028b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002884:	6878      	ldr	r0, [r7, #4]
 8002886:	4798      	blx	r3
 8002888:	e016      	b.n	80028b8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002894:	2b00      	cmp	r3, #0
 8002896:	d107      	bne.n	80028a8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f022 0208 	bic.w	r2, r2, #8
 80028a6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d003      	beq.n	80028b8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b4:	6878      	ldr	r0, [r7, #4]
 80028b6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028bc:	2220      	movs	r2, #32
 80028be:	409a      	lsls	r2, r3
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	4013      	ands	r3, r2
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	f000 808f 	beq.w	80029e8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0310 	and.w	r3, r3, #16
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	f000 8087 	beq.w	80029e8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028de:	2220      	movs	r2, #32
 80028e0:	409a      	lsls	r2, r3
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	2b05      	cmp	r3, #5
 80028f0:	d136      	bne.n	8002960 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f022 0216 	bic.w	r2, r2, #22
 8002900:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	695a      	ldr	r2, [r3, #20]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002910:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002916:	2b00      	cmp	r3, #0
 8002918:	d103      	bne.n	8002922 <HAL_DMA_IRQHandler+0x1da>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800291e:	2b00      	cmp	r3, #0
 8002920:	d007      	beq.n	8002932 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f022 0208 	bic.w	r2, r2, #8
 8002930:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002936:	223f      	movs	r2, #63	@ 0x3f
 8002938:	409a      	lsls	r2, r3
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2201      	movs	r2, #1
 8002942:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002952:	2b00      	cmp	r3, #0
 8002954:	d07e      	beq.n	8002a54 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	4798      	blx	r3
        }
        return;
 800295e:	e079      	b.n	8002a54 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d01d      	beq.n	80029aa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002978:	2b00      	cmp	r3, #0
 800297a:	d10d      	bne.n	8002998 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002980:	2b00      	cmp	r3, #0
 8002982:	d031      	beq.n	80029e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	4798      	blx	r3
 800298c:	e02c      	b.n	80029e8 <HAL_DMA_IRQHandler+0x2a0>
 800298e:	bf00      	nop
 8002990:	20000004 	.word	0x20000004
 8002994:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800299c:	2b00      	cmp	r3, #0
 800299e:	d023      	beq.n	80029e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	4798      	blx	r3
 80029a8:	e01e      	b.n	80029e8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d10f      	bne.n	80029d8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f022 0210 	bic.w	r2, r2, #16
 80029c6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2201      	movs	r2, #1
 80029cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2200      	movs	r2, #0
 80029d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d003      	beq.n	80029e8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d032      	beq.n	8002a56 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029f4:	f003 0301 	and.w	r3, r3, #1
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d022      	beq.n	8002a42 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2205      	movs	r2, #5
 8002a00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f022 0201 	bic.w	r2, r2, #1
 8002a12:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	3301      	adds	r3, #1
 8002a18:	60bb      	str	r3, [r7, #8]
 8002a1a:	697a      	ldr	r2, [r7, #20]
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d307      	bcc.n	8002a30 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0301 	and.w	r3, r3, #1
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d1f2      	bne.n	8002a14 <HAL_DMA_IRQHandler+0x2cc>
 8002a2e:	e000      	b.n	8002a32 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002a30:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2201      	movs	r2, #1
 8002a36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d005      	beq.n	8002a56 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	4798      	blx	r3
 8002a52:	e000      	b.n	8002a56 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002a54:	bf00      	nop
    }
  }
}
 8002a56:	3718      	adds	r7, #24
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b085      	sub	sp, #20
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	607a      	str	r2, [r7, #4]
 8002a68:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002a78:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	683a      	ldr	r2, [r7, #0]
 8002a80:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	2b40      	cmp	r3, #64	@ 0x40
 8002a88:	d108      	bne.n	8002a9c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	687a      	ldr	r2, [r7, #4]
 8002a90:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	68ba      	ldr	r2, [r7, #8]
 8002a98:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002a9a:	e007      	b.n	8002aac <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	68ba      	ldr	r2, [r7, #8]
 8002aa2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	60da      	str	r2, [r3, #12]
}
 8002aac:	bf00      	nop
 8002aae:	3714      	adds	r7, #20
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b085      	sub	sp, #20
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	3b10      	subs	r3, #16
 8002ac8:	4a14      	ldr	r2, [pc, #80]	@ (8002b1c <DMA_CalcBaseAndBitshift+0x64>)
 8002aca:	fba2 2303 	umull	r2, r3, r2, r3
 8002ace:	091b      	lsrs	r3, r3, #4
 8002ad0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002ad2:	4a13      	ldr	r2, [pc, #76]	@ (8002b20 <DMA_CalcBaseAndBitshift+0x68>)
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	4413      	add	r3, r2
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	461a      	mov	r2, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2b03      	cmp	r3, #3
 8002ae4:	d909      	bls.n	8002afa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002aee:	f023 0303 	bic.w	r3, r3, #3
 8002af2:	1d1a      	adds	r2, r3, #4
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	659a      	str	r2, [r3, #88]	@ 0x58
 8002af8:	e007      	b.n	8002b0a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002b02:	f023 0303 	bic.w	r3, r3, #3
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3714      	adds	r7, #20
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	aaaaaaab 	.word	0xaaaaaaab
 8002b20:	0800a93c 	.word	0x0800a93c

08002b24 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b085      	sub	sp, #20
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b34:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	699b      	ldr	r3, [r3, #24]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d11f      	bne.n	8002b7e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	2b03      	cmp	r3, #3
 8002b42:	d856      	bhi.n	8002bf2 <DMA_CheckFifoParam+0xce>
 8002b44:	a201      	add	r2, pc, #4	@ (adr r2, 8002b4c <DMA_CheckFifoParam+0x28>)
 8002b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b4a:	bf00      	nop
 8002b4c:	08002b5d 	.word	0x08002b5d
 8002b50:	08002b6f 	.word	0x08002b6f
 8002b54:	08002b5d 	.word	0x08002b5d
 8002b58:	08002bf3 	.word	0x08002bf3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b60:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d046      	beq.n	8002bf6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b6c:	e043      	b.n	8002bf6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b72:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002b76:	d140      	bne.n	8002bfa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b7c:	e03d      	b.n	8002bfa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	699b      	ldr	r3, [r3, #24]
 8002b82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b86:	d121      	bne.n	8002bcc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	2b03      	cmp	r3, #3
 8002b8c:	d837      	bhi.n	8002bfe <DMA_CheckFifoParam+0xda>
 8002b8e:	a201      	add	r2, pc, #4	@ (adr r2, 8002b94 <DMA_CheckFifoParam+0x70>)
 8002b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b94:	08002ba5 	.word	0x08002ba5
 8002b98:	08002bab 	.word	0x08002bab
 8002b9c:	08002ba5 	.word	0x08002ba5
 8002ba0:	08002bbd 	.word	0x08002bbd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ba8:	e030      	b.n	8002c0c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d025      	beq.n	8002c02 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bba:	e022      	b.n	8002c02 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bc0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002bc4:	d11f      	bne.n	8002c06 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002bca:	e01c      	b.n	8002c06 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d903      	bls.n	8002bda <DMA_CheckFifoParam+0xb6>
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	2b03      	cmp	r3, #3
 8002bd6:	d003      	beq.n	8002be0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002bd8:	e018      	b.n	8002c0c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	73fb      	strb	r3, [r7, #15]
      break;
 8002bde:	e015      	b.n	8002c0c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d00e      	beq.n	8002c0a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	73fb      	strb	r3, [r7, #15]
      break;
 8002bf0:	e00b      	b.n	8002c0a <DMA_CheckFifoParam+0xe6>
      break;
 8002bf2:	bf00      	nop
 8002bf4:	e00a      	b.n	8002c0c <DMA_CheckFifoParam+0xe8>
      break;
 8002bf6:	bf00      	nop
 8002bf8:	e008      	b.n	8002c0c <DMA_CheckFifoParam+0xe8>
      break;
 8002bfa:	bf00      	nop
 8002bfc:	e006      	b.n	8002c0c <DMA_CheckFifoParam+0xe8>
      break;
 8002bfe:	bf00      	nop
 8002c00:	e004      	b.n	8002c0c <DMA_CheckFifoParam+0xe8>
      break;
 8002c02:	bf00      	nop
 8002c04:	e002      	b.n	8002c0c <DMA_CheckFifoParam+0xe8>
      break;   
 8002c06:	bf00      	nop
 8002c08:	e000      	b.n	8002c0c <DMA_CheckFifoParam+0xe8>
      break;
 8002c0a:	bf00      	nop
    }
  } 
  
  return status; 
 8002c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3714      	adds	r7, #20
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop

08002c1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b089      	sub	sp, #36	@ 0x24
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
 8002c24:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c26:	2300      	movs	r3, #0
 8002c28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c32:	2300      	movs	r3, #0
 8002c34:	61fb      	str	r3, [r7, #28]
 8002c36:	e159      	b.n	8002eec <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c38:	2201      	movs	r2, #1
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c40:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	697a      	ldr	r2, [r7, #20]
 8002c48:	4013      	ands	r3, r2
 8002c4a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c4c:	693a      	ldr	r2, [r7, #16]
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	f040 8148 	bne.w	8002ee6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f003 0303 	and.w	r3, r3, #3
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d005      	beq.n	8002c6e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c6a:	2b02      	cmp	r3, #2
 8002c6c:	d130      	bne.n	8002cd0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	005b      	lsls	r3, r3, #1
 8002c78:	2203      	movs	r2, #3
 8002c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7e:	43db      	mvns	r3, r3
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	4013      	ands	r3, r2
 8002c84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	68da      	ldr	r2, [r3, #12]
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c92:	69ba      	ldr	r2, [r7, #24]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	69ba      	ldr	r2, [r7, #24]
 8002c9c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cac:	43db      	mvns	r3, r3
 8002cae:	69ba      	ldr	r2, [r7, #24]
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	091b      	lsrs	r3, r3, #4
 8002cba:	f003 0201 	and.w	r2, r3, #1
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc4:	69ba      	ldr	r2, [r7, #24]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f003 0303 	and.w	r3, r3, #3
 8002cd8:	2b03      	cmp	r3, #3
 8002cda:	d017      	beq.n	8002d0c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	68db      	ldr	r3, [r3, #12]
 8002ce0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	005b      	lsls	r3, r3, #1
 8002ce6:	2203      	movs	r2, #3
 8002ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cec:	43db      	mvns	r3, r3
 8002cee:	69ba      	ldr	r2, [r7, #24]
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	689a      	ldr	r2, [r3, #8]
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	005b      	lsls	r3, r3, #1
 8002cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002d00:	69ba      	ldr	r2, [r7, #24]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	69ba      	ldr	r2, [r7, #24]
 8002d0a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f003 0303 	and.w	r3, r3, #3
 8002d14:	2b02      	cmp	r3, #2
 8002d16:	d123      	bne.n	8002d60 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d18:	69fb      	ldr	r3, [r7, #28]
 8002d1a:	08da      	lsrs	r2, r3, #3
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	3208      	adds	r2, #8
 8002d20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d24:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d26:	69fb      	ldr	r3, [r7, #28]
 8002d28:	f003 0307 	and.w	r3, r3, #7
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	220f      	movs	r2, #15
 8002d30:	fa02 f303 	lsl.w	r3, r2, r3
 8002d34:	43db      	mvns	r3, r3
 8002d36:	69ba      	ldr	r2, [r7, #24]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	691a      	ldr	r2, [r3, #16]
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	f003 0307 	and.w	r3, r3, #7
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4c:	69ba      	ldr	r2, [r7, #24]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d52:	69fb      	ldr	r3, [r7, #28]
 8002d54:	08da      	lsrs	r2, r3, #3
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	3208      	adds	r2, #8
 8002d5a:	69b9      	ldr	r1, [r7, #24]
 8002d5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d66:	69fb      	ldr	r3, [r7, #28]
 8002d68:	005b      	lsls	r3, r3, #1
 8002d6a:	2203      	movs	r2, #3
 8002d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d70:	43db      	mvns	r3, r3
 8002d72:	69ba      	ldr	r2, [r7, #24]
 8002d74:	4013      	ands	r3, r2
 8002d76:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	f003 0203 	and.w	r2, r3, #3
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	005b      	lsls	r3, r3, #1
 8002d84:	fa02 f303 	lsl.w	r3, r2, r3
 8002d88:	69ba      	ldr	r2, [r7, #24]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	69ba      	ldr	r2, [r7, #24]
 8002d92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	f000 80a2 	beq.w	8002ee6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002da2:	2300      	movs	r3, #0
 8002da4:	60fb      	str	r3, [r7, #12]
 8002da6:	4b57      	ldr	r3, [pc, #348]	@ (8002f04 <HAL_GPIO_Init+0x2e8>)
 8002da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002daa:	4a56      	ldr	r2, [pc, #344]	@ (8002f04 <HAL_GPIO_Init+0x2e8>)
 8002dac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002db0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002db2:	4b54      	ldr	r3, [pc, #336]	@ (8002f04 <HAL_GPIO_Init+0x2e8>)
 8002db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dba:	60fb      	str	r3, [r7, #12]
 8002dbc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002dbe:	4a52      	ldr	r2, [pc, #328]	@ (8002f08 <HAL_GPIO_Init+0x2ec>)
 8002dc0:	69fb      	ldr	r3, [r7, #28]
 8002dc2:	089b      	lsrs	r3, r3, #2
 8002dc4:	3302      	adds	r3, #2
 8002dc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002dcc:	69fb      	ldr	r3, [r7, #28]
 8002dce:	f003 0303 	and.w	r3, r3, #3
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	220f      	movs	r2, #15
 8002dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dda:	43db      	mvns	r3, r3
 8002ddc:	69ba      	ldr	r2, [r7, #24]
 8002dde:	4013      	ands	r3, r2
 8002de0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4a49      	ldr	r2, [pc, #292]	@ (8002f0c <HAL_GPIO_Init+0x2f0>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d019      	beq.n	8002e1e <HAL_GPIO_Init+0x202>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4a48      	ldr	r2, [pc, #288]	@ (8002f10 <HAL_GPIO_Init+0x2f4>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d013      	beq.n	8002e1a <HAL_GPIO_Init+0x1fe>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4a47      	ldr	r2, [pc, #284]	@ (8002f14 <HAL_GPIO_Init+0x2f8>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d00d      	beq.n	8002e16 <HAL_GPIO_Init+0x1fa>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4a46      	ldr	r2, [pc, #280]	@ (8002f18 <HAL_GPIO_Init+0x2fc>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d007      	beq.n	8002e12 <HAL_GPIO_Init+0x1f6>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a45      	ldr	r2, [pc, #276]	@ (8002f1c <HAL_GPIO_Init+0x300>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d101      	bne.n	8002e0e <HAL_GPIO_Init+0x1f2>
 8002e0a:	2304      	movs	r3, #4
 8002e0c:	e008      	b.n	8002e20 <HAL_GPIO_Init+0x204>
 8002e0e:	2307      	movs	r3, #7
 8002e10:	e006      	b.n	8002e20 <HAL_GPIO_Init+0x204>
 8002e12:	2303      	movs	r3, #3
 8002e14:	e004      	b.n	8002e20 <HAL_GPIO_Init+0x204>
 8002e16:	2302      	movs	r3, #2
 8002e18:	e002      	b.n	8002e20 <HAL_GPIO_Init+0x204>
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e000      	b.n	8002e20 <HAL_GPIO_Init+0x204>
 8002e1e:	2300      	movs	r3, #0
 8002e20:	69fa      	ldr	r2, [r7, #28]
 8002e22:	f002 0203 	and.w	r2, r2, #3
 8002e26:	0092      	lsls	r2, r2, #2
 8002e28:	4093      	lsls	r3, r2
 8002e2a:	69ba      	ldr	r2, [r7, #24]
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e30:	4935      	ldr	r1, [pc, #212]	@ (8002f08 <HAL_GPIO_Init+0x2ec>)
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	089b      	lsrs	r3, r3, #2
 8002e36:	3302      	adds	r3, #2
 8002e38:	69ba      	ldr	r2, [r7, #24]
 8002e3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e3e:	4b38      	ldr	r3, [pc, #224]	@ (8002f20 <HAL_GPIO_Init+0x304>)
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	43db      	mvns	r3, r3
 8002e48:	69ba      	ldr	r2, [r7, #24]
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d003      	beq.n	8002e62 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002e5a:	69ba      	ldr	r2, [r7, #24]
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e62:	4a2f      	ldr	r2, [pc, #188]	@ (8002f20 <HAL_GPIO_Init+0x304>)
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e68:	4b2d      	ldr	r3, [pc, #180]	@ (8002f20 <HAL_GPIO_Init+0x304>)
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	43db      	mvns	r3, r3
 8002e72:	69ba      	ldr	r2, [r7, #24]
 8002e74:	4013      	ands	r3, r2
 8002e76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d003      	beq.n	8002e8c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002e84:	69ba      	ldr	r2, [r7, #24]
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e8c:	4a24      	ldr	r2, [pc, #144]	@ (8002f20 <HAL_GPIO_Init+0x304>)
 8002e8e:	69bb      	ldr	r3, [r7, #24]
 8002e90:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e92:	4b23      	ldr	r3, [pc, #140]	@ (8002f20 <HAL_GPIO_Init+0x304>)
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	43db      	mvns	r3, r3
 8002e9c:	69ba      	ldr	r2, [r7, #24]
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d003      	beq.n	8002eb6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002eae:	69ba      	ldr	r2, [r7, #24]
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002eb6:	4a1a      	ldr	r2, [pc, #104]	@ (8002f20 <HAL_GPIO_Init+0x304>)
 8002eb8:	69bb      	ldr	r3, [r7, #24]
 8002eba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ebc:	4b18      	ldr	r3, [pc, #96]	@ (8002f20 <HAL_GPIO_Init+0x304>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	43db      	mvns	r3, r3
 8002ec6:	69ba      	ldr	r2, [r7, #24]
 8002ec8:	4013      	ands	r3, r2
 8002eca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d003      	beq.n	8002ee0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002ed8:	69ba      	ldr	r2, [r7, #24]
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ee0:	4a0f      	ldr	r2, [pc, #60]	@ (8002f20 <HAL_GPIO_Init+0x304>)
 8002ee2:	69bb      	ldr	r3, [r7, #24]
 8002ee4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ee6:	69fb      	ldr	r3, [r7, #28]
 8002ee8:	3301      	adds	r3, #1
 8002eea:	61fb      	str	r3, [r7, #28]
 8002eec:	69fb      	ldr	r3, [r7, #28]
 8002eee:	2b0f      	cmp	r3, #15
 8002ef0:	f67f aea2 	bls.w	8002c38 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ef4:	bf00      	nop
 8002ef6:	bf00      	nop
 8002ef8:	3724      	adds	r7, #36	@ 0x24
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop
 8002f04:	40023800 	.word	0x40023800
 8002f08:	40013800 	.word	0x40013800
 8002f0c:	40020000 	.word	0x40020000
 8002f10:	40020400 	.word	0x40020400
 8002f14:	40020800 	.word	0x40020800
 8002f18:	40020c00 	.word	0x40020c00
 8002f1c:	40021000 	.word	0x40021000
 8002f20:	40013c00 	.word	0x40013c00

08002f24 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b086      	sub	sp, #24
 8002f28:	af02      	add	r7, sp, #8
 8002f2a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d101      	bne.n	8002f36 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e101      	b.n	800313a <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d106      	bne.n	8002f56 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	f006 faa7 	bl	80094a4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2203      	movs	r2, #3
 8002f5a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f64:	d102      	bne.n	8002f6c <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4618      	mov	r0, r3
 8002f72:	f002 fe64 	bl	8005c3e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6818      	ldr	r0, [r3, #0]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	7c1a      	ldrb	r2, [r3, #16]
 8002f7e:	f88d 2000 	strb.w	r2, [sp]
 8002f82:	3304      	adds	r3, #4
 8002f84:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f86:	f002 fd43 	bl	8005a10 <USB_CoreInit>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d005      	beq.n	8002f9c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2202      	movs	r2, #2
 8002f94:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e0ce      	b.n	800313a <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2100      	movs	r1, #0
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f002 fe5c 	bl	8005c60 <USB_SetCurrentMode>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d005      	beq.n	8002fba <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2202      	movs	r2, #2
 8002fb2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e0bf      	b.n	800313a <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002fba:	2300      	movs	r3, #0
 8002fbc:	73fb      	strb	r3, [r7, #15]
 8002fbe:	e04a      	b.n	8003056 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002fc0:	7bfa      	ldrb	r2, [r7, #15]
 8002fc2:	6879      	ldr	r1, [r7, #4]
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	00db      	lsls	r3, r3, #3
 8002fc8:	4413      	add	r3, r2
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	440b      	add	r3, r1
 8002fce:	3315      	adds	r3, #21
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002fd4:	7bfa      	ldrb	r2, [r7, #15]
 8002fd6:	6879      	ldr	r1, [r7, #4]
 8002fd8:	4613      	mov	r3, r2
 8002fda:	00db      	lsls	r3, r3, #3
 8002fdc:	4413      	add	r3, r2
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	440b      	add	r3, r1
 8002fe2:	3314      	adds	r3, #20
 8002fe4:	7bfa      	ldrb	r2, [r7, #15]
 8002fe6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002fe8:	7bfa      	ldrb	r2, [r7, #15]
 8002fea:	7bfb      	ldrb	r3, [r7, #15]
 8002fec:	b298      	uxth	r0, r3
 8002fee:	6879      	ldr	r1, [r7, #4]
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	00db      	lsls	r3, r3, #3
 8002ff4:	4413      	add	r3, r2
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	440b      	add	r3, r1
 8002ffa:	332e      	adds	r3, #46	@ 0x2e
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003000:	7bfa      	ldrb	r2, [r7, #15]
 8003002:	6879      	ldr	r1, [r7, #4]
 8003004:	4613      	mov	r3, r2
 8003006:	00db      	lsls	r3, r3, #3
 8003008:	4413      	add	r3, r2
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	440b      	add	r3, r1
 800300e:	3318      	adds	r3, #24
 8003010:	2200      	movs	r2, #0
 8003012:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003014:	7bfa      	ldrb	r2, [r7, #15]
 8003016:	6879      	ldr	r1, [r7, #4]
 8003018:	4613      	mov	r3, r2
 800301a:	00db      	lsls	r3, r3, #3
 800301c:	4413      	add	r3, r2
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	440b      	add	r3, r1
 8003022:	331c      	adds	r3, #28
 8003024:	2200      	movs	r2, #0
 8003026:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003028:	7bfa      	ldrb	r2, [r7, #15]
 800302a:	6879      	ldr	r1, [r7, #4]
 800302c:	4613      	mov	r3, r2
 800302e:	00db      	lsls	r3, r3, #3
 8003030:	4413      	add	r3, r2
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	440b      	add	r3, r1
 8003036:	3320      	adds	r3, #32
 8003038:	2200      	movs	r2, #0
 800303a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800303c:	7bfa      	ldrb	r2, [r7, #15]
 800303e:	6879      	ldr	r1, [r7, #4]
 8003040:	4613      	mov	r3, r2
 8003042:	00db      	lsls	r3, r3, #3
 8003044:	4413      	add	r3, r2
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	440b      	add	r3, r1
 800304a:	3324      	adds	r3, #36	@ 0x24
 800304c:	2200      	movs	r2, #0
 800304e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003050:	7bfb      	ldrb	r3, [r7, #15]
 8003052:	3301      	adds	r3, #1
 8003054:	73fb      	strb	r3, [r7, #15]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	791b      	ldrb	r3, [r3, #4]
 800305a:	7bfa      	ldrb	r2, [r7, #15]
 800305c:	429a      	cmp	r2, r3
 800305e:	d3af      	bcc.n	8002fc0 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003060:	2300      	movs	r3, #0
 8003062:	73fb      	strb	r3, [r7, #15]
 8003064:	e044      	b.n	80030f0 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003066:	7bfa      	ldrb	r2, [r7, #15]
 8003068:	6879      	ldr	r1, [r7, #4]
 800306a:	4613      	mov	r3, r2
 800306c:	00db      	lsls	r3, r3, #3
 800306e:	4413      	add	r3, r2
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	440b      	add	r3, r1
 8003074:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003078:	2200      	movs	r2, #0
 800307a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800307c:	7bfa      	ldrb	r2, [r7, #15]
 800307e:	6879      	ldr	r1, [r7, #4]
 8003080:	4613      	mov	r3, r2
 8003082:	00db      	lsls	r3, r3, #3
 8003084:	4413      	add	r3, r2
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	440b      	add	r3, r1
 800308a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800308e:	7bfa      	ldrb	r2, [r7, #15]
 8003090:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003092:	7bfa      	ldrb	r2, [r7, #15]
 8003094:	6879      	ldr	r1, [r7, #4]
 8003096:	4613      	mov	r3, r2
 8003098:	00db      	lsls	r3, r3, #3
 800309a:	4413      	add	r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	440b      	add	r3, r1
 80030a0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80030a4:	2200      	movs	r2, #0
 80030a6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80030a8:	7bfa      	ldrb	r2, [r7, #15]
 80030aa:	6879      	ldr	r1, [r7, #4]
 80030ac:	4613      	mov	r3, r2
 80030ae:	00db      	lsls	r3, r3, #3
 80030b0:	4413      	add	r3, r2
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	440b      	add	r3, r1
 80030b6:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80030ba:	2200      	movs	r2, #0
 80030bc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80030be:	7bfa      	ldrb	r2, [r7, #15]
 80030c0:	6879      	ldr	r1, [r7, #4]
 80030c2:	4613      	mov	r3, r2
 80030c4:	00db      	lsls	r3, r3, #3
 80030c6:	4413      	add	r3, r2
 80030c8:	009b      	lsls	r3, r3, #2
 80030ca:	440b      	add	r3, r1
 80030cc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80030d0:	2200      	movs	r2, #0
 80030d2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80030d4:	7bfa      	ldrb	r2, [r7, #15]
 80030d6:	6879      	ldr	r1, [r7, #4]
 80030d8:	4613      	mov	r3, r2
 80030da:	00db      	lsls	r3, r3, #3
 80030dc:	4413      	add	r3, r2
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	440b      	add	r3, r1
 80030e2:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80030e6:	2200      	movs	r2, #0
 80030e8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030ea:	7bfb      	ldrb	r3, [r7, #15]
 80030ec:	3301      	adds	r3, #1
 80030ee:	73fb      	strb	r3, [r7, #15]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	791b      	ldrb	r3, [r3, #4]
 80030f4:	7bfa      	ldrb	r2, [r7, #15]
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d3b5      	bcc.n	8003066 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6818      	ldr	r0, [r3, #0]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	7c1a      	ldrb	r2, [r3, #16]
 8003102:	f88d 2000 	strb.w	r2, [sp]
 8003106:	3304      	adds	r3, #4
 8003108:	cb0e      	ldmia	r3, {r1, r2, r3}
 800310a:	f002 fdf5 	bl	8005cf8 <USB_DevInit>
 800310e:	4603      	mov	r3, r0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d005      	beq.n	8003120 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2202      	movs	r2, #2
 8003118:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e00c      	b.n	800313a <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2200      	movs	r2, #0
 8003124:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2201      	movs	r2, #1
 800312a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4618      	mov	r0, r3
 8003134:	f003 fe3f 	bl	8006db6 <USB_DevDisconnect>

  return HAL_OK;
 8003138:	2300      	movs	r3, #0
}
 800313a:	4618      	mov	r0, r3
 800313c:	3710      	adds	r7, #16
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}

08003142 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003142:	b580      	push	{r7, lr}
 8003144:	b084      	sub	sp, #16
 8003146:	af00      	add	r7, sp, #0
 8003148:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003156:	2b01      	cmp	r3, #1
 8003158:	d101      	bne.n	800315e <HAL_PCD_Start+0x1c>
 800315a:	2302      	movs	r3, #2
 800315c:	e022      	b.n	80031a4 <HAL_PCD_Start+0x62>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2201      	movs	r2, #1
 8003162:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	68db      	ldr	r3, [r3, #12]
 800316a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800316e:	2b00      	cmp	r3, #0
 8003170:	d009      	beq.n	8003186 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003176:	2b01      	cmp	r3, #1
 8003178:	d105      	bne.n	8003186 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800317e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4618      	mov	r0, r3
 800318c:	f002 fd46 	bl	8005c1c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4618      	mov	r0, r3
 8003196:	f003 fded 	bl	8006d74 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80031a2:	2300      	movs	r3, #0
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3710      	adds	r7, #16
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}

080031ac <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80031ac:	b590      	push	{r4, r7, lr}
 80031ae:	b08d      	sub	sp, #52	@ 0x34
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80031ba:	6a3b      	ldr	r3, [r7, #32]
 80031bc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4618      	mov	r0, r3
 80031c4:	f003 feab 	bl	8006f1e <USB_GetMode>
 80031c8:	4603      	mov	r3, r0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	f040 848c 	bne.w	8003ae8 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f003 fe0f 	bl	8006df8 <USB_ReadInterrupts>
 80031da:	4603      	mov	r3, r0
 80031dc:	2b00      	cmp	r3, #0
 80031de:	f000 8482 	beq.w	8003ae6 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	0a1b      	lsrs	r3, r3, #8
 80031ec:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4618      	mov	r0, r3
 80031fc:	f003 fdfc 	bl	8006df8 <USB_ReadInterrupts>
 8003200:	4603      	mov	r3, r0
 8003202:	f003 0302 	and.w	r3, r3, #2
 8003206:	2b02      	cmp	r3, #2
 8003208:	d107      	bne.n	800321a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	695a      	ldr	r2, [r3, #20]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f002 0202 	and.w	r2, r2, #2
 8003218:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4618      	mov	r0, r3
 8003220:	f003 fdea 	bl	8006df8 <USB_ReadInterrupts>
 8003224:	4603      	mov	r3, r0
 8003226:	f003 0310 	and.w	r3, r3, #16
 800322a:	2b10      	cmp	r3, #16
 800322c:	d161      	bne.n	80032f2 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	699a      	ldr	r2, [r3, #24]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f022 0210 	bic.w	r2, r2, #16
 800323c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800323e:	6a3b      	ldr	r3, [r7, #32]
 8003240:	6a1b      	ldr	r3, [r3, #32]
 8003242:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003244:	69bb      	ldr	r3, [r7, #24]
 8003246:	f003 020f 	and.w	r2, r3, #15
 800324a:	4613      	mov	r3, r2
 800324c:	00db      	lsls	r3, r3, #3
 800324e:	4413      	add	r3, r2
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	4413      	add	r3, r2
 800325a:	3304      	adds	r3, #4
 800325c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800325e:	69bb      	ldr	r3, [r7, #24]
 8003260:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003264:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003268:	d124      	bne.n	80032b4 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800326a:	69ba      	ldr	r2, [r7, #24]
 800326c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003270:	4013      	ands	r3, r2
 8003272:	2b00      	cmp	r3, #0
 8003274:	d035      	beq.n	80032e2 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800327a:	69bb      	ldr	r3, [r7, #24]
 800327c:	091b      	lsrs	r3, r3, #4
 800327e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003280:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003284:	b29b      	uxth	r3, r3
 8003286:	461a      	mov	r2, r3
 8003288:	6a38      	ldr	r0, [r7, #32]
 800328a:	f003 fc21 	bl	8006ad0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	68da      	ldr	r2, [r3, #12]
 8003292:	69bb      	ldr	r3, [r7, #24]
 8003294:	091b      	lsrs	r3, r3, #4
 8003296:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800329a:	441a      	add	r2, r3
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	695a      	ldr	r2, [r3, #20]
 80032a4:	69bb      	ldr	r3, [r7, #24]
 80032a6:	091b      	lsrs	r3, r3, #4
 80032a8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80032ac:	441a      	add	r2, r3
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	615a      	str	r2, [r3, #20]
 80032b2:	e016      	b.n	80032e2 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80032ba:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80032be:	d110      	bne.n	80032e2 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80032c6:	2208      	movs	r2, #8
 80032c8:	4619      	mov	r1, r3
 80032ca:	6a38      	ldr	r0, [r7, #32]
 80032cc:	f003 fc00 	bl	8006ad0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	695a      	ldr	r2, [r3, #20]
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	091b      	lsrs	r3, r3, #4
 80032d8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80032dc:	441a      	add	r2, r3
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	699a      	ldr	r2, [r3, #24]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f042 0210 	orr.w	r2, r2, #16
 80032f0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4618      	mov	r0, r3
 80032f8:	f003 fd7e 	bl	8006df8 <USB_ReadInterrupts>
 80032fc:	4603      	mov	r3, r0
 80032fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003302:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003306:	f040 80a7 	bne.w	8003458 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800330a:	2300      	movs	r3, #0
 800330c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4618      	mov	r0, r3
 8003314:	f003 fd83 	bl	8006e1e <USB_ReadDevAllOutEpInterrupt>
 8003318:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800331a:	e099      	b.n	8003450 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800331c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800331e:	f003 0301 	and.w	r3, r3, #1
 8003322:	2b00      	cmp	r3, #0
 8003324:	f000 808e 	beq.w	8003444 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800332e:	b2d2      	uxtb	r2, r2
 8003330:	4611      	mov	r1, r2
 8003332:	4618      	mov	r0, r3
 8003334:	f003 fda7 	bl	8006e86 <USB_ReadDevOutEPInterrupt>
 8003338:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	f003 0301 	and.w	r3, r3, #1
 8003340:	2b00      	cmp	r3, #0
 8003342:	d00c      	beq.n	800335e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003346:	015a      	lsls	r2, r3, #5
 8003348:	69fb      	ldr	r3, [r7, #28]
 800334a:	4413      	add	r3, r2
 800334c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003350:	461a      	mov	r2, r3
 8003352:	2301      	movs	r3, #1
 8003354:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003356:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	f000 fea3 	bl	80040a4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	f003 0308 	and.w	r3, r3, #8
 8003364:	2b00      	cmp	r3, #0
 8003366:	d00c      	beq.n	8003382 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800336a:	015a      	lsls	r2, r3, #5
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	4413      	add	r3, r2
 8003370:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003374:	461a      	mov	r2, r3
 8003376:	2308      	movs	r3, #8
 8003378:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800337a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f000 ff79 	bl	8004274 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	f003 0310 	and.w	r3, r3, #16
 8003388:	2b00      	cmp	r3, #0
 800338a:	d008      	beq.n	800339e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800338c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800338e:	015a      	lsls	r2, r3, #5
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	4413      	add	r3, r2
 8003394:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003398:	461a      	mov	r2, r3
 800339a:	2310      	movs	r3, #16
 800339c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	f003 0302 	and.w	r3, r3, #2
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d030      	beq.n	800340a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80033a8:	6a3b      	ldr	r3, [r7, #32]
 80033aa:	695b      	ldr	r3, [r3, #20]
 80033ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033b0:	2b80      	cmp	r3, #128	@ 0x80
 80033b2:	d109      	bne.n	80033c8 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80033b4:	69fb      	ldr	r3, [r7, #28]
 80033b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	69fa      	ldr	r2, [r7, #28]
 80033be:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80033c2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80033c6:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80033c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033ca:	4613      	mov	r3, r2
 80033cc:	00db      	lsls	r3, r3, #3
 80033ce:	4413      	add	r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	4413      	add	r3, r2
 80033da:	3304      	adds	r3, #4
 80033dc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	78db      	ldrb	r3, [r3, #3]
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d108      	bne.n	80033f8 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	2200      	movs	r2, #0
 80033ea:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80033ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	4619      	mov	r1, r3
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	f006 f952 	bl	800969c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80033f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033fa:	015a      	lsls	r2, r3, #5
 80033fc:	69fb      	ldr	r3, [r7, #28]
 80033fe:	4413      	add	r3, r2
 8003400:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003404:	461a      	mov	r2, r3
 8003406:	2302      	movs	r3, #2
 8003408:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	f003 0320 	and.w	r3, r3, #32
 8003410:	2b00      	cmp	r3, #0
 8003412:	d008      	beq.n	8003426 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003416:	015a      	lsls	r2, r3, #5
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	4413      	add	r3, r2
 800341c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003420:	461a      	mov	r2, r3
 8003422:	2320      	movs	r3, #32
 8003424:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800342c:	2b00      	cmp	r3, #0
 800342e:	d009      	beq.n	8003444 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003432:	015a      	lsls	r2, r3, #5
 8003434:	69fb      	ldr	r3, [r7, #28]
 8003436:	4413      	add	r3, r2
 8003438:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800343c:	461a      	mov	r2, r3
 800343e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003442:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003446:	3301      	adds	r3, #1
 8003448:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800344a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800344c:	085b      	lsrs	r3, r3, #1
 800344e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003452:	2b00      	cmp	r3, #0
 8003454:	f47f af62 	bne.w	800331c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4618      	mov	r0, r3
 800345e:	f003 fccb 	bl	8006df8 <USB_ReadInterrupts>
 8003462:	4603      	mov	r3, r0
 8003464:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003468:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800346c:	f040 80db 	bne.w	8003626 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4618      	mov	r0, r3
 8003476:	f003 fcec 	bl	8006e52 <USB_ReadDevAllInEpInterrupt>
 800347a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800347c:	2300      	movs	r3, #0
 800347e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003480:	e0cd      	b.n	800361e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003484:	f003 0301 	and.w	r3, r3, #1
 8003488:	2b00      	cmp	r3, #0
 800348a:	f000 80c2 	beq.w	8003612 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003494:	b2d2      	uxtb	r2, r2
 8003496:	4611      	mov	r1, r2
 8003498:	4618      	mov	r0, r3
 800349a:	f003 fd12 	bl	8006ec2 <USB_ReadDevInEPInterrupt>
 800349e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	f003 0301 	and.w	r3, r3, #1
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d057      	beq.n	800355a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80034aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ac:	f003 030f 	and.w	r3, r3, #15
 80034b0:	2201      	movs	r2, #1
 80034b2:	fa02 f303 	lsl.w	r3, r2, r3
 80034b6:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80034b8:	69fb      	ldr	r3, [r7, #28]
 80034ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80034be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	43db      	mvns	r3, r3
 80034c4:	69f9      	ldr	r1, [r7, #28]
 80034c6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80034ca:	4013      	ands	r3, r2
 80034cc:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80034ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d0:	015a      	lsls	r2, r3, #5
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	4413      	add	r3, r2
 80034d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80034da:	461a      	mov	r2, r3
 80034dc:	2301      	movs	r3, #1
 80034de:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	799b      	ldrb	r3, [r3, #6]
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d132      	bne.n	800354e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80034e8:	6879      	ldr	r1, [r7, #4]
 80034ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034ec:	4613      	mov	r3, r2
 80034ee:	00db      	lsls	r3, r3, #3
 80034f0:	4413      	add	r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	440b      	add	r3, r1
 80034f6:	3320      	adds	r3, #32
 80034f8:	6819      	ldr	r1, [r3, #0]
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034fe:	4613      	mov	r3, r2
 8003500:	00db      	lsls	r3, r3, #3
 8003502:	4413      	add	r3, r2
 8003504:	009b      	lsls	r3, r3, #2
 8003506:	4403      	add	r3, r0
 8003508:	331c      	adds	r3, #28
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4419      	add	r1, r3
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003512:	4613      	mov	r3, r2
 8003514:	00db      	lsls	r3, r3, #3
 8003516:	4413      	add	r3, r2
 8003518:	009b      	lsls	r3, r3, #2
 800351a:	4403      	add	r3, r0
 800351c:	3320      	adds	r3, #32
 800351e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003522:	2b00      	cmp	r3, #0
 8003524:	d113      	bne.n	800354e <HAL_PCD_IRQHandler+0x3a2>
 8003526:	6879      	ldr	r1, [r7, #4]
 8003528:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800352a:	4613      	mov	r3, r2
 800352c:	00db      	lsls	r3, r3, #3
 800352e:	4413      	add	r3, r2
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	440b      	add	r3, r1
 8003534:	3324      	adds	r3, #36	@ 0x24
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d108      	bne.n	800354e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6818      	ldr	r0, [r3, #0]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003546:	461a      	mov	r2, r3
 8003548:	2101      	movs	r1, #1
 800354a:	f003 fd19 	bl	8006f80 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800354e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003550:	b2db      	uxtb	r3, r3
 8003552:	4619      	mov	r1, r3
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f006 f826 	bl	80095a6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	f003 0308 	and.w	r3, r3, #8
 8003560:	2b00      	cmp	r3, #0
 8003562:	d008      	beq.n	8003576 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003566:	015a      	lsls	r2, r3, #5
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	4413      	add	r3, r2
 800356c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003570:	461a      	mov	r2, r3
 8003572:	2308      	movs	r3, #8
 8003574:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	f003 0310 	and.w	r3, r3, #16
 800357c:	2b00      	cmp	r3, #0
 800357e:	d008      	beq.n	8003592 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003582:	015a      	lsls	r2, r3, #5
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	4413      	add	r3, r2
 8003588:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800358c:	461a      	mov	r2, r3
 800358e:	2310      	movs	r3, #16
 8003590:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003598:	2b00      	cmp	r3, #0
 800359a:	d008      	beq.n	80035ae <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800359c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800359e:	015a      	lsls	r2, r3, #5
 80035a0:	69fb      	ldr	r3, [r7, #28]
 80035a2:	4413      	add	r3, r2
 80035a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80035a8:	461a      	mov	r2, r3
 80035aa:	2340      	movs	r3, #64	@ 0x40
 80035ac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	f003 0302 	and.w	r3, r3, #2
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d023      	beq.n	8003600 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80035b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80035ba:	6a38      	ldr	r0, [r7, #32]
 80035bc:	f002 fd00 	bl	8005fc0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80035c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035c2:	4613      	mov	r3, r2
 80035c4:	00db      	lsls	r3, r3, #3
 80035c6:	4413      	add	r3, r2
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	3310      	adds	r3, #16
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	4413      	add	r3, r2
 80035d0:	3304      	adds	r3, #4
 80035d2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	78db      	ldrb	r3, [r3, #3]
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d108      	bne.n	80035ee <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	2200      	movs	r2, #0
 80035e0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80035e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	4619      	mov	r1, r3
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f006 f869 	bl	80096c0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80035ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035f0:	015a      	lsls	r2, r3, #5
 80035f2:	69fb      	ldr	r3, [r7, #28]
 80035f4:	4413      	add	r3, r2
 80035f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80035fa:	461a      	mov	r2, r3
 80035fc:	2302      	movs	r3, #2
 80035fe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003606:	2b00      	cmp	r3, #0
 8003608:	d003      	beq.n	8003612 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800360a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	f000 fcbd 	bl	8003f8c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003614:	3301      	adds	r3, #1
 8003616:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800361a:	085b      	lsrs	r3, r3, #1
 800361c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800361e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003620:	2b00      	cmp	r3, #0
 8003622:	f47f af2e 	bne.w	8003482 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4618      	mov	r0, r3
 800362c:	f003 fbe4 	bl	8006df8 <USB_ReadInterrupts>
 8003630:	4603      	mov	r3, r0
 8003632:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003636:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800363a:	d122      	bne.n	8003682 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	69fa      	ldr	r2, [r7, #28]
 8003646:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800364a:	f023 0301 	bic.w	r3, r3, #1
 800364e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003656:	2b01      	cmp	r3, #1
 8003658:	d108      	bne.n	800366c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003662:	2100      	movs	r1, #0
 8003664:	6878      	ldr	r0, [r7, #4]
 8003666:	f000 fea3 	bl	80043b0 <HAL_PCDEx_LPM_Callback>
 800366a:	e002      	b.n	8003672 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800366c:	6878      	ldr	r0, [r7, #4]
 800366e:	f006 f807 	bl	8009680 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	695a      	ldr	r2, [r3, #20]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003680:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4618      	mov	r0, r3
 8003688:	f003 fbb6 	bl	8006df8 <USB_ReadInterrupts>
 800368c:	4603      	mov	r3, r0
 800368e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003692:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003696:	d112      	bne.n	80036be <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	f003 0301 	and.w	r3, r3, #1
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d102      	bne.n	80036ae <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	f005 ffc3 	bl	8009634 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	695a      	ldr	r2, [r3, #20]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80036bc:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4618      	mov	r0, r3
 80036c4:	f003 fb98 	bl	8006df8 <USB_ReadInterrupts>
 80036c8:	4603      	mov	r3, r0
 80036ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036d2:	f040 80b7 	bne.w	8003844 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80036d6:	69fb      	ldr	r3, [r7, #28]
 80036d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	69fa      	ldr	r2, [r7, #28]
 80036e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80036e4:	f023 0301 	bic.w	r3, r3, #1
 80036e8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2110      	movs	r1, #16
 80036f0:	4618      	mov	r0, r3
 80036f2:	f002 fc65 	bl	8005fc0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036f6:	2300      	movs	r3, #0
 80036f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80036fa:	e046      	b.n	800378a <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80036fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036fe:	015a      	lsls	r2, r3, #5
 8003700:	69fb      	ldr	r3, [r7, #28]
 8003702:	4413      	add	r3, r2
 8003704:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003708:	461a      	mov	r2, r3
 800370a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800370e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003710:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003712:	015a      	lsls	r2, r3, #5
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	4413      	add	r3, r2
 8003718:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003720:	0151      	lsls	r1, r2, #5
 8003722:	69fa      	ldr	r2, [r7, #28]
 8003724:	440a      	add	r2, r1
 8003726:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800372a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800372e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003732:	015a      	lsls	r2, r3, #5
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	4413      	add	r3, r2
 8003738:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800373c:	461a      	mov	r2, r3
 800373e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003742:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003746:	015a      	lsls	r2, r3, #5
 8003748:	69fb      	ldr	r3, [r7, #28]
 800374a:	4413      	add	r3, r2
 800374c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003754:	0151      	lsls	r1, r2, #5
 8003756:	69fa      	ldr	r2, [r7, #28]
 8003758:	440a      	add	r2, r1
 800375a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800375e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003762:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003766:	015a      	lsls	r2, r3, #5
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	4413      	add	r3, r2
 800376c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003774:	0151      	lsls	r1, r2, #5
 8003776:	69fa      	ldr	r2, [r7, #28]
 8003778:	440a      	add	r2, r1
 800377a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800377e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003782:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003786:	3301      	adds	r3, #1
 8003788:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	791b      	ldrb	r3, [r3, #4]
 800378e:	461a      	mov	r2, r3
 8003790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003792:	4293      	cmp	r3, r2
 8003794:	d3b2      	bcc.n	80036fc <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800379c:	69db      	ldr	r3, [r3, #28]
 800379e:	69fa      	ldr	r2, [r7, #28]
 80037a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80037a4:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80037a8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	7bdb      	ldrb	r3, [r3, #15]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d016      	beq.n	80037e0 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80037b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037bc:	69fa      	ldr	r2, [r7, #28]
 80037be:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80037c2:	f043 030b 	orr.w	r3, r3, #11
 80037c6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80037ca:	69fb      	ldr	r3, [r7, #28]
 80037cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80037d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037d2:	69fa      	ldr	r2, [r7, #28]
 80037d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80037d8:	f043 030b 	orr.w	r3, r3, #11
 80037dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80037de:	e015      	b.n	800380c <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80037e6:	695b      	ldr	r3, [r3, #20]
 80037e8:	69fa      	ldr	r2, [r7, #28]
 80037ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80037ee:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80037f2:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80037f6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80037f8:	69fb      	ldr	r3, [r7, #28]
 80037fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80037fe:	691b      	ldr	r3, [r3, #16]
 8003800:	69fa      	ldr	r2, [r7, #28]
 8003802:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003806:	f043 030b 	orr.w	r3, r3, #11
 800380a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	69fa      	ldr	r2, [r7, #28]
 8003816:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800381a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800381e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6818      	ldr	r0, [r3, #0]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800382e:	461a      	mov	r2, r3
 8003830:	f003 fba6 	bl	8006f80 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	695a      	ldr	r2, [r3, #20]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003842:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4618      	mov	r0, r3
 800384a:	f003 fad5 	bl	8006df8 <USB_ReadInterrupts>
 800384e:	4603      	mov	r3, r0
 8003850:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003854:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003858:	d123      	bne.n	80038a2 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4618      	mov	r0, r3
 8003860:	f003 fb6b 	bl	8006f3a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4618      	mov	r0, r3
 800386a:	f002 fc22 	bl	80060b2 <USB_GetDevSpeed>
 800386e:	4603      	mov	r3, r0
 8003870:	461a      	mov	r2, r3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681c      	ldr	r4, [r3, #0]
 800387a:	f001 f9c9 	bl	8004c10 <HAL_RCC_GetHCLKFreq>
 800387e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003884:	461a      	mov	r2, r3
 8003886:	4620      	mov	r0, r4
 8003888:	f002 f926 	bl	8005ad8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800388c:	6878      	ldr	r0, [r7, #4]
 800388e:	f005 feb2 	bl	80095f6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	695a      	ldr	r2, [r3, #20]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80038a0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4618      	mov	r0, r3
 80038a8:	f003 faa6 	bl	8006df8 <USB_ReadInterrupts>
 80038ac:	4603      	mov	r3, r0
 80038ae:	f003 0308 	and.w	r3, r3, #8
 80038b2:	2b08      	cmp	r3, #8
 80038b4:	d10a      	bne.n	80038cc <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f005 fe8f 	bl	80095da <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	695a      	ldr	r2, [r3, #20]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f002 0208 	and.w	r2, r2, #8
 80038ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4618      	mov	r0, r3
 80038d2:	f003 fa91 	bl	8006df8 <USB_ReadInterrupts>
 80038d6:	4603      	mov	r3, r0
 80038d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038dc:	2b80      	cmp	r3, #128	@ 0x80
 80038de:	d123      	bne.n	8003928 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80038e0:	6a3b      	ldr	r3, [r7, #32]
 80038e2:	699b      	ldr	r3, [r3, #24]
 80038e4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80038e8:	6a3b      	ldr	r3, [r7, #32]
 80038ea:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80038ec:	2301      	movs	r3, #1
 80038ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80038f0:	e014      	b.n	800391c <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80038f2:	6879      	ldr	r1, [r7, #4]
 80038f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038f6:	4613      	mov	r3, r2
 80038f8:	00db      	lsls	r3, r3, #3
 80038fa:	4413      	add	r3, r2
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	440b      	add	r3, r1
 8003900:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003904:	781b      	ldrb	r3, [r3, #0]
 8003906:	2b01      	cmp	r3, #1
 8003908:	d105      	bne.n	8003916 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800390a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800390c:	b2db      	uxtb	r3, r3
 800390e:	4619      	mov	r1, r3
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	f000 fb0a 	bl	8003f2a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003918:	3301      	adds	r3, #1
 800391a:	627b      	str	r3, [r7, #36]	@ 0x24
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	791b      	ldrb	r3, [r3, #4]
 8003920:	461a      	mov	r2, r3
 8003922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003924:	4293      	cmp	r3, r2
 8003926:	d3e4      	bcc.n	80038f2 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4618      	mov	r0, r3
 800392e:	f003 fa63 	bl	8006df8 <USB_ReadInterrupts>
 8003932:	4603      	mov	r3, r0
 8003934:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003938:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800393c:	d13c      	bne.n	80039b8 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800393e:	2301      	movs	r3, #1
 8003940:	627b      	str	r3, [r7, #36]	@ 0x24
 8003942:	e02b      	b.n	800399c <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003946:	015a      	lsls	r2, r3, #5
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	4413      	add	r3, r2
 800394c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003954:	6879      	ldr	r1, [r7, #4]
 8003956:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003958:	4613      	mov	r3, r2
 800395a:	00db      	lsls	r3, r3, #3
 800395c:	4413      	add	r3, r2
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	440b      	add	r3, r1
 8003962:	3318      	adds	r3, #24
 8003964:	781b      	ldrb	r3, [r3, #0]
 8003966:	2b01      	cmp	r3, #1
 8003968:	d115      	bne.n	8003996 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800396a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800396c:	2b00      	cmp	r3, #0
 800396e:	da12      	bge.n	8003996 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003970:	6879      	ldr	r1, [r7, #4]
 8003972:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003974:	4613      	mov	r3, r2
 8003976:	00db      	lsls	r3, r3, #3
 8003978:	4413      	add	r3, r2
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	440b      	add	r3, r1
 800397e:	3317      	adds	r3, #23
 8003980:	2201      	movs	r2, #1
 8003982:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003986:	b2db      	uxtb	r3, r3
 8003988:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800398c:	b2db      	uxtb	r3, r3
 800398e:	4619      	mov	r1, r3
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f000 faca 	bl	8003f2a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003998:	3301      	adds	r3, #1
 800399a:	627b      	str	r3, [r7, #36]	@ 0x24
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	791b      	ldrb	r3, [r3, #4]
 80039a0:	461a      	mov	r2, r3
 80039a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d3cd      	bcc.n	8003944 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	695a      	ldr	r2, [r3, #20]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80039b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4618      	mov	r0, r3
 80039be:	f003 fa1b 	bl	8006df8 <USB_ReadInterrupts>
 80039c2:	4603      	mov	r3, r0
 80039c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80039cc:	d156      	bne.n	8003a7c <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80039ce:	2301      	movs	r3, #1
 80039d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80039d2:	e045      	b.n	8003a60 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80039d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d6:	015a      	lsls	r2, r3, #5
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	4413      	add	r3, r2
 80039dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80039e4:	6879      	ldr	r1, [r7, #4]
 80039e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039e8:	4613      	mov	r3, r2
 80039ea:	00db      	lsls	r3, r3, #3
 80039ec:	4413      	add	r3, r2
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	440b      	add	r3, r1
 80039f2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d12e      	bne.n	8003a5a <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80039fc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	da2b      	bge.n	8003a5a <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	0c1a      	lsrs	r2, r3, #16
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003a0c:	4053      	eors	r3, r2
 8003a0e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d121      	bne.n	8003a5a <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003a16:	6879      	ldr	r1, [r7, #4]
 8003a18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a1a:	4613      	mov	r3, r2
 8003a1c:	00db      	lsls	r3, r3, #3
 8003a1e:	4413      	add	r3, r2
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	440b      	add	r3, r1
 8003a24:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003a28:	2201      	movs	r2, #1
 8003a2a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003a2c:	6a3b      	ldr	r3, [r7, #32]
 8003a2e:	699b      	ldr	r3, [r3, #24]
 8003a30:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003a34:	6a3b      	ldr	r3, [r7, #32]
 8003a36:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003a38:	6a3b      	ldr	r3, [r7, #32]
 8003a3a:	695b      	ldr	r3, [r3, #20]
 8003a3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d10a      	bne.n	8003a5a <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	69fa      	ldr	r2, [r7, #28]
 8003a4e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003a52:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a56:	6053      	str	r3, [r2, #4]
            break;
 8003a58:	e008      	b.n	8003a6c <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a5c:	3301      	adds	r3, #1
 8003a5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	791b      	ldrb	r3, [r3, #4]
 8003a64:	461a      	mov	r2, r3
 8003a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d3b3      	bcc.n	80039d4 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	695a      	ldr	r2, [r3, #20]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003a7a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4618      	mov	r0, r3
 8003a82:	f003 f9b9 	bl	8006df8 <USB_ReadInterrupts>
 8003a86:	4603      	mov	r3, r0
 8003a88:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003a8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a90:	d10a      	bne.n	8003aa8 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f005 fe26 	bl	80096e4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	695a      	ldr	r2, [r3, #20]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003aa6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4618      	mov	r0, r3
 8003aae:	f003 f9a3 	bl	8006df8 <USB_ReadInterrupts>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	f003 0304 	and.w	r3, r3, #4
 8003ab8:	2b04      	cmp	r3, #4
 8003aba:	d115      	bne.n	8003ae8 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003ac4:	69bb      	ldr	r3, [r7, #24]
 8003ac6:	f003 0304 	and.w	r3, r3, #4
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d002      	beq.n	8003ad4 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f005 fe16 	bl	8009700 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	6859      	ldr	r1, [r3, #4]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	69ba      	ldr	r2, [r7, #24]
 8003ae0:	430a      	orrs	r2, r1
 8003ae2:	605a      	str	r2, [r3, #4]
 8003ae4:	e000      	b.n	8003ae8 <HAL_PCD_IRQHandler+0x93c>
      return;
 8003ae6:	bf00      	nop
    }
  }
}
 8003ae8:	3734      	adds	r7, #52	@ 0x34
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd90      	pop	{r4, r7, pc}

08003aee <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003aee:	b580      	push	{r7, lr}
 8003af0:	b082      	sub	sp, #8
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	6078      	str	r0, [r7, #4]
 8003af6:	460b      	mov	r3, r1
 8003af8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d101      	bne.n	8003b08 <HAL_PCD_SetAddress+0x1a>
 8003b04:	2302      	movs	r3, #2
 8003b06:	e012      	b.n	8003b2e <HAL_PCD_SetAddress+0x40>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	78fa      	ldrb	r2, [r7, #3]
 8003b14:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	78fa      	ldrb	r2, [r7, #3]
 8003b1c:	4611      	mov	r1, r2
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f003 f902 	bl	8006d28 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3708      	adds	r7, #8
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}

08003b36 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003b36:	b580      	push	{r7, lr}
 8003b38:	b084      	sub	sp, #16
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	6078      	str	r0, [r7, #4]
 8003b3e:	4608      	mov	r0, r1
 8003b40:	4611      	mov	r1, r2
 8003b42:	461a      	mov	r2, r3
 8003b44:	4603      	mov	r3, r0
 8003b46:	70fb      	strb	r3, [r7, #3]
 8003b48:	460b      	mov	r3, r1
 8003b4a:	803b      	strh	r3, [r7, #0]
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003b50:	2300      	movs	r3, #0
 8003b52:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003b54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	da0f      	bge.n	8003b7c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b5c:	78fb      	ldrb	r3, [r7, #3]
 8003b5e:	f003 020f 	and.w	r2, r3, #15
 8003b62:	4613      	mov	r3, r2
 8003b64:	00db      	lsls	r3, r3, #3
 8003b66:	4413      	add	r3, r2
 8003b68:	009b      	lsls	r3, r3, #2
 8003b6a:	3310      	adds	r3, #16
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	4413      	add	r3, r2
 8003b70:	3304      	adds	r3, #4
 8003b72:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2201      	movs	r2, #1
 8003b78:	705a      	strb	r2, [r3, #1]
 8003b7a:	e00f      	b.n	8003b9c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b7c:	78fb      	ldrb	r3, [r7, #3]
 8003b7e:	f003 020f 	and.w	r2, r3, #15
 8003b82:	4613      	mov	r3, r2
 8003b84:	00db      	lsls	r3, r3, #3
 8003b86:	4413      	add	r3, r2
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003b8e:	687a      	ldr	r2, [r7, #4]
 8003b90:	4413      	add	r3, r2
 8003b92:	3304      	adds	r3, #4
 8003b94:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003b9c:	78fb      	ldrb	r3, [r7, #3]
 8003b9e:	f003 030f 	and.w	r3, r3, #15
 8003ba2:	b2da      	uxtb	r2, r3
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003ba8:	883b      	ldrh	r3, [r7, #0]
 8003baa:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	78ba      	ldrb	r2, [r7, #2]
 8003bb6:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	785b      	ldrb	r3, [r3, #1]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d004      	beq.n	8003bca <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	781b      	ldrb	r3, [r3, #0]
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003bca:	78bb      	ldrb	r3, [r7, #2]
 8003bcc:	2b02      	cmp	r3, #2
 8003bce:	d102      	bne.n	8003bd6 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d101      	bne.n	8003be4 <HAL_PCD_EP_Open+0xae>
 8003be0:	2302      	movs	r3, #2
 8003be2:	e00e      	b.n	8003c02 <HAL_PCD_EP_Open+0xcc>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2201      	movs	r2, #1
 8003be8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	68f9      	ldr	r1, [r7, #12]
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f002 fa82 	bl	80060fc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003c00:	7afb      	ldrb	r3, [r7, #11]
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3710      	adds	r7, #16
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}

08003c0a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003c0a:	b580      	push	{r7, lr}
 8003c0c:	b084      	sub	sp, #16
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	6078      	str	r0, [r7, #4]
 8003c12:	460b      	mov	r3, r1
 8003c14:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003c16:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	da0f      	bge.n	8003c3e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c1e:	78fb      	ldrb	r3, [r7, #3]
 8003c20:	f003 020f 	and.w	r2, r3, #15
 8003c24:	4613      	mov	r3, r2
 8003c26:	00db      	lsls	r3, r3, #3
 8003c28:	4413      	add	r3, r2
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	3310      	adds	r3, #16
 8003c2e:	687a      	ldr	r2, [r7, #4]
 8003c30:	4413      	add	r3, r2
 8003c32:	3304      	adds	r3, #4
 8003c34:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2201      	movs	r2, #1
 8003c3a:	705a      	strb	r2, [r3, #1]
 8003c3c:	e00f      	b.n	8003c5e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c3e:	78fb      	ldrb	r3, [r7, #3]
 8003c40:	f003 020f 	and.w	r2, r3, #15
 8003c44:	4613      	mov	r3, r2
 8003c46:	00db      	lsls	r3, r3, #3
 8003c48:	4413      	add	r3, r2
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003c50:	687a      	ldr	r2, [r7, #4]
 8003c52:	4413      	add	r3, r2
 8003c54:	3304      	adds	r3, #4
 8003c56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c5e:	78fb      	ldrb	r3, [r7, #3]
 8003c60:	f003 030f 	and.w	r3, r3, #15
 8003c64:	b2da      	uxtb	r2, r3
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d101      	bne.n	8003c78 <HAL_PCD_EP_Close+0x6e>
 8003c74:	2302      	movs	r3, #2
 8003c76:	e00e      	b.n	8003c96 <HAL_PCD_EP_Close+0x8c>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	68f9      	ldr	r1, [r7, #12]
 8003c86:	4618      	mov	r0, r3
 8003c88:	f002 fac0 	bl	800620c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003c94:	2300      	movs	r3, #0
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3710      	adds	r7, #16
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}

08003c9e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003c9e:	b580      	push	{r7, lr}
 8003ca0:	b086      	sub	sp, #24
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	60f8      	str	r0, [r7, #12]
 8003ca6:	607a      	str	r2, [r7, #4]
 8003ca8:	603b      	str	r3, [r7, #0]
 8003caa:	460b      	mov	r3, r1
 8003cac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003cae:	7afb      	ldrb	r3, [r7, #11]
 8003cb0:	f003 020f 	and.w	r2, r3, #15
 8003cb4:	4613      	mov	r3, r2
 8003cb6:	00db      	lsls	r3, r3, #3
 8003cb8:	4413      	add	r3, r2
 8003cba:	009b      	lsls	r3, r3, #2
 8003cbc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003cc0:	68fa      	ldr	r2, [r7, #12]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	3304      	adds	r3, #4
 8003cc6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	683a      	ldr	r2, [r7, #0]
 8003cd2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003ce0:	7afb      	ldrb	r3, [r7, #11]
 8003ce2:	f003 030f 	and.w	r3, r3, #15
 8003ce6:	b2da      	uxtb	r2, r3
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	799b      	ldrb	r3, [r3, #6]
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d102      	bne.n	8003cfa <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003cf4:	687a      	ldr	r2, [r7, #4]
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6818      	ldr	r0, [r3, #0]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	799b      	ldrb	r3, [r3, #6]
 8003d02:	461a      	mov	r2, r3
 8003d04:	6979      	ldr	r1, [r7, #20]
 8003d06:	f002 fb5d 	bl	80063c4 <USB_EPStartXfer>

  return HAL_OK;
 8003d0a:	2300      	movs	r3, #0
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3718      	adds	r7, #24
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}

08003d14 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	460b      	mov	r3, r1
 8003d1e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003d20:	78fb      	ldrb	r3, [r7, #3]
 8003d22:	f003 020f 	and.w	r2, r3, #15
 8003d26:	6879      	ldr	r1, [r7, #4]
 8003d28:	4613      	mov	r3, r2
 8003d2a:	00db      	lsls	r3, r3, #3
 8003d2c:	4413      	add	r3, r2
 8003d2e:	009b      	lsls	r3, r3, #2
 8003d30:	440b      	add	r3, r1
 8003d32:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003d36:	681b      	ldr	r3, [r3, #0]
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	370c      	adds	r7, #12
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr

08003d44 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b086      	sub	sp, #24
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	607a      	str	r2, [r7, #4]
 8003d4e:	603b      	str	r3, [r7, #0]
 8003d50:	460b      	mov	r3, r1
 8003d52:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003d54:	7afb      	ldrb	r3, [r7, #11]
 8003d56:	f003 020f 	and.w	r2, r3, #15
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	00db      	lsls	r3, r3, #3
 8003d5e:	4413      	add	r3, r2
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	3310      	adds	r3, #16
 8003d64:	68fa      	ldr	r2, [r7, #12]
 8003d66:	4413      	add	r3, r2
 8003d68:	3304      	adds	r3, #4
 8003d6a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	687a      	ldr	r2, [r7, #4]
 8003d70:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	683a      	ldr	r2, [r7, #0]
 8003d76:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	2201      	movs	r2, #1
 8003d82:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003d84:	7afb      	ldrb	r3, [r7, #11]
 8003d86:	f003 030f 	and.w	r3, r3, #15
 8003d8a:	b2da      	uxtb	r2, r3
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	799b      	ldrb	r3, [r3, #6]
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d102      	bne.n	8003d9e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003d98:	687a      	ldr	r2, [r7, #4]
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6818      	ldr	r0, [r3, #0]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	799b      	ldrb	r3, [r3, #6]
 8003da6:	461a      	mov	r2, r3
 8003da8:	6979      	ldr	r1, [r7, #20]
 8003daa:	f002 fb0b 	bl	80063c4 <USB_EPStartXfer>

  return HAL_OK;
 8003dae:	2300      	movs	r3, #0
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3718      	adds	r7, #24
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}

08003db8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b084      	sub	sp, #16
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003dc4:	78fb      	ldrb	r3, [r7, #3]
 8003dc6:	f003 030f 	and.w	r3, r3, #15
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	7912      	ldrb	r2, [r2, #4]
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d901      	bls.n	8003dd6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e04f      	b.n	8003e76 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003dd6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	da0f      	bge.n	8003dfe <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003dde:	78fb      	ldrb	r3, [r7, #3]
 8003de0:	f003 020f 	and.w	r2, r3, #15
 8003de4:	4613      	mov	r3, r2
 8003de6:	00db      	lsls	r3, r3, #3
 8003de8:	4413      	add	r3, r2
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	3310      	adds	r3, #16
 8003dee:	687a      	ldr	r2, [r7, #4]
 8003df0:	4413      	add	r3, r2
 8003df2:	3304      	adds	r3, #4
 8003df4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2201      	movs	r2, #1
 8003dfa:	705a      	strb	r2, [r3, #1]
 8003dfc:	e00d      	b.n	8003e1a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003dfe:	78fa      	ldrb	r2, [r7, #3]
 8003e00:	4613      	mov	r3, r2
 8003e02:	00db      	lsls	r3, r3, #3
 8003e04:	4413      	add	r3, r2
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003e0c:	687a      	ldr	r2, [r7, #4]
 8003e0e:	4413      	add	r3, r2
 8003e10:	3304      	adds	r3, #4
 8003e12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2200      	movs	r2, #0
 8003e18:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003e20:	78fb      	ldrb	r3, [r7, #3]
 8003e22:	f003 030f 	and.w	r3, r3, #15
 8003e26:	b2da      	uxtb	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d101      	bne.n	8003e3a <HAL_PCD_EP_SetStall+0x82>
 8003e36:	2302      	movs	r3, #2
 8003e38:	e01d      	b.n	8003e76 <HAL_PCD_EP_SetStall+0xbe>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	68f9      	ldr	r1, [r7, #12]
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f002 fe99 	bl	8006b80 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003e4e:	78fb      	ldrb	r3, [r7, #3]
 8003e50:	f003 030f 	and.w	r3, r3, #15
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d109      	bne.n	8003e6c <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6818      	ldr	r0, [r3, #0]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	7999      	ldrb	r1, [r3, #6]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003e66:	461a      	mov	r2, r3
 8003e68:	f003 f88a 	bl	8006f80 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003e74:	2300      	movs	r3, #0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3710      	adds	r7, #16
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}

08003e7e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003e7e:	b580      	push	{r7, lr}
 8003e80:	b084      	sub	sp, #16
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	6078      	str	r0, [r7, #4]
 8003e86:	460b      	mov	r3, r1
 8003e88:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003e8a:	78fb      	ldrb	r3, [r7, #3]
 8003e8c:	f003 030f 	and.w	r3, r3, #15
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	7912      	ldrb	r2, [r2, #4]
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d901      	bls.n	8003e9c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e042      	b.n	8003f22 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003e9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	da0f      	bge.n	8003ec4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ea4:	78fb      	ldrb	r3, [r7, #3]
 8003ea6:	f003 020f 	and.w	r2, r3, #15
 8003eaa:	4613      	mov	r3, r2
 8003eac:	00db      	lsls	r3, r3, #3
 8003eae:	4413      	add	r3, r2
 8003eb0:	009b      	lsls	r3, r3, #2
 8003eb2:	3310      	adds	r3, #16
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	4413      	add	r3, r2
 8003eb8:	3304      	adds	r3, #4
 8003eba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	705a      	strb	r2, [r3, #1]
 8003ec2:	e00f      	b.n	8003ee4 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003ec4:	78fb      	ldrb	r3, [r7, #3]
 8003ec6:	f003 020f 	and.w	r2, r3, #15
 8003eca:	4613      	mov	r3, r2
 8003ecc:	00db      	lsls	r3, r3, #3
 8003ece:	4413      	add	r3, r2
 8003ed0:	009b      	lsls	r3, r3, #2
 8003ed2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	4413      	add	r3, r2
 8003eda:	3304      	adds	r3, #4
 8003edc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003eea:	78fb      	ldrb	r3, [r7, #3]
 8003eec:	f003 030f 	and.w	r3, r3, #15
 8003ef0:	b2da      	uxtb	r2, r3
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d101      	bne.n	8003f04 <HAL_PCD_EP_ClrStall+0x86>
 8003f00:	2302      	movs	r3, #2
 8003f02:	e00e      	b.n	8003f22 <HAL_PCD_EP_ClrStall+0xa4>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2201      	movs	r2, #1
 8003f08:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	68f9      	ldr	r1, [r7, #12]
 8003f12:	4618      	mov	r0, r3
 8003f14:	f002 fea2 	bl	8006c5c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003f20:	2300      	movs	r3, #0
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	3710      	adds	r7, #16
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}

08003f2a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003f2a:	b580      	push	{r7, lr}
 8003f2c:	b084      	sub	sp, #16
 8003f2e:	af00      	add	r7, sp, #0
 8003f30:	6078      	str	r0, [r7, #4]
 8003f32:	460b      	mov	r3, r1
 8003f34:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003f36:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	da0c      	bge.n	8003f58 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f3e:	78fb      	ldrb	r3, [r7, #3]
 8003f40:	f003 020f 	and.w	r2, r3, #15
 8003f44:	4613      	mov	r3, r2
 8003f46:	00db      	lsls	r3, r3, #3
 8003f48:	4413      	add	r3, r2
 8003f4a:	009b      	lsls	r3, r3, #2
 8003f4c:	3310      	adds	r3, #16
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	4413      	add	r3, r2
 8003f52:	3304      	adds	r3, #4
 8003f54:	60fb      	str	r3, [r7, #12]
 8003f56:	e00c      	b.n	8003f72 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f58:	78fb      	ldrb	r3, [r7, #3]
 8003f5a:	f003 020f 	and.w	r2, r3, #15
 8003f5e:	4613      	mov	r3, r2
 8003f60:	00db      	lsls	r3, r3, #3
 8003f62:	4413      	add	r3, r2
 8003f64:	009b      	lsls	r3, r3, #2
 8003f66:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003f6a:	687a      	ldr	r2, [r7, #4]
 8003f6c:	4413      	add	r3, r2
 8003f6e:	3304      	adds	r3, #4
 8003f70:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	68f9      	ldr	r1, [r7, #12]
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f002 fcc1 	bl	8006900 <USB_EPStopXfer>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003f82:	7afb      	ldrb	r3, [r7, #11]
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	3710      	adds	r7, #16
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}

08003f8c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b08a      	sub	sp, #40	@ 0x28
 8003f90:	af02      	add	r7, sp, #8
 8003f92:	6078      	str	r0, [r7, #4]
 8003f94:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003fa0:	683a      	ldr	r2, [r7, #0]
 8003fa2:	4613      	mov	r3, r2
 8003fa4:	00db      	lsls	r3, r3, #3
 8003fa6:	4413      	add	r3, r2
 8003fa8:	009b      	lsls	r3, r3, #2
 8003faa:	3310      	adds	r3, #16
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	4413      	add	r3, r2
 8003fb0:	3304      	adds	r3, #4
 8003fb2:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	695a      	ldr	r2, [r3, #20]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	691b      	ldr	r3, [r3, #16]
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d901      	bls.n	8003fc4 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e06b      	b.n	800409c <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	691a      	ldr	r2, [r3, #16]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	695b      	ldr	r3, [r3, #20]
 8003fcc:	1ad3      	subs	r3, r2, r3
 8003fce:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	69fa      	ldr	r2, [r7, #28]
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d902      	bls.n	8003fe0 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	3303      	adds	r3, #3
 8003fe4:	089b      	lsrs	r3, r3, #2
 8003fe6:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003fe8:	e02a      	b.n	8004040 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	691a      	ldr	r2, [r3, #16]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	695b      	ldr	r3, [r3, #20]
 8003ff2:	1ad3      	subs	r3, r2, r3
 8003ff4:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	69fa      	ldr	r2, [r7, #28]
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d902      	bls.n	8004006 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	3303      	adds	r3, #3
 800400a:	089b      	lsrs	r3, r3, #2
 800400c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	68d9      	ldr	r1, [r3, #12]
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	b2da      	uxtb	r2, r3
 8004016:	69fb      	ldr	r3, [r7, #28]
 8004018:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800401e:	9300      	str	r3, [sp, #0]
 8004020:	4603      	mov	r3, r0
 8004022:	6978      	ldr	r0, [r7, #20]
 8004024:	f002 fd16 	bl	8006a54 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	68da      	ldr	r2, [r3, #12]
 800402c:	69fb      	ldr	r3, [r7, #28]
 800402e:	441a      	add	r2, r3
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	695a      	ldr	r2, [r3, #20]
 8004038:	69fb      	ldr	r3, [r7, #28]
 800403a:	441a      	add	r2, r3
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	015a      	lsls	r2, r3, #5
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	4413      	add	r3, r2
 8004048:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800404c:	699b      	ldr	r3, [r3, #24]
 800404e:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004050:	69ba      	ldr	r2, [r7, #24]
 8004052:	429a      	cmp	r2, r3
 8004054:	d809      	bhi.n	800406a <PCD_WriteEmptyTxFifo+0xde>
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	695a      	ldr	r2, [r3, #20]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800405e:	429a      	cmp	r2, r3
 8004060:	d203      	bcs.n	800406a <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	691b      	ldr	r3, [r3, #16]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d1bf      	bne.n	8003fea <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	691a      	ldr	r2, [r3, #16]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	695b      	ldr	r3, [r3, #20]
 8004072:	429a      	cmp	r2, r3
 8004074:	d811      	bhi.n	800409a <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	f003 030f 	and.w	r3, r3, #15
 800407c:	2201      	movs	r2, #1
 800407e:	fa02 f303 	lsl.w	r3, r2, r3
 8004082:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800408a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	43db      	mvns	r3, r3
 8004090:	6939      	ldr	r1, [r7, #16]
 8004092:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004096:	4013      	ands	r3, r2
 8004098:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800409a:	2300      	movs	r3, #0
}
 800409c:	4618      	mov	r0, r3
 800409e:	3720      	adds	r7, #32
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}

080040a4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b088      	sub	sp, #32
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
 80040ac:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80040b4:	69fb      	ldr	r3, [r7, #28]
 80040b6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80040b8:	69fb      	ldr	r3, [r7, #28]
 80040ba:	333c      	adds	r3, #60	@ 0x3c
 80040bc:	3304      	adds	r3, #4
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	015a      	lsls	r2, r3, #5
 80040c6:	69bb      	ldr	r3, [r7, #24]
 80040c8:	4413      	add	r3, r2
 80040ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	799b      	ldrb	r3, [r3, #6]
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d17b      	bne.n	80041d2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	f003 0308 	and.w	r3, r3, #8
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d015      	beq.n	8004110 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	4a61      	ldr	r2, [pc, #388]	@ (800426c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	f240 80b9 	bls.w	8004260 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	f000 80b3 	beq.w	8004260 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	015a      	lsls	r2, r3, #5
 80040fe:	69bb      	ldr	r3, [r7, #24]
 8004100:	4413      	add	r3, r2
 8004102:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004106:	461a      	mov	r2, r3
 8004108:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800410c:	6093      	str	r3, [r2, #8]
 800410e:	e0a7      	b.n	8004260 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	f003 0320 	and.w	r3, r3, #32
 8004116:	2b00      	cmp	r3, #0
 8004118:	d009      	beq.n	800412e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	015a      	lsls	r2, r3, #5
 800411e:	69bb      	ldr	r3, [r7, #24]
 8004120:	4413      	add	r3, r2
 8004122:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004126:	461a      	mov	r2, r3
 8004128:	2320      	movs	r3, #32
 800412a:	6093      	str	r3, [r2, #8]
 800412c:	e098      	b.n	8004260 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004134:	2b00      	cmp	r3, #0
 8004136:	f040 8093 	bne.w	8004260 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	4a4b      	ldr	r2, [pc, #300]	@ (800426c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d90f      	bls.n	8004162 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004148:	2b00      	cmp	r3, #0
 800414a:	d00a      	beq.n	8004162 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	015a      	lsls	r2, r3, #5
 8004150:	69bb      	ldr	r3, [r7, #24]
 8004152:	4413      	add	r3, r2
 8004154:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004158:	461a      	mov	r2, r3
 800415a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800415e:	6093      	str	r3, [r2, #8]
 8004160:	e07e      	b.n	8004260 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004162:	683a      	ldr	r2, [r7, #0]
 8004164:	4613      	mov	r3, r2
 8004166:	00db      	lsls	r3, r3, #3
 8004168:	4413      	add	r3, r2
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	4413      	add	r3, r2
 8004174:	3304      	adds	r3, #4
 8004176:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	6a1a      	ldr	r2, [r3, #32]
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	0159      	lsls	r1, r3, #5
 8004180:	69bb      	ldr	r3, [r7, #24]
 8004182:	440b      	add	r3, r1
 8004184:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004188:	691b      	ldr	r3, [r3, #16]
 800418a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800418e:	1ad2      	subs	r2, r2, r3
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d114      	bne.n	80041c4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	691b      	ldr	r3, [r3, #16]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d109      	bne.n	80041b6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6818      	ldr	r0, [r3, #0]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80041ac:	461a      	mov	r2, r3
 80041ae:	2101      	movs	r1, #1
 80041b0:	f002 fee6 	bl	8006f80 <USB_EP0_OutStart>
 80041b4:	e006      	b.n	80041c4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	68da      	ldr	r2, [r3, #12]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	695b      	ldr	r3, [r3, #20]
 80041be:	441a      	add	r2, r3
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	4619      	mov	r1, r3
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f005 f9d0 	bl	8009570 <HAL_PCD_DataOutStageCallback>
 80041d0:	e046      	b.n	8004260 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	4a26      	ldr	r2, [pc, #152]	@ (8004270 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d124      	bne.n	8004224 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d00a      	beq.n	80041fa <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	015a      	lsls	r2, r3, #5
 80041e8:	69bb      	ldr	r3, [r7, #24]
 80041ea:	4413      	add	r3, r2
 80041ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041f0:	461a      	mov	r2, r3
 80041f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041f6:	6093      	str	r3, [r2, #8]
 80041f8:	e032      	b.n	8004260 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	f003 0320 	and.w	r3, r3, #32
 8004200:	2b00      	cmp	r3, #0
 8004202:	d008      	beq.n	8004216 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	015a      	lsls	r2, r3, #5
 8004208:	69bb      	ldr	r3, [r7, #24]
 800420a:	4413      	add	r3, r2
 800420c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004210:	461a      	mov	r2, r3
 8004212:	2320      	movs	r3, #32
 8004214:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	b2db      	uxtb	r3, r3
 800421a:	4619      	mov	r1, r3
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f005 f9a7 	bl	8009570 <HAL_PCD_DataOutStageCallback>
 8004222:	e01d      	b.n	8004260 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d114      	bne.n	8004254 <PCD_EP_OutXfrComplete_int+0x1b0>
 800422a:	6879      	ldr	r1, [r7, #4]
 800422c:	683a      	ldr	r2, [r7, #0]
 800422e:	4613      	mov	r3, r2
 8004230:	00db      	lsls	r3, r3, #3
 8004232:	4413      	add	r3, r2
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	440b      	add	r3, r1
 8004238:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d108      	bne.n	8004254 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6818      	ldr	r0, [r3, #0]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800424c:	461a      	mov	r2, r3
 800424e:	2100      	movs	r1, #0
 8004250:	f002 fe96 	bl	8006f80 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	b2db      	uxtb	r3, r3
 8004258:	4619      	mov	r1, r3
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f005 f988 	bl	8009570 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004260:	2300      	movs	r3, #0
}
 8004262:	4618      	mov	r0, r3
 8004264:	3720      	adds	r7, #32
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	4f54300a 	.word	0x4f54300a
 8004270:	4f54310a 	.word	0x4f54310a

08004274 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b086      	sub	sp, #24
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
 800427c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	333c      	adds	r3, #60	@ 0x3c
 800428c:	3304      	adds	r3, #4
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	015a      	lsls	r2, r3, #5
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	4413      	add	r3, r2
 800429a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	4a15      	ldr	r2, [pc, #84]	@ (80042fc <PCD_EP_OutSetupPacket_int+0x88>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d90e      	bls.n	80042c8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d009      	beq.n	80042c8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	015a      	lsls	r2, r3, #5
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	4413      	add	r3, r2
 80042bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042c0:	461a      	mov	r2, r3
 80042c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042c6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	f005 f93f 	bl	800954c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	4a0a      	ldr	r2, [pc, #40]	@ (80042fc <PCD_EP_OutSetupPacket_int+0x88>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d90c      	bls.n	80042f0 <PCD_EP_OutSetupPacket_int+0x7c>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	799b      	ldrb	r3, [r3, #6]
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d108      	bne.n	80042f0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6818      	ldr	r0, [r3, #0]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80042e8:	461a      	mov	r2, r3
 80042ea:	2101      	movs	r1, #1
 80042ec:	f002 fe48 	bl	8006f80 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80042f0:	2300      	movs	r3, #0
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3718      	adds	r7, #24
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	4f54300a 	.word	0x4f54300a

08004300 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004300:	b480      	push	{r7}
 8004302:	b085      	sub	sp, #20
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	460b      	mov	r3, r1
 800430a:	70fb      	strb	r3, [r7, #3]
 800430c:	4613      	mov	r3, r2
 800430e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004316:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004318:	78fb      	ldrb	r3, [r7, #3]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d107      	bne.n	800432e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800431e:	883b      	ldrh	r3, [r7, #0]
 8004320:	0419      	lsls	r1, r3, #16
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	68ba      	ldr	r2, [r7, #8]
 8004328:	430a      	orrs	r2, r1
 800432a:	629a      	str	r2, [r3, #40]	@ 0x28
 800432c:	e028      	b.n	8004380 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004334:	0c1b      	lsrs	r3, r3, #16
 8004336:	68ba      	ldr	r2, [r7, #8]
 8004338:	4413      	add	r3, r2
 800433a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800433c:	2300      	movs	r3, #0
 800433e:	73fb      	strb	r3, [r7, #15]
 8004340:	e00d      	b.n	800435e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	7bfb      	ldrb	r3, [r7, #15]
 8004348:	3340      	adds	r3, #64	@ 0x40
 800434a:	009b      	lsls	r3, r3, #2
 800434c:	4413      	add	r3, r2
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	0c1b      	lsrs	r3, r3, #16
 8004352:	68ba      	ldr	r2, [r7, #8]
 8004354:	4413      	add	r3, r2
 8004356:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004358:	7bfb      	ldrb	r3, [r7, #15]
 800435a:	3301      	adds	r3, #1
 800435c:	73fb      	strb	r3, [r7, #15]
 800435e:	7bfa      	ldrb	r2, [r7, #15]
 8004360:	78fb      	ldrb	r3, [r7, #3]
 8004362:	3b01      	subs	r3, #1
 8004364:	429a      	cmp	r2, r3
 8004366:	d3ec      	bcc.n	8004342 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004368:	883b      	ldrh	r3, [r7, #0]
 800436a:	0418      	lsls	r0, r3, #16
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6819      	ldr	r1, [r3, #0]
 8004370:	78fb      	ldrb	r3, [r7, #3]
 8004372:	3b01      	subs	r3, #1
 8004374:	68ba      	ldr	r2, [r7, #8]
 8004376:	4302      	orrs	r2, r0
 8004378:	3340      	adds	r3, #64	@ 0x40
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	440b      	add	r3, r1
 800437e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004380:	2300      	movs	r3, #0
}
 8004382:	4618      	mov	r0, r3
 8004384:	3714      	adds	r7, #20
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr

0800438e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800438e:	b480      	push	{r7}
 8004390:	b083      	sub	sp, #12
 8004392:	af00      	add	r7, sp, #0
 8004394:	6078      	str	r0, [r7, #4]
 8004396:	460b      	mov	r3, r1
 8004398:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	887a      	ldrh	r2, [r7, #2]
 80043a0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80043a2:	2300      	movs	r3, #0
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	370c      	adds	r7, #12
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr

080043b0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b083      	sub	sp, #12
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
 80043b8:	460b      	mov	r3, r1
 80043ba:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80043bc:	bf00      	nop
 80043be:	370c      	adds	r7, #12
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr

080043c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b086      	sub	sp, #24
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d101      	bne.n	80043da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e267      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d075      	beq.n	80044d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80043e6:	4b88      	ldr	r3, [pc, #544]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f003 030c 	and.w	r3, r3, #12
 80043ee:	2b04      	cmp	r3, #4
 80043f0:	d00c      	beq.n	800440c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043f2:	4b85      	ldr	r3, [pc, #532]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80043fa:	2b08      	cmp	r3, #8
 80043fc:	d112      	bne.n	8004424 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043fe:	4b82      	ldr	r3, [pc, #520]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004406:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800440a:	d10b      	bne.n	8004424 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800440c:	4b7e      	ldr	r3, [pc, #504]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004414:	2b00      	cmp	r3, #0
 8004416:	d05b      	beq.n	80044d0 <HAL_RCC_OscConfig+0x108>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d157      	bne.n	80044d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	e242      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800442c:	d106      	bne.n	800443c <HAL_RCC_OscConfig+0x74>
 800442e:	4b76      	ldr	r3, [pc, #472]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a75      	ldr	r2, [pc, #468]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004434:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004438:	6013      	str	r3, [r2, #0]
 800443a:	e01d      	b.n	8004478 <HAL_RCC_OscConfig+0xb0>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004444:	d10c      	bne.n	8004460 <HAL_RCC_OscConfig+0x98>
 8004446:	4b70      	ldr	r3, [pc, #448]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a6f      	ldr	r2, [pc, #444]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 800444c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004450:	6013      	str	r3, [r2, #0]
 8004452:	4b6d      	ldr	r3, [pc, #436]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a6c      	ldr	r2, [pc, #432]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004458:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800445c:	6013      	str	r3, [r2, #0]
 800445e:	e00b      	b.n	8004478 <HAL_RCC_OscConfig+0xb0>
 8004460:	4b69      	ldr	r3, [pc, #420]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a68      	ldr	r2, [pc, #416]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004466:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800446a:	6013      	str	r3, [r2, #0]
 800446c:	4b66      	ldr	r3, [pc, #408]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a65      	ldr	r2, [pc, #404]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004472:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004476:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d013      	beq.n	80044a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004480:	f7fd fb2e 	bl	8001ae0 <HAL_GetTick>
 8004484:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004486:	e008      	b.n	800449a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004488:	f7fd fb2a 	bl	8001ae0 <HAL_GetTick>
 800448c:	4602      	mov	r2, r0
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	1ad3      	subs	r3, r2, r3
 8004492:	2b64      	cmp	r3, #100	@ 0x64
 8004494:	d901      	bls.n	800449a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004496:	2303      	movs	r3, #3
 8004498:	e207      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800449a:	4b5b      	ldr	r3, [pc, #364]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d0f0      	beq.n	8004488 <HAL_RCC_OscConfig+0xc0>
 80044a6:	e014      	b.n	80044d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044a8:	f7fd fb1a 	bl	8001ae0 <HAL_GetTick>
 80044ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044ae:	e008      	b.n	80044c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044b0:	f7fd fb16 	bl	8001ae0 <HAL_GetTick>
 80044b4:	4602      	mov	r2, r0
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	1ad3      	subs	r3, r2, r3
 80044ba:	2b64      	cmp	r3, #100	@ 0x64
 80044bc:	d901      	bls.n	80044c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80044be:	2303      	movs	r3, #3
 80044c0:	e1f3      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044c2:	4b51      	ldr	r3, [pc, #324]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d1f0      	bne.n	80044b0 <HAL_RCC_OscConfig+0xe8>
 80044ce:	e000      	b.n	80044d2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f003 0302 	and.w	r3, r3, #2
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d063      	beq.n	80045a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80044de:	4b4a      	ldr	r3, [pc, #296]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	f003 030c 	and.w	r3, r3, #12
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d00b      	beq.n	8004502 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044ea:	4b47      	ldr	r3, [pc, #284]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80044f2:	2b08      	cmp	r3, #8
 80044f4:	d11c      	bne.n	8004530 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044f6:	4b44      	ldr	r3, [pc, #272]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d116      	bne.n	8004530 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004502:	4b41      	ldr	r3, [pc, #260]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0302 	and.w	r3, r3, #2
 800450a:	2b00      	cmp	r3, #0
 800450c:	d005      	beq.n	800451a <HAL_RCC_OscConfig+0x152>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	2b01      	cmp	r3, #1
 8004514:	d001      	beq.n	800451a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e1c7      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800451a:	4b3b      	ldr	r3, [pc, #236]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	691b      	ldr	r3, [r3, #16]
 8004526:	00db      	lsls	r3, r3, #3
 8004528:	4937      	ldr	r1, [pc, #220]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 800452a:	4313      	orrs	r3, r2
 800452c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800452e:	e03a      	b.n	80045a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	68db      	ldr	r3, [r3, #12]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d020      	beq.n	800457a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004538:	4b34      	ldr	r3, [pc, #208]	@ (800460c <HAL_RCC_OscConfig+0x244>)
 800453a:	2201      	movs	r2, #1
 800453c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800453e:	f7fd facf 	bl	8001ae0 <HAL_GetTick>
 8004542:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004544:	e008      	b.n	8004558 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004546:	f7fd facb 	bl	8001ae0 <HAL_GetTick>
 800454a:	4602      	mov	r2, r0
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	1ad3      	subs	r3, r2, r3
 8004550:	2b02      	cmp	r3, #2
 8004552:	d901      	bls.n	8004558 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004554:	2303      	movs	r3, #3
 8004556:	e1a8      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004558:	4b2b      	ldr	r3, [pc, #172]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f003 0302 	and.w	r3, r3, #2
 8004560:	2b00      	cmp	r3, #0
 8004562:	d0f0      	beq.n	8004546 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004564:	4b28      	ldr	r3, [pc, #160]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	691b      	ldr	r3, [r3, #16]
 8004570:	00db      	lsls	r3, r3, #3
 8004572:	4925      	ldr	r1, [pc, #148]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 8004574:	4313      	orrs	r3, r2
 8004576:	600b      	str	r3, [r1, #0]
 8004578:	e015      	b.n	80045a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800457a:	4b24      	ldr	r3, [pc, #144]	@ (800460c <HAL_RCC_OscConfig+0x244>)
 800457c:	2200      	movs	r2, #0
 800457e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004580:	f7fd faae 	bl	8001ae0 <HAL_GetTick>
 8004584:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004586:	e008      	b.n	800459a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004588:	f7fd faaa 	bl	8001ae0 <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	2b02      	cmp	r3, #2
 8004594:	d901      	bls.n	800459a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e187      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800459a:	4b1b      	ldr	r3, [pc, #108]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0302 	and.w	r3, r3, #2
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d1f0      	bne.n	8004588 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 0308 	and.w	r3, r3, #8
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d036      	beq.n	8004620 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d016      	beq.n	80045e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045ba:	4b15      	ldr	r3, [pc, #84]	@ (8004610 <HAL_RCC_OscConfig+0x248>)
 80045bc:	2201      	movs	r2, #1
 80045be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045c0:	f7fd fa8e 	bl	8001ae0 <HAL_GetTick>
 80045c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045c6:	e008      	b.n	80045da <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045c8:	f7fd fa8a 	bl	8001ae0 <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d901      	bls.n	80045da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e167      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045da:	4b0b      	ldr	r3, [pc, #44]	@ (8004608 <HAL_RCC_OscConfig+0x240>)
 80045dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045de:	f003 0302 	and.w	r3, r3, #2
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d0f0      	beq.n	80045c8 <HAL_RCC_OscConfig+0x200>
 80045e6:	e01b      	b.n	8004620 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045e8:	4b09      	ldr	r3, [pc, #36]	@ (8004610 <HAL_RCC_OscConfig+0x248>)
 80045ea:	2200      	movs	r2, #0
 80045ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045ee:	f7fd fa77 	bl	8001ae0 <HAL_GetTick>
 80045f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045f4:	e00e      	b.n	8004614 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045f6:	f7fd fa73 	bl	8001ae0 <HAL_GetTick>
 80045fa:	4602      	mov	r2, r0
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	1ad3      	subs	r3, r2, r3
 8004600:	2b02      	cmp	r3, #2
 8004602:	d907      	bls.n	8004614 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004604:	2303      	movs	r3, #3
 8004606:	e150      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
 8004608:	40023800 	.word	0x40023800
 800460c:	42470000 	.word	0x42470000
 8004610:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004614:	4b88      	ldr	r3, [pc, #544]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 8004616:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004618:	f003 0302 	and.w	r3, r3, #2
 800461c:	2b00      	cmp	r3, #0
 800461e:	d1ea      	bne.n	80045f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 0304 	and.w	r3, r3, #4
 8004628:	2b00      	cmp	r3, #0
 800462a:	f000 8097 	beq.w	800475c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800462e:	2300      	movs	r3, #0
 8004630:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004632:	4b81      	ldr	r3, [pc, #516]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 8004634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004636:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d10f      	bne.n	800465e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800463e:	2300      	movs	r3, #0
 8004640:	60bb      	str	r3, [r7, #8]
 8004642:	4b7d      	ldr	r3, [pc, #500]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 8004644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004646:	4a7c      	ldr	r2, [pc, #496]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 8004648:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800464c:	6413      	str	r3, [r2, #64]	@ 0x40
 800464e:	4b7a      	ldr	r3, [pc, #488]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 8004650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004652:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004656:	60bb      	str	r3, [r7, #8]
 8004658:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800465a:	2301      	movs	r3, #1
 800465c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800465e:	4b77      	ldr	r3, [pc, #476]	@ (800483c <HAL_RCC_OscConfig+0x474>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004666:	2b00      	cmp	r3, #0
 8004668:	d118      	bne.n	800469c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800466a:	4b74      	ldr	r3, [pc, #464]	@ (800483c <HAL_RCC_OscConfig+0x474>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a73      	ldr	r2, [pc, #460]	@ (800483c <HAL_RCC_OscConfig+0x474>)
 8004670:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004674:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004676:	f7fd fa33 	bl	8001ae0 <HAL_GetTick>
 800467a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800467c:	e008      	b.n	8004690 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800467e:	f7fd fa2f 	bl	8001ae0 <HAL_GetTick>
 8004682:	4602      	mov	r2, r0
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	1ad3      	subs	r3, r2, r3
 8004688:	2b02      	cmp	r3, #2
 800468a:	d901      	bls.n	8004690 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800468c:	2303      	movs	r3, #3
 800468e:	e10c      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004690:	4b6a      	ldr	r3, [pc, #424]	@ (800483c <HAL_RCC_OscConfig+0x474>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004698:	2b00      	cmp	r3, #0
 800469a:	d0f0      	beq.n	800467e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d106      	bne.n	80046b2 <HAL_RCC_OscConfig+0x2ea>
 80046a4:	4b64      	ldr	r3, [pc, #400]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80046a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046a8:	4a63      	ldr	r2, [pc, #396]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80046aa:	f043 0301 	orr.w	r3, r3, #1
 80046ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80046b0:	e01c      	b.n	80046ec <HAL_RCC_OscConfig+0x324>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	2b05      	cmp	r3, #5
 80046b8:	d10c      	bne.n	80046d4 <HAL_RCC_OscConfig+0x30c>
 80046ba:	4b5f      	ldr	r3, [pc, #380]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80046bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046be:	4a5e      	ldr	r2, [pc, #376]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80046c0:	f043 0304 	orr.w	r3, r3, #4
 80046c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80046c6:	4b5c      	ldr	r3, [pc, #368]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80046c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046ca:	4a5b      	ldr	r2, [pc, #364]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80046cc:	f043 0301 	orr.w	r3, r3, #1
 80046d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80046d2:	e00b      	b.n	80046ec <HAL_RCC_OscConfig+0x324>
 80046d4:	4b58      	ldr	r3, [pc, #352]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80046d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046d8:	4a57      	ldr	r2, [pc, #348]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80046da:	f023 0301 	bic.w	r3, r3, #1
 80046de:	6713      	str	r3, [r2, #112]	@ 0x70
 80046e0:	4b55      	ldr	r3, [pc, #340]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80046e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046e4:	4a54      	ldr	r2, [pc, #336]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80046e6:	f023 0304 	bic.w	r3, r3, #4
 80046ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d015      	beq.n	8004720 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046f4:	f7fd f9f4 	bl	8001ae0 <HAL_GetTick>
 80046f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046fa:	e00a      	b.n	8004712 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046fc:	f7fd f9f0 	bl	8001ae0 <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	f241 3288 	movw	r2, #5000	@ 0x1388
 800470a:	4293      	cmp	r3, r2
 800470c:	d901      	bls.n	8004712 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800470e:	2303      	movs	r3, #3
 8004710:	e0cb      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004712:	4b49      	ldr	r3, [pc, #292]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 8004714:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004716:	f003 0302 	and.w	r3, r3, #2
 800471a:	2b00      	cmp	r3, #0
 800471c:	d0ee      	beq.n	80046fc <HAL_RCC_OscConfig+0x334>
 800471e:	e014      	b.n	800474a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004720:	f7fd f9de 	bl	8001ae0 <HAL_GetTick>
 8004724:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004726:	e00a      	b.n	800473e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004728:	f7fd f9da 	bl	8001ae0 <HAL_GetTick>
 800472c:	4602      	mov	r2, r0
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004736:	4293      	cmp	r3, r2
 8004738:	d901      	bls.n	800473e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	e0b5      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800473e:	4b3e      	ldr	r3, [pc, #248]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 8004740:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004742:	f003 0302 	and.w	r3, r3, #2
 8004746:	2b00      	cmp	r3, #0
 8004748:	d1ee      	bne.n	8004728 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800474a:	7dfb      	ldrb	r3, [r7, #23]
 800474c:	2b01      	cmp	r3, #1
 800474e:	d105      	bne.n	800475c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004750:	4b39      	ldr	r3, [pc, #228]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 8004752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004754:	4a38      	ldr	r2, [pc, #224]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 8004756:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800475a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	699b      	ldr	r3, [r3, #24]
 8004760:	2b00      	cmp	r3, #0
 8004762:	f000 80a1 	beq.w	80048a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004766:	4b34      	ldr	r3, [pc, #208]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	f003 030c 	and.w	r3, r3, #12
 800476e:	2b08      	cmp	r3, #8
 8004770:	d05c      	beq.n	800482c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	699b      	ldr	r3, [r3, #24]
 8004776:	2b02      	cmp	r3, #2
 8004778:	d141      	bne.n	80047fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800477a:	4b31      	ldr	r3, [pc, #196]	@ (8004840 <HAL_RCC_OscConfig+0x478>)
 800477c:	2200      	movs	r2, #0
 800477e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004780:	f7fd f9ae 	bl	8001ae0 <HAL_GetTick>
 8004784:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004786:	e008      	b.n	800479a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004788:	f7fd f9aa 	bl	8001ae0 <HAL_GetTick>
 800478c:	4602      	mov	r2, r0
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	2b02      	cmp	r3, #2
 8004794:	d901      	bls.n	800479a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004796:	2303      	movs	r3, #3
 8004798:	e087      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800479a:	4b27      	ldr	r3, [pc, #156]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d1f0      	bne.n	8004788 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	69da      	ldr	r2, [r3, #28]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a1b      	ldr	r3, [r3, #32]
 80047ae:	431a      	orrs	r2, r3
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b4:	019b      	lsls	r3, r3, #6
 80047b6:	431a      	orrs	r2, r3
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047bc:	085b      	lsrs	r3, r3, #1
 80047be:	3b01      	subs	r3, #1
 80047c0:	041b      	lsls	r3, r3, #16
 80047c2:	431a      	orrs	r2, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047c8:	061b      	lsls	r3, r3, #24
 80047ca:	491b      	ldr	r1, [pc, #108]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80047cc:	4313      	orrs	r3, r2
 80047ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047d0:	4b1b      	ldr	r3, [pc, #108]	@ (8004840 <HAL_RCC_OscConfig+0x478>)
 80047d2:	2201      	movs	r2, #1
 80047d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047d6:	f7fd f983 	bl	8001ae0 <HAL_GetTick>
 80047da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047dc:	e008      	b.n	80047f0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047de:	f7fd f97f 	bl	8001ae0 <HAL_GetTick>
 80047e2:	4602      	mov	r2, r0
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	d901      	bls.n	80047f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	e05c      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047f0:	4b11      	ldr	r3, [pc, #68]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d0f0      	beq.n	80047de <HAL_RCC_OscConfig+0x416>
 80047fc:	e054      	b.n	80048a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047fe:	4b10      	ldr	r3, [pc, #64]	@ (8004840 <HAL_RCC_OscConfig+0x478>)
 8004800:	2200      	movs	r2, #0
 8004802:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004804:	f7fd f96c 	bl	8001ae0 <HAL_GetTick>
 8004808:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800480a:	e008      	b.n	800481e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800480c:	f7fd f968 	bl	8001ae0 <HAL_GetTick>
 8004810:	4602      	mov	r2, r0
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	2b02      	cmp	r3, #2
 8004818:	d901      	bls.n	800481e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800481a:	2303      	movs	r3, #3
 800481c:	e045      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800481e:	4b06      	ldr	r3, [pc, #24]	@ (8004838 <HAL_RCC_OscConfig+0x470>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004826:	2b00      	cmp	r3, #0
 8004828:	d1f0      	bne.n	800480c <HAL_RCC_OscConfig+0x444>
 800482a:	e03d      	b.n	80048a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	699b      	ldr	r3, [r3, #24]
 8004830:	2b01      	cmp	r3, #1
 8004832:	d107      	bne.n	8004844 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e038      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
 8004838:	40023800 	.word	0x40023800
 800483c:	40007000 	.word	0x40007000
 8004840:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004844:	4b1b      	ldr	r3, [pc, #108]	@ (80048b4 <HAL_RCC_OscConfig+0x4ec>)
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	699b      	ldr	r3, [r3, #24]
 800484e:	2b01      	cmp	r3, #1
 8004850:	d028      	beq.n	80048a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800485c:	429a      	cmp	r2, r3
 800485e:	d121      	bne.n	80048a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800486a:	429a      	cmp	r2, r3
 800486c:	d11a      	bne.n	80048a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800486e:	68fa      	ldr	r2, [r7, #12]
 8004870:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004874:	4013      	ands	r3, r2
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800487a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800487c:	4293      	cmp	r3, r2
 800487e:	d111      	bne.n	80048a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800488a:	085b      	lsrs	r3, r3, #1
 800488c:	3b01      	subs	r3, #1
 800488e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004890:	429a      	cmp	r2, r3
 8004892:	d107      	bne.n	80048a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800489e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d001      	beq.n	80048a8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e000      	b.n	80048aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80048a8:	2300      	movs	r3, #0
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3718      	adds	r7, #24
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	bf00      	nop
 80048b4:	40023800 	.word	0x40023800

080048b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b084      	sub	sp, #16
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
 80048c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d101      	bne.n	80048cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e0cc      	b.n	8004a66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048cc:	4b68      	ldr	r3, [pc, #416]	@ (8004a70 <HAL_RCC_ClockConfig+0x1b8>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 0307 	and.w	r3, r3, #7
 80048d4:	683a      	ldr	r2, [r7, #0]
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d90c      	bls.n	80048f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048da:	4b65      	ldr	r3, [pc, #404]	@ (8004a70 <HAL_RCC_ClockConfig+0x1b8>)
 80048dc:	683a      	ldr	r2, [r7, #0]
 80048de:	b2d2      	uxtb	r2, r2
 80048e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048e2:	4b63      	ldr	r3, [pc, #396]	@ (8004a70 <HAL_RCC_ClockConfig+0x1b8>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 0307 	and.w	r3, r3, #7
 80048ea:	683a      	ldr	r2, [r7, #0]
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d001      	beq.n	80048f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80048f0:	2301      	movs	r3, #1
 80048f2:	e0b8      	b.n	8004a66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f003 0302 	and.w	r3, r3, #2
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d020      	beq.n	8004942 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 0304 	and.w	r3, r3, #4
 8004908:	2b00      	cmp	r3, #0
 800490a:	d005      	beq.n	8004918 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800490c:	4b59      	ldr	r3, [pc, #356]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	4a58      	ldr	r2, [pc, #352]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004912:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004916:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f003 0308 	and.w	r3, r3, #8
 8004920:	2b00      	cmp	r3, #0
 8004922:	d005      	beq.n	8004930 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004924:	4b53      	ldr	r3, [pc, #332]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	4a52      	ldr	r2, [pc, #328]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 800492a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800492e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004930:	4b50      	ldr	r3, [pc, #320]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	494d      	ldr	r1, [pc, #308]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 800493e:	4313      	orrs	r3, r2
 8004940:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0301 	and.w	r3, r3, #1
 800494a:	2b00      	cmp	r3, #0
 800494c:	d044      	beq.n	80049d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	2b01      	cmp	r3, #1
 8004954:	d107      	bne.n	8004966 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004956:	4b47      	ldr	r3, [pc, #284]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d119      	bne.n	8004996 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e07f      	b.n	8004a66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	2b02      	cmp	r3, #2
 800496c:	d003      	beq.n	8004976 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004972:	2b03      	cmp	r3, #3
 8004974:	d107      	bne.n	8004986 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004976:	4b3f      	ldr	r3, [pc, #252]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800497e:	2b00      	cmp	r3, #0
 8004980:	d109      	bne.n	8004996 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e06f      	b.n	8004a66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004986:	4b3b      	ldr	r3, [pc, #236]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0302 	and.w	r3, r3, #2
 800498e:	2b00      	cmp	r3, #0
 8004990:	d101      	bne.n	8004996 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	e067      	b.n	8004a66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004996:	4b37      	ldr	r3, [pc, #220]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	f023 0203 	bic.w	r2, r3, #3
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	4934      	ldr	r1, [pc, #208]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 80049a4:	4313      	orrs	r3, r2
 80049a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049a8:	f7fd f89a 	bl	8001ae0 <HAL_GetTick>
 80049ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049ae:	e00a      	b.n	80049c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049b0:	f7fd f896 	bl	8001ae0 <HAL_GetTick>
 80049b4:	4602      	mov	r2, r0
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049be:	4293      	cmp	r3, r2
 80049c0:	d901      	bls.n	80049c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049c2:	2303      	movs	r3, #3
 80049c4:	e04f      	b.n	8004a66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049c6:	4b2b      	ldr	r3, [pc, #172]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	f003 020c 	and.w	r2, r3, #12
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	009b      	lsls	r3, r3, #2
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d1eb      	bne.n	80049b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049d8:	4b25      	ldr	r3, [pc, #148]	@ (8004a70 <HAL_RCC_ClockConfig+0x1b8>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 0307 	and.w	r3, r3, #7
 80049e0:	683a      	ldr	r2, [r7, #0]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d20c      	bcs.n	8004a00 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049e6:	4b22      	ldr	r3, [pc, #136]	@ (8004a70 <HAL_RCC_ClockConfig+0x1b8>)
 80049e8:	683a      	ldr	r2, [r7, #0]
 80049ea:	b2d2      	uxtb	r2, r2
 80049ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ee:	4b20      	ldr	r3, [pc, #128]	@ (8004a70 <HAL_RCC_ClockConfig+0x1b8>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 0307 	and.w	r3, r3, #7
 80049f6:	683a      	ldr	r2, [r7, #0]
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d001      	beq.n	8004a00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e032      	b.n	8004a66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0304 	and.w	r3, r3, #4
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d008      	beq.n	8004a1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a0c:	4b19      	ldr	r3, [pc, #100]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	4916      	ldr	r1, [pc, #88]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 0308 	and.w	r3, r3, #8
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d009      	beq.n	8004a3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a2a:	4b12      	ldr	r3, [pc, #72]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	691b      	ldr	r3, [r3, #16]
 8004a36:	00db      	lsls	r3, r3, #3
 8004a38:	490e      	ldr	r1, [pc, #56]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a3e:	f000 f821 	bl	8004a84 <HAL_RCC_GetSysClockFreq>
 8004a42:	4602      	mov	r2, r0
 8004a44:	4b0b      	ldr	r3, [pc, #44]	@ (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	091b      	lsrs	r3, r3, #4
 8004a4a:	f003 030f 	and.w	r3, r3, #15
 8004a4e:	490a      	ldr	r1, [pc, #40]	@ (8004a78 <HAL_RCC_ClockConfig+0x1c0>)
 8004a50:	5ccb      	ldrb	r3, [r1, r3]
 8004a52:	fa22 f303 	lsr.w	r3, r2, r3
 8004a56:	4a09      	ldr	r2, [pc, #36]	@ (8004a7c <HAL_RCC_ClockConfig+0x1c4>)
 8004a58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004a5a:	4b09      	ldr	r3, [pc, #36]	@ (8004a80 <HAL_RCC_ClockConfig+0x1c8>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f7fc fffa 	bl	8001a58 <HAL_InitTick>

  return HAL_OK;
 8004a64:	2300      	movs	r3, #0
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3710      	adds	r7, #16
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	40023c00 	.word	0x40023c00
 8004a74:	40023800 	.word	0x40023800
 8004a78:	0800a92c 	.word	0x0800a92c
 8004a7c:	20000004 	.word	0x20000004
 8004a80:	20000008 	.word	0x20000008

08004a84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a88:	b090      	sub	sp, #64	@ 0x40
 8004a8a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004a90:	2300      	movs	r3, #0
 8004a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004a94:	2300      	movs	r3, #0
 8004a96:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a9c:	4b59      	ldr	r3, [pc, #356]	@ (8004c04 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	f003 030c 	and.w	r3, r3, #12
 8004aa4:	2b08      	cmp	r3, #8
 8004aa6:	d00d      	beq.n	8004ac4 <HAL_RCC_GetSysClockFreq+0x40>
 8004aa8:	2b08      	cmp	r3, #8
 8004aaa:	f200 80a1 	bhi.w	8004bf0 <HAL_RCC_GetSysClockFreq+0x16c>
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d002      	beq.n	8004ab8 <HAL_RCC_GetSysClockFreq+0x34>
 8004ab2:	2b04      	cmp	r3, #4
 8004ab4:	d003      	beq.n	8004abe <HAL_RCC_GetSysClockFreq+0x3a>
 8004ab6:	e09b      	b.n	8004bf0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ab8:	4b53      	ldr	r3, [pc, #332]	@ (8004c08 <HAL_RCC_GetSysClockFreq+0x184>)
 8004aba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004abc:	e09b      	b.n	8004bf6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004abe:	4b53      	ldr	r3, [pc, #332]	@ (8004c0c <HAL_RCC_GetSysClockFreq+0x188>)
 8004ac0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004ac2:	e098      	b.n	8004bf6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ac4:	4b4f      	ldr	r3, [pc, #316]	@ (8004c04 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004acc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ace:	4b4d      	ldr	r3, [pc, #308]	@ (8004c04 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d028      	beq.n	8004b2c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ada:	4b4a      	ldr	r3, [pc, #296]	@ (8004c04 <HAL_RCC_GetSysClockFreq+0x180>)
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	099b      	lsrs	r3, r3, #6
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	623b      	str	r3, [r7, #32]
 8004ae4:	627a      	str	r2, [r7, #36]	@ 0x24
 8004ae6:	6a3b      	ldr	r3, [r7, #32]
 8004ae8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004aec:	2100      	movs	r1, #0
 8004aee:	4b47      	ldr	r3, [pc, #284]	@ (8004c0c <HAL_RCC_GetSysClockFreq+0x188>)
 8004af0:	fb03 f201 	mul.w	r2, r3, r1
 8004af4:	2300      	movs	r3, #0
 8004af6:	fb00 f303 	mul.w	r3, r0, r3
 8004afa:	4413      	add	r3, r2
 8004afc:	4a43      	ldr	r2, [pc, #268]	@ (8004c0c <HAL_RCC_GetSysClockFreq+0x188>)
 8004afe:	fba0 1202 	umull	r1, r2, r0, r2
 8004b02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b04:	460a      	mov	r2, r1
 8004b06:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004b08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b0a:	4413      	add	r3, r2
 8004b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b10:	2200      	movs	r2, #0
 8004b12:	61bb      	str	r3, [r7, #24]
 8004b14:	61fa      	str	r2, [r7, #28]
 8004b16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b1a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004b1e:	f7fb fbc7 	bl	80002b0 <__aeabi_uldivmod>
 8004b22:	4602      	mov	r2, r0
 8004b24:	460b      	mov	r3, r1
 8004b26:	4613      	mov	r3, r2
 8004b28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b2a:	e053      	b.n	8004bd4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b2c:	4b35      	ldr	r3, [pc, #212]	@ (8004c04 <HAL_RCC_GetSysClockFreq+0x180>)
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	099b      	lsrs	r3, r3, #6
 8004b32:	2200      	movs	r2, #0
 8004b34:	613b      	str	r3, [r7, #16]
 8004b36:	617a      	str	r2, [r7, #20]
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004b3e:	f04f 0b00 	mov.w	fp, #0
 8004b42:	4652      	mov	r2, sl
 8004b44:	465b      	mov	r3, fp
 8004b46:	f04f 0000 	mov.w	r0, #0
 8004b4a:	f04f 0100 	mov.w	r1, #0
 8004b4e:	0159      	lsls	r1, r3, #5
 8004b50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b54:	0150      	lsls	r0, r2, #5
 8004b56:	4602      	mov	r2, r0
 8004b58:	460b      	mov	r3, r1
 8004b5a:	ebb2 080a 	subs.w	r8, r2, sl
 8004b5e:	eb63 090b 	sbc.w	r9, r3, fp
 8004b62:	f04f 0200 	mov.w	r2, #0
 8004b66:	f04f 0300 	mov.w	r3, #0
 8004b6a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004b6e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004b72:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004b76:	ebb2 0408 	subs.w	r4, r2, r8
 8004b7a:	eb63 0509 	sbc.w	r5, r3, r9
 8004b7e:	f04f 0200 	mov.w	r2, #0
 8004b82:	f04f 0300 	mov.w	r3, #0
 8004b86:	00eb      	lsls	r3, r5, #3
 8004b88:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b8c:	00e2      	lsls	r2, r4, #3
 8004b8e:	4614      	mov	r4, r2
 8004b90:	461d      	mov	r5, r3
 8004b92:	eb14 030a 	adds.w	r3, r4, sl
 8004b96:	603b      	str	r3, [r7, #0]
 8004b98:	eb45 030b 	adc.w	r3, r5, fp
 8004b9c:	607b      	str	r3, [r7, #4]
 8004b9e:	f04f 0200 	mov.w	r2, #0
 8004ba2:	f04f 0300 	mov.w	r3, #0
 8004ba6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004baa:	4629      	mov	r1, r5
 8004bac:	028b      	lsls	r3, r1, #10
 8004bae:	4621      	mov	r1, r4
 8004bb0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004bb4:	4621      	mov	r1, r4
 8004bb6:	028a      	lsls	r2, r1, #10
 8004bb8:	4610      	mov	r0, r2
 8004bba:	4619      	mov	r1, r3
 8004bbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	60bb      	str	r3, [r7, #8]
 8004bc2:	60fa      	str	r2, [r7, #12]
 8004bc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004bc8:	f7fb fb72 	bl	80002b0 <__aeabi_uldivmod>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	460b      	mov	r3, r1
 8004bd0:	4613      	mov	r3, r2
 8004bd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004bd4:	4b0b      	ldr	r3, [pc, #44]	@ (8004c04 <HAL_RCC_GetSysClockFreq+0x180>)
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	0c1b      	lsrs	r3, r3, #16
 8004bda:	f003 0303 	and.w	r3, r3, #3
 8004bde:	3301      	adds	r3, #1
 8004be0:	005b      	lsls	r3, r3, #1
 8004be2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004be4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004be8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004bee:	e002      	b.n	8004bf6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004bf0:	4b05      	ldr	r3, [pc, #20]	@ (8004c08 <HAL_RCC_GetSysClockFreq+0x184>)
 8004bf2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004bf4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3740      	adds	r7, #64	@ 0x40
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c02:	bf00      	nop
 8004c04:	40023800 	.word	0x40023800
 8004c08:	00f42400 	.word	0x00f42400
 8004c0c:	017d7840 	.word	0x017d7840

08004c10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c10:	b480      	push	{r7}
 8004c12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c14:	4b03      	ldr	r3, [pc, #12]	@ (8004c24 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c16:	681b      	ldr	r3, [r3, #0]
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr
 8004c22:	bf00      	nop
 8004c24:	20000004 	.word	0x20000004

08004c28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b082      	sub	sp, #8
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d101      	bne.n	8004c3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e041      	b.n	8004cbe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d106      	bne.n	8004c54 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f7fc fc32 	bl	80014b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2202      	movs	r2, #2
 8004c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	3304      	adds	r3, #4
 8004c64:	4619      	mov	r1, r3
 8004c66:	4610      	mov	r0, r2
 8004c68:	f000 fb02 	bl	8005270 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2201      	movs	r2, #1
 8004c78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2201      	movs	r2, #1
 8004c80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2201      	movs	r2, #1
 8004c88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2201      	movs	r2, #1
 8004c90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004cbc:	2300      	movs	r3, #0
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3708      	adds	r7, #8
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}

08004cc6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004cc6:	b580      	push	{r7, lr}
 8004cc8:	b082      	sub	sp, #8
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d101      	bne.n	8004cd8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e041      	b.n	8004d5c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d106      	bne.n	8004cf2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004cec:	6878      	ldr	r0, [r7, #4]
 8004cee:	f000 f839 	bl	8004d64 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2202      	movs	r2, #2
 8004cf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	3304      	adds	r3, #4
 8004d02:	4619      	mov	r1, r3
 8004d04:	4610      	mov	r0, r2
 8004d06:	f000 fab3 	bl	8005270 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2201      	movs	r2, #1
 8004d16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2201      	movs	r2, #1
 8004d26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2201      	movs	r2, #1
 8004d36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2201      	movs	r2, #1
 8004d46:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2201      	movs	r2, #1
 8004d56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d5a:	2300      	movs	r3, #0
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3708      	adds	r7, #8
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b083      	sub	sp, #12
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004d6c:	bf00      	nop
 8004d6e:	370c      	adds	r7, #12
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr

08004d78 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b084      	sub	sp, #16
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d109      	bne.n	8004d9c <HAL_TIM_PWM_Start+0x24>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d8e:	b2db      	uxtb	r3, r3
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	bf14      	ite	ne
 8004d94:	2301      	movne	r3, #1
 8004d96:	2300      	moveq	r3, #0
 8004d98:	b2db      	uxtb	r3, r3
 8004d9a:	e022      	b.n	8004de2 <HAL_TIM_PWM_Start+0x6a>
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	2b04      	cmp	r3, #4
 8004da0:	d109      	bne.n	8004db6 <HAL_TIM_PWM_Start+0x3e>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	2b01      	cmp	r3, #1
 8004dac:	bf14      	ite	ne
 8004dae:	2301      	movne	r3, #1
 8004db0:	2300      	moveq	r3, #0
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	e015      	b.n	8004de2 <HAL_TIM_PWM_Start+0x6a>
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	2b08      	cmp	r3, #8
 8004dba:	d109      	bne.n	8004dd0 <HAL_TIM_PWM_Start+0x58>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	bf14      	ite	ne
 8004dc8:	2301      	movne	r3, #1
 8004dca:	2300      	moveq	r3, #0
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	e008      	b.n	8004de2 <HAL_TIM_PWM_Start+0x6a>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	bf14      	ite	ne
 8004ddc:	2301      	movne	r3, #1
 8004dde:	2300      	moveq	r3, #0
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d001      	beq.n	8004dea <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	e068      	b.n	8004ebc <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d104      	bne.n	8004dfa <HAL_TIM_PWM_Start+0x82>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2202      	movs	r2, #2
 8004df4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004df8:	e013      	b.n	8004e22 <HAL_TIM_PWM_Start+0xaa>
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	2b04      	cmp	r3, #4
 8004dfe:	d104      	bne.n	8004e0a <HAL_TIM_PWM_Start+0x92>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2202      	movs	r2, #2
 8004e04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e08:	e00b      	b.n	8004e22 <HAL_TIM_PWM_Start+0xaa>
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	2b08      	cmp	r3, #8
 8004e0e:	d104      	bne.n	8004e1a <HAL_TIM_PWM_Start+0xa2>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2202      	movs	r2, #2
 8004e14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e18:	e003      	b.n	8004e22 <HAL_TIM_PWM_Start+0xaa>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2202      	movs	r2, #2
 8004e1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	2201      	movs	r2, #1
 8004e28:	6839      	ldr	r1, [r7, #0]
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f000 fd5d 	bl	80058ea <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a23      	ldr	r2, [pc, #140]	@ (8004ec4 <HAL_TIM_PWM_Start+0x14c>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d107      	bne.n	8004e4a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e48:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a1d      	ldr	r2, [pc, #116]	@ (8004ec4 <HAL_TIM_PWM_Start+0x14c>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d018      	beq.n	8004e86 <HAL_TIM_PWM_Start+0x10e>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e5c:	d013      	beq.n	8004e86 <HAL_TIM_PWM_Start+0x10e>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a19      	ldr	r2, [pc, #100]	@ (8004ec8 <HAL_TIM_PWM_Start+0x150>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d00e      	beq.n	8004e86 <HAL_TIM_PWM_Start+0x10e>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a17      	ldr	r2, [pc, #92]	@ (8004ecc <HAL_TIM_PWM_Start+0x154>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d009      	beq.n	8004e86 <HAL_TIM_PWM_Start+0x10e>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a16      	ldr	r2, [pc, #88]	@ (8004ed0 <HAL_TIM_PWM_Start+0x158>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d004      	beq.n	8004e86 <HAL_TIM_PWM_Start+0x10e>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a14      	ldr	r2, [pc, #80]	@ (8004ed4 <HAL_TIM_PWM_Start+0x15c>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d111      	bne.n	8004eaa <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	f003 0307 	and.w	r3, r3, #7
 8004e90:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2b06      	cmp	r3, #6
 8004e96:	d010      	beq.n	8004eba <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f042 0201 	orr.w	r2, r2, #1
 8004ea6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ea8:	e007      	b.n	8004eba <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f042 0201 	orr.w	r2, r2, #1
 8004eb8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004eba:	2300      	movs	r3, #0
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3710      	adds	r7, #16
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	40010000 	.word	0x40010000
 8004ec8:	40000400 	.word	0x40000400
 8004ecc:	40000800 	.word	0x40000800
 8004ed0:	40000c00 	.word	0x40000c00
 8004ed4:	40014000 	.word	0x40014000

08004ed8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b086      	sub	sp, #24
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	60f8      	str	r0, [r7, #12]
 8004ee0:	60b9      	str	r1, [r7, #8]
 8004ee2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d101      	bne.n	8004ef6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004ef2:	2302      	movs	r3, #2
 8004ef4:	e0ae      	b.n	8005054 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2201      	movs	r2, #1
 8004efa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2b0c      	cmp	r3, #12
 8004f02:	f200 809f 	bhi.w	8005044 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004f06:	a201      	add	r2, pc, #4	@ (adr r2, 8004f0c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004f08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f0c:	08004f41 	.word	0x08004f41
 8004f10:	08005045 	.word	0x08005045
 8004f14:	08005045 	.word	0x08005045
 8004f18:	08005045 	.word	0x08005045
 8004f1c:	08004f81 	.word	0x08004f81
 8004f20:	08005045 	.word	0x08005045
 8004f24:	08005045 	.word	0x08005045
 8004f28:	08005045 	.word	0x08005045
 8004f2c:	08004fc3 	.word	0x08004fc3
 8004f30:	08005045 	.word	0x08005045
 8004f34:	08005045 	.word	0x08005045
 8004f38:	08005045 	.word	0x08005045
 8004f3c:	08005003 	.word	0x08005003
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	68b9      	ldr	r1, [r7, #8]
 8004f46:	4618      	mov	r0, r3
 8004f48:	f000 fa18 	bl	800537c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	699a      	ldr	r2, [r3, #24]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f042 0208 	orr.w	r2, r2, #8
 8004f5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	699a      	ldr	r2, [r3, #24]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f022 0204 	bic.w	r2, r2, #4
 8004f6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	6999      	ldr	r1, [r3, #24]
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	691a      	ldr	r2, [r3, #16]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	430a      	orrs	r2, r1
 8004f7c:	619a      	str	r2, [r3, #24]
      break;
 8004f7e:	e064      	b.n	800504a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	68b9      	ldr	r1, [r7, #8]
 8004f86:	4618      	mov	r0, r3
 8004f88:	f000 fa5e 	bl	8005448 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	699a      	ldr	r2, [r3, #24]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	699a      	ldr	r2, [r3, #24]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004faa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	6999      	ldr	r1, [r3, #24]
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	691b      	ldr	r3, [r3, #16]
 8004fb6:	021a      	lsls	r2, r3, #8
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	430a      	orrs	r2, r1
 8004fbe:	619a      	str	r2, [r3, #24]
      break;
 8004fc0:	e043      	b.n	800504a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	68b9      	ldr	r1, [r7, #8]
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f000 faa9 	bl	8005520 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	69da      	ldr	r2, [r3, #28]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f042 0208 	orr.w	r2, r2, #8
 8004fdc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	69da      	ldr	r2, [r3, #28]
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f022 0204 	bic.w	r2, r2, #4
 8004fec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	69d9      	ldr	r1, [r3, #28]
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	691a      	ldr	r2, [r3, #16]
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	430a      	orrs	r2, r1
 8004ffe:	61da      	str	r2, [r3, #28]
      break;
 8005000:	e023      	b.n	800504a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	68b9      	ldr	r1, [r7, #8]
 8005008:	4618      	mov	r0, r3
 800500a:	f000 faf3 	bl	80055f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	69da      	ldr	r2, [r3, #28]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800501c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	69da      	ldr	r2, [r3, #28]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800502c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	69d9      	ldr	r1, [r3, #28]
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	691b      	ldr	r3, [r3, #16]
 8005038:	021a      	lsls	r2, r3, #8
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	430a      	orrs	r2, r1
 8005040:	61da      	str	r2, [r3, #28]
      break;
 8005042:	e002      	b.n	800504a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005044:	2301      	movs	r3, #1
 8005046:	75fb      	strb	r3, [r7, #23]
      break;
 8005048:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2200      	movs	r2, #0
 800504e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005052:	7dfb      	ldrb	r3, [r7, #23]
}
 8005054:	4618      	mov	r0, r3
 8005056:	3718      	adds	r7, #24
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}

0800505c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b084      	sub	sp, #16
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
 8005064:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005066:	2300      	movs	r3, #0
 8005068:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005070:	2b01      	cmp	r3, #1
 8005072:	d101      	bne.n	8005078 <HAL_TIM_ConfigClockSource+0x1c>
 8005074:	2302      	movs	r3, #2
 8005076:	e0b4      	b.n	80051e2 <HAL_TIM_ConfigClockSource+0x186>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2201      	movs	r2, #1
 800507c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2202      	movs	r2, #2
 8005084:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005096:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800509e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	68ba      	ldr	r2, [r7, #8]
 80050a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050b0:	d03e      	beq.n	8005130 <HAL_TIM_ConfigClockSource+0xd4>
 80050b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050b6:	f200 8087 	bhi.w	80051c8 <HAL_TIM_ConfigClockSource+0x16c>
 80050ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050be:	f000 8086 	beq.w	80051ce <HAL_TIM_ConfigClockSource+0x172>
 80050c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050c6:	d87f      	bhi.n	80051c8 <HAL_TIM_ConfigClockSource+0x16c>
 80050c8:	2b70      	cmp	r3, #112	@ 0x70
 80050ca:	d01a      	beq.n	8005102 <HAL_TIM_ConfigClockSource+0xa6>
 80050cc:	2b70      	cmp	r3, #112	@ 0x70
 80050ce:	d87b      	bhi.n	80051c8 <HAL_TIM_ConfigClockSource+0x16c>
 80050d0:	2b60      	cmp	r3, #96	@ 0x60
 80050d2:	d050      	beq.n	8005176 <HAL_TIM_ConfigClockSource+0x11a>
 80050d4:	2b60      	cmp	r3, #96	@ 0x60
 80050d6:	d877      	bhi.n	80051c8 <HAL_TIM_ConfigClockSource+0x16c>
 80050d8:	2b50      	cmp	r3, #80	@ 0x50
 80050da:	d03c      	beq.n	8005156 <HAL_TIM_ConfigClockSource+0xfa>
 80050dc:	2b50      	cmp	r3, #80	@ 0x50
 80050de:	d873      	bhi.n	80051c8 <HAL_TIM_ConfigClockSource+0x16c>
 80050e0:	2b40      	cmp	r3, #64	@ 0x40
 80050e2:	d058      	beq.n	8005196 <HAL_TIM_ConfigClockSource+0x13a>
 80050e4:	2b40      	cmp	r3, #64	@ 0x40
 80050e6:	d86f      	bhi.n	80051c8 <HAL_TIM_ConfigClockSource+0x16c>
 80050e8:	2b30      	cmp	r3, #48	@ 0x30
 80050ea:	d064      	beq.n	80051b6 <HAL_TIM_ConfigClockSource+0x15a>
 80050ec:	2b30      	cmp	r3, #48	@ 0x30
 80050ee:	d86b      	bhi.n	80051c8 <HAL_TIM_ConfigClockSource+0x16c>
 80050f0:	2b20      	cmp	r3, #32
 80050f2:	d060      	beq.n	80051b6 <HAL_TIM_ConfigClockSource+0x15a>
 80050f4:	2b20      	cmp	r3, #32
 80050f6:	d867      	bhi.n	80051c8 <HAL_TIM_ConfigClockSource+0x16c>
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d05c      	beq.n	80051b6 <HAL_TIM_ConfigClockSource+0x15a>
 80050fc:	2b10      	cmp	r3, #16
 80050fe:	d05a      	beq.n	80051b6 <HAL_TIM_ConfigClockSource+0x15a>
 8005100:	e062      	b.n	80051c8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005112:	f000 fbca 	bl	80058aa <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005124:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	68ba      	ldr	r2, [r7, #8]
 800512c:	609a      	str	r2, [r3, #8]
      break;
 800512e:	e04f      	b.n	80051d0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005140:	f000 fbb3 	bl	80058aa <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	689a      	ldr	r2, [r3, #8]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005152:	609a      	str	r2, [r3, #8]
      break;
 8005154:	e03c      	b.n	80051d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005162:	461a      	mov	r2, r3
 8005164:	f000 fb27 	bl	80057b6 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	2150      	movs	r1, #80	@ 0x50
 800516e:	4618      	mov	r0, r3
 8005170:	f000 fb80 	bl	8005874 <TIM_ITRx_SetConfig>
      break;
 8005174:	e02c      	b.n	80051d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005182:	461a      	mov	r2, r3
 8005184:	f000 fb46 	bl	8005814 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	2160      	movs	r1, #96	@ 0x60
 800518e:	4618      	mov	r0, r3
 8005190:	f000 fb70 	bl	8005874 <TIM_ITRx_SetConfig>
      break;
 8005194:	e01c      	b.n	80051d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051a2:	461a      	mov	r2, r3
 80051a4:	f000 fb07 	bl	80057b6 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2140      	movs	r1, #64	@ 0x40
 80051ae:	4618      	mov	r0, r3
 80051b0:	f000 fb60 	bl	8005874 <TIM_ITRx_SetConfig>
      break;
 80051b4:	e00c      	b.n	80051d0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681a      	ldr	r2, [r3, #0]
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4619      	mov	r1, r3
 80051c0:	4610      	mov	r0, r2
 80051c2:	f000 fb57 	bl	8005874 <TIM_ITRx_SetConfig>
      break;
 80051c6:	e003      	b.n	80051d0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	73fb      	strb	r3, [r7, #15]
      break;
 80051cc:	e000      	b.n	80051d0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80051ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80051e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3710      	adds	r7, #16
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}

080051ea <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80051ea:	b580      	push	{r7, lr}
 80051ec:	b082      	sub	sp, #8
 80051ee:	af00      	add	r7, sp, #0
 80051f0:	6078      	str	r0, [r7, #4]
 80051f2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051fa:	2b01      	cmp	r3, #1
 80051fc:	d101      	bne.n	8005202 <HAL_TIM_SlaveConfigSynchro+0x18>
 80051fe:	2302      	movs	r3, #2
 8005200:	e031      	b.n	8005266 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2201      	movs	r2, #1
 8005206:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2202      	movs	r2, #2
 800520e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005212:	6839      	ldr	r1, [r7, #0]
 8005214:	6878      	ldr	r0, [r7, #4]
 8005216:	f000 fa3d 	bl	8005694 <TIM_SlaveTimer_SetConfig>
 800521a:	4603      	mov	r3, r0
 800521c:	2b00      	cmp	r3, #0
 800521e:	d009      	beq.n	8005234 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	e018      	b.n	8005266 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	68da      	ldr	r2, [r3, #12]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005242:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	68da      	ldr	r2, [r3, #12]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005252:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2201      	movs	r2, #1
 8005258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2200      	movs	r2, #0
 8005260:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005264:	2300      	movs	r3, #0
}
 8005266:	4618      	mov	r0, r3
 8005268:	3708      	adds	r7, #8
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
	...

08005270 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005270:	b480      	push	{r7}
 8005272:	b085      	sub	sp, #20
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	4a37      	ldr	r2, [pc, #220]	@ (8005360 <TIM_Base_SetConfig+0xf0>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d00f      	beq.n	80052a8 <TIM_Base_SetConfig+0x38>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800528e:	d00b      	beq.n	80052a8 <TIM_Base_SetConfig+0x38>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	4a34      	ldr	r2, [pc, #208]	@ (8005364 <TIM_Base_SetConfig+0xf4>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d007      	beq.n	80052a8 <TIM_Base_SetConfig+0x38>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	4a33      	ldr	r2, [pc, #204]	@ (8005368 <TIM_Base_SetConfig+0xf8>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d003      	beq.n	80052a8 <TIM_Base_SetConfig+0x38>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	4a32      	ldr	r2, [pc, #200]	@ (800536c <TIM_Base_SetConfig+0xfc>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d108      	bne.n	80052ba <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	68fa      	ldr	r2, [r7, #12]
 80052b6:	4313      	orrs	r3, r2
 80052b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	4a28      	ldr	r2, [pc, #160]	@ (8005360 <TIM_Base_SetConfig+0xf0>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d01b      	beq.n	80052fa <TIM_Base_SetConfig+0x8a>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052c8:	d017      	beq.n	80052fa <TIM_Base_SetConfig+0x8a>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	4a25      	ldr	r2, [pc, #148]	@ (8005364 <TIM_Base_SetConfig+0xf4>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d013      	beq.n	80052fa <TIM_Base_SetConfig+0x8a>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	4a24      	ldr	r2, [pc, #144]	@ (8005368 <TIM_Base_SetConfig+0xf8>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d00f      	beq.n	80052fa <TIM_Base_SetConfig+0x8a>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	4a23      	ldr	r2, [pc, #140]	@ (800536c <TIM_Base_SetConfig+0xfc>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d00b      	beq.n	80052fa <TIM_Base_SetConfig+0x8a>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	4a22      	ldr	r2, [pc, #136]	@ (8005370 <TIM_Base_SetConfig+0x100>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d007      	beq.n	80052fa <TIM_Base_SetConfig+0x8a>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	4a21      	ldr	r2, [pc, #132]	@ (8005374 <TIM_Base_SetConfig+0x104>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d003      	beq.n	80052fa <TIM_Base_SetConfig+0x8a>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	4a20      	ldr	r2, [pc, #128]	@ (8005378 <TIM_Base_SetConfig+0x108>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d108      	bne.n	800530c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005300:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	68db      	ldr	r3, [r3, #12]
 8005306:	68fa      	ldr	r2, [r7, #12]
 8005308:	4313      	orrs	r3, r2
 800530a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	695b      	ldr	r3, [r3, #20]
 8005316:	4313      	orrs	r3, r2
 8005318:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	689a      	ldr	r2, [r3, #8]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	681a      	ldr	r2, [r3, #0]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	4a0c      	ldr	r2, [pc, #48]	@ (8005360 <TIM_Base_SetConfig+0xf0>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d103      	bne.n	800533a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	691a      	ldr	r2, [r3, #16]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f043 0204 	orr.w	r2, r3, #4
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2201      	movs	r2, #1
 800534a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	601a      	str	r2, [r3, #0]
}
 8005352:	bf00      	nop
 8005354:	3714      	adds	r7, #20
 8005356:	46bd      	mov	sp, r7
 8005358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535c:	4770      	bx	lr
 800535e:	bf00      	nop
 8005360:	40010000 	.word	0x40010000
 8005364:	40000400 	.word	0x40000400
 8005368:	40000800 	.word	0x40000800
 800536c:	40000c00 	.word	0x40000c00
 8005370:	40014000 	.word	0x40014000
 8005374:	40014400 	.word	0x40014400
 8005378:	40014800 	.word	0x40014800

0800537c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800537c:	b480      	push	{r7}
 800537e:	b087      	sub	sp, #28
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
 8005384:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a1b      	ldr	r3, [r3, #32]
 800538a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6a1b      	ldr	r3, [r3, #32]
 8005390:	f023 0201 	bic.w	r2, r3, #1
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	699b      	ldr	r3, [r3, #24]
 80053a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f023 0303 	bic.w	r3, r3, #3
 80053b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	68fa      	ldr	r2, [r7, #12]
 80053ba:	4313      	orrs	r3, r2
 80053bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	f023 0302 	bic.w	r3, r3, #2
 80053c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	697a      	ldr	r2, [r7, #20]
 80053cc:	4313      	orrs	r3, r2
 80053ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	4a1c      	ldr	r2, [pc, #112]	@ (8005444 <TIM_OC1_SetConfig+0xc8>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d10c      	bne.n	80053f2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	f023 0308 	bic.w	r3, r3, #8
 80053de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	697a      	ldr	r2, [r7, #20]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	f023 0304 	bic.w	r3, r3, #4
 80053f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4a13      	ldr	r2, [pc, #76]	@ (8005444 <TIM_OC1_SetConfig+0xc8>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d111      	bne.n	800541e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005400:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005408:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	695b      	ldr	r3, [r3, #20]
 800540e:	693a      	ldr	r2, [r7, #16]
 8005410:	4313      	orrs	r3, r2
 8005412:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	699b      	ldr	r3, [r3, #24]
 8005418:	693a      	ldr	r2, [r7, #16]
 800541a:	4313      	orrs	r3, r2
 800541c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	693a      	ldr	r2, [r7, #16]
 8005422:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	68fa      	ldr	r2, [r7, #12]
 8005428:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	685a      	ldr	r2, [r3, #4]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	697a      	ldr	r2, [r7, #20]
 8005436:	621a      	str	r2, [r3, #32]
}
 8005438:	bf00      	nop
 800543a:	371c      	adds	r7, #28
 800543c:	46bd      	mov	sp, r7
 800543e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005442:	4770      	bx	lr
 8005444:	40010000 	.word	0x40010000

08005448 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005448:	b480      	push	{r7}
 800544a:	b087      	sub	sp, #28
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6a1b      	ldr	r3, [r3, #32]
 8005456:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6a1b      	ldr	r3, [r3, #32]
 800545c:	f023 0210 	bic.w	r2, r3, #16
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	699b      	ldr	r3, [r3, #24]
 800546e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005476:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800547e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	021b      	lsls	r3, r3, #8
 8005486:	68fa      	ldr	r2, [r7, #12]
 8005488:	4313      	orrs	r3, r2
 800548a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	f023 0320 	bic.w	r3, r3, #32
 8005492:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	011b      	lsls	r3, r3, #4
 800549a:	697a      	ldr	r2, [r7, #20]
 800549c:	4313      	orrs	r3, r2
 800549e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	4a1e      	ldr	r2, [pc, #120]	@ (800551c <TIM_OC2_SetConfig+0xd4>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d10d      	bne.n	80054c4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	011b      	lsls	r3, r3, #4
 80054b6:	697a      	ldr	r2, [r7, #20]
 80054b8:	4313      	orrs	r3, r2
 80054ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054c2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	4a15      	ldr	r2, [pc, #84]	@ (800551c <TIM_OC2_SetConfig+0xd4>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d113      	bne.n	80054f4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80054d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80054da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	695b      	ldr	r3, [r3, #20]
 80054e0:	009b      	lsls	r3, r3, #2
 80054e2:	693a      	ldr	r2, [r7, #16]
 80054e4:	4313      	orrs	r3, r2
 80054e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	699b      	ldr	r3, [r3, #24]
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	693a      	ldr	r2, [r7, #16]
 80054f0:	4313      	orrs	r3, r2
 80054f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	693a      	ldr	r2, [r7, #16]
 80054f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	68fa      	ldr	r2, [r7, #12]
 80054fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	685a      	ldr	r2, [r3, #4]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	697a      	ldr	r2, [r7, #20]
 800550c:	621a      	str	r2, [r3, #32]
}
 800550e:	bf00      	nop
 8005510:	371c      	adds	r7, #28
 8005512:	46bd      	mov	sp, r7
 8005514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005518:	4770      	bx	lr
 800551a:	bf00      	nop
 800551c:	40010000 	.word	0x40010000

08005520 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005520:	b480      	push	{r7}
 8005522:	b087      	sub	sp, #28
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
 8005528:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6a1b      	ldr	r3, [r3, #32]
 800552e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6a1b      	ldr	r3, [r3, #32]
 8005534:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	69db      	ldr	r3, [r3, #28]
 8005546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800554e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f023 0303 	bic.w	r3, r3, #3
 8005556:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	68fa      	ldr	r2, [r7, #12]
 800555e:	4313      	orrs	r3, r2
 8005560:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005568:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	021b      	lsls	r3, r3, #8
 8005570:	697a      	ldr	r2, [r7, #20]
 8005572:	4313      	orrs	r3, r2
 8005574:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a1d      	ldr	r2, [pc, #116]	@ (80055f0 <TIM_OC3_SetConfig+0xd0>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d10d      	bne.n	800559a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005584:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	021b      	lsls	r3, r3, #8
 800558c:	697a      	ldr	r2, [r7, #20]
 800558e:	4313      	orrs	r3, r2
 8005590:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005598:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	4a14      	ldr	r2, [pc, #80]	@ (80055f0 <TIM_OC3_SetConfig+0xd0>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d113      	bne.n	80055ca <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80055a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80055b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	695b      	ldr	r3, [r3, #20]
 80055b6:	011b      	lsls	r3, r3, #4
 80055b8:	693a      	ldr	r2, [r7, #16]
 80055ba:	4313      	orrs	r3, r2
 80055bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	699b      	ldr	r3, [r3, #24]
 80055c2:	011b      	lsls	r3, r3, #4
 80055c4:	693a      	ldr	r2, [r7, #16]
 80055c6:	4313      	orrs	r3, r2
 80055c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	693a      	ldr	r2, [r7, #16]
 80055ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	68fa      	ldr	r2, [r7, #12]
 80055d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	685a      	ldr	r2, [r3, #4]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	697a      	ldr	r2, [r7, #20]
 80055e2:	621a      	str	r2, [r3, #32]
}
 80055e4:	bf00      	nop
 80055e6:	371c      	adds	r7, #28
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr
 80055f0:	40010000 	.word	0x40010000

080055f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b087      	sub	sp, #28
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
 80055fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6a1b      	ldr	r3, [r3, #32]
 8005602:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6a1b      	ldr	r3, [r3, #32]
 8005608:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	69db      	ldr	r3, [r3, #28]
 800561a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005622:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800562a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	021b      	lsls	r3, r3, #8
 8005632:	68fa      	ldr	r2, [r7, #12]
 8005634:	4313      	orrs	r3, r2
 8005636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800563e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	031b      	lsls	r3, r3, #12
 8005646:	693a      	ldr	r2, [r7, #16]
 8005648:	4313      	orrs	r3, r2
 800564a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	4a10      	ldr	r2, [pc, #64]	@ (8005690 <TIM_OC4_SetConfig+0x9c>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d109      	bne.n	8005668 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800565a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	695b      	ldr	r3, [r3, #20]
 8005660:	019b      	lsls	r3, r3, #6
 8005662:	697a      	ldr	r2, [r7, #20]
 8005664:	4313      	orrs	r3, r2
 8005666:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	697a      	ldr	r2, [r7, #20]
 800566c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	68fa      	ldr	r2, [r7, #12]
 8005672:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	685a      	ldr	r2, [r3, #4]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	693a      	ldr	r2, [r7, #16]
 8005680:	621a      	str	r2, [r3, #32]
}
 8005682:	bf00      	nop
 8005684:	371c      	adds	r7, #28
 8005686:	46bd      	mov	sp, r7
 8005688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568c:	4770      	bx	lr
 800568e:	bf00      	nop
 8005690:	40010000 	.word	0x40010000

08005694 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b086      	sub	sp, #24
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
 800569c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800569e:	2300      	movs	r3, #0
 80056a0:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056b0:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	693a      	ldr	r2, [r7, #16]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	f023 0307 	bic.w	r3, r3, #7
 80056c2:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	693a      	ldr	r2, [r7, #16]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	693a      	ldr	r2, [r7, #16]
 80056d4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	2b70      	cmp	r3, #112	@ 0x70
 80056dc:	d01a      	beq.n	8005714 <TIM_SlaveTimer_SetConfig+0x80>
 80056de:	2b70      	cmp	r3, #112	@ 0x70
 80056e0:	d860      	bhi.n	80057a4 <TIM_SlaveTimer_SetConfig+0x110>
 80056e2:	2b60      	cmp	r3, #96	@ 0x60
 80056e4:	d054      	beq.n	8005790 <TIM_SlaveTimer_SetConfig+0xfc>
 80056e6:	2b60      	cmp	r3, #96	@ 0x60
 80056e8:	d85c      	bhi.n	80057a4 <TIM_SlaveTimer_SetConfig+0x110>
 80056ea:	2b50      	cmp	r3, #80	@ 0x50
 80056ec:	d046      	beq.n	800577c <TIM_SlaveTimer_SetConfig+0xe8>
 80056ee:	2b50      	cmp	r3, #80	@ 0x50
 80056f0:	d858      	bhi.n	80057a4 <TIM_SlaveTimer_SetConfig+0x110>
 80056f2:	2b40      	cmp	r3, #64	@ 0x40
 80056f4:	d019      	beq.n	800572a <TIM_SlaveTimer_SetConfig+0x96>
 80056f6:	2b40      	cmp	r3, #64	@ 0x40
 80056f8:	d854      	bhi.n	80057a4 <TIM_SlaveTimer_SetConfig+0x110>
 80056fa:	2b30      	cmp	r3, #48	@ 0x30
 80056fc:	d055      	beq.n	80057aa <TIM_SlaveTimer_SetConfig+0x116>
 80056fe:	2b30      	cmp	r3, #48	@ 0x30
 8005700:	d850      	bhi.n	80057a4 <TIM_SlaveTimer_SetConfig+0x110>
 8005702:	2b20      	cmp	r3, #32
 8005704:	d051      	beq.n	80057aa <TIM_SlaveTimer_SetConfig+0x116>
 8005706:	2b20      	cmp	r3, #32
 8005708:	d84c      	bhi.n	80057a4 <TIM_SlaveTimer_SetConfig+0x110>
 800570a:	2b00      	cmp	r3, #0
 800570c:	d04d      	beq.n	80057aa <TIM_SlaveTimer_SetConfig+0x116>
 800570e:	2b10      	cmp	r3, #16
 8005710:	d04b      	beq.n	80057aa <TIM_SlaveTimer_SetConfig+0x116>
 8005712:	e047      	b.n	80057a4 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8005724:	f000 f8c1 	bl	80058aa <TIM_ETR_SetConfig>
      break;
 8005728:	e040      	b.n	80057ac <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	2b05      	cmp	r3, #5
 8005730:	d101      	bne.n	8005736 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8005732:	2301      	movs	r3, #1
 8005734:	e03b      	b.n	80057ae <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	6a1b      	ldr	r3, [r3, #32]
 800573c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	6a1a      	ldr	r2, [r3, #32]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f022 0201 	bic.w	r2, r2, #1
 800574c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	699b      	ldr	r3, [r3, #24]
 8005754:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800575c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	691b      	ldr	r3, [r3, #16]
 8005762:	011b      	lsls	r3, r3, #4
 8005764:	68ba      	ldr	r2, [r7, #8]
 8005766:	4313      	orrs	r3, r2
 8005768:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	68ba      	ldr	r2, [r7, #8]
 8005770:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	68fa      	ldr	r2, [r7, #12]
 8005778:	621a      	str	r2, [r3, #32]
      break;
 800577a:	e017      	b.n	80057ac <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005788:	461a      	mov	r2, r3
 800578a:	f000 f814 	bl	80057b6 <TIM_TI1_ConfigInputStage>
      break;
 800578e:	e00d      	b.n	80057ac <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800579c:	461a      	mov	r2, r3
 800579e:	f000 f839 	bl	8005814 <TIM_TI2_ConfigInputStage>
      break;
 80057a2:	e003      	b.n	80057ac <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	75fb      	strb	r3, [r7, #23]
      break;
 80057a8:	e000      	b.n	80057ac <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80057aa:	bf00      	nop
  }

  return status;
 80057ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3718      	adds	r7, #24
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bd80      	pop	{r7, pc}

080057b6 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057b6:	b480      	push	{r7}
 80057b8:	b087      	sub	sp, #28
 80057ba:	af00      	add	r7, sp, #0
 80057bc:	60f8      	str	r0, [r7, #12]
 80057be:	60b9      	str	r1, [r7, #8]
 80057c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	6a1b      	ldr	r3, [r3, #32]
 80057c6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	6a1b      	ldr	r3, [r3, #32]
 80057cc:	f023 0201 	bic.w	r2, r3, #1
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	699b      	ldr	r3, [r3, #24]
 80057d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80057e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	011b      	lsls	r3, r3, #4
 80057e6:	693a      	ldr	r2, [r7, #16]
 80057e8:	4313      	orrs	r3, r2
 80057ea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	f023 030a 	bic.w	r3, r3, #10
 80057f2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80057f4:	697a      	ldr	r2, [r7, #20]
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	4313      	orrs	r3, r2
 80057fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	693a      	ldr	r2, [r7, #16]
 8005800:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	697a      	ldr	r2, [r7, #20]
 8005806:	621a      	str	r2, [r3, #32]
}
 8005808:	bf00      	nop
 800580a:	371c      	adds	r7, #28
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr

08005814 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005814:	b480      	push	{r7}
 8005816:	b087      	sub	sp, #28
 8005818:	af00      	add	r7, sp, #0
 800581a:	60f8      	str	r0, [r7, #12]
 800581c:	60b9      	str	r1, [r7, #8]
 800581e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	6a1b      	ldr	r3, [r3, #32]
 8005824:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	6a1b      	ldr	r3, [r3, #32]
 800582a:	f023 0210 	bic.w	r2, r3, #16
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	699b      	ldr	r3, [r3, #24]
 8005836:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800583e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	031b      	lsls	r3, r3, #12
 8005844:	693a      	ldr	r2, [r7, #16]
 8005846:	4313      	orrs	r3, r2
 8005848:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005850:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	011b      	lsls	r3, r3, #4
 8005856:	697a      	ldr	r2, [r7, #20]
 8005858:	4313      	orrs	r3, r2
 800585a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	693a      	ldr	r2, [r7, #16]
 8005860:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	697a      	ldr	r2, [r7, #20]
 8005866:	621a      	str	r2, [r3, #32]
}
 8005868:	bf00      	nop
 800586a:	371c      	adds	r7, #28
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr

08005874 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005874:	b480      	push	{r7}
 8005876:	b085      	sub	sp, #20
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800588a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800588c:	683a      	ldr	r2, [r7, #0]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	4313      	orrs	r3, r2
 8005892:	f043 0307 	orr.w	r3, r3, #7
 8005896:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	68fa      	ldr	r2, [r7, #12]
 800589c:	609a      	str	r2, [r3, #8]
}
 800589e:	bf00      	nop
 80058a0:	3714      	adds	r7, #20
 80058a2:	46bd      	mov	sp, r7
 80058a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a8:	4770      	bx	lr

080058aa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80058aa:	b480      	push	{r7}
 80058ac:	b087      	sub	sp, #28
 80058ae:	af00      	add	r7, sp, #0
 80058b0:	60f8      	str	r0, [r7, #12]
 80058b2:	60b9      	str	r1, [r7, #8]
 80058b4:	607a      	str	r2, [r7, #4]
 80058b6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058c4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	021a      	lsls	r2, r3, #8
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	431a      	orrs	r2, r3
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	4313      	orrs	r3, r2
 80058d2:	697a      	ldr	r2, [r7, #20]
 80058d4:	4313      	orrs	r3, r2
 80058d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	697a      	ldr	r2, [r7, #20]
 80058dc:	609a      	str	r2, [r3, #8]
}
 80058de:	bf00      	nop
 80058e0:	371c      	adds	r7, #28
 80058e2:	46bd      	mov	sp, r7
 80058e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e8:	4770      	bx	lr

080058ea <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80058ea:	b480      	push	{r7}
 80058ec:	b087      	sub	sp, #28
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	60f8      	str	r0, [r7, #12]
 80058f2:	60b9      	str	r1, [r7, #8]
 80058f4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	f003 031f 	and.w	r3, r3, #31
 80058fc:	2201      	movs	r2, #1
 80058fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005902:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	6a1a      	ldr	r2, [r3, #32]
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	43db      	mvns	r3, r3
 800590c:	401a      	ands	r2, r3
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	6a1a      	ldr	r2, [r3, #32]
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	f003 031f 	and.w	r3, r3, #31
 800591c:	6879      	ldr	r1, [r7, #4]
 800591e:	fa01 f303 	lsl.w	r3, r1, r3
 8005922:	431a      	orrs	r2, r3
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	621a      	str	r2, [r3, #32]
}
 8005928:	bf00      	nop
 800592a:	371c      	adds	r7, #28
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr

08005934 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005934:	b480      	push	{r7}
 8005936:	b085      	sub	sp, #20
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005944:	2b01      	cmp	r3, #1
 8005946:	d101      	bne.n	800594c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005948:	2302      	movs	r3, #2
 800594a:	e050      	b.n	80059ee <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2202      	movs	r2, #2
 8005958:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005972:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	68fa      	ldr	r2, [r7, #12]
 800597a:	4313      	orrs	r3, r2
 800597c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	68fa      	ldr	r2, [r7, #12]
 8005984:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a1c      	ldr	r2, [pc, #112]	@ (80059fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d018      	beq.n	80059c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005998:	d013      	beq.n	80059c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a18      	ldr	r2, [pc, #96]	@ (8005a00 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d00e      	beq.n	80059c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a16      	ldr	r2, [pc, #88]	@ (8005a04 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d009      	beq.n	80059c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4a15      	ldr	r2, [pc, #84]	@ (8005a08 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d004      	beq.n	80059c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a13      	ldr	r2, [pc, #76]	@ (8005a0c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d10c      	bne.n	80059dc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	68ba      	ldr	r2, [r7, #8]
 80059d0:	4313      	orrs	r3, r2
 80059d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	68ba      	ldr	r2, [r7, #8]
 80059da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2201      	movs	r2, #1
 80059e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80059ec:	2300      	movs	r3, #0
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	3714      	adds	r7, #20
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	40010000 	.word	0x40010000
 8005a00:	40000400 	.word	0x40000400
 8005a04:	40000800 	.word	0x40000800
 8005a08:	40000c00 	.word	0x40000c00
 8005a0c:	40014000 	.word	0x40014000

08005a10 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005a10:	b084      	sub	sp, #16
 8005a12:	b580      	push	{r7, lr}
 8005a14:	b084      	sub	sp, #16
 8005a16:	af00      	add	r7, sp, #0
 8005a18:	6078      	str	r0, [r7, #4]
 8005a1a:	f107 001c 	add.w	r0, r7, #28
 8005a1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005a22:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d123      	bne.n	8005a72 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a2e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	68db      	ldr	r3, [r3, #12]
 8005a3a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005a3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	68db      	ldr	r3, [r3, #12]
 8005a4a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005a52:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005a56:	2b01      	cmp	r3, #1
 8005a58:	d105      	bne.n	8005a66 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	68db      	ldr	r3, [r3, #12]
 8005a5e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f001 fae8 	bl	800703c <USB_CoreReset>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	73fb      	strb	r3, [r7, #15]
 8005a70:	e01b      	b.n	8005aaa <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	68db      	ldr	r3, [r3, #12]
 8005a76:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f001 fadc 	bl	800703c <USB_CoreReset>
 8005a84:	4603      	mov	r3, r0
 8005a86:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005a88:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d106      	bne.n	8005a9e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a94:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	639a      	str	r2, [r3, #56]	@ 0x38
 8005a9c:	e005      	b.n	8005aaa <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aa2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005aaa:	7fbb      	ldrb	r3, [r7, #30]
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d10b      	bne.n	8005ac8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	f043 0206 	orr.w	r2, r3, #6
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	f043 0220 	orr.w	r2, r3, #32
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3710      	adds	r7, #16
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005ad4:	b004      	add	sp, #16
 8005ad6:	4770      	bx	lr

08005ad8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b087      	sub	sp, #28
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	60f8      	str	r0, [r7, #12]
 8005ae0:	60b9      	str	r1, [r7, #8]
 8005ae2:	4613      	mov	r3, r2
 8005ae4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005ae6:	79fb      	ldrb	r3, [r7, #7]
 8005ae8:	2b02      	cmp	r3, #2
 8005aea:	d165      	bne.n	8005bb8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	4a41      	ldr	r2, [pc, #260]	@ (8005bf4 <USB_SetTurnaroundTime+0x11c>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d906      	bls.n	8005b02 <USB_SetTurnaroundTime+0x2a>
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	4a40      	ldr	r2, [pc, #256]	@ (8005bf8 <USB_SetTurnaroundTime+0x120>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d202      	bcs.n	8005b02 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005afc:	230f      	movs	r3, #15
 8005afe:	617b      	str	r3, [r7, #20]
 8005b00:	e062      	b.n	8005bc8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	4a3c      	ldr	r2, [pc, #240]	@ (8005bf8 <USB_SetTurnaroundTime+0x120>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d306      	bcc.n	8005b18 <USB_SetTurnaroundTime+0x40>
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	4a3b      	ldr	r2, [pc, #236]	@ (8005bfc <USB_SetTurnaroundTime+0x124>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d202      	bcs.n	8005b18 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005b12:	230e      	movs	r3, #14
 8005b14:	617b      	str	r3, [r7, #20]
 8005b16:	e057      	b.n	8005bc8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	4a38      	ldr	r2, [pc, #224]	@ (8005bfc <USB_SetTurnaroundTime+0x124>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d306      	bcc.n	8005b2e <USB_SetTurnaroundTime+0x56>
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	4a37      	ldr	r2, [pc, #220]	@ (8005c00 <USB_SetTurnaroundTime+0x128>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d202      	bcs.n	8005b2e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005b28:	230d      	movs	r3, #13
 8005b2a:	617b      	str	r3, [r7, #20]
 8005b2c:	e04c      	b.n	8005bc8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	4a33      	ldr	r2, [pc, #204]	@ (8005c00 <USB_SetTurnaroundTime+0x128>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d306      	bcc.n	8005b44 <USB_SetTurnaroundTime+0x6c>
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	4a32      	ldr	r2, [pc, #200]	@ (8005c04 <USB_SetTurnaroundTime+0x12c>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d802      	bhi.n	8005b44 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005b3e:	230c      	movs	r3, #12
 8005b40:	617b      	str	r3, [r7, #20]
 8005b42:	e041      	b.n	8005bc8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	4a2f      	ldr	r2, [pc, #188]	@ (8005c04 <USB_SetTurnaroundTime+0x12c>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d906      	bls.n	8005b5a <USB_SetTurnaroundTime+0x82>
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	4a2e      	ldr	r2, [pc, #184]	@ (8005c08 <USB_SetTurnaroundTime+0x130>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d802      	bhi.n	8005b5a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005b54:	230b      	movs	r3, #11
 8005b56:	617b      	str	r3, [r7, #20]
 8005b58:	e036      	b.n	8005bc8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	4a2a      	ldr	r2, [pc, #168]	@ (8005c08 <USB_SetTurnaroundTime+0x130>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d906      	bls.n	8005b70 <USB_SetTurnaroundTime+0x98>
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	4a29      	ldr	r2, [pc, #164]	@ (8005c0c <USB_SetTurnaroundTime+0x134>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d802      	bhi.n	8005b70 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005b6a:	230a      	movs	r3, #10
 8005b6c:	617b      	str	r3, [r7, #20]
 8005b6e:	e02b      	b.n	8005bc8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	4a26      	ldr	r2, [pc, #152]	@ (8005c0c <USB_SetTurnaroundTime+0x134>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d906      	bls.n	8005b86 <USB_SetTurnaroundTime+0xae>
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	4a25      	ldr	r2, [pc, #148]	@ (8005c10 <USB_SetTurnaroundTime+0x138>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d202      	bcs.n	8005b86 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005b80:	2309      	movs	r3, #9
 8005b82:	617b      	str	r3, [r7, #20]
 8005b84:	e020      	b.n	8005bc8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	4a21      	ldr	r2, [pc, #132]	@ (8005c10 <USB_SetTurnaroundTime+0x138>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d306      	bcc.n	8005b9c <USB_SetTurnaroundTime+0xc4>
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	4a20      	ldr	r2, [pc, #128]	@ (8005c14 <USB_SetTurnaroundTime+0x13c>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d802      	bhi.n	8005b9c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005b96:	2308      	movs	r3, #8
 8005b98:	617b      	str	r3, [r7, #20]
 8005b9a:	e015      	b.n	8005bc8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	4a1d      	ldr	r2, [pc, #116]	@ (8005c14 <USB_SetTurnaroundTime+0x13c>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d906      	bls.n	8005bb2 <USB_SetTurnaroundTime+0xda>
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	4a1c      	ldr	r2, [pc, #112]	@ (8005c18 <USB_SetTurnaroundTime+0x140>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d202      	bcs.n	8005bb2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005bac:	2307      	movs	r3, #7
 8005bae:	617b      	str	r3, [r7, #20]
 8005bb0:	e00a      	b.n	8005bc8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005bb2:	2306      	movs	r3, #6
 8005bb4:	617b      	str	r3, [r7, #20]
 8005bb6:	e007      	b.n	8005bc8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005bb8:	79fb      	ldrb	r3, [r7, #7]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d102      	bne.n	8005bc4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005bbe:	2309      	movs	r3, #9
 8005bc0:	617b      	str	r3, [r7, #20]
 8005bc2:	e001      	b.n	8005bc8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005bc4:	2309      	movs	r3, #9
 8005bc6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	68db      	ldr	r3, [r3, #12]
 8005bcc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	68da      	ldr	r2, [r3, #12]
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	029b      	lsls	r3, r3, #10
 8005bdc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005be0:	431a      	orrs	r2, r3
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005be6:	2300      	movs	r3, #0
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	371c      	adds	r7, #28
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr
 8005bf4:	00d8acbf 	.word	0x00d8acbf
 8005bf8:	00e4e1c0 	.word	0x00e4e1c0
 8005bfc:	00f42400 	.word	0x00f42400
 8005c00:	01067380 	.word	0x01067380
 8005c04:	011a499f 	.word	0x011a499f
 8005c08:	01312cff 	.word	0x01312cff
 8005c0c:	014ca43f 	.word	0x014ca43f
 8005c10:	016e3600 	.word	0x016e3600
 8005c14:	01a6ab1f 	.word	0x01a6ab1f
 8005c18:	01e84800 	.word	0x01e84800

08005c1c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b083      	sub	sp, #12
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	f043 0201 	orr.w	r2, r3, #1
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005c30:	2300      	movs	r3, #0
}
 8005c32:	4618      	mov	r0, r3
 8005c34:	370c      	adds	r7, #12
 8005c36:	46bd      	mov	sp, r7
 8005c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3c:	4770      	bx	lr

08005c3e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005c3e:	b480      	push	{r7}
 8005c40:	b083      	sub	sp, #12
 8005c42:	af00      	add	r7, sp, #0
 8005c44:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	689b      	ldr	r3, [r3, #8]
 8005c4a:	f023 0201 	bic.w	r2, r3, #1
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005c52:	2300      	movs	r3, #0
}
 8005c54:	4618      	mov	r0, r3
 8005c56:	370c      	adds	r7, #12
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5e:	4770      	bx	lr

08005c60 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b084      	sub	sp, #16
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
 8005c68:	460b      	mov	r3, r1
 8005c6a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	68db      	ldr	r3, [r3, #12]
 8005c74:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005c7c:	78fb      	ldrb	r3, [r7, #3]
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d115      	bne.n	8005cae <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	68db      	ldr	r3, [r3, #12]
 8005c86:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005c8e:	200a      	movs	r0, #10
 8005c90:	f7fb ff32 	bl	8001af8 <HAL_Delay>
      ms += 10U;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	330a      	adds	r3, #10
 8005c98:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f001 f93f 	bl	8006f1e <USB_GetMode>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d01e      	beq.n	8005ce4 <USB_SetCurrentMode+0x84>
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2bc7      	cmp	r3, #199	@ 0xc7
 8005caa:	d9f0      	bls.n	8005c8e <USB_SetCurrentMode+0x2e>
 8005cac:	e01a      	b.n	8005ce4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005cae:	78fb      	ldrb	r3, [r7, #3]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d115      	bne.n	8005ce0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	68db      	ldr	r3, [r3, #12]
 8005cb8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005cc0:	200a      	movs	r0, #10
 8005cc2:	f7fb ff19 	bl	8001af8 <HAL_Delay>
      ms += 10U;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	330a      	adds	r3, #10
 8005cca:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f001 f926 	bl	8006f1e <USB_GetMode>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d005      	beq.n	8005ce4 <USB_SetCurrentMode+0x84>
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2bc7      	cmp	r3, #199	@ 0xc7
 8005cdc:	d9f0      	bls.n	8005cc0 <USB_SetCurrentMode+0x60>
 8005cde:	e001      	b.n	8005ce4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e005      	b.n	8005cf0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2bc8      	cmp	r3, #200	@ 0xc8
 8005ce8:	d101      	bne.n	8005cee <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	e000      	b.n	8005cf0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005cee:	2300      	movs	r3, #0
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3710      	adds	r7, #16
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bd80      	pop	{r7, pc}

08005cf8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005cf8:	b084      	sub	sp, #16
 8005cfa:	b580      	push	{r7, lr}
 8005cfc:	b086      	sub	sp, #24
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
 8005d02:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005d06:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005d12:	2300      	movs	r3, #0
 8005d14:	613b      	str	r3, [r7, #16]
 8005d16:	e009      	b.n	8005d2c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005d18:	687a      	ldr	r2, [r7, #4]
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	3340      	adds	r3, #64	@ 0x40
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	4413      	add	r3, r2
 8005d22:	2200      	movs	r2, #0
 8005d24:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	3301      	adds	r3, #1
 8005d2a:	613b      	str	r3, [r7, #16]
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	2b0e      	cmp	r3, #14
 8005d30:	d9f2      	bls.n	8005d18 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005d32:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d11c      	bne.n	8005d74 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	68fa      	ldr	r2, [r7, #12]
 8005d44:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005d48:	f043 0302 	orr.w	r3, r3, #2
 8005d4c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d52:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d5e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d6a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	639a      	str	r2, [r3, #56]	@ 0x38
 8005d72:	e00b      	b.n	8005d8c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d78:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d84:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005d92:	461a      	mov	r2, r3
 8005d94:	2300      	movs	r3, #0
 8005d96:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005d98:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005d9c:	2b01      	cmp	r3, #1
 8005d9e:	d10d      	bne.n	8005dbc <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005da0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d104      	bne.n	8005db2 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005da8:	2100      	movs	r1, #0
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f000 f968 	bl	8006080 <USB_SetDevSpeed>
 8005db0:	e008      	b.n	8005dc4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005db2:	2101      	movs	r1, #1
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f000 f963 	bl	8006080 <USB_SetDevSpeed>
 8005dba:	e003      	b.n	8005dc4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005dbc:	2103      	movs	r1, #3
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f000 f95e 	bl	8006080 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005dc4:	2110      	movs	r1, #16
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f000 f8fa 	bl	8005fc0 <USB_FlushTxFifo>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d001      	beq.n	8005dd6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	f000 f924 	bl	8006024 <USB_FlushRxFifo>
 8005ddc:	4603      	mov	r3, r0
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d001      	beq.n	8005de6 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8005de2:	2301      	movs	r3, #1
 8005de4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005dec:	461a      	mov	r2, r3
 8005dee:	2300      	movs	r3, #0
 8005df0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005df8:	461a      	mov	r2, r3
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e04:	461a      	mov	r2, r3
 8005e06:	2300      	movs	r3, #0
 8005e08:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	613b      	str	r3, [r7, #16]
 8005e0e:	e043      	b.n	8005e98 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	015a      	lsls	r2, r3, #5
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	4413      	add	r3, r2
 8005e18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e22:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e26:	d118      	bne.n	8005e5a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8005e28:	693b      	ldr	r3, [r7, #16]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d10a      	bne.n	8005e44 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	015a      	lsls	r2, r3, #5
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	4413      	add	r3, r2
 8005e36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e3a:	461a      	mov	r2, r3
 8005e3c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005e40:	6013      	str	r3, [r2, #0]
 8005e42:	e013      	b.n	8005e6c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	015a      	lsls	r2, r3, #5
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	4413      	add	r3, r2
 8005e4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e50:	461a      	mov	r2, r3
 8005e52:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005e56:	6013      	str	r3, [r2, #0]
 8005e58:	e008      	b.n	8005e6c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005e5a:	693b      	ldr	r3, [r7, #16]
 8005e5c:	015a      	lsls	r2, r3, #5
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	4413      	add	r3, r2
 8005e62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e66:	461a      	mov	r2, r3
 8005e68:	2300      	movs	r3, #0
 8005e6a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005e6c:	693b      	ldr	r3, [r7, #16]
 8005e6e:	015a      	lsls	r2, r3, #5
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	4413      	add	r3, r2
 8005e74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e78:	461a      	mov	r2, r3
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	015a      	lsls	r2, r3, #5
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	4413      	add	r3, r2
 8005e86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e8a:	461a      	mov	r2, r3
 8005e8c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005e90:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005e92:	693b      	ldr	r3, [r7, #16]
 8005e94:	3301      	adds	r3, #1
 8005e96:	613b      	str	r3, [r7, #16]
 8005e98:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	693b      	ldr	r3, [r7, #16]
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d3b5      	bcc.n	8005e10 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	613b      	str	r3, [r7, #16]
 8005ea8:	e043      	b.n	8005f32 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	015a      	lsls	r2, r3, #5
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	4413      	add	r3, r2
 8005eb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005ebc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005ec0:	d118      	bne.n	8005ef4 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d10a      	bne.n	8005ede <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	015a      	lsls	r2, r3, #5
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	4413      	add	r3, r2
 8005ed0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ed4:	461a      	mov	r2, r3
 8005ed6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005eda:	6013      	str	r3, [r2, #0]
 8005edc:	e013      	b.n	8005f06 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	015a      	lsls	r2, r3, #5
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	4413      	add	r3, r2
 8005ee6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005eea:	461a      	mov	r2, r3
 8005eec:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005ef0:	6013      	str	r3, [r2, #0]
 8005ef2:	e008      	b.n	8005f06 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	015a      	lsls	r2, r3, #5
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	4413      	add	r3, r2
 8005efc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f00:	461a      	mov	r2, r3
 8005f02:	2300      	movs	r3, #0
 8005f04:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	015a      	lsls	r2, r3, #5
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	4413      	add	r3, r2
 8005f0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f12:	461a      	mov	r2, r3
 8005f14:	2300      	movs	r3, #0
 8005f16:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005f18:	693b      	ldr	r3, [r7, #16]
 8005f1a:	015a      	lsls	r2, r3, #5
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	4413      	add	r3, r2
 8005f20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f24:	461a      	mov	r2, r3
 8005f26:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005f2a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	3301      	adds	r3, #1
 8005f30:	613b      	str	r3, [r7, #16]
 8005f32:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005f36:	461a      	mov	r2, r3
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d3b5      	bcc.n	8005eaa <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f44:	691b      	ldr	r3, [r3, #16]
 8005f46:	68fa      	ldr	r2, [r7, #12]
 8005f48:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005f4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f50:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2200      	movs	r2, #0
 8005f56:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005f5e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005f60:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d105      	bne.n	8005f74 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	699b      	ldr	r3, [r3, #24]
 8005f6c:	f043 0210 	orr.w	r2, r3, #16
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	699a      	ldr	r2, [r3, #24]
 8005f78:	4b10      	ldr	r3, [pc, #64]	@ (8005fbc <USB_DevInit+0x2c4>)
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	687a      	ldr	r2, [r7, #4]
 8005f7e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005f80:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d005      	beq.n	8005f94 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	699b      	ldr	r3, [r3, #24]
 8005f8c:	f043 0208 	orr.w	r2, r3, #8
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005f94:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	d107      	bne.n	8005fac <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	699b      	ldr	r3, [r3, #24]
 8005fa0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005fa4:	f043 0304 	orr.w	r3, r3, #4
 8005fa8:	687a      	ldr	r2, [r7, #4]
 8005faa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005fac:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3718      	adds	r7, #24
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005fb8:	b004      	add	sp, #16
 8005fba:	4770      	bx	lr
 8005fbc:	803c3800 	.word	0x803c3800

08005fc0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b085      	sub	sp, #20
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
 8005fc8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	3301      	adds	r3, #1
 8005fd2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005fda:	d901      	bls.n	8005fe0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005fdc:	2303      	movs	r3, #3
 8005fde:	e01b      	b.n	8006018 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	691b      	ldr	r3, [r3, #16]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	daf2      	bge.n	8005fce <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005fe8:	2300      	movs	r3, #0
 8005fea:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	019b      	lsls	r3, r3, #6
 8005ff0:	f043 0220 	orr.w	r2, r3, #32
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	3301      	adds	r3, #1
 8005ffc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006004:	d901      	bls.n	800600a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006006:	2303      	movs	r3, #3
 8006008:	e006      	b.n	8006018 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	691b      	ldr	r3, [r3, #16]
 800600e:	f003 0320 	and.w	r3, r3, #32
 8006012:	2b20      	cmp	r3, #32
 8006014:	d0f0      	beq.n	8005ff8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006016:	2300      	movs	r3, #0
}
 8006018:	4618      	mov	r0, r3
 800601a:	3714      	adds	r7, #20
 800601c:	46bd      	mov	sp, r7
 800601e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006022:	4770      	bx	lr

08006024 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006024:	b480      	push	{r7}
 8006026:	b085      	sub	sp, #20
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800602c:	2300      	movs	r3, #0
 800602e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	3301      	adds	r3, #1
 8006034:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800603c:	d901      	bls.n	8006042 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800603e:	2303      	movs	r3, #3
 8006040:	e018      	b.n	8006074 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	691b      	ldr	r3, [r3, #16]
 8006046:	2b00      	cmp	r3, #0
 8006048:	daf2      	bge.n	8006030 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800604a:	2300      	movs	r3, #0
 800604c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2210      	movs	r2, #16
 8006052:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	3301      	adds	r3, #1
 8006058:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006060:	d901      	bls.n	8006066 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006062:	2303      	movs	r3, #3
 8006064:	e006      	b.n	8006074 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	691b      	ldr	r3, [r3, #16]
 800606a:	f003 0310 	and.w	r3, r3, #16
 800606e:	2b10      	cmp	r3, #16
 8006070:	d0f0      	beq.n	8006054 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006072:	2300      	movs	r3, #0
}
 8006074:	4618      	mov	r0, r3
 8006076:	3714      	adds	r7, #20
 8006078:	46bd      	mov	sp, r7
 800607a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607e:	4770      	bx	lr

08006080 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006080:	b480      	push	{r7}
 8006082:	b085      	sub	sp, #20
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
 8006088:	460b      	mov	r3, r1
 800608a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	78fb      	ldrb	r3, [r7, #3]
 800609a:	68f9      	ldr	r1, [r7, #12]
 800609c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80060a0:	4313      	orrs	r3, r2
 80060a2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80060a4:	2300      	movs	r3, #0
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3714      	adds	r7, #20
 80060aa:	46bd      	mov	sp, r7
 80060ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b0:	4770      	bx	lr

080060b2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80060b2:	b480      	push	{r7}
 80060b4:	b087      	sub	sp, #28
 80060b6:	af00      	add	r7, sp, #0
 80060b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060c4:	689b      	ldr	r3, [r3, #8]
 80060c6:	f003 0306 	and.w	r3, r3, #6
 80060ca:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d102      	bne.n	80060d8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80060d2:	2300      	movs	r3, #0
 80060d4:	75fb      	strb	r3, [r7, #23]
 80060d6:	e00a      	b.n	80060ee <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2b02      	cmp	r3, #2
 80060dc:	d002      	beq.n	80060e4 <USB_GetDevSpeed+0x32>
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2b06      	cmp	r3, #6
 80060e2:	d102      	bne.n	80060ea <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80060e4:	2302      	movs	r3, #2
 80060e6:	75fb      	strb	r3, [r7, #23]
 80060e8:	e001      	b.n	80060ee <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80060ea:	230f      	movs	r3, #15
 80060ec:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80060ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	371c      	adds	r7, #28
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr

080060fc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b085      	sub	sp, #20
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
 8006104:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	781b      	ldrb	r3, [r3, #0]
 800610e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	785b      	ldrb	r3, [r3, #1]
 8006114:	2b01      	cmp	r3, #1
 8006116:	d13a      	bne.n	800618e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800611e:	69da      	ldr	r2, [r3, #28]
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	781b      	ldrb	r3, [r3, #0]
 8006124:	f003 030f 	and.w	r3, r3, #15
 8006128:	2101      	movs	r1, #1
 800612a:	fa01 f303 	lsl.w	r3, r1, r3
 800612e:	b29b      	uxth	r3, r3
 8006130:	68f9      	ldr	r1, [r7, #12]
 8006132:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006136:	4313      	orrs	r3, r2
 8006138:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	015a      	lsls	r2, r3, #5
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	4413      	add	r3, r2
 8006142:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800614c:	2b00      	cmp	r3, #0
 800614e:	d155      	bne.n	80061fc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	015a      	lsls	r2, r3, #5
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	4413      	add	r3, r2
 8006158:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	791b      	ldrb	r3, [r3, #4]
 800616a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800616c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	059b      	lsls	r3, r3, #22
 8006172:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006174:	4313      	orrs	r3, r2
 8006176:	68ba      	ldr	r2, [r7, #8]
 8006178:	0151      	lsls	r1, r2, #5
 800617a:	68fa      	ldr	r2, [r7, #12]
 800617c:	440a      	add	r2, r1
 800617e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006182:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006186:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800618a:	6013      	str	r3, [r2, #0]
 800618c:	e036      	b.n	80061fc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006194:	69da      	ldr	r2, [r3, #28]
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	781b      	ldrb	r3, [r3, #0]
 800619a:	f003 030f 	and.w	r3, r3, #15
 800619e:	2101      	movs	r1, #1
 80061a0:	fa01 f303 	lsl.w	r3, r1, r3
 80061a4:	041b      	lsls	r3, r3, #16
 80061a6:	68f9      	ldr	r1, [r7, #12]
 80061a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80061ac:	4313      	orrs	r3, r2
 80061ae:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	015a      	lsls	r2, r3, #5
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	4413      	add	r3, r2
 80061b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d11a      	bne.n	80061fc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	015a      	lsls	r2, r3, #5
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	4413      	add	r3, r2
 80061ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061d2:	681a      	ldr	r2, [r3, #0]
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	791b      	ldrb	r3, [r3, #4]
 80061e0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80061e2:	430b      	orrs	r3, r1
 80061e4:	4313      	orrs	r3, r2
 80061e6:	68ba      	ldr	r2, [r7, #8]
 80061e8:	0151      	lsls	r1, r2, #5
 80061ea:	68fa      	ldr	r2, [r7, #12]
 80061ec:	440a      	add	r2, r1
 80061ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80061fa:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80061fc:	2300      	movs	r3, #0
}
 80061fe:	4618      	mov	r0, r3
 8006200:	3714      	adds	r7, #20
 8006202:	46bd      	mov	sp, r7
 8006204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006208:	4770      	bx	lr
	...

0800620c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800620c:	b480      	push	{r7}
 800620e:	b085      	sub	sp, #20
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
 8006214:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	781b      	ldrb	r3, [r3, #0]
 800621e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	785b      	ldrb	r3, [r3, #1]
 8006224:	2b01      	cmp	r3, #1
 8006226:	d161      	bne.n	80062ec <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	015a      	lsls	r2, r3, #5
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	4413      	add	r3, r2
 8006230:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800623a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800623e:	d11f      	bne.n	8006280 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	015a      	lsls	r2, r3, #5
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	4413      	add	r3, r2
 8006248:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	68ba      	ldr	r2, [r7, #8]
 8006250:	0151      	lsls	r1, r2, #5
 8006252:	68fa      	ldr	r2, [r7, #12]
 8006254:	440a      	add	r2, r1
 8006256:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800625a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800625e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	015a      	lsls	r2, r3, #5
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	4413      	add	r3, r2
 8006268:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	68ba      	ldr	r2, [r7, #8]
 8006270:	0151      	lsls	r1, r2, #5
 8006272:	68fa      	ldr	r2, [r7, #12]
 8006274:	440a      	add	r2, r1
 8006276:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800627a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800627e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006286:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	781b      	ldrb	r3, [r3, #0]
 800628c:	f003 030f 	and.w	r3, r3, #15
 8006290:	2101      	movs	r1, #1
 8006292:	fa01 f303 	lsl.w	r3, r1, r3
 8006296:	b29b      	uxth	r3, r3
 8006298:	43db      	mvns	r3, r3
 800629a:	68f9      	ldr	r1, [r7, #12]
 800629c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80062a0:	4013      	ands	r3, r2
 80062a2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062aa:	69da      	ldr	r2, [r3, #28]
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	781b      	ldrb	r3, [r3, #0]
 80062b0:	f003 030f 	and.w	r3, r3, #15
 80062b4:	2101      	movs	r1, #1
 80062b6:	fa01 f303 	lsl.w	r3, r1, r3
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	43db      	mvns	r3, r3
 80062be:	68f9      	ldr	r1, [r7, #12]
 80062c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80062c4:	4013      	ands	r3, r2
 80062c6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	015a      	lsls	r2, r3, #5
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	4413      	add	r3, r2
 80062d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062d4:	681a      	ldr	r2, [r3, #0]
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	0159      	lsls	r1, r3, #5
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	440b      	add	r3, r1
 80062de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062e2:	4619      	mov	r1, r3
 80062e4:	4b35      	ldr	r3, [pc, #212]	@ (80063bc <USB_DeactivateEndpoint+0x1b0>)
 80062e6:	4013      	ands	r3, r2
 80062e8:	600b      	str	r3, [r1, #0]
 80062ea:	e060      	b.n	80063ae <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	015a      	lsls	r2, r3, #5
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	4413      	add	r3, r2
 80062f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80062fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006302:	d11f      	bne.n	8006344 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	015a      	lsls	r2, r3, #5
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	4413      	add	r3, r2
 800630c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	68ba      	ldr	r2, [r7, #8]
 8006314:	0151      	lsls	r1, r2, #5
 8006316:	68fa      	ldr	r2, [r7, #12]
 8006318:	440a      	add	r2, r1
 800631a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800631e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006322:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	015a      	lsls	r2, r3, #5
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	4413      	add	r3, r2
 800632c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	68ba      	ldr	r2, [r7, #8]
 8006334:	0151      	lsls	r1, r2, #5
 8006336:	68fa      	ldr	r2, [r7, #12]
 8006338:	440a      	add	r2, r1
 800633a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800633e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006342:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800634a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	781b      	ldrb	r3, [r3, #0]
 8006350:	f003 030f 	and.w	r3, r3, #15
 8006354:	2101      	movs	r1, #1
 8006356:	fa01 f303 	lsl.w	r3, r1, r3
 800635a:	041b      	lsls	r3, r3, #16
 800635c:	43db      	mvns	r3, r3
 800635e:	68f9      	ldr	r1, [r7, #12]
 8006360:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006364:	4013      	ands	r3, r2
 8006366:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800636e:	69da      	ldr	r2, [r3, #28]
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	781b      	ldrb	r3, [r3, #0]
 8006374:	f003 030f 	and.w	r3, r3, #15
 8006378:	2101      	movs	r1, #1
 800637a:	fa01 f303 	lsl.w	r3, r1, r3
 800637e:	041b      	lsls	r3, r3, #16
 8006380:	43db      	mvns	r3, r3
 8006382:	68f9      	ldr	r1, [r7, #12]
 8006384:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006388:	4013      	ands	r3, r2
 800638a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	015a      	lsls	r2, r3, #5
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	4413      	add	r3, r2
 8006394:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006398:	681a      	ldr	r2, [r3, #0]
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	0159      	lsls	r1, r3, #5
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	440b      	add	r3, r1
 80063a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063a6:	4619      	mov	r1, r3
 80063a8:	4b05      	ldr	r3, [pc, #20]	@ (80063c0 <USB_DeactivateEndpoint+0x1b4>)
 80063aa:	4013      	ands	r3, r2
 80063ac:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80063ae:	2300      	movs	r3, #0
}
 80063b0:	4618      	mov	r0, r3
 80063b2:	3714      	adds	r7, #20
 80063b4:	46bd      	mov	sp, r7
 80063b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ba:	4770      	bx	lr
 80063bc:	ec337800 	.word	0xec337800
 80063c0:	eff37800 	.word	0xeff37800

080063c4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b08a      	sub	sp, #40	@ 0x28
 80063c8:	af02      	add	r7, sp, #8
 80063ca:	60f8      	str	r0, [r7, #12]
 80063cc:	60b9      	str	r1, [r7, #8]
 80063ce:	4613      	mov	r3, r2
 80063d0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	781b      	ldrb	r3, [r3, #0]
 80063da:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	785b      	ldrb	r3, [r3, #1]
 80063e0:	2b01      	cmp	r3, #1
 80063e2:	f040 817f 	bne.w	80066e4 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	691b      	ldr	r3, [r3, #16]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d132      	bne.n	8006454 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80063ee:	69bb      	ldr	r3, [r7, #24]
 80063f0:	015a      	lsls	r2, r3, #5
 80063f2:	69fb      	ldr	r3, [r7, #28]
 80063f4:	4413      	add	r3, r2
 80063f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063fa:	691b      	ldr	r3, [r3, #16]
 80063fc:	69ba      	ldr	r2, [r7, #24]
 80063fe:	0151      	lsls	r1, r2, #5
 8006400:	69fa      	ldr	r2, [r7, #28]
 8006402:	440a      	add	r2, r1
 8006404:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006408:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800640c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006410:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006412:	69bb      	ldr	r3, [r7, #24]
 8006414:	015a      	lsls	r2, r3, #5
 8006416:	69fb      	ldr	r3, [r7, #28]
 8006418:	4413      	add	r3, r2
 800641a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800641e:	691b      	ldr	r3, [r3, #16]
 8006420:	69ba      	ldr	r2, [r7, #24]
 8006422:	0151      	lsls	r1, r2, #5
 8006424:	69fa      	ldr	r2, [r7, #28]
 8006426:	440a      	add	r2, r1
 8006428:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800642c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006430:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006432:	69bb      	ldr	r3, [r7, #24]
 8006434:	015a      	lsls	r2, r3, #5
 8006436:	69fb      	ldr	r3, [r7, #28]
 8006438:	4413      	add	r3, r2
 800643a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800643e:	691b      	ldr	r3, [r3, #16]
 8006440:	69ba      	ldr	r2, [r7, #24]
 8006442:	0151      	lsls	r1, r2, #5
 8006444:	69fa      	ldr	r2, [r7, #28]
 8006446:	440a      	add	r2, r1
 8006448:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800644c:	0cdb      	lsrs	r3, r3, #19
 800644e:	04db      	lsls	r3, r3, #19
 8006450:	6113      	str	r3, [r2, #16]
 8006452:	e097      	b.n	8006584 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006454:	69bb      	ldr	r3, [r7, #24]
 8006456:	015a      	lsls	r2, r3, #5
 8006458:	69fb      	ldr	r3, [r7, #28]
 800645a:	4413      	add	r3, r2
 800645c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006460:	691b      	ldr	r3, [r3, #16]
 8006462:	69ba      	ldr	r2, [r7, #24]
 8006464:	0151      	lsls	r1, r2, #5
 8006466:	69fa      	ldr	r2, [r7, #28]
 8006468:	440a      	add	r2, r1
 800646a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800646e:	0cdb      	lsrs	r3, r3, #19
 8006470:	04db      	lsls	r3, r3, #19
 8006472:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006474:	69bb      	ldr	r3, [r7, #24]
 8006476:	015a      	lsls	r2, r3, #5
 8006478:	69fb      	ldr	r3, [r7, #28]
 800647a:	4413      	add	r3, r2
 800647c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006480:	691b      	ldr	r3, [r3, #16]
 8006482:	69ba      	ldr	r2, [r7, #24]
 8006484:	0151      	lsls	r1, r2, #5
 8006486:	69fa      	ldr	r2, [r7, #28]
 8006488:	440a      	add	r2, r1
 800648a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800648e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006492:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006496:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8006498:	69bb      	ldr	r3, [r7, #24]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d11a      	bne.n	80064d4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	691a      	ldr	r2, [r3, #16]
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	689b      	ldr	r3, [r3, #8]
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d903      	bls.n	80064b2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	689a      	ldr	r2, [r3, #8]
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80064b2:	69bb      	ldr	r3, [r7, #24]
 80064b4:	015a      	lsls	r2, r3, #5
 80064b6:	69fb      	ldr	r3, [r7, #28]
 80064b8:	4413      	add	r3, r2
 80064ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064be:	691b      	ldr	r3, [r3, #16]
 80064c0:	69ba      	ldr	r2, [r7, #24]
 80064c2:	0151      	lsls	r1, r2, #5
 80064c4:	69fa      	ldr	r2, [r7, #28]
 80064c6:	440a      	add	r2, r1
 80064c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064cc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80064d0:	6113      	str	r3, [r2, #16]
 80064d2:	e044      	b.n	800655e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	691a      	ldr	r2, [r3, #16]
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	689b      	ldr	r3, [r3, #8]
 80064dc:	4413      	add	r3, r2
 80064de:	1e5a      	subs	r2, r3, #1
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80064e8:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80064ea:	69bb      	ldr	r3, [r7, #24]
 80064ec:	015a      	lsls	r2, r3, #5
 80064ee:	69fb      	ldr	r3, [r7, #28]
 80064f0:	4413      	add	r3, r2
 80064f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064f6:	691a      	ldr	r2, [r3, #16]
 80064f8:	8afb      	ldrh	r3, [r7, #22]
 80064fa:	04d9      	lsls	r1, r3, #19
 80064fc:	4ba4      	ldr	r3, [pc, #656]	@ (8006790 <USB_EPStartXfer+0x3cc>)
 80064fe:	400b      	ands	r3, r1
 8006500:	69b9      	ldr	r1, [r7, #24]
 8006502:	0148      	lsls	r0, r1, #5
 8006504:	69f9      	ldr	r1, [r7, #28]
 8006506:	4401      	add	r1, r0
 8006508:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800650c:	4313      	orrs	r3, r2
 800650e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	791b      	ldrb	r3, [r3, #4]
 8006514:	2b01      	cmp	r3, #1
 8006516:	d122      	bne.n	800655e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006518:	69bb      	ldr	r3, [r7, #24]
 800651a:	015a      	lsls	r2, r3, #5
 800651c:	69fb      	ldr	r3, [r7, #28]
 800651e:	4413      	add	r3, r2
 8006520:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006524:	691b      	ldr	r3, [r3, #16]
 8006526:	69ba      	ldr	r2, [r7, #24]
 8006528:	0151      	lsls	r1, r2, #5
 800652a:	69fa      	ldr	r2, [r7, #28]
 800652c:	440a      	add	r2, r1
 800652e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006532:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006536:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8006538:	69bb      	ldr	r3, [r7, #24]
 800653a:	015a      	lsls	r2, r3, #5
 800653c:	69fb      	ldr	r3, [r7, #28]
 800653e:	4413      	add	r3, r2
 8006540:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006544:	691a      	ldr	r2, [r3, #16]
 8006546:	8afb      	ldrh	r3, [r7, #22]
 8006548:	075b      	lsls	r3, r3, #29
 800654a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800654e:	69b9      	ldr	r1, [r7, #24]
 8006550:	0148      	lsls	r0, r1, #5
 8006552:	69f9      	ldr	r1, [r7, #28]
 8006554:	4401      	add	r1, r0
 8006556:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800655a:	4313      	orrs	r3, r2
 800655c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800655e:	69bb      	ldr	r3, [r7, #24]
 8006560:	015a      	lsls	r2, r3, #5
 8006562:	69fb      	ldr	r3, [r7, #28]
 8006564:	4413      	add	r3, r2
 8006566:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800656a:	691a      	ldr	r2, [r3, #16]
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	691b      	ldr	r3, [r3, #16]
 8006570:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006574:	69b9      	ldr	r1, [r7, #24]
 8006576:	0148      	lsls	r0, r1, #5
 8006578:	69f9      	ldr	r1, [r7, #28]
 800657a:	4401      	add	r1, r0
 800657c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006580:	4313      	orrs	r3, r2
 8006582:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006584:	79fb      	ldrb	r3, [r7, #7]
 8006586:	2b01      	cmp	r3, #1
 8006588:	d14b      	bne.n	8006622 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	69db      	ldr	r3, [r3, #28]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d009      	beq.n	80065a6 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006592:	69bb      	ldr	r3, [r7, #24]
 8006594:	015a      	lsls	r2, r3, #5
 8006596:	69fb      	ldr	r3, [r7, #28]
 8006598:	4413      	add	r3, r2
 800659a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800659e:	461a      	mov	r2, r3
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	69db      	ldr	r3, [r3, #28]
 80065a4:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	791b      	ldrb	r3, [r3, #4]
 80065aa:	2b01      	cmp	r3, #1
 80065ac:	d128      	bne.n	8006600 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80065ae:	69fb      	ldr	r3, [r7, #28]
 80065b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065b4:	689b      	ldr	r3, [r3, #8]
 80065b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d110      	bne.n	80065e0 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80065be:	69bb      	ldr	r3, [r7, #24]
 80065c0:	015a      	lsls	r2, r3, #5
 80065c2:	69fb      	ldr	r3, [r7, #28]
 80065c4:	4413      	add	r3, r2
 80065c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	69ba      	ldr	r2, [r7, #24]
 80065ce:	0151      	lsls	r1, r2, #5
 80065d0:	69fa      	ldr	r2, [r7, #28]
 80065d2:	440a      	add	r2, r1
 80065d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80065d8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80065dc:	6013      	str	r3, [r2, #0]
 80065de:	e00f      	b.n	8006600 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80065e0:	69bb      	ldr	r3, [r7, #24]
 80065e2:	015a      	lsls	r2, r3, #5
 80065e4:	69fb      	ldr	r3, [r7, #28]
 80065e6:	4413      	add	r3, r2
 80065e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	69ba      	ldr	r2, [r7, #24]
 80065f0:	0151      	lsls	r1, r2, #5
 80065f2:	69fa      	ldr	r2, [r7, #28]
 80065f4:	440a      	add	r2, r1
 80065f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80065fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80065fe:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006600:	69bb      	ldr	r3, [r7, #24]
 8006602:	015a      	lsls	r2, r3, #5
 8006604:	69fb      	ldr	r3, [r7, #28]
 8006606:	4413      	add	r3, r2
 8006608:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	69ba      	ldr	r2, [r7, #24]
 8006610:	0151      	lsls	r1, r2, #5
 8006612:	69fa      	ldr	r2, [r7, #28]
 8006614:	440a      	add	r2, r1
 8006616:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800661a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800661e:	6013      	str	r3, [r2, #0]
 8006620:	e166      	b.n	80068f0 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006622:	69bb      	ldr	r3, [r7, #24]
 8006624:	015a      	lsls	r2, r3, #5
 8006626:	69fb      	ldr	r3, [r7, #28]
 8006628:	4413      	add	r3, r2
 800662a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	69ba      	ldr	r2, [r7, #24]
 8006632:	0151      	lsls	r1, r2, #5
 8006634:	69fa      	ldr	r2, [r7, #28]
 8006636:	440a      	add	r2, r1
 8006638:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800663c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006640:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	791b      	ldrb	r3, [r3, #4]
 8006646:	2b01      	cmp	r3, #1
 8006648:	d015      	beq.n	8006676 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	691b      	ldr	r3, [r3, #16]
 800664e:	2b00      	cmp	r3, #0
 8006650:	f000 814e 	beq.w	80068f0 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006654:	69fb      	ldr	r3, [r7, #28]
 8006656:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800665a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	781b      	ldrb	r3, [r3, #0]
 8006660:	f003 030f 	and.w	r3, r3, #15
 8006664:	2101      	movs	r1, #1
 8006666:	fa01 f303 	lsl.w	r3, r1, r3
 800666a:	69f9      	ldr	r1, [r7, #28]
 800666c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006670:	4313      	orrs	r3, r2
 8006672:	634b      	str	r3, [r1, #52]	@ 0x34
 8006674:	e13c      	b.n	80068f0 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006676:	69fb      	ldr	r3, [r7, #28]
 8006678:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800667c:	689b      	ldr	r3, [r3, #8]
 800667e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006682:	2b00      	cmp	r3, #0
 8006684:	d110      	bne.n	80066a8 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006686:	69bb      	ldr	r3, [r7, #24]
 8006688:	015a      	lsls	r2, r3, #5
 800668a:	69fb      	ldr	r3, [r7, #28]
 800668c:	4413      	add	r3, r2
 800668e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	69ba      	ldr	r2, [r7, #24]
 8006696:	0151      	lsls	r1, r2, #5
 8006698:	69fa      	ldr	r2, [r7, #28]
 800669a:	440a      	add	r2, r1
 800669c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066a0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80066a4:	6013      	str	r3, [r2, #0]
 80066a6:	e00f      	b.n	80066c8 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80066a8:	69bb      	ldr	r3, [r7, #24]
 80066aa:	015a      	lsls	r2, r3, #5
 80066ac:	69fb      	ldr	r3, [r7, #28]
 80066ae:	4413      	add	r3, r2
 80066b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	69ba      	ldr	r2, [r7, #24]
 80066b8:	0151      	lsls	r1, r2, #5
 80066ba:	69fa      	ldr	r2, [r7, #28]
 80066bc:	440a      	add	r2, r1
 80066be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80066c6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	68d9      	ldr	r1, [r3, #12]
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	781a      	ldrb	r2, [r3, #0]
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	691b      	ldr	r3, [r3, #16]
 80066d4:	b298      	uxth	r0, r3
 80066d6:	79fb      	ldrb	r3, [r7, #7]
 80066d8:	9300      	str	r3, [sp, #0]
 80066da:	4603      	mov	r3, r0
 80066dc:	68f8      	ldr	r0, [r7, #12]
 80066de:	f000 f9b9 	bl	8006a54 <USB_WritePacket>
 80066e2:	e105      	b.n	80068f0 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80066e4:	69bb      	ldr	r3, [r7, #24]
 80066e6:	015a      	lsls	r2, r3, #5
 80066e8:	69fb      	ldr	r3, [r7, #28]
 80066ea:	4413      	add	r3, r2
 80066ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066f0:	691b      	ldr	r3, [r3, #16]
 80066f2:	69ba      	ldr	r2, [r7, #24]
 80066f4:	0151      	lsls	r1, r2, #5
 80066f6:	69fa      	ldr	r2, [r7, #28]
 80066f8:	440a      	add	r2, r1
 80066fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80066fe:	0cdb      	lsrs	r3, r3, #19
 8006700:	04db      	lsls	r3, r3, #19
 8006702:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006704:	69bb      	ldr	r3, [r7, #24]
 8006706:	015a      	lsls	r2, r3, #5
 8006708:	69fb      	ldr	r3, [r7, #28]
 800670a:	4413      	add	r3, r2
 800670c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006710:	691b      	ldr	r3, [r3, #16]
 8006712:	69ba      	ldr	r2, [r7, #24]
 8006714:	0151      	lsls	r1, r2, #5
 8006716:	69fa      	ldr	r2, [r7, #28]
 8006718:	440a      	add	r2, r1
 800671a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800671e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006722:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006726:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8006728:	69bb      	ldr	r3, [r7, #24]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d132      	bne.n	8006794 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	691b      	ldr	r3, [r3, #16]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d003      	beq.n	800673e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8006736:	68bb      	ldr	r3, [r7, #8]
 8006738:	689a      	ldr	r2, [r3, #8]
 800673a:	68bb      	ldr	r3, [r7, #8]
 800673c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	689a      	ldr	r2, [r3, #8]
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006746:	69bb      	ldr	r3, [r7, #24]
 8006748:	015a      	lsls	r2, r3, #5
 800674a:	69fb      	ldr	r3, [r7, #28]
 800674c:	4413      	add	r3, r2
 800674e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006752:	691a      	ldr	r2, [r3, #16]
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	6a1b      	ldr	r3, [r3, #32]
 8006758:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800675c:	69b9      	ldr	r1, [r7, #24]
 800675e:	0148      	lsls	r0, r1, #5
 8006760:	69f9      	ldr	r1, [r7, #28]
 8006762:	4401      	add	r1, r0
 8006764:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006768:	4313      	orrs	r3, r2
 800676a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800676c:	69bb      	ldr	r3, [r7, #24]
 800676e:	015a      	lsls	r2, r3, #5
 8006770:	69fb      	ldr	r3, [r7, #28]
 8006772:	4413      	add	r3, r2
 8006774:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006778:	691b      	ldr	r3, [r3, #16]
 800677a:	69ba      	ldr	r2, [r7, #24]
 800677c:	0151      	lsls	r1, r2, #5
 800677e:	69fa      	ldr	r2, [r7, #28]
 8006780:	440a      	add	r2, r1
 8006782:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006786:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800678a:	6113      	str	r3, [r2, #16]
 800678c:	e062      	b.n	8006854 <USB_EPStartXfer+0x490>
 800678e:	bf00      	nop
 8006790:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	691b      	ldr	r3, [r3, #16]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d123      	bne.n	80067e4 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800679c:	69bb      	ldr	r3, [r7, #24]
 800679e:	015a      	lsls	r2, r3, #5
 80067a0:	69fb      	ldr	r3, [r7, #28]
 80067a2:	4413      	add	r3, r2
 80067a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067a8:	691a      	ldr	r2, [r3, #16]
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067b2:	69b9      	ldr	r1, [r7, #24]
 80067b4:	0148      	lsls	r0, r1, #5
 80067b6:	69f9      	ldr	r1, [r7, #28]
 80067b8:	4401      	add	r1, r0
 80067ba:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80067be:	4313      	orrs	r3, r2
 80067c0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80067c2:	69bb      	ldr	r3, [r7, #24]
 80067c4:	015a      	lsls	r2, r3, #5
 80067c6:	69fb      	ldr	r3, [r7, #28]
 80067c8:	4413      	add	r3, r2
 80067ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067ce:	691b      	ldr	r3, [r3, #16]
 80067d0:	69ba      	ldr	r2, [r7, #24]
 80067d2:	0151      	lsls	r1, r2, #5
 80067d4:	69fa      	ldr	r2, [r7, #28]
 80067d6:	440a      	add	r2, r1
 80067d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067dc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80067e0:	6113      	str	r3, [r2, #16]
 80067e2:	e037      	b.n	8006854 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	691a      	ldr	r2, [r3, #16]
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	689b      	ldr	r3, [r3, #8]
 80067ec:	4413      	add	r3, r2
 80067ee:	1e5a      	subs	r2, r3, #1
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80067f8:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	689b      	ldr	r3, [r3, #8]
 80067fe:	8afa      	ldrh	r2, [r7, #22]
 8006800:	fb03 f202 	mul.w	r2, r3, r2
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006808:	69bb      	ldr	r3, [r7, #24]
 800680a:	015a      	lsls	r2, r3, #5
 800680c:	69fb      	ldr	r3, [r7, #28]
 800680e:	4413      	add	r3, r2
 8006810:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006814:	691a      	ldr	r2, [r3, #16]
 8006816:	8afb      	ldrh	r3, [r7, #22]
 8006818:	04d9      	lsls	r1, r3, #19
 800681a:	4b38      	ldr	r3, [pc, #224]	@ (80068fc <USB_EPStartXfer+0x538>)
 800681c:	400b      	ands	r3, r1
 800681e:	69b9      	ldr	r1, [r7, #24]
 8006820:	0148      	lsls	r0, r1, #5
 8006822:	69f9      	ldr	r1, [r7, #28]
 8006824:	4401      	add	r1, r0
 8006826:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800682a:	4313      	orrs	r3, r2
 800682c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800682e:	69bb      	ldr	r3, [r7, #24]
 8006830:	015a      	lsls	r2, r3, #5
 8006832:	69fb      	ldr	r3, [r7, #28]
 8006834:	4413      	add	r3, r2
 8006836:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800683a:	691a      	ldr	r2, [r3, #16]
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	6a1b      	ldr	r3, [r3, #32]
 8006840:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006844:	69b9      	ldr	r1, [r7, #24]
 8006846:	0148      	lsls	r0, r1, #5
 8006848:	69f9      	ldr	r1, [r7, #28]
 800684a:	4401      	add	r1, r0
 800684c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006850:	4313      	orrs	r3, r2
 8006852:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006854:	79fb      	ldrb	r3, [r7, #7]
 8006856:	2b01      	cmp	r3, #1
 8006858:	d10d      	bne.n	8006876 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	68db      	ldr	r3, [r3, #12]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d009      	beq.n	8006876 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	68d9      	ldr	r1, [r3, #12]
 8006866:	69bb      	ldr	r3, [r7, #24]
 8006868:	015a      	lsls	r2, r3, #5
 800686a:	69fb      	ldr	r3, [r7, #28]
 800686c:	4413      	add	r3, r2
 800686e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006872:	460a      	mov	r2, r1
 8006874:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	791b      	ldrb	r3, [r3, #4]
 800687a:	2b01      	cmp	r3, #1
 800687c:	d128      	bne.n	80068d0 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800687e:	69fb      	ldr	r3, [r7, #28]
 8006880:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800688a:	2b00      	cmp	r3, #0
 800688c:	d110      	bne.n	80068b0 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800688e:	69bb      	ldr	r3, [r7, #24]
 8006890:	015a      	lsls	r2, r3, #5
 8006892:	69fb      	ldr	r3, [r7, #28]
 8006894:	4413      	add	r3, r2
 8006896:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	69ba      	ldr	r2, [r7, #24]
 800689e:	0151      	lsls	r1, r2, #5
 80068a0:	69fa      	ldr	r2, [r7, #28]
 80068a2:	440a      	add	r2, r1
 80068a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80068a8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80068ac:	6013      	str	r3, [r2, #0]
 80068ae:	e00f      	b.n	80068d0 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80068b0:	69bb      	ldr	r3, [r7, #24]
 80068b2:	015a      	lsls	r2, r3, #5
 80068b4:	69fb      	ldr	r3, [r7, #28]
 80068b6:	4413      	add	r3, r2
 80068b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	69ba      	ldr	r2, [r7, #24]
 80068c0:	0151      	lsls	r1, r2, #5
 80068c2:	69fa      	ldr	r2, [r7, #28]
 80068c4:	440a      	add	r2, r1
 80068c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80068ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068ce:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80068d0:	69bb      	ldr	r3, [r7, #24]
 80068d2:	015a      	lsls	r2, r3, #5
 80068d4:	69fb      	ldr	r3, [r7, #28]
 80068d6:	4413      	add	r3, r2
 80068d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	69ba      	ldr	r2, [r7, #24]
 80068e0:	0151      	lsls	r1, r2, #5
 80068e2:	69fa      	ldr	r2, [r7, #28]
 80068e4:	440a      	add	r2, r1
 80068e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80068ea:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80068ee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80068f0:	2300      	movs	r3, #0
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	3720      	adds	r7, #32
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}
 80068fa:	bf00      	nop
 80068fc:	1ff80000 	.word	0x1ff80000

08006900 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006900:	b480      	push	{r7}
 8006902:	b087      	sub	sp, #28
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800690a:	2300      	movs	r3, #0
 800690c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800690e:	2300      	movs	r3, #0
 8006910:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	785b      	ldrb	r3, [r3, #1]
 800691a:	2b01      	cmp	r3, #1
 800691c:	d14a      	bne.n	80069b4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	781b      	ldrb	r3, [r3, #0]
 8006922:	015a      	lsls	r2, r3, #5
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	4413      	add	r3, r2
 8006928:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006932:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006936:	f040 8086 	bne.w	8006a46 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	781b      	ldrb	r3, [r3, #0]
 800693e:	015a      	lsls	r2, r3, #5
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	4413      	add	r3, r2
 8006944:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	683a      	ldr	r2, [r7, #0]
 800694c:	7812      	ldrb	r2, [r2, #0]
 800694e:	0151      	lsls	r1, r2, #5
 8006950:	693a      	ldr	r2, [r7, #16]
 8006952:	440a      	add	r2, r1
 8006954:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006958:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800695c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	781b      	ldrb	r3, [r3, #0]
 8006962:	015a      	lsls	r2, r3, #5
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	4413      	add	r3, r2
 8006968:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	683a      	ldr	r2, [r7, #0]
 8006970:	7812      	ldrb	r2, [r2, #0]
 8006972:	0151      	lsls	r1, r2, #5
 8006974:	693a      	ldr	r2, [r7, #16]
 8006976:	440a      	add	r2, r1
 8006978:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800697c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006980:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	3301      	adds	r3, #1
 8006986:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800698e:	4293      	cmp	r3, r2
 8006990:	d902      	bls.n	8006998 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006992:	2301      	movs	r3, #1
 8006994:	75fb      	strb	r3, [r7, #23]
          break;
 8006996:	e056      	b.n	8006a46 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	781b      	ldrb	r3, [r3, #0]
 800699c:	015a      	lsls	r2, r3, #5
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	4413      	add	r3, r2
 80069a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80069ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80069b0:	d0e7      	beq.n	8006982 <USB_EPStopXfer+0x82>
 80069b2:	e048      	b.n	8006a46 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	781b      	ldrb	r3, [r3, #0]
 80069b8:	015a      	lsls	r2, r3, #5
 80069ba:	693b      	ldr	r3, [r7, #16]
 80069bc:	4413      	add	r3, r2
 80069be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80069c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80069cc:	d13b      	bne.n	8006a46 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	781b      	ldrb	r3, [r3, #0]
 80069d2:	015a      	lsls	r2, r3, #5
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	4413      	add	r3, r2
 80069d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	683a      	ldr	r2, [r7, #0]
 80069e0:	7812      	ldrb	r2, [r2, #0]
 80069e2:	0151      	lsls	r1, r2, #5
 80069e4:	693a      	ldr	r2, [r7, #16]
 80069e6:	440a      	add	r2, r1
 80069e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069ec:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80069f0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	781b      	ldrb	r3, [r3, #0]
 80069f6:	015a      	lsls	r2, r3, #5
 80069f8:	693b      	ldr	r3, [r7, #16]
 80069fa:	4413      	add	r3, r2
 80069fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	683a      	ldr	r2, [r7, #0]
 8006a04:	7812      	ldrb	r2, [r2, #0]
 8006a06:	0151      	lsls	r1, r2, #5
 8006a08:	693a      	ldr	r2, [r7, #16]
 8006a0a:	440a      	add	r2, r1
 8006a0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a10:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006a14:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	3301      	adds	r3, #1
 8006a1a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d902      	bls.n	8006a2c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006a26:	2301      	movs	r3, #1
 8006a28:	75fb      	strb	r3, [r7, #23]
          break;
 8006a2a:	e00c      	b.n	8006a46 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	781b      	ldrb	r3, [r3, #0]
 8006a30:	015a      	lsls	r2, r3, #5
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	4413      	add	r3, r2
 8006a36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006a40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a44:	d0e7      	beq.n	8006a16 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006a46:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a48:	4618      	mov	r0, r3
 8006a4a:	371c      	adds	r7, #28
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a52:	4770      	bx	lr

08006a54 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b089      	sub	sp, #36	@ 0x24
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	60f8      	str	r0, [r7, #12]
 8006a5c:	60b9      	str	r1, [r7, #8]
 8006a5e:	4611      	mov	r1, r2
 8006a60:	461a      	mov	r2, r3
 8006a62:	460b      	mov	r3, r1
 8006a64:	71fb      	strb	r3, [r7, #7]
 8006a66:	4613      	mov	r3, r2
 8006a68:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006a72:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d123      	bne.n	8006ac2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006a7a:	88bb      	ldrh	r3, [r7, #4]
 8006a7c:	3303      	adds	r3, #3
 8006a7e:	089b      	lsrs	r3, r3, #2
 8006a80:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006a82:	2300      	movs	r3, #0
 8006a84:	61bb      	str	r3, [r7, #24]
 8006a86:	e018      	b.n	8006aba <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006a88:	79fb      	ldrb	r3, [r7, #7]
 8006a8a:	031a      	lsls	r2, r3, #12
 8006a8c:	697b      	ldr	r3, [r7, #20]
 8006a8e:	4413      	add	r3, r2
 8006a90:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a94:	461a      	mov	r2, r3
 8006a96:	69fb      	ldr	r3, [r7, #28]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006a9c:	69fb      	ldr	r3, [r7, #28]
 8006a9e:	3301      	adds	r3, #1
 8006aa0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006aa2:	69fb      	ldr	r3, [r7, #28]
 8006aa4:	3301      	adds	r3, #1
 8006aa6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006aa8:	69fb      	ldr	r3, [r7, #28]
 8006aaa:	3301      	adds	r3, #1
 8006aac:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006aae:	69fb      	ldr	r3, [r7, #28]
 8006ab0:	3301      	adds	r3, #1
 8006ab2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006ab4:	69bb      	ldr	r3, [r7, #24]
 8006ab6:	3301      	adds	r3, #1
 8006ab8:	61bb      	str	r3, [r7, #24]
 8006aba:	69ba      	ldr	r2, [r7, #24]
 8006abc:	693b      	ldr	r3, [r7, #16]
 8006abe:	429a      	cmp	r2, r3
 8006ac0:	d3e2      	bcc.n	8006a88 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006ac2:	2300      	movs	r3, #0
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3724      	adds	r7, #36	@ 0x24
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ace:	4770      	bx	lr

08006ad0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b08b      	sub	sp, #44	@ 0x2c
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	60f8      	str	r0, [r7, #12]
 8006ad8:	60b9      	str	r1, [r7, #8]
 8006ada:	4613      	mov	r3, r2
 8006adc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006ae6:	88fb      	ldrh	r3, [r7, #6]
 8006ae8:	089b      	lsrs	r3, r3, #2
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006aee:	88fb      	ldrh	r3, [r7, #6]
 8006af0:	f003 0303 	and.w	r3, r3, #3
 8006af4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006af6:	2300      	movs	r3, #0
 8006af8:	623b      	str	r3, [r7, #32]
 8006afa:	e014      	b.n	8006b26 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006afc:	69bb      	ldr	r3, [r7, #24]
 8006afe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b02:	681a      	ldr	r2, [r3, #0]
 8006b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b06:	601a      	str	r2, [r3, #0]
    pDest++;
 8006b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b0a:	3301      	adds	r3, #1
 8006b0c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b10:	3301      	adds	r3, #1
 8006b12:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b16:	3301      	adds	r3, #1
 8006b18:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b1c:	3301      	adds	r3, #1
 8006b1e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006b20:	6a3b      	ldr	r3, [r7, #32]
 8006b22:	3301      	adds	r3, #1
 8006b24:	623b      	str	r3, [r7, #32]
 8006b26:	6a3a      	ldr	r2, [r7, #32]
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	d3e6      	bcc.n	8006afc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006b2e:	8bfb      	ldrh	r3, [r7, #30]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d01e      	beq.n	8006b72 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006b34:	2300      	movs	r3, #0
 8006b36:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006b38:	69bb      	ldr	r3, [r7, #24]
 8006b3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b3e:	461a      	mov	r2, r3
 8006b40:	f107 0310 	add.w	r3, r7, #16
 8006b44:	6812      	ldr	r2, [r2, #0]
 8006b46:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006b48:	693a      	ldr	r2, [r7, #16]
 8006b4a:	6a3b      	ldr	r3, [r7, #32]
 8006b4c:	b2db      	uxtb	r3, r3
 8006b4e:	00db      	lsls	r3, r3, #3
 8006b50:	fa22 f303 	lsr.w	r3, r2, r3
 8006b54:	b2da      	uxtb	r2, r3
 8006b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b58:	701a      	strb	r2, [r3, #0]
      i++;
 8006b5a:	6a3b      	ldr	r3, [r7, #32]
 8006b5c:	3301      	adds	r3, #1
 8006b5e:	623b      	str	r3, [r7, #32]
      pDest++;
 8006b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b62:	3301      	adds	r3, #1
 8006b64:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006b66:	8bfb      	ldrh	r3, [r7, #30]
 8006b68:	3b01      	subs	r3, #1
 8006b6a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006b6c:	8bfb      	ldrh	r3, [r7, #30]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d1ea      	bne.n	8006b48 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006b74:	4618      	mov	r0, r3
 8006b76:	372c      	adds	r7, #44	@ 0x2c
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr

08006b80 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b085      	sub	sp, #20
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
 8006b88:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	781b      	ldrb	r3, [r3, #0]
 8006b92:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	785b      	ldrb	r3, [r3, #1]
 8006b98:	2b01      	cmp	r3, #1
 8006b9a:	d12c      	bne.n	8006bf6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006b9c:	68bb      	ldr	r3, [r7, #8]
 8006b9e:	015a      	lsls	r2, r3, #5
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	4413      	add	r3, r2
 8006ba4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	db12      	blt.n	8006bd4 <USB_EPSetStall+0x54>
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d00f      	beq.n	8006bd4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	015a      	lsls	r2, r3, #5
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	4413      	add	r3, r2
 8006bbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	68ba      	ldr	r2, [r7, #8]
 8006bc4:	0151      	lsls	r1, r2, #5
 8006bc6:	68fa      	ldr	r2, [r7, #12]
 8006bc8:	440a      	add	r2, r1
 8006bca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006bce:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006bd2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	015a      	lsls	r2, r3, #5
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	4413      	add	r3, r2
 8006bdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	68ba      	ldr	r2, [r7, #8]
 8006be4:	0151      	lsls	r1, r2, #5
 8006be6:	68fa      	ldr	r2, [r7, #12]
 8006be8:	440a      	add	r2, r1
 8006bea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006bee:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006bf2:	6013      	str	r3, [r2, #0]
 8006bf4:	e02b      	b.n	8006c4e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	015a      	lsls	r2, r3, #5
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	4413      	add	r3, r2
 8006bfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	db12      	blt.n	8006c2e <USB_EPSetStall+0xae>
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d00f      	beq.n	8006c2e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	015a      	lsls	r2, r3, #5
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	4413      	add	r3, r2
 8006c16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	68ba      	ldr	r2, [r7, #8]
 8006c1e:	0151      	lsls	r1, r2, #5
 8006c20:	68fa      	ldr	r2, [r7, #12]
 8006c22:	440a      	add	r2, r1
 8006c24:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c28:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006c2c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	015a      	lsls	r2, r3, #5
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	4413      	add	r3, r2
 8006c36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	68ba      	ldr	r2, [r7, #8]
 8006c3e:	0151      	lsls	r1, r2, #5
 8006c40:	68fa      	ldr	r2, [r7, #12]
 8006c42:	440a      	add	r2, r1
 8006c44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c48:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006c4c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006c4e:	2300      	movs	r3, #0
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	3714      	adds	r7, #20
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr

08006c5c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b085      	sub	sp, #20
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
 8006c64:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	781b      	ldrb	r3, [r3, #0]
 8006c6e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	785b      	ldrb	r3, [r3, #1]
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	d128      	bne.n	8006cca <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	015a      	lsls	r2, r3, #5
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	4413      	add	r3, r2
 8006c80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	68ba      	ldr	r2, [r7, #8]
 8006c88:	0151      	lsls	r1, r2, #5
 8006c8a:	68fa      	ldr	r2, [r7, #12]
 8006c8c:	440a      	add	r2, r1
 8006c8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c92:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006c96:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	791b      	ldrb	r3, [r3, #4]
 8006c9c:	2b03      	cmp	r3, #3
 8006c9e:	d003      	beq.n	8006ca8 <USB_EPClearStall+0x4c>
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	791b      	ldrb	r3, [r3, #4]
 8006ca4:	2b02      	cmp	r3, #2
 8006ca6:	d138      	bne.n	8006d1a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	015a      	lsls	r2, r3, #5
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	4413      	add	r3, r2
 8006cb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	68ba      	ldr	r2, [r7, #8]
 8006cb8:	0151      	lsls	r1, r2, #5
 8006cba:	68fa      	ldr	r2, [r7, #12]
 8006cbc:	440a      	add	r2, r1
 8006cbe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006cc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006cc6:	6013      	str	r3, [r2, #0]
 8006cc8:	e027      	b.n	8006d1a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	015a      	lsls	r2, r3, #5
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	4413      	add	r3, r2
 8006cd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	68ba      	ldr	r2, [r7, #8]
 8006cda:	0151      	lsls	r1, r2, #5
 8006cdc:	68fa      	ldr	r2, [r7, #12]
 8006cde:	440a      	add	r2, r1
 8006ce0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ce4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006ce8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	791b      	ldrb	r3, [r3, #4]
 8006cee:	2b03      	cmp	r3, #3
 8006cf0:	d003      	beq.n	8006cfa <USB_EPClearStall+0x9e>
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	791b      	ldrb	r3, [r3, #4]
 8006cf6:	2b02      	cmp	r3, #2
 8006cf8:	d10f      	bne.n	8006d1a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	015a      	lsls	r2, r3, #5
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	4413      	add	r3, r2
 8006d02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	68ba      	ldr	r2, [r7, #8]
 8006d0a:	0151      	lsls	r1, r2, #5
 8006d0c:	68fa      	ldr	r2, [r7, #12]
 8006d0e:	440a      	add	r2, r1
 8006d10:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d18:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006d1a:	2300      	movs	r3, #0
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	3714      	adds	r7, #20
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr

08006d28 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006d28:	b480      	push	{r7}
 8006d2a:	b085      	sub	sp, #20
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
 8006d30:	460b      	mov	r3, r1
 8006d32:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	68fa      	ldr	r2, [r7, #12]
 8006d42:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d46:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006d4a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d52:	681a      	ldr	r2, [r3, #0]
 8006d54:	78fb      	ldrb	r3, [r7, #3]
 8006d56:	011b      	lsls	r3, r3, #4
 8006d58:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006d5c:	68f9      	ldr	r1, [r7, #12]
 8006d5e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006d62:	4313      	orrs	r3, r2
 8006d64:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006d66:	2300      	movs	r3, #0
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3714      	adds	r7, #20
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d72:	4770      	bx	lr

08006d74 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006d74:	b480      	push	{r7}
 8006d76:	b085      	sub	sp, #20
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	68fa      	ldr	r2, [r7, #12]
 8006d8a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006d8e:	f023 0303 	bic.w	r3, r3, #3
 8006d92:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d9a:	685b      	ldr	r3, [r3, #4]
 8006d9c:	68fa      	ldr	r2, [r7, #12]
 8006d9e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006da2:	f023 0302 	bic.w	r3, r3, #2
 8006da6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006da8:	2300      	movs	r3, #0
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	3714      	adds	r7, #20
 8006dae:	46bd      	mov	sp, r7
 8006db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db4:	4770      	bx	lr

08006db6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006db6:	b480      	push	{r7}
 8006db8:	b085      	sub	sp, #20
 8006dba:	af00      	add	r7, sp, #0
 8006dbc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	68fa      	ldr	r2, [r7, #12]
 8006dcc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006dd0:	f023 0303 	bic.w	r3, r3, #3
 8006dd4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	68fa      	ldr	r2, [r7, #12]
 8006de0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006de4:	f043 0302 	orr.w	r3, r3, #2
 8006de8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006dea:	2300      	movs	r3, #0
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	3714      	adds	r7, #20
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr

08006df8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b085      	sub	sp, #20
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	695b      	ldr	r3, [r3, #20]
 8006e04:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	699b      	ldr	r3, [r3, #24]
 8006e0a:	68fa      	ldr	r2, [r7, #12]
 8006e0c:	4013      	ands	r3, r2
 8006e0e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006e10:	68fb      	ldr	r3, [r7, #12]
}
 8006e12:	4618      	mov	r0, r3
 8006e14:	3714      	adds	r7, #20
 8006e16:	46bd      	mov	sp, r7
 8006e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1c:	4770      	bx	lr

08006e1e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006e1e:	b480      	push	{r7}
 8006e20:	b085      	sub	sp, #20
 8006e22:	af00      	add	r7, sp, #0
 8006e24:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e30:	699b      	ldr	r3, [r3, #24]
 8006e32:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e3a:	69db      	ldr	r3, [r3, #28]
 8006e3c:	68ba      	ldr	r2, [r7, #8]
 8006e3e:	4013      	ands	r3, r2
 8006e40:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	0c1b      	lsrs	r3, r3, #16
}
 8006e46:	4618      	mov	r0, r3
 8006e48:	3714      	adds	r7, #20
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr

08006e52 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006e52:	b480      	push	{r7}
 8006e54:	b085      	sub	sp, #20
 8006e56:	af00      	add	r7, sp, #0
 8006e58:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e64:	699b      	ldr	r3, [r3, #24]
 8006e66:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e6e:	69db      	ldr	r3, [r3, #28]
 8006e70:	68ba      	ldr	r2, [r7, #8]
 8006e72:	4013      	ands	r3, r2
 8006e74:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	b29b      	uxth	r3, r3
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	3714      	adds	r7, #20
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e84:	4770      	bx	lr

08006e86 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006e86:	b480      	push	{r7}
 8006e88:	b085      	sub	sp, #20
 8006e8a:	af00      	add	r7, sp, #0
 8006e8c:	6078      	str	r0, [r7, #4]
 8006e8e:	460b      	mov	r3, r1
 8006e90:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006e96:	78fb      	ldrb	r3, [r7, #3]
 8006e98:	015a      	lsls	r2, r3, #5
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	4413      	add	r3, r2
 8006e9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ea2:	689b      	ldr	r3, [r3, #8]
 8006ea4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006eac:	695b      	ldr	r3, [r3, #20]
 8006eae:	68ba      	ldr	r2, [r7, #8]
 8006eb0:	4013      	ands	r3, r2
 8006eb2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006eb4:	68bb      	ldr	r3, [r7, #8]
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	3714      	adds	r7, #20
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec0:	4770      	bx	lr

08006ec2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006ec2:	b480      	push	{r7}
 8006ec4:	b087      	sub	sp, #28
 8006ec6:	af00      	add	r7, sp, #0
 8006ec8:	6078      	str	r0, [r7, #4]
 8006eca:	460b      	mov	r3, r1
 8006ecc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ed8:	691b      	ldr	r3, [r3, #16]
 8006eda:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ee2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ee4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006ee6:	78fb      	ldrb	r3, [r7, #3]
 8006ee8:	f003 030f 	and.w	r3, r3, #15
 8006eec:	68fa      	ldr	r2, [r7, #12]
 8006eee:	fa22 f303 	lsr.w	r3, r2, r3
 8006ef2:	01db      	lsls	r3, r3, #7
 8006ef4:	b2db      	uxtb	r3, r3
 8006ef6:	693a      	ldr	r2, [r7, #16]
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006efc:	78fb      	ldrb	r3, [r7, #3]
 8006efe:	015a      	lsls	r2, r3, #5
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	4413      	add	r3, r2
 8006f04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f08:	689b      	ldr	r3, [r3, #8]
 8006f0a:	693a      	ldr	r2, [r7, #16]
 8006f0c:	4013      	ands	r3, r2
 8006f0e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006f10:	68bb      	ldr	r3, [r7, #8]
}
 8006f12:	4618      	mov	r0, r3
 8006f14:	371c      	adds	r7, #28
 8006f16:	46bd      	mov	sp, r7
 8006f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1c:	4770      	bx	lr

08006f1e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006f1e:	b480      	push	{r7}
 8006f20:	b083      	sub	sp, #12
 8006f22:	af00      	add	r7, sp, #0
 8006f24:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	695b      	ldr	r3, [r3, #20]
 8006f2a:	f003 0301 	and.w	r3, r3, #1
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	370c      	adds	r7, #12
 8006f32:	46bd      	mov	sp, r7
 8006f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f38:	4770      	bx	lr

08006f3a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006f3a:	b480      	push	{r7}
 8006f3c:	b085      	sub	sp, #20
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	68fa      	ldr	r2, [r7, #12]
 8006f50:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f54:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006f58:	f023 0307 	bic.w	r3, r3, #7
 8006f5c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	68fa      	ldr	r2, [r7, #12]
 8006f68:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006f6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f70:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006f72:	2300      	movs	r3, #0
}
 8006f74:	4618      	mov	r0, r3
 8006f76:	3714      	adds	r7, #20
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr

08006f80 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b087      	sub	sp, #28
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	60f8      	str	r0, [r7, #12]
 8006f88:	460b      	mov	r3, r1
 8006f8a:	607a      	str	r2, [r7, #4]
 8006f8c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	333c      	adds	r3, #60	@ 0x3c
 8006f96:	3304      	adds	r3, #4
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	4a26      	ldr	r2, [pc, #152]	@ (8007038 <USB_EP0_OutStart+0xb8>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d90a      	bls.n	8006fba <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006fb0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006fb4:	d101      	bne.n	8006fba <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	e037      	b.n	800702a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fc0:	461a      	mov	r2, r3
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fcc:	691b      	ldr	r3, [r3, #16]
 8006fce:	697a      	ldr	r2, [r7, #20]
 8006fd0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006fd4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006fd8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fe0:	691b      	ldr	r3, [r3, #16]
 8006fe2:	697a      	ldr	r2, [r7, #20]
 8006fe4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006fe8:	f043 0318 	orr.w	r3, r3, #24
 8006fec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ff4:	691b      	ldr	r3, [r3, #16]
 8006ff6:	697a      	ldr	r2, [r7, #20]
 8006ff8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ffc:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8007000:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007002:	7afb      	ldrb	r3, [r7, #11]
 8007004:	2b01      	cmp	r3, #1
 8007006:	d10f      	bne.n	8007028 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800700e:	461a      	mov	r2, r3
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	697a      	ldr	r2, [r7, #20]
 800701e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007022:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8007026:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007028:	2300      	movs	r3, #0
}
 800702a:	4618      	mov	r0, r3
 800702c:	371c      	adds	r7, #28
 800702e:	46bd      	mov	sp, r7
 8007030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007034:	4770      	bx	lr
 8007036:	bf00      	nop
 8007038:	4f54300a 	.word	0x4f54300a

0800703c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800703c:	b480      	push	{r7}
 800703e:	b085      	sub	sp, #20
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007044:	2300      	movs	r3, #0
 8007046:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	3301      	adds	r3, #1
 800704c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007054:	d901      	bls.n	800705a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007056:	2303      	movs	r3, #3
 8007058:	e022      	b.n	80070a0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	691b      	ldr	r3, [r3, #16]
 800705e:	2b00      	cmp	r3, #0
 8007060:	daf2      	bge.n	8007048 <USB_CoreReset+0xc>

  count = 10U;
 8007062:	230a      	movs	r3, #10
 8007064:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007066:	e002      	b.n	800706e <USB_CoreReset+0x32>
  {
    count--;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	3b01      	subs	r3, #1
 800706c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d1f9      	bne.n	8007068 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	691b      	ldr	r3, [r3, #16]
 8007078:	f043 0201 	orr.w	r2, r3, #1
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	3301      	adds	r3, #1
 8007084:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800708c:	d901      	bls.n	8007092 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800708e:	2303      	movs	r3, #3
 8007090:	e006      	b.n	80070a0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	691b      	ldr	r3, [r3, #16]
 8007096:	f003 0301 	and.w	r3, r3, #1
 800709a:	2b01      	cmp	r3, #1
 800709c:	d0f0      	beq.n	8007080 <USB_CoreReset+0x44>

  return HAL_OK;
 800709e:	2300      	movs	r3, #0
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3714      	adds	r7, #20
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr

080070ac <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b084      	sub	sp, #16
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
 80070b4:	460b      	mov	r3, r1
 80070b6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80070b8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80070bc:	f002 fcb8 	bl	8009a30 <USBD_static_malloc>
 80070c0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d109      	bne.n	80070dc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	32b0      	adds	r2, #176	@ 0xb0
 80070d2:	2100      	movs	r1, #0
 80070d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80070d8:	2302      	movs	r3, #2
 80070da:	e0d4      	b.n	8007286 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80070dc:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80070e0:	2100      	movs	r1, #0
 80070e2:	68f8      	ldr	r0, [r7, #12]
 80070e4:	f002 fdc8 	bl	8009c78 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	32b0      	adds	r2, #176	@ 0xb0
 80070f2:	68f9      	ldr	r1, [r7, #12]
 80070f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	32b0      	adds	r2, #176	@ 0xb0
 8007102:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	7c1b      	ldrb	r3, [r3, #16]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d138      	bne.n	8007186 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007114:	4b5e      	ldr	r3, [pc, #376]	@ (8007290 <USBD_CDC_Init+0x1e4>)
 8007116:	7819      	ldrb	r1, [r3, #0]
 8007118:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800711c:	2202      	movs	r2, #2
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f002 fb63 	bl	80097ea <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007124:	4b5a      	ldr	r3, [pc, #360]	@ (8007290 <USBD_CDC_Init+0x1e4>)
 8007126:	781b      	ldrb	r3, [r3, #0]
 8007128:	f003 020f 	and.w	r2, r3, #15
 800712c:	6879      	ldr	r1, [r7, #4]
 800712e:	4613      	mov	r3, r2
 8007130:	009b      	lsls	r3, r3, #2
 8007132:	4413      	add	r3, r2
 8007134:	009b      	lsls	r3, r3, #2
 8007136:	440b      	add	r3, r1
 8007138:	3323      	adds	r3, #35	@ 0x23
 800713a:	2201      	movs	r2, #1
 800713c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800713e:	4b55      	ldr	r3, [pc, #340]	@ (8007294 <USBD_CDC_Init+0x1e8>)
 8007140:	7819      	ldrb	r1, [r3, #0]
 8007142:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007146:	2202      	movs	r2, #2
 8007148:	6878      	ldr	r0, [r7, #4]
 800714a:	f002 fb4e 	bl	80097ea <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800714e:	4b51      	ldr	r3, [pc, #324]	@ (8007294 <USBD_CDC_Init+0x1e8>)
 8007150:	781b      	ldrb	r3, [r3, #0]
 8007152:	f003 020f 	and.w	r2, r3, #15
 8007156:	6879      	ldr	r1, [r7, #4]
 8007158:	4613      	mov	r3, r2
 800715a:	009b      	lsls	r3, r3, #2
 800715c:	4413      	add	r3, r2
 800715e:	009b      	lsls	r3, r3, #2
 8007160:	440b      	add	r3, r1
 8007162:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007166:	2201      	movs	r2, #1
 8007168:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800716a:	4b4b      	ldr	r3, [pc, #300]	@ (8007298 <USBD_CDC_Init+0x1ec>)
 800716c:	781b      	ldrb	r3, [r3, #0]
 800716e:	f003 020f 	and.w	r2, r3, #15
 8007172:	6879      	ldr	r1, [r7, #4]
 8007174:	4613      	mov	r3, r2
 8007176:	009b      	lsls	r3, r3, #2
 8007178:	4413      	add	r3, r2
 800717a:	009b      	lsls	r3, r3, #2
 800717c:	440b      	add	r3, r1
 800717e:	331c      	adds	r3, #28
 8007180:	2210      	movs	r2, #16
 8007182:	601a      	str	r2, [r3, #0]
 8007184:	e035      	b.n	80071f2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007186:	4b42      	ldr	r3, [pc, #264]	@ (8007290 <USBD_CDC_Init+0x1e4>)
 8007188:	7819      	ldrb	r1, [r3, #0]
 800718a:	2340      	movs	r3, #64	@ 0x40
 800718c:	2202      	movs	r2, #2
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f002 fb2b 	bl	80097ea <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007194:	4b3e      	ldr	r3, [pc, #248]	@ (8007290 <USBD_CDC_Init+0x1e4>)
 8007196:	781b      	ldrb	r3, [r3, #0]
 8007198:	f003 020f 	and.w	r2, r3, #15
 800719c:	6879      	ldr	r1, [r7, #4]
 800719e:	4613      	mov	r3, r2
 80071a0:	009b      	lsls	r3, r3, #2
 80071a2:	4413      	add	r3, r2
 80071a4:	009b      	lsls	r3, r3, #2
 80071a6:	440b      	add	r3, r1
 80071a8:	3323      	adds	r3, #35	@ 0x23
 80071aa:	2201      	movs	r2, #1
 80071ac:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80071ae:	4b39      	ldr	r3, [pc, #228]	@ (8007294 <USBD_CDC_Init+0x1e8>)
 80071b0:	7819      	ldrb	r1, [r3, #0]
 80071b2:	2340      	movs	r3, #64	@ 0x40
 80071b4:	2202      	movs	r2, #2
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f002 fb17 	bl	80097ea <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80071bc:	4b35      	ldr	r3, [pc, #212]	@ (8007294 <USBD_CDC_Init+0x1e8>)
 80071be:	781b      	ldrb	r3, [r3, #0]
 80071c0:	f003 020f 	and.w	r2, r3, #15
 80071c4:	6879      	ldr	r1, [r7, #4]
 80071c6:	4613      	mov	r3, r2
 80071c8:	009b      	lsls	r3, r3, #2
 80071ca:	4413      	add	r3, r2
 80071cc:	009b      	lsls	r3, r3, #2
 80071ce:	440b      	add	r3, r1
 80071d0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80071d4:	2201      	movs	r2, #1
 80071d6:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80071d8:	4b2f      	ldr	r3, [pc, #188]	@ (8007298 <USBD_CDC_Init+0x1ec>)
 80071da:	781b      	ldrb	r3, [r3, #0]
 80071dc:	f003 020f 	and.w	r2, r3, #15
 80071e0:	6879      	ldr	r1, [r7, #4]
 80071e2:	4613      	mov	r3, r2
 80071e4:	009b      	lsls	r3, r3, #2
 80071e6:	4413      	add	r3, r2
 80071e8:	009b      	lsls	r3, r3, #2
 80071ea:	440b      	add	r3, r1
 80071ec:	331c      	adds	r3, #28
 80071ee:	2210      	movs	r2, #16
 80071f0:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80071f2:	4b29      	ldr	r3, [pc, #164]	@ (8007298 <USBD_CDC_Init+0x1ec>)
 80071f4:	7819      	ldrb	r1, [r3, #0]
 80071f6:	2308      	movs	r3, #8
 80071f8:	2203      	movs	r2, #3
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f002 faf5 	bl	80097ea <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007200:	4b25      	ldr	r3, [pc, #148]	@ (8007298 <USBD_CDC_Init+0x1ec>)
 8007202:	781b      	ldrb	r3, [r3, #0]
 8007204:	f003 020f 	and.w	r2, r3, #15
 8007208:	6879      	ldr	r1, [r7, #4]
 800720a:	4613      	mov	r3, r2
 800720c:	009b      	lsls	r3, r3, #2
 800720e:	4413      	add	r3, r2
 8007210:	009b      	lsls	r3, r3, #2
 8007212:	440b      	add	r3, r1
 8007214:	3323      	adds	r3, #35	@ 0x23
 8007216:	2201      	movs	r2, #1
 8007218:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	2200      	movs	r2, #0
 800721e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007228:	687a      	ldr	r2, [r7, #4]
 800722a:	33b0      	adds	r3, #176	@ 0xb0
 800722c:	009b      	lsls	r3, r3, #2
 800722e:	4413      	add	r3, r2
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	2200      	movs	r2, #0
 800723a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	2200      	movs	r2, #0
 8007242:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800724c:	2b00      	cmp	r3, #0
 800724e:	d101      	bne.n	8007254 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007250:	2302      	movs	r3, #2
 8007252:	e018      	b.n	8007286 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	7c1b      	ldrb	r3, [r3, #16]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d10a      	bne.n	8007272 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800725c:	4b0d      	ldr	r3, [pc, #52]	@ (8007294 <USBD_CDC_Init+0x1e8>)
 800725e:	7819      	ldrb	r1, [r3, #0]
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007266:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f002 fbac 	bl	80099c8 <USBD_LL_PrepareReceive>
 8007270:	e008      	b.n	8007284 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007272:	4b08      	ldr	r3, [pc, #32]	@ (8007294 <USBD_CDC_Init+0x1e8>)
 8007274:	7819      	ldrb	r1, [r3, #0]
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800727c:	2340      	movs	r3, #64	@ 0x40
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f002 fba2 	bl	80099c8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007284:	2300      	movs	r3, #0
}
 8007286:	4618      	mov	r0, r3
 8007288:	3710      	adds	r7, #16
 800728a:	46bd      	mov	sp, r7
 800728c:	bd80      	pop	{r7, pc}
 800728e:	bf00      	nop
 8007290:	20000097 	.word	0x20000097
 8007294:	20000098 	.word	0x20000098
 8007298:	20000099 	.word	0x20000099

0800729c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b082      	sub	sp, #8
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
 80072a4:	460b      	mov	r3, r1
 80072a6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80072a8:	4b3a      	ldr	r3, [pc, #232]	@ (8007394 <USBD_CDC_DeInit+0xf8>)
 80072aa:	781b      	ldrb	r3, [r3, #0]
 80072ac:	4619      	mov	r1, r3
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	f002 fac1 	bl	8009836 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80072b4:	4b37      	ldr	r3, [pc, #220]	@ (8007394 <USBD_CDC_DeInit+0xf8>)
 80072b6:	781b      	ldrb	r3, [r3, #0]
 80072b8:	f003 020f 	and.w	r2, r3, #15
 80072bc:	6879      	ldr	r1, [r7, #4]
 80072be:	4613      	mov	r3, r2
 80072c0:	009b      	lsls	r3, r3, #2
 80072c2:	4413      	add	r3, r2
 80072c4:	009b      	lsls	r3, r3, #2
 80072c6:	440b      	add	r3, r1
 80072c8:	3323      	adds	r3, #35	@ 0x23
 80072ca:	2200      	movs	r2, #0
 80072cc:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80072ce:	4b32      	ldr	r3, [pc, #200]	@ (8007398 <USBD_CDC_DeInit+0xfc>)
 80072d0:	781b      	ldrb	r3, [r3, #0]
 80072d2:	4619      	mov	r1, r3
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f002 faae 	bl	8009836 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80072da:	4b2f      	ldr	r3, [pc, #188]	@ (8007398 <USBD_CDC_DeInit+0xfc>)
 80072dc:	781b      	ldrb	r3, [r3, #0]
 80072de:	f003 020f 	and.w	r2, r3, #15
 80072e2:	6879      	ldr	r1, [r7, #4]
 80072e4:	4613      	mov	r3, r2
 80072e6:	009b      	lsls	r3, r3, #2
 80072e8:	4413      	add	r3, r2
 80072ea:	009b      	lsls	r3, r3, #2
 80072ec:	440b      	add	r3, r1
 80072ee:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80072f2:	2200      	movs	r2, #0
 80072f4:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80072f6:	4b29      	ldr	r3, [pc, #164]	@ (800739c <USBD_CDC_DeInit+0x100>)
 80072f8:	781b      	ldrb	r3, [r3, #0]
 80072fa:	4619      	mov	r1, r3
 80072fc:	6878      	ldr	r0, [r7, #4]
 80072fe:	f002 fa9a 	bl	8009836 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8007302:	4b26      	ldr	r3, [pc, #152]	@ (800739c <USBD_CDC_DeInit+0x100>)
 8007304:	781b      	ldrb	r3, [r3, #0]
 8007306:	f003 020f 	and.w	r2, r3, #15
 800730a:	6879      	ldr	r1, [r7, #4]
 800730c:	4613      	mov	r3, r2
 800730e:	009b      	lsls	r3, r3, #2
 8007310:	4413      	add	r3, r2
 8007312:	009b      	lsls	r3, r3, #2
 8007314:	440b      	add	r3, r1
 8007316:	3323      	adds	r3, #35	@ 0x23
 8007318:	2200      	movs	r2, #0
 800731a:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800731c:	4b1f      	ldr	r3, [pc, #124]	@ (800739c <USBD_CDC_DeInit+0x100>)
 800731e:	781b      	ldrb	r3, [r3, #0]
 8007320:	f003 020f 	and.w	r2, r3, #15
 8007324:	6879      	ldr	r1, [r7, #4]
 8007326:	4613      	mov	r3, r2
 8007328:	009b      	lsls	r3, r3, #2
 800732a:	4413      	add	r3, r2
 800732c:	009b      	lsls	r3, r3, #2
 800732e:	440b      	add	r3, r1
 8007330:	331c      	adds	r3, #28
 8007332:	2200      	movs	r2, #0
 8007334:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	32b0      	adds	r2, #176	@ 0xb0
 8007340:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d01f      	beq.n	8007388 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800734e:	687a      	ldr	r2, [r7, #4]
 8007350:	33b0      	adds	r3, #176	@ 0xb0
 8007352:	009b      	lsls	r3, r3, #2
 8007354:	4413      	add	r3, r2
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	685b      	ldr	r3, [r3, #4]
 800735a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	32b0      	adds	r2, #176	@ 0xb0
 8007366:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800736a:	4618      	mov	r0, r3
 800736c:	f002 fb6e 	bl	8009a4c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	32b0      	adds	r2, #176	@ 0xb0
 800737a:	2100      	movs	r1, #0
 800737c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2200      	movs	r2, #0
 8007384:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007388:	2300      	movs	r3, #0
}
 800738a:	4618      	mov	r0, r3
 800738c:	3708      	adds	r7, #8
 800738e:	46bd      	mov	sp, r7
 8007390:	bd80      	pop	{r7, pc}
 8007392:	bf00      	nop
 8007394:	20000097 	.word	0x20000097
 8007398:	20000098 	.word	0x20000098
 800739c:	20000099 	.word	0x20000099

080073a0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b086      	sub	sp, #24
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	32b0      	adds	r2, #176	@ 0xb0
 80073b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073b8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80073ba:	2300      	movs	r3, #0
 80073bc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80073be:	2300      	movs	r3, #0
 80073c0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80073c2:	2300      	movs	r3, #0
 80073c4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d101      	bne.n	80073d0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80073cc:	2303      	movs	r3, #3
 80073ce:	e0bf      	b.n	8007550 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	781b      	ldrb	r3, [r3, #0]
 80073d4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d050      	beq.n	800747e <USBD_CDC_Setup+0xde>
 80073dc:	2b20      	cmp	r3, #32
 80073de:	f040 80af 	bne.w	8007540 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	88db      	ldrh	r3, [r3, #6]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d03a      	beq.n	8007460 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	781b      	ldrb	r3, [r3, #0]
 80073ee:	b25b      	sxtb	r3, r3
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	da1b      	bge.n	800742c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80073fa:	687a      	ldr	r2, [r7, #4]
 80073fc:	33b0      	adds	r3, #176	@ 0xb0
 80073fe:	009b      	lsls	r3, r3, #2
 8007400:	4413      	add	r3, r2
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	689b      	ldr	r3, [r3, #8]
 8007406:	683a      	ldr	r2, [r7, #0]
 8007408:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800740a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800740c:	683a      	ldr	r2, [r7, #0]
 800740e:	88d2      	ldrh	r2, [r2, #6]
 8007410:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	88db      	ldrh	r3, [r3, #6]
 8007416:	2b07      	cmp	r3, #7
 8007418:	bf28      	it	cs
 800741a:	2307      	movcs	r3, #7
 800741c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800741e:	693b      	ldr	r3, [r7, #16]
 8007420:	89fa      	ldrh	r2, [r7, #14]
 8007422:	4619      	mov	r1, r3
 8007424:	6878      	ldr	r0, [r7, #4]
 8007426:	f001 fda9 	bl	8008f7c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800742a:	e090      	b.n	800754e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	785a      	ldrb	r2, [r3, #1]
 8007430:	693b      	ldr	r3, [r7, #16]
 8007432:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	88db      	ldrh	r3, [r3, #6]
 800743a:	2b3f      	cmp	r3, #63	@ 0x3f
 800743c:	d803      	bhi.n	8007446 <USBD_CDC_Setup+0xa6>
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	88db      	ldrh	r3, [r3, #6]
 8007442:	b2da      	uxtb	r2, r3
 8007444:	e000      	b.n	8007448 <USBD_CDC_Setup+0xa8>
 8007446:	2240      	movs	r2, #64	@ 0x40
 8007448:	693b      	ldr	r3, [r7, #16]
 800744a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800744e:	6939      	ldr	r1, [r7, #16]
 8007450:	693b      	ldr	r3, [r7, #16]
 8007452:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8007456:	461a      	mov	r2, r3
 8007458:	6878      	ldr	r0, [r7, #4]
 800745a:	f001 fdbe 	bl	8008fda <USBD_CtlPrepareRx>
      break;
 800745e:	e076      	b.n	800754e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007466:	687a      	ldr	r2, [r7, #4]
 8007468:	33b0      	adds	r3, #176	@ 0xb0
 800746a:	009b      	lsls	r3, r3, #2
 800746c:	4413      	add	r3, r2
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	689b      	ldr	r3, [r3, #8]
 8007472:	683a      	ldr	r2, [r7, #0]
 8007474:	7850      	ldrb	r0, [r2, #1]
 8007476:	2200      	movs	r2, #0
 8007478:	6839      	ldr	r1, [r7, #0]
 800747a:	4798      	blx	r3
      break;
 800747c:	e067      	b.n	800754e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	785b      	ldrb	r3, [r3, #1]
 8007482:	2b0b      	cmp	r3, #11
 8007484:	d851      	bhi.n	800752a <USBD_CDC_Setup+0x18a>
 8007486:	a201      	add	r2, pc, #4	@ (adr r2, 800748c <USBD_CDC_Setup+0xec>)
 8007488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800748c:	080074bd 	.word	0x080074bd
 8007490:	08007539 	.word	0x08007539
 8007494:	0800752b 	.word	0x0800752b
 8007498:	0800752b 	.word	0x0800752b
 800749c:	0800752b 	.word	0x0800752b
 80074a0:	0800752b 	.word	0x0800752b
 80074a4:	0800752b 	.word	0x0800752b
 80074a8:	0800752b 	.word	0x0800752b
 80074ac:	0800752b 	.word	0x0800752b
 80074b0:	0800752b 	.word	0x0800752b
 80074b4:	080074e7 	.word	0x080074e7
 80074b8:	08007511 	.word	0x08007511
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074c2:	b2db      	uxtb	r3, r3
 80074c4:	2b03      	cmp	r3, #3
 80074c6:	d107      	bne.n	80074d8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80074c8:	f107 030a 	add.w	r3, r7, #10
 80074cc:	2202      	movs	r2, #2
 80074ce:	4619      	mov	r1, r3
 80074d0:	6878      	ldr	r0, [r7, #4]
 80074d2:	f001 fd53 	bl	8008f7c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80074d6:	e032      	b.n	800753e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80074d8:	6839      	ldr	r1, [r7, #0]
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f001 fcd1 	bl	8008e82 <USBD_CtlError>
            ret = USBD_FAIL;
 80074e0:	2303      	movs	r3, #3
 80074e2:	75fb      	strb	r3, [r7, #23]
          break;
 80074e4:	e02b      	b.n	800753e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074ec:	b2db      	uxtb	r3, r3
 80074ee:	2b03      	cmp	r3, #3
 80074f0:	d107      	bne.n	8007502 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80074f2:	f107 030d 	add.w	r3, r7, #13
 80074f6:	2201      	movs	r2, #1
 80074f8:	4619      	mov	r1, r3
 80074fa:	6878      	ldr	r0, [r7, #4]
 80074fc:	f001 fd3e 	bl	8008f7c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007500:	e01d      	b.n	800753e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007502:	6839      	ldr	r1, [r7, #0]
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f001 fcbc 	bl	8008e82 <USBD_CtlError>
            ret = USBD_FAIL;
 800750a:	2303      	movs	r3, #3
 800750c:	75fb      	strb	r3, [r7, #23]
          break;
 800750e:	e016      	b.n	800753e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007516:	b2db      	uxtb	r3, r3
 8007518:	2b03      	cmp	r3, #3
 800751a:	d00f      	beq.n	800753c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800751c:	6839      	ldr	r1, [r7, #0]
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f001 fcaf 	bl	8008e82 <USBD_CtlError>
            ret = USBD_FAIL;
 8007524:	2303      	movs	r3, #3
 8007526:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007528:	e008      	b.n	800753c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800752a:	6839      	ldr	r1, [r7, #0]
 800752c:	6878      	ldr	r0, [r7, #4]
 800752e:	f001 fca8 	bl	8008e82 <USBD_CtlError>
          ret = USBD_FAIL;
 8007532:	2303      	movs	r3, #3
 8007534:	75fb      	strb	r3, [r7, #23]
          break;
 8007536:	e002      	b.n	800753e <USBD_CDC_Setup+0x19e>
          break;
 8007538:	bf00      	nop
 800753a:	e008      	b.n	800754e <USBD_CDC_Setup+0x1ae>
          break;
 800753c:	bf00      	nop
      }
      break;
 800753e:	e006      	b.n	800754e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007540:	6839      	ldr	r1, [r7, #0]
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f001 fc9d 	bl	8008e82 <USBD_CtlError>
      ret = USBD_FAIL;
 8007548:	2303      	movs	r3, #3
 800754a:	75fb      	strb	r3, [r7, #23]
      break;
 800754c:	bf00      	nop
  }

  return (uint8_t)ret;
 800754e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007550:	4618      	mov	r0, r3
 8007552:	3718      	adds	r7, #24
 8007554:	46bd      	mov	sp, r7
 8007556:	bd80      	pop	{r7, pc}

08007558 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b084      	sub	sp, #16
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
 8007560:	460b      	mov	r3, r1
 8007562:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800756a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	32b0      	adds	r2, #176	@ 0xb0
 8007576:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d101      	bne.n	8007582 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800757e:	2303      	movs	r3, #3
 8007580:	e065      	b.n	800764e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	32b0      	adds	r2, #176	@ 0xb0
 800758c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007590:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007592:	78fb      	ldrb	r3, [r7, #3]
 8007594:	f003 020f 	and.w	r2, r3, #15
 8007598:	6879      	ldr	r1, [r7, #4]
 800759a:	4613      	mov	r3, r2
 800759c:	009b      	lsls	r3, r3, #2
 800759e:	4413      	add	r3, r2
 80075a0:	009b      	lsls	r3, r3, #2
 80075a2:	440b      	add	r3, r1
 80075a4:	3314      	adds	r3, #20
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d02f      	beq.n	800760c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80075ac:	78fb      	ldrb	r3, [r7, #3]
 80075ae:	f003 020f 	and.w	r2, r3, #15
 80075b2:	6879      	ldr	r1, [r7, #4]
 80075b4:	4613      	mov	r3, r2
 80075b6:	009b      	lsls	r3, r3, #2
 80075b8:	4413      	add	r3, r2
 80075ba:	009b      	lsls	r3, r3, #2
 80075bc:	440b      	add	r3, r1
 80075be:	3314      	adds	r3, #20
 80075c0:	681a      	ldr	r2, [r3, #0]
 80075c2:	78fb      	ldrb	r3, [r7, #3]
 80075c4:	f003 010f 	and.w	r1, r3, #15
 80075c8:	68f8      	ldr	r0, [r7, #12]
 80075ca:	460b      	mov	r3, r1
 80075cc:	00db      	lsls	r3, r3, #3
 80075ce:	440b      	add	r3, r1
 80075d0:	009b      	lsls	r3, r3, #2
 80075d2:	4403      	add	r3, r0
 80075d4:	331c      	adds	r3, #28
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	fbb2 f1f3 	udiv	r1, r2, r3
 80075dc:	fb01 f303 	mul.w	r3, r1, r3
 80075e0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d112      	bne.n	800760c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80075e6:	78fb      	ldrb	r3, [r7, #3]
 80075e8:	f003 020f 	and.w	r2, r3, #15
 80075ec:	6879      	ldr	r1, [r7, #4]
 80075ee:	4613      	mov	r3, r2
 80075f0:	009b      	lsls	r3, r3, #2
 80075f2:	4413      	add	r3, r2
 80075f4:	009b      	lsls	r3, r3, #2
 80075f6:	440b      	add	r3, r1
 80075f8:	3314      	adds	r3, #20
 80075fa:	2200      	movs	r2, #0
 80075fc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80075fe:	78f9      	ldrb	r1, [r7, #3]
 8007600:	2300      	movs	r3, #0
 8007602:	2200      	movs	r2, #0
 8007604:	6878      	ldr	r0, [r7, #4]
 8007606:	f002 f9be 	bl	8009986 <USBD_LL_Transmit>
 800760a:	e01f      	b.n	800764c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	2200      	movs	r2, #0
 8007610:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800761a:	687a      	ldr	r2, [r7, #4]
 800761c:	33b0      	adds	r3, #176	@ 0xb0
 800761e:	009b      	lsls	r3, r3, #2
 8007620:	4413      	add	r3, r2
 8007622:	685b      	ldr	r3, [r3, #4]
 8007624:	691b      	ldr	r3, [r3, #16]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d010      	beq.n	800764c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007630:	687a      	ldr	r2, [r7, #4]
 8007632:	33b0      	adds	r3, #176	@ 0xb0
 8007634:	009b      	lsls	r3, r3, #2
 8007636:	4413      	add	r3, r2
 8007638:	685b      	ldr	r3, [r3, #4]
 800763a:	691b      	ldr	r3, [r3, #16]
 800763c:	68ba      	ldr	r2, [r7, #8]
 800763e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8007642:	68ba      	ldr	r2, [r7, #8]
 8007644:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007648:	78fa      	ldrb	r2, [r7, #3]
 800764a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800764c:	2300      	movs	r3, #0
}
 800764e:	4618      	mov	r0, r3
 8007650:	3710      	adds	r7, #16
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}

08007656 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007656:	b580      	push	{r7, lr}
 8007658:	b084      	sub	sp, #16
 800765a:	af00      	add	r7, sp, #0
 800765c:	6078      	str	r0, [r7, #4]
 800765e:	460b      	mov	r3, r1
 8007660:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	32b0      	adds	r2, #176	@ 0xb0
 800766c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007670:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	32b0      	adds	r2, #176	@ 0xb0
 800767c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d101      	bne.n	8007688 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007684:	2303      	movs	r3, #3
 8007686:	e01a      	b.n	80076be <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007688:	78fb      	ldrb	r3, [r7, #3]
 800768a:	4619      	mov	r1, r3
 800768c:	6878      	ldr	r0, [r7, #4]
 800768e:	f002 f9bc 	bl	8009a0a <USBD_LL_GetRxDataSize>
 8007692:	4602      	mov	r2, r0
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80076a0:	687a      	ldr	r2, [r7, #4]
 80076a2:	33b0      	adds	r3, #176	@ 0xb0
 80076a4:	009b      	lsls	r3, r3, #2
 80076a6:	4413      	add	r3, r2
 80076a8:	685b      	ldr	r3, [r3, #4]
 80076aa:	68db      	ldr	r3, [r3, #12]
 80076ac:	68fa      	ldr	r2, [r7, #12]
 80076ae:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80076b2:	68fa      	ldr	r2, [r7, #12]
 80076b4:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80076b8:	4611      	mov	r1, r2
 80076ba:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80076bc:	2300      	movs	r3, #0
}
 80076be:	4618      	mov	r0, r3
 80076c0:	3710      	adds	r7, #16
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}

080076c6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80076c6:	b580      	push	{r7, lr}
 80076c8:	b084      	sub	sp, #16
 80076ca:	af00      	add	r7, sp, #0
 80076cc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	32b0      	adds	r2, #176	@ 0xb0
 80076d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076dc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d101      	bne.n	80076e8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80076e4:	2303      	movs	r3, #3
 80076e6:	e024      	b.n	8007732 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80076ee:	687a      	ldr	r2, [r7, #4]
 80076f0:	33b0      	adds	r3, #176	@ 0xb0
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	4413      	add	r3, r2
 80076f6:	685b      	ldr	r3, [r3, #4]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d019      	beq.n	8007730 <USBD_CDC_EP0_RxReady+0x6a>
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007702:	2bff      	cmp	r3, #255	@ 0xff
 8007704:	d014      	beq.n	8007730 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800770c:	687a      	ldr	r2, [r7, #4]
 800770e:	33b0      	adds	r3, #176	@ 0xb0
 8007710:	009b      	lsls	r3, r3, #2
 8007712:	4413      	add	r3, r2
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	689b      	ldr	r3, [r3, #8]
 8007718:	68fa      	ldr	r2, [r7, #12]
 800771a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800771e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007720:	68fa      	ldr	r2, [r7, #12]
 8007722:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007726:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	22ff      	movs	r2, #255	@ 0xff
 800772c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007730:	2300      	movs	r3, #0
}
 8007732:	4618      	mov	r0, r3
 8007734:	3710      	adds	r7, #16
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
	...

0800773c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b086      	sub	sp, #24
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007744:	2182      	movs	r1, #130	@ 0x82
 8007746:	4818      	ldr	r0, [pc, #96]	@ (80077a8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007748:	f000 fd62 	bl	8008210 <USBD_GetEpDesc>
 800774c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800774e:	2101      	movs	r1, #1
 8007750:	4815      	ldr	r0, [pc, #84]	@ (80077a8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007752:	f000 fd5d 	bl	8008210 <USBD_GetEpDesc>
 8007756:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007758:	2181      	movs	r1, #129	@ 0x81
 800775a:	4813      	ldr	r0, [pc, #76]	@ (80077a8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800775c:	f000 fd58 	bl	8008210 <USBD_GetEpDesc>
 8007760:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007762:	697b      	ldr	r3, [r7, #20]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d002      	beq.n	800776e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007768:	697b      	ldr	r3, [r7, #20]
 800776a:	2210      	movs	r2, #16
 800776c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800776e:	693b      	ldr	r3, [r7, #16]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d006      	beq.n	8007782 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	2200      	movs	r2, #0
 8007778:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800777c:	711a      	strb	r2, [r3, #4]
 800777e:	2200      	movs	r2, #0
 8007780:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d006      	beq.n	8007796 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	2200      	movs	r2, #0
 800778c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007790:	711a      	strb	r2, [r3, #4]
 8007792:	2200      	movs	r2, #0
 8007794:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2243      	movs	r2, #67	@ 0x43
 800779a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800779c:	4b02      	ldr	r3, [pc, #8]	@ (80077a8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800779e:	4618      	mov	r0, r3
 80077a0:	3718      	adds	r7, #24
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}
 80077a6:	bf00      	nop
 80077a8:	20000054 	.word	0x20000054

080077ac <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b086      	sub	sp, #24
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80077b4:	2182      	movs	r1, #130	@ 0x82
 80077b6:	4818      	ldr	r0, [pc, #96]	@ (8007818 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80077b8:	f000 fd2a 	bl	8008210 <USBD_GetEpDesc>
 80077bc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80077be:	2101      	movs	r1, #1
 80077c0:	4815      	ldr	r0, [pc, #84]	@ (8007818 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80077c2:	f000 fd25 	bl	8008210 <USBD_GetEpDesc>
 80077c6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80077c8:	2181      	movs	r1, #129	@ 0x81
 80077ca:	4813      	ldr	r0, [pc, #76]	@ (8007818 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80077cc:	f000 fd20 	bl	8008210 <USBD_GetEpDesc>
 80077d0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d002      	beq.n	80077de <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	2210      	movs	r2, #16
 80077dc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80077de:	693b      	ldr	r3, [r7, #16]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d006      	beq.n	80077f2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80077e4:	693b      	ldr	r3, [r7, #16]
 80077e6:	2200      	movs	r2, #0
 80077e8:	711a      	strb	r2, [r3, #4]
 80077ea:	2200      	movs	r2, #0
 80077ec:	f042 0202 	orr.w	r2, r2, #2
 80077f0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d006      	beq.n	8007806 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2200      	movs	r2, #0
 80077fc:	711a      	strb	r2, [r3, #4]
 80077fe:	2200      	movs	r2, #0
 8007800:	f042 0202 	orr.w	r2, r2, #2
 8007804:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2243      	movs	r2, #67	@ 0x43
 800780a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800780c:	4b02      	ldr	r3, [pc, #8]	@ (8007818 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800780e:	4618      	mov	r0, r3
 8007810:	3718      	adds	r7, #24
 8007812:	46bd      	mov	sp, r7
 8007814:	bd80      	pop	{r7, pc}
 8007816:	bf00      	nop
 8007818:	20000054 	.word	0x20000054

0800781c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b086      	sub	sp, #24
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007824:	2182      	movs	r1, #130	@ 0x82
 8007826:	4818      	ldr	r0, [pc, #96]	@ (8007888 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007828:	f000 fcf2 	bl	8008210 <USBD_GetEpDesc>
 800782c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800782e:	2101      	movs	r1, #1
 8007830:	4815      	ldr	r0, [pc, #84]	@ (8007888 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007832:	f000 fced 	bl	8008210 <USBD_GetEpDesc>
 8007836:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007838:	2181      	movs	r1, #129	@ 0x81
 800783a:	4813      	ldr	r0, [pc, #76]	@ (8007888 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800783c:	f000 fce8 	bl	8008210 <USBD_GetEpDesc>
 8007840:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d002      	beq.n	800784e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007848:	697b      	ldr	r3, [r7, #20]
 800784a:	2210      	movs	r2, #16
 800784c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d006      	beq.n	8007862 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	2200      	movs	r2, #0
 8007858:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800785c:	711a      	strb	r2, [r3, #4]
 800785e:	2200      	movs	r2, #0
 8007860:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d006      	beq.n	8007876 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	2200      	movs	r2, #0
 800786c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007870:	711a      	strb	r2, [r3, #4]
 8007872:	2200      	movs	r2, #0
 8007874:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2243      	movs	r2, #67	@ 0x43
 800787a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800787c:	4b02      	ldr	r3, [pc, #8]	@ (8007888 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800787e:	4618      	mov	r0, r3
 8007880:	3718      	adds	r7, #24
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}
 8007886:	bf00      	nop
 8007888:	20000054 	.word	0x20000054

0800788c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800788c:	b480      	push	{r7}
 800788e:	b083      	sub	sp, #12
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	220a      	movs	r2, #10
 8007898:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800789a:	4b03      	ldr	r3, [pc, #12]	@ (80078a8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800789c:	4618      	mov	r0, r3
 800789e:	370c      	adds	r7, #12
 80078a0:	46bd      	mov	sp, r7
 80078a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a6:	4770      	bx	lr
 80078a8:	20000010 	.word	0x20000010

080078ac <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b083      	sub	sp, #12
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
 80078b4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d101      	bne.n	80078c0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80078bc:	2303      	movs	r3, #3
 80078be:	e009      	b.n	80078d4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80078c6:	687a      	ldr	r2, [r7, #4]
 80078c8:	33b0      	adds	r3, #176	@ 0xb0
 80078ca:	009b      	lsls	r3, r3, #2
 80078cc:	4413      	add	r3, r2
 80078ce:	683a      	ldr	r2, [r7, #0]
 80078d0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80078d2:	2300      	movs	r3, #0
}
 80078d4:	4618      	mov	r0, r3
 80078d6:	370c      	adds	r7, #12
 80078d8:	46bd      	mov	sp, r7
 80078da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078de:	4770      	bx	lr

080078e0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80078e0:	b480      	push	{r7}
 80078e2:	b087      	sub	sp, #28
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	60f8      	str	r0, [r7, #12]
 80078e8:	60b9      	str	r1, [r7, #8]
 80078ea:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	32b0      	adds	r2, #176	@ 0xb0
 80078f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078fa:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d101      	bne.n	8007906 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007902:	2303      	movs	r3, #3
 8007904:	e008      	b.n	8007918 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	68ba      	ldr	r2, [r7, #8]
 800790a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800790e:	697b      	ldr	r3, [r7, #20]
 8007910:	687a      	ldr	r2, [r7, #4]
 8007912:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007916:	2300      	movs	r3, #0
}
 8007918:	4618      	mov	r0, r3
 800791a:	371c      	adds	r7, #28
 800791c:	46bd      	mov	sp, r7
 800791e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007922:	4770      	bx	lr

08007924 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007924:	b480      	push	{r7}
 8007926:	b085      	sub	sp, #20
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
 800792c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	32b0      	adds	r2, #176	@ 0xb0
 8007938:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800793c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d101      	bne.n	8007948 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007944:	2303      	movs	r3, #3
 8007946:	e004      	b.n	8007952 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	683a      	ldr	r2, [r7, #0]
 800794c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007950:	2300      	movs	r3, #0
}
 8007952:	4618      	mov	r0, r3
 8007954:	3714      	adds	r7, #20
 8007956:	46bd      	mov	sp, r7
 8007958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795c:	4770      	bx	lr
	...

08007960 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b084      	sub	sp, #16
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	32b0      	adds	r2, #176	@ 0xb0
 8007972:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007976:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8007978:	2301      	movs	r3, #1
 800797a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d101      	bne.n	8007986 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007982:	2303      	movs	r3, #3
 8007984:	e025      	b.n	80079d2 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800798c:	2b00      	cmp	r3, #0
 800798e:	d11f      	bne.n	80079d0 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	2201      	movs	r2, #1
 8007994:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8007998:	4b10      	ldr	r3, [pc, #64]	@ (80079dc <USBD_CDC_TransmitPacket+0x7c>)
 800799a:	781b      	ldrb	r3, [r3, #0]
 800799c:	f003 020f 	and.w	r2, r3, #15
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	4613      	mov	r3, r2
 80079aa:	009b      	lsls	r3, r3, #2
 80079ac:	4413      	add	r3, r2
 80079ae:	009b      	lsls	r3, r3, #2
 80079b0:	4403      	add	r3, r0
 80079b2:	3314      	adds	r3, #20
 80079b4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80079b6:	4b09      	ldr	r3, [pc, #36]	@ (80079dc <USBD_CDC_TransmitPacket+0x7c>)
 80079b8:	7819      	ldrb	r1, [r3, #0]
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80079c6:	6878      	ldr	r0, [r7, #4]
 80079c8:	f001 ffdd 	bl	8009986 <USBD_LL_Transmit>

    ret = USBD_OK;
 80079cc:	2300      	movs	r3, #0
 80079ce:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80079d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80079d2:	4618      	mov	r0, r3
 80079d4:	3710      	adds	r7, #16
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd80      	pop	{r7, pc}
 80079da:	bf00      	nop
 80079dc:	20000097 	.word	0x20000097

080079e0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b084      	sub	sp, #16
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	32b0      	adds	r2, #176	@ 0xb0
 80079f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079f6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	32b0      	adds	r2, #176	@ 0xb0
 8007a02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d101      	bne.n	8007a0e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007a0a:	2303      	movs	r3, #3
 8007a0c:	e018      	b.n	8007a40 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	7c1b      	ldrb	r3, [r3, #16]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d10a      	bne.n	8007a2c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007a16:	4b0c      	ldr	r3, [pc, #48]	@ (8007a48 <USBD_CDC_ReceivePacket+0x68>)
 8007a18:	7819      	ldrb	r1, [r3, #0]
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007a20:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007a24:	6878      	ldr	r0, [r7, #4]
 8007a26:	f001 ffcf 	bl	80099c8 <USBD_LL_PrepareReceive>
 8007a2a:	e008      	b.n	8007a3e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007a2c:	4b06      	ldr	r3, [pc, #24]	@ (8007a48 <USBD_CDC_ReceivePacket+0x68>)
 8007a2e:	7819      	ldrb	r1, [r3, #0]
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007a36:	2340      	movs	r3, #64	@ 0x40
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f001 ffc5 	bl	80099c8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007a3e:	2300      	movs	r3, #0
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3710      	adds	r7, #16
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}
 8007a48:	20000098 	.word	0x20000098

08007a4c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b086      	sub	sp, #24
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	60f8      	str	r0, [r7, #12]
 8007a54:	60b9      	str	r1, [r7, #8]
 8007a56:	4613      	mov	r3, r2
 8007a58:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d101      	bne.n	8007a64 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007a60:	2303      	movs	r3, #3
 8007a62:	e01f      	b.n	8007aa4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2200      	movs	r2, #0
 8007a68:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	2200      	movs	r2, #0
 8007a78:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d003      	beq.n	8007a8a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	68ba      	ldr	r2, [r7, #8]
 8007a86:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	79fa      	ldrb	r2, [r7, #7]
 8007a96:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007a98:	68f8      	ldr	r0, [r7, #12]
 8007a9a:	f001 fe3f 	bl	800971c <USBD_LL_Init>
 8007a9e:	4603      	mov	r3, r0
 8007aa0:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007aa2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	3718      	adds	r7, #24
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}

08007aac <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b084      	sub	sp, #16
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
 8007ab4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d101      	bne.n	8007ac4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007ac0:	2303      	movs	r3, #3
 8007ac2:	e025      	b.n	8007b10 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	683a      	ldr	r2, [r7, #0]
 8007ac8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	32ae      	adds	r2, #174	@ 0xae
 8007ad6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d00f      	beq.n	8007b00 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	32ae      	adds	r2, #174	@ 0xae
 8007aea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007af0:	f107 020e 	add.w	r2, r7, #14
 8007af4:	4610      	mov	r0, r2
 8007af6:	4798      	blx	r3
 8007af8:	4602      	mov	r2, r0
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007b06:	1c5a      	adds	r2, r3, #1
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007b0e:	2300      	movs	r3, #0
}
 8007b10:	4618      	mov	r0, r3
 8007b12:	3710      	adds	r7, #16
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd80      	pop	{r7, pc}

08007b18 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b082      	sub	sp, #8
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007b20:	6878      	ldr	r0, [r7, #4]
 8007b22:	f001 fe47 	bl	80097b4 <USBD_LL_Start>
 8007b26:	4603      	mov	r3, r0
}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	3708      	adds	r7, #8
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}

08007b30 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b083      	sub	sp, #12
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007b38:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	370c      	adds	r7, #12
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b44:	4770      	bx	lr

08007b46 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007b46:	b580      	push	{r7, lr}
 8007b48:	b084      	sub	sp, #16
 8007b4a:	af00      	add	r7, sp, #0
 8007b4c:	6078      	str	r0, [r7, #4]
 8007b4e:	460b      	mov	r3, r1
 8007b50:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007b52:	2300      	movs	r3, #0
 8007b54:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d009      	beq.n	8007b74 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	78fa      	ldrb	r2, [r7, #3]
 8007b6a:	4611      	mov	r1, r2
 8007b6c:	6878      	ldr	r0, [r7, #4]
 8007b6e:	4798      	blx	r3
 8007b70:	4603      	mov	r3, r0
 8007b72:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b76:	4618      	mov	r0, r3
 8007b78:	3710      	adds	r7, #16
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bd80      	pop	{r7, pc}

08007b7e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007b7e:	b580      	push	{r7, lr}
 8007b80:	b084      	sub	sp, #16
 8007b82:	af00      	add	r7, sp, #0
 8007b84:	6078      	str	r0, [r7, #4]
 8007b86:	460b      	mov	r3, r1
 8007b88:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b94:	685b      	ldr	r3, [r3, #4]
 8007b96:	78fa      	ldrb	r2, [r7, #3]
 8007b98:	4611      	mov	r1, r2
 8007b9a:	6878      	ldr	r0, [r7, #4]
 8007b9c:	4798      	blx	r3
 8007b9e:	4603      	mov	r3, r0
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d001      	beq.n	8007ba8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007ba4:	2303      	movs	r3, #3
 8007ba6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	3710      	adds	r7, #16
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}

08007bb2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007bb2:	b580      	push	{r7, lr}
 8007bb4:	b084      	sub	sp, #16
 8007bb6:	af00      	add	r7, sp, #0
 8007bb8:	6078      	str	r0, [r7, #4]
 8007bba:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007bc2:	6839      	ldr	r1, [r7, #0]
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	f001 f922 	bl	8008e0e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2201      	movs	r2, #1
 8007bce:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007bd8:	461a      	mov	r2, r3
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007be6:	f003 031f 	and.w	r3, r3, #31
 8007bea:	2b02      	cmp	r3, #2
 8007bec:	d01a      	beq.n	8007c24 <USBD_LL_SetupStage+0x72>
 8007bee:	2b02      	cmp	r3, #2
 8007bf0:	d822      	bhi.n	8007c38 <USBD_LL_SetupStage+0x86>
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d002      	beq.n	8007bfc <USBD_LL_SetupStage+0x4a>
 8007bf6:	2b01      	cmp	r3, #1
 8007bf8:	d00a      	beq.n	8007c10 <USBD_LL_SetupStage+0x5e>
 8007bfa:	e01d      	b.n	8007c38 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007c02:	4619      	mov	r1, r3
 8007c04:	6878      	ldr	r0, [r7, #4]
 8007c06:	f000 fb77 	bl	80082f8 <USBD_StdDevReq>
 8007c0a:	4603      	mov	r3, r0
 8007c0c:	73fb      	strb	r3, [r7, #15]
      break;
 8007c0e:	e020      	b.n	8007c52 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007c16:	4619      	mov	r1, r3
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f000 fbdf 	bl	80083dc <USBD_StdItfReq>
 8007c1e:	4603      	mov	r3, r0
 8007c20:	73fb      	strb	r3, [r7, #15]
      break;
 8007c22:	e016      	b.n	8007c52 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007c2a:	4619      	mov	r1, r3
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f000 fc41 	bl	80084b4 <USBD_StdEPReq>
 8007c32:	4603      	mov	r3, r0
 8007c34:	73fb      	strb	r3, [r7, #15]
      break;
 8007c36:	e00c      	b.n	8007c52 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007c3e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007c42:	b2db      	uxtb	r3, r3
 8007c44:	4619      	mov	r1, r3
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f001 fe14 	bl	8009874 <USBD_LL_StallEP>
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	73fb      	strb	r3, [r7, #15]
      break;
 8007c50:	bf00      	nop
  }

  return ret;
 8007c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	3710      	adds	r7, #16
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	bd80      	pop	{r7, pc}

08007c5c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b086      	sub	sp, #24
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	60f8      	str	r0, [r7, #12]
 8007c64:	460b      	mov	r3, r1
 8007c66:	607a      	str	r2, [r7, #4]
 8007c68:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007c6e:	7afb      	ldrb	r3, [r7, #11]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d177      	bne.n	8007d64 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007c7a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007c82:	2b03      	cmp	r3, #3
 8007c84:	f040 80a1 	bne.w	8007dca <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8007c88:	693b      	ldr	r3, [r7, #16]
 8007c8a:	685b      	ldr	r3, [r3, #4]
 8007c8c:	693a      	ldr	r2, [r7, #16]
 8007c8e:	8992      	ldrh	r2, [r2, #12]
 8007c90:	4293      	cmp	r3, r2
 8007c92:	d91c      	bls.n	8007cce <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8007c94:	693b      	ldr	r3, [r7, #16]
 8007c96:	685b      	ldr	r3, [r3, #4]
 8007c98:	693a      	ldr	r2, [r7, #16]
 8007c9a:	8992      	ldrh	r2, [r2, #12]
 8007c9c:	1a9a      	subs	r2, r3, r2
 8007c9e:	693b      	ldr	r3, [r7, #16]
 8007ca0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007ca2:	693b      	ldr	r3, [r7, #16]
 8007ca4:	691b      	ldr	r3, [r3, #16]
 8007ca6:	693a      	ldr	r2, [r7, #16]
 8007ca8:	8992      	ldrh	r2, [r2, #12]
 8007caa:	441a      	add	r2, r3
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8007cb0:	693b      	ldr	r3, [r7, #16]
 8007cb2:	6919      	ldr	r1, [r3, #16]
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	899b      	ldrh	r3, [r3, #12]
 8007cb8:	461a      	mov	r2, r3
 8007cba:	693b      	ldr	r3, [r7, #16]
 8007cbc:	685b      	ldr	r3, [r3, #4]
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	bf38      	it	cc
 8007cc2:	4613      	movcc	r3, r2
 8007cc4:	461a      	mov	r2, r3
 8007cc6:	68f8      	ldr	r0, [r7, #12]
 8007cc8:	f001 f9a8 	bl	800901c <USBD_CtlContinueRx>
 8007ccc:	e07d      	b.n	8007dca <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007cd4:	f003 031f 	and.w	r3, r3, #31
 8007cd8:	2b02      	cmp	r3, #2
 8007cda:	d014      	beq.n	8007d06 <USBD_LL_DataOutStage+0xaa>
 8007cdc:	2b02      	cmp	r3, #2
 8007cde:	d81d      	bhi.n	8007d1c <USBD_LL_DataOutStage+0xc0>
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d002      	beq.n	8007cea <USBD_LL_DataOutStage+0x8e>
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	d003      	beq.n	8007cf0 <USBD_LL_DataOutStage+0x94>
 8007ce8:	e018      	b.n	8007d1c <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007cea:	2300      	movs	r3, #0
 8007cec:	75bb      	strb	r3, [r7, #22]
            break;
 8007cee:	e018      	b.n	8007d22 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007cf6:	b2db      	uxtb	r3, r3
 8007cf8:	4619      	mov	r1, r3
 8007cfa:	68f8      	ldr	r0, [r7, #12]
 8007cfc:	f000 fa6e 	bl	80081dc <USBD_CoreFindIF>
 8007d00:	4603      	mov	r3, r0
 8007d02:	75bb      	strb	r3, [r7, #22]
            break;
 8007d04:	e00d      	b.n	8007d22 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007d0c:	b2db      	uxtb	r3, r3
 8007d0e:	4619      	mov	r1, r3
 8007d10:	68f8      	ldr	r0, [r7, #12]
 8007d12:	f000 fa70 	bl	80081f6 <USBD_CoreFindEP>
 8007d16:	4603      	mov	r3, r0
 8007d18:	75bb      	strb	r3, [r7, #22]
            break;
 8007d1a:	e002      	b.n	8007d22 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	75bb      	strb	r3, [r7, #22]
            break;
 8007d20:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007d22:	7dbb      	ldrb	r3, [r7, #22]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d119      	bne.n	8007d5c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	2b03      	cmp	r3, #3
 8007d32:	d113      	bne.n	8007d5c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007d34:	7dba      	ldrb	r2, [r7, #22]
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	32ae      	adds	r2, #174	@ 0xae
 8007d3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d3e:	691b      	ldr	r3, [r3, #16]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d00b      	beq.n	8007d5c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8007d44:	7dba      	ldrb	r2, [r7, #22]
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007d4c:	7dba      	ldrb	r2, [r7, #22]
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	32ae      	adds	r2, #174	@ 0xae
 8007d52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d56:	691b      	ldr	r3, [r3, #16]
 8007d58:	68f8      	ldr	r0, [r7, #12]
 8007d5a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007d5c:	68f8      	ldr	r0, [r7, #12]
 8007d5e:	f001 f96e 	bl	800903e <USBD_CtlSendStatus>
 8007d62:	e032      	b.n	8007dca <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007d64:	7afb      	ldrb	r3, [r7, #11]
 8007d66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d6a:	b2db      	uxtb	r3, r3
 8007d6c:	4619      	mov	r1, r3
 8007d6e:	68f8      	ldr	r0, [r7, #12]
 8007d70:	f000 fa41 	bl	80081f6 <USBD_CoreFindEP>
 8007d74:	4603      	mov	r3, r0
 8007d76:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007d78:	7dbb      	ldrb	r3, [r7, #22]
 8007d7a:	2bff      	cmp	r3, #255	@ 0xff
 8007d7c:	d025      	beq.n	8007dca <USBD_LL_DataOutStage+0x16e>
 8007d7e:	7dbb      	ldrb	r3, [r7, #22]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d122      	bne.n	8007dca <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d8a:	b2db      	uxtb	r3, r3
 8007d8c:	2b03      	cmp	r3, #3
 8007d8e:	d117      	bne.n	8007dc0 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007d90:	7dba      	ldrb	r2, [r7, #22]
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	32ae      	adds	r2, #174	@ 0xae
 8007d96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d9a:	699b      	ldr	r3, [r3, #24]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d00f      	beq.n	8007dc0 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8007da0:	7dba      	ldrb	r2, [r7, #22]
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007da8:	7dba      	ldrb	r2, [r7, #22]
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	32ae      	adds	r2, #174	@ 0xae
 8007dae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007db2:	699b      	ldr	r3, [r3, #24]
 8007db4:	7afa      	ldrb	r2, [r7, #11]
 8007db6:	4611      	mov	r1, r2
 8007db8:	68f8      	ldr	r0, [r7, #12]
 8007dba:	4798      	blx	r3
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007dc0:	7dfb      	ldrb	r3, [r7, #23]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d001      	beq.n	8007dca <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8007dc6:	7dfb      	ldrb	r3, [r7, #23]
 8007dc8:	e000      	b.n	8007dcc <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8007dca:	2300      	movs	r3, #0
}
 8007dcc:	4618      	mov	r0, r3
 8007dce:	3718      	adds	r7, #24
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	bd80      	pop	{r7, pc}

08007dd4 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b086      	sub	sp, #24
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	60f8      	str	r0, [r7, #12]
 8007ddc:	460b      	mov	r3, r1
 8007dde:	607a      	str	r2, [r7, #4]
 8007de0:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007de2:	7afb      	ldrb	r3, [r7, #11]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d178      	bne.n	8007eda <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	3314      	adds	r3, #20
 8007dec:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007df4:	2b02      	cmp	r3, #2
 8007df6:	d163      	bne.n	8007ec0 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8007df8:	693b      	ldr	r3, [r7, #16]
 8007dfa:	685b      	ldr	r3, [r3, #4]
 8007dfc:	693a      	ldr	r2, [r7, #16]
 8007dfe:	8992      	ldrh	r2, [r2, #12]
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d91c      	bls.n	8007e3e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8007e04:	693b      	ldr	r3, [r7, #16]
 8007e06:	685b      	ldr	r3, [r3, #4]
 8007e08:	693a      	ldr	r2, [r7, #16]
 8007e0a:	8992      	ldrh	r2, [r2, #12]
 8007e0c:	1a9a      	subs	r2, r3, r2
 8007e0e:	693b      	ldr	r3, [r7, #16]
 8007e10:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007e12:	693b      	ldr	r3, [r7, #16]
 8007e14:	691b      	ldr	r3, [r3, #16]
 8007e16:	693a      	ldr	r2, [r7, #16]
 8007e18:	8992      	ldrh	r2, [r2, #12]
 8007e1a:	441a      	add	r2, r3
 8007e1c:	693b      	ldr	r3, [r7, #16]
 8007e1e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	6919      	ldr	r1, [r3, #16]
 8007e24:	693b      	ldr	r3, [r7, #16]
 8007e26:	685b      	ldr	r3, [r3, #4]
 8007e28:	461a      	mov	r2, r3
 8007e2a:	68f8      	ldr	r0, [r7, #12]
 8007e2c:	f001 f8c4 	bl	8008fb8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007e30:	2300      	movs	r3, #0
 8007e32:	2200      	movs	r2, #0
 8007e34:	2100      	movs	r1, #0
 8007e36:	68f8      	ldr	r0, [r7, #12]
 8007e38:	f001 fdc6 	bl	80099c8 <USBD_LL_PrepareReceive>
 8007e3c:	e040      	b.n	8007ec0 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007e3e:	693b      	ldr	r3, [r7, #16]
 8007e40:	899b      	ldrh	r3, [r3, #12]
 8007e42:	461a      	mov	r2, r3
 8007e44:	693b      	ldr	r3, [r7, #16]
 8007e46:	685b      	ldr	r3, [r3, #4]
 8007e48:	429a      	cmp	r2, r3
 8007e4a:	d11c      	bne.n	8007e86 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8007e4c:	693b      	ldr	r3, [r7, #16]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	693a      	ldr	r2, [r7, #16]
 8007e52:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007e54:	4293      	cmp	r3, r2
 8007e56:	d316      	bcc.n	8007e86 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8007e58:	693b      	ldr	r3, [r7, #16]
 8007e5a:	681a      	ldr	r2, [r3, #0]
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007e62:	429a      	cmp	r2, r3
 8007e64:	d20f      	bcs.n	8007e86 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007e66:	2200      	movs	r2, #0
 8007e68:	2100      	movs	r1, #0
 8007e6a:	68f8      	ldr	r0, [r7, #12]
 8007e6c:	f001 f8a4 	bl	8008fb8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	2200      	movs	r2, #0
 8007e74:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007e78:	2300      	movs	r3, #0
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	2100      	movs	r1, #0
 8007e7e:	68f8      	ldr	r0, [r7, #12]
 8007e80:	f001 fda2 	bl	80099c8 <USBD_LL_PrepareReceive>
 8007e84:	e01c      	b.n	8007ec0 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e8c:	b2db      	uxtb	r3, r3
 8007e8e:	2b03      	cmp	r3, #3
 8007e90:	d10f      	bne.n	8007eb2 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e98:	68db      	ldr	r3, [r3, #12]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d009      	beq.n	8007eb2 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007eac:	68db      	ldr	r3, [r3, #12]
 8007eae:	68f8      	ldr	r0, [r7, #12]
 8007eb0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007eb2:	2180      	movs	r1, #128	@ 0x80
 8007eb4:	68f8      	ldr	r0, [r7, #12]
 8007eb6:	f001 fcdd 	bl	8009874 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007eba:	68f8      	ldr	r0, [r7, #12]
 8007ebc:	f001 f8d2 	bl	8009064 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d03a      	beq.n	8007f40 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8007eca:	68f8      	ldr	r0, [r7, #12]
 8007ecc:	f7ff fe30 	bl	8007b30 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007ed8:	e032      	b.n	8007f40 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007eda:	7afb      	ldrb	r3, [r7, #11]
 8007edc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007ee0:	b2db      	uxtb	r3, r3
 8007ee2:	4619      	mov	r1, r3
 8007ee4:	68f8      	ldr	r0, [r7, #12]
 8007ee6:	f000 f986 	bl	80081f6 <USBD_CoreFindEP>
 8007eea:	4603      	mov	r3, r0
 8007eec:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007eee:	7dfb      	ldrb	r3, [r7, #23]
 8007ef0:	2bff      	cmp	r3, #255	@ 0xff
 8007ef2:	d025      	beq.n	8007f40 <USBD_LL_DataInStage+0x16c>
 8007ef4:	7dfb      	ldrb	r3, [r7, #23]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d122      	bne.n	8007f40 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f00:	b2db      	uxtb	r3, r3
 8007f02:	2b03      	cmp	r3, #3
 8007f04:	d11c      	bne.n	8007f40 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007f06:	7dfa      	ldrb	r2, [r7, #23]
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	32ae      	adds	r2, #174	@ 0xae
 8007f0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f10:	695b      	ldr	r3, [r3, #20]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d014      	beq.n	8007f40 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8007f16:	7dfa      	ldrb	r2, [r7, #23]
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007f1e:	7dfa      	ldrb	r2, [r7, #23]
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	32ae      	adds	r2, #174	@ 0xae
 8007f24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f28:	695b      	ldr	r3, [r3, #20]
 8007f2a:	7afa      	ldrb	r2, [r7, #11]
 8007f2c:	4611      	mov	r1, r2
 8007f2e:	68f8      	ldr	r0, [r7, #12]
 8007f30:	4798      	blx	r3
 8007f32:	4603      	mov	r3, r0
 8007f34:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007f36:	7dbb      	ldrb	r3, [r7, #22]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d001      	beq.n	8007f40 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8007f3c:	7dbb      	ldrb	r3, [r7, #22]
 8007f3e:	e000      	b.n	8007f42 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8007f40:	2300      	movs	r3, #0
}
 8007f42:	4618      	mov	r0, r3
 8007f44:	3718      	adds	r7, #24
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bd80      	pop	{r7, pc}

08007f4a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007f4a:	b580      	push	{r7, lr}
 8007f4c:	b084      	sub	sp, #16
 8007f4e:	af00      	add	r7, sp, #0
 8007f50:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007f52:	2300      	movs	r3, #0
 8007f54:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2201      	movs	r2, #1
 8007f5a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2200      	movs	r2, #0
 8007f62:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2200      	movs	r2, #0
 8007f78:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d014      	beq.n	8007fb0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d00e      	beq.n	8007fb0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f98:	685b      	ldr	r3, [r3, #4]
 8007f9a:	687a      	ldr	r2, [r7, #4]
 8007f9c:	6852      	ldr	r2, [r2, #4]
 8007f9e:	b2d2      	uxtb	r2, r2
 8007fa0:	4611      	mov	r1, r2
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	4798      	blx	r3
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d001      	beq.n	8007fb0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007fac:	2303      	movs	r3, #3
 8007fae:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007fb0:	2340      	movs	r3, #64	@ 0x40
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	2100      	movs	r1, #0
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f001 fc17 	bl	80097ea <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2201      	movs	r2, #1
 8007fc0:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2240      	movs	r2, #64	@ 0x40
 8007fc8:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007fcc:	2340      	movs	r3, #64	@ 0x40
 8007fce:	2200      	movs	r2, #0
 8007fd0:	2180      	movs	r1, #128	@ 0x80
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f001 fc09 	bl	80097ea <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2201      	movs	r2, #1
 8007fdc:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2240      	movs	r2, #64	@ 0x40
 8007fe4:	841a      	strh	r2, [r3, #32]

  return ret;
 8007fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	3710      	adds	r7, #16
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bd80      	pop	{r7, pc}

08007ff0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b083      	sub	sp, #12
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
 8007ff8:	460b      	mov	r3, r1
 8007ffa:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	78fa      	ldrb	r2, [r7, #3]
 8008000:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008002:	2300      	movs	r3, #0
}
 8008004:	4618      	mov	r0, r3
 8008006:	370c      	adds	r7, #12
 8008008:	46bd      	mov	sp, r7
 800800a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800e:	4770      	bx	lr

08008010 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008010:	b480      	push	{r7}
 8008012:	b083      	sub	sp, #12
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800801e:	b2db      	uxtb	r3, r3
 8008020:	2b04      	cmp	r3, #4
 8008022:	d006      	beq.n	8008032 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800802a:	b2da      	uxtb	r2, r3
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	2204      	movs	r2, #4
 8008036:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800803a:	2300      	movs	r3, #0
}
 800803c:	4618      	mov	r0, r3
 800803e:	370c      	adds	r7, #12
 8008040:	46bd      	mov	sp, r7
 8008042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008046:	4770      	bx	lr

08008048 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008048:	b480      	push	{r7}
 800804a:	b083      	sub	sp, #12
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008056:	b2db      	uxtb	r3, r3
 8008058:	2b04      	cmp	r3, #4
 800805a:	d106      	bne.n	800806a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8008062:	b2da      	uxtb	r2, r3
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800806a:	2300      	movs	r3, #0
}
 800806c:	4618      	mov	r0, r3
 800806e:	370c      	adds	r7, #12
 8008070:	46bd      	mov	sp, r7
 8008072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008076:	4770      	bx	lr

08008078 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b082      	sub	sp, #8
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008086:	b2db      	uxtb	r3, r3
 8008088:	2b03      	cmp	r3, #3
 800808a:	d110      	bne.n	80080ae <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008092:	2b00      	cmp	r3, #0
 8008094:	d00b      	beq.n	80080ae <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800809c:	69db      	ldr	r3, [r3, #28]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d005      	beq.n	80080ae <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80080a8:	69db      	ldr	r3, [r3, #28]
 80080aa:	6878      	ldr	r0, [r7, #4]
 80080ac:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80080ae:	2300      	movs	r3, #0
}
 80080b0:	4618      	mov	r0, r3
 80080b2:	3708      	adds	r7, #8
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}

080080b8 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b082      	sub	sp, #8
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
 80080c0:	460b      	mov	r3, r1
 80080c2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	32ae      	adds	r2, #174	@ 0xae
 80080ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d101      	bne.n	80080da <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80080d6:	2303      	movs	r3, #3
 80080d8:	e01c      	b.n	8008114 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080e0:	b2db      	uxtb	r3, r3
 80080e2:	2b03      	cmp	r3, #3
 80080e4:	d115      	bne.n	8008112 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	32ae      	adds	r2, #174	@ 0xae
 80080f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080f4:	6a1b      	ldr	r3, [r3, #32]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d00b      	beq.n	8008112 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	32ae      	adds	r2, #174	@ 0xae
 8008104:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008108:	6a1b      	ldr	r3, [r3, #32]
 800810a:	78fa      	ldrb	r2, [r7, #3]
 800810c:	4611      	mov	r1, r2
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008112:	2300      	movs	r3, #0
}
 8008114:	4618      	mov	r0, r3
 8008116:	3708      	adds	r7, #8
 8008118:	46bd      	mov	sp, r7
 800811a:	bd80      	pop	{r7, pc}

0800811c <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b082      	sub	sp, #8
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
 8008124:	460b      	mov	r3, r1
 8008126:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	32ae      	adds	r2, #174	@ 0xae
 8008132:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d101      	bne.n	800813e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800813a:	2303      	movs	r3, #3
 800813c:	e01c      	b.n	8008178 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008144:	b2db      	uxtb	r3, r3
 8008146:	2b03      	cmp	r3, #3
 8008148:	d115      	bne.n	8008176 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	32ae      	adds	r2, #174	@ 0xae
 8008154:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800815a:	2b00      	cmp	r3, #0
 800815c:	d00b      	beq.n	8008176 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	32ae      	adds	r2, #174	@ 0xae
 8008168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800816c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800816e:	78fa      	ldrb	r2, [r7, #3]
 8008170:	4611      	mov	r1, r2
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008176:	2300      	movs	r3, #0
}
 8008178:	4618      	mov	r0, r3
 800817a:	3708      	adds	r7, #8
 800817c:	46bd      	mov	sp, r7
 800817e:	bd80      	pop	{r7, pc}

08008180 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008180:	b480      	push	{r7}
 8008182:	b083      	sub	sp, #12
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008188:	2300      	movs	r3, #0
}
 800818a:	4618      	mov	r0, r3
 800818c:	370c      	adds	r7, #12
 800818e:	46bd      	mov	sp, r7
 8008190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008194:	4770      	bx	lr

08008196 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008196:	b580      	push	{r7, lr}
 8008198:	b084      	sub	sp, #16
 800819a:	af00      	add	r7, sp, #0
 800819c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800819e:	2300      	movs	r3, #0
 80081a0:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2201      	movs	r2, #1
 80081a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d00e      	beq.n	80081d2 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081ba:	685b      	ldr	r3, [r3, #4]
 80081bc:	687a      	ldr	r2, [r7, #4]
 80081be:	6852      	ldr	r2, [r2, #4]
 80081c0:	b2d2      	uxtb	r2, r2
 80081c2:	4611      	mov	r1, r2
 80081c4:	6878      	ldr	r0, [r7, #4]
 80081c6:	4798      	blx	r3
 80081c8:	4603      	mov	r3, r0
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d001      	beq.n	80081d2 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80081ce:	2303      	movs	r3, #3
 80081d0:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80081d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80081d4:	4618      	mov	r0, r3
 80081d6:	3710      	adds	r7, #16
 80081d8:	46bd      	mov	sp, r7
 80081da:	bd80      	pop	{r7, pc}

080081dc <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80081dc:	b480      	push	{r7}
 80081de:	b083      	sub	sp, #12
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
 80081e4:	460b      	mov	r3, r1
 80081e6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80081e8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	370c      	adds	r7, #12
 80081ee:	46bd      	mov	sp, r7
 80081f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f4:	4770      	bx	lr

080081f6 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80081f6:	b480      	push	{r7}
 80081f8:	b083      	sub	sp, #12
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	6078      	str	r0, [r7, #4]
 80081fe:	460b      	mov	r3, r1
 8008200:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008202:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008204:	4618      	mov	r0, r3
 8008206:	370c      	adds	r7, #12
 8008208:	46bd      	mov	sp, r7
 800820a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820e:	4770      	bx	lr

08008210 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b086      	sub	sp, #24
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
 8008218:	460b      	mov	r3, r1
 800821a:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008224:	2300      	movs	r3, #0
 8008226:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	885b      	ldrh	r3, [r3, #2]
 800822c:	b29b      	uxth	r3, r3
 800822e:	68fa      	ldr	r2, [r7, #12]
 8008230:	7812      	ldrb	r2, [r2, #0]
 8008232:	4293      	cmp	r3, r2
 8008234:	d91f      	bls.n	8008276 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	781b      	ldrb	r3, [r3, #0]
 800823a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800823c:	e013      	b.n	8008266 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800823e:	f107 030a 	add.w	r3, r7, #10
 8008242:	4619      	mov	r1, r3
 8008244:	6978      	ldr	r0, [r7, #20]
 8008246:	f000 f81b 	bl	8008280 <USBD_GetNextDesc>
 800824a:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800824c:	697b      	ldr	r3, [r7, #20]
 800824e:	785b      	ldrb	r3, [r3, #1]
 8008250:	2b05      	cmp	r3, #5
 8008252:	d108      	bne.n	8008266 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008254:	697b      	ldr	r3, [r7, #20]
 8008256:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008258:	693b      	ldr	r3, [r7, #16]
 800825a:	789b      	ldrb	r3, [r3, #2]
 800825c:	78fa      	ldrb	r2, [r7, #3]
 800825e:	429a      	cmp	r2, r3
 8008260:	d008      	beq.n	8008274 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008262:	2300      	movs	r3, #0
 8008264:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	885b      	ldrh	r3, [r3, #2]
 800826a:	b29a      	uxth	r2, r3
 800826c:	897b      	ldrh	r3, [r7, #10]
 800826e:	429a      	cmp	r2, r3
 8008270:	d8e5      	bhi.n	800823e <USBD_GetEpDesc+0x2e>
 8008272:	e000      	b.n	8008276 <USBD_GetEpDesc+0x66>
          break;
 8008274:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008276:	693b      	ldr	r3, [r7, #16]
}
 8008278:	4618      	mov	r0, r3
 800827a:	3718      	adds	r7, #24
 800827c:	46bd      	mov	sp, r7
 800827e:	bd80      	pop	{r7, pc}

08008280 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008280:	b480      	push	{r7}
 8008282:	b085      	sub	sp, #20
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
 8008288:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	881b      	ldrh	r3, [r3, #0]
 8008292:	68fa      	ldr	r2, [r7, #12]
 8008294:	7812      	ldrb	r2, [r2, #0]
 8008296:	4413      	add	r3, r2
 8008298:	b29a      	uxth	r2, r3
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	781b      	ldrb	r3, [r3, #0]
 80082a2:	461a      	mov	r2, r3
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	4413      	add	r3, r2
 80082a8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80082aa:	68fb      	ldr	r3, [r7, #12]
}
 80082ac:	4618      	mov	r0, r3
 80082ae:	3714      	adds	r7, #20
 80082b0:	46bd      	mov	sp, r7
 80082b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b6:	4770      	bx	lr

080082b8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b087      	sub	sp, #28
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80082c4:	697b      	ldr	r3, [r7, #20]
 80082c6:	781b      	ldrb	r3, [r3, #0]
 80082c8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80082ca:	697b      	ldr	r3, [r7, #20]
 80082cc:	3301      	adds	r3, #1
 80082ce:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	781b      	ldrb	r3, [r3, #0]
 80082d4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80082d6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80082da:	021b      	lsls	r3, r3, #8
 80082dc:	b21a      	sxth	r2, r3
 80082de:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80082e2:	4313      	orrs	r3, r2
 80082e4:	b21b      	sxth	r3, r3
 80082e6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80082e8:	89fb      	ldrh	r3, [r7, #14]
}
 80082ea:	4618      	mov	r0, r3
 80082ec:	371c      	adds	r7, #28
 80082ee:	46bd      	mov	sp, r7
 80082f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f4:	4770      	bx	lr
	...

080082f8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b084      	sub	sp, #16
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
 8008300:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008302:	2300      	movs	r3, #0
 8008304:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	781b      	ldrb	r3, [r3, #0]
 800830a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800830e:	2b40      	cmp	r3, #64	@ 0x40
 8008310:	d005      	beq.n	800831e <USBD_StdDevReq+0x26>
 8008312:	2b40      	cmp	r3, #64	@ 0x40
 8008314:	d857      	bhi.n	80083c6 <USBD_StdDevReq+0xce>
 8008316:	2b00      	cmp	r3, #0
 8008318:	d00f      	beq.n	800833a <USBD_StdDevReq+0x42>
 800831a:	2b20      	cmp	r3, #32
 800831c:	d153      	bne.n	80083c6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	32ae      	adds	r2, #174	@ 0xae
 8008328:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800832c:	689b      	ldr	r3, [r3, #8]
 800832e:	6839      	ldr	r1, [r7, #0]
 8008330:	6878      	ldr	r0, [r7, #4]
 8008332:	4798      	blx	r3
 8008334:	4603      	mov	r3, r0
 8008336:	73fb      	strb	r3, [r7, #15]
      break;
 8008338:	e04a      	b.n	80083d0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	785b      	ldrb	r3, [r3, #1]
 800833e:	2b09      	cmp	r3, #9
 8008340:	d83b      	bhi.n	80083ba <USBD_StdDevReq+0xc2>
 8008342:	a201      	add	r2, pc, #4	@ (adr r2, 8008348 <USBD_StdDevReq+0x50>)
 8008344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008348:	0800839d 	.word	0x0800839d
 800834c:	080083b1 	.word	0x080083b1
 8008350:	080083bb 	.word	0x080083bb
 8008354:	080083a7 	.word	0x080083a7
 8008358:	080083bb 	.word	0x080083bb
 800835c:	0800837b 	.word	0x0800837b
 8008360:	08008371 	.word	0x08008371
 8008364:	080083bb 	.word	0x080083bb
 8008368:	08008393 	.word	0x08008393
 800836c:	08008385 	.word	0x08008385
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008370:	6839      	ldr	r1, [r7, #0]
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f000 fa3e 	bl	80087f4 <USBD_GetDescriptor>
          break;
 8008378:	e024      	b.n	80083c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800837a:	6839      	ldr	r1, [r7, #0]
 800837c:	6878      	ldr	r0, [r7, #4]
 800837e:	f000 fba3 	bl	8008ac8 <USBD_SetAddress>
          break;
 8008382:	e01f      	b.n	80083c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008384:	6839      	ldr	r1, [r7, #0]
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f000 fbe2 	bl	8008b50 <USBD_SetConfig>
 800838c:	4603      	mov	r3, r0
 800838e:	73fb      	strb	r3, [r7, #15]
          break;
 8008390:	e018      	b.n	80083c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008392:	6839      	ldr	r1, [r7, #0]
 8008394:	6878      	ldr	r0, [r7, #4]
 8008396:	f000 fc85 	bl	8008ca4 <USBD_GetConfig>
          break;
 800839a:	e013      	b.n	80083c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800839c:	6839      	ldr	r1, [r7, #0]
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f000 fcb6 	bl	8008d10 <USBD_GetStatus>
          break;
 80083a4:	e00e      	b.n	80083c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80083a6:	6839      	ldr	r1, [r7, #0]
 80083a8:	6878      	ldr	r0, [r7, #4]
 80083aa:	f000 fce5 	bl	8008d78 <USBD_SetFeature>
          break;
 80083ae:	e009      	b.n	80083c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80083b0:	6839      	ldr	r1, [r7, #0]
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f000 fd09 	bl	8008dca <USBD_ClrFeature>
          break;
 80083b8:	e004      	b.n	80083c4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80083ba:	6839      	ldr	r1, [r7, #0]
 80083bc:	6878      	ldr	r0, [r7, #4]
 80083be:	f000 fd60 	bl	8008e82 <USBD_CtlError>
          break;
 80083c2:	bf00      	nop
      }
      break;
 80083c4:	e004      	b.n	80083d0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80083c6:	6839      	ldr	r1, [r7, #0]
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	f000 fd5a 	bl	8008e82 <USBD_CtlError>
      break;
 80083ce:	bf00      	nop
  }

  return ret;
 80083d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80083d2:	4618      	mov	r0, r3
 80083d4:	3710      	adds	r7, #16
 80083d6:	46bd      	mov	sp, r7
 80083d8:	bd80      	pop	{r7, pc}
 80083da:	bf00      	nop

080083dc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b084      	sub	sp, #16
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
 80083e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80083e6:	2300      	movs	r3, #0
 80083e8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	781b      	ldrb	r3, [r3, #0]
 80083ee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80083f2:	2b40      	cmp	r3, #64	@ 0x40
 80083f4:	d005      	beq.n	8008402 <USBD_StdItfReq+0x26>
 80083f6:	2b40      	cmp	r3, #64	@ 0x40
 80083f8:	d852      	bhi.n	80084a0 <USBD_StdItfReq+0xc4>
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d001      	beq.n	8008402 <USBD_StdItfReq+0x26>
 80083fe:	2b20      	cmp	r3, #32
 8008400:	d14e      	bne.n	80084a0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008408:	b2db      	uxtb	r3, r3
 800840a:	3b01      	subs	r3, #1
 800840c:	2b02      	cmp	r3, #2
 800840e:	d840      	bhi.n	8008492 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	889b      	ldrh	r3, [r3, #4]
 8008414:	b2db      	uxtb	r3, r3
 8008416:	2b01      	cmp	r3, #1
 8008418:	d836      	bhi.n	8008488 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	889b      	ldrh	r3, [r3, #4]
 800841e:	b2db      	uxtb	r3, r3
 8008420:	4619      	mov	r1, r3
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f7ff feda 	bl	80081dc <USBD_CoreFindIF>
 8008428:	4603      	mov	r3, r0
 800842a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800842c:	7bbb      	ldrb	r3, [r7, #14]
 800842e:	2bff      	cmp	r3, #255	@ 0xff
 8008430:	d01d      	beq.n	800846e <USBD_StdItfReq+0x92>
 8008432:	7bbb      	ldrb	r3, [r7, #14]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d11a      	bne.n	800846e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008438:	7bba      	ldrb	r2, [r7, #14]
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	32ae      	adds	r2, #174	@ 0xae
 800843e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008442:	689b      	ldr	r3, [r3, #8]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d00f      	beq.n	8008468 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008448:	7bba      	ldrb	r2, [r7, #14]
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008450:	7bba      	ldrb	r2, [r7, #14]
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	32ae      	adds	r2, #174	@ 0xae
 8008456:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800845a:	689b      	ldr	r3, [r3, #8]
 800845c:	6839      	ldr	r1, [r7, #0]
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	4798      	blx	r3
 8008462:	4603      	mov	r3, r0
 8008464:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008466:	e004      	b.n	8008472 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008468:	2303      	movs	r3, #3
 800846a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800846c:	e001      	b.n	8008472 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800846e:	2303      	movs	r3, #3
 8008470:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	88db      	ldrh	r3, [r3, #6]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d110      	bne.n	800849c <USBD_StdItfReq+0xc0>
 800847a:	7bfb      	ldrb	r3, [r7, #15]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d10d      	bne.n	800849c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008480:	6878      	ldr	r0, [r7, #4]
 8008482:	f000 fddc 	bl	800903e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008486:	e009      	b.n	800849c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008488:	6839      	ldr	r1, [r7, #0]
 800848a:	6878      	ldr	r0, [r7, #4]
 800848c:	f000 fcf9 	bl	8008e82 <USBD_CtlError>
          break;
 8008490:	e004      	b.n	800849c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008492:	6839      	ldr	r1, [r7, #0]
 8008494:	6878      	ldr	r0, [r7, #4]
 8008496:	f000 fcf4 	bl	8008e82 <USBD_CtlError>
          break;
 800849a:	e000      	b.n	800849e <USBD_StdItfReq+0xc2>
          break;
 800849c:	bf00      	nop
      }
      break;
 800849e:	e004      	b.n	80084aa <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80084a0:	6839      	ldr	r1, [r7, #0]
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f000 fced 	bl	8008e82 <USBD_CtlError>
      break;
 80084a8:	bf00      	nop
  }

  return ret;
 80084aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80084ac:	4618      	mov	r0, r3
 80084ae:	3710      	adds	r7, #16
 80084b0:	46bd      	mov	sp, r7
 80084b2:	bd80      	pop	{r7, pc}

080084b4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b084      	sub	sp, #16
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
 80084bc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80084be:	2300      	movs	r3, #0
 80084c0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	889b      	ldrh	r3, [r3, #4]
 80084c6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	781b      	ldrb	r3, [r3, #0]
 80084cc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80084d0:	2b40      	cmp	r3, #64	@ 0x40
 80084d2:	d007      	beq.n	80084e4 <USBD_StdEPReq+0x30>
 80084d4:	2b40      	cmp	r3, #64	@ 0x40
 80084d6:	f200 8181 	bhi.w	80087dc <USBD_StdEPReq+0x328>
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d02a      	beq.n	8008534 <USBD_StdEPReq+0x80>
 80084de:	2b20      	cmp	r3, #32
 80084e0:	f040 817c 	bne.w	80087dc <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80084e4:	7bbb      	ldrb	r3, [r7, #14]
 80084e6:	4619      	mov	r1, r3
 80084e8:	6878      	ldr	r0, [r7, #4]
 80084ea:	f7ff fe84 	bl	80081f6 <USBD_CoreFindEP>
 80084ee:	4603      	mov	r3, r0
 80084f0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80084f2:	7b7b      	ldrb	r3, [r7, #13]
 80084f4:	2bff      	cmp	r3, #255	@ 0xff
 80084f6:	f000 8176 	beq.w	80087e6 <USBD_StdEPReq+0x332>
 80084fa:	7b7b      	ldrb	r3, [r7, #13]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	f040 8172 	bne.w	80087e6 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8008502:	7b7a      	ldrb	r2, [r7, #13]
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800850a:	7b7a      	ldrb	r2, [r7, #13]
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	32ae      	adds	r2, #174	@ 0xae
 8008510:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008514:	689b      	ldr	r3, [r3, #8]
 8008516:	2b00      	cmp	r3, #0
 8008518:	f000 8165 	beq.w	80087e6 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800851c:	7b7a      	ldrb	r2, [r7, #13]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	32ae      	adds	r2, #174	@ 0xae
 8008522:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008526:	689b      	ldr	r3, [r3, #8]
 8008528:	6839      	ldr	r1, [r7, #0]
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	4798      	blx	r3
 800852e:	4603      	mov	r3, r0
 8008530:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008532:	e158      	b.n	80087e6 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	785b      	ldrb	r3, [r3, #1]
 8008538:	2b03      	cmp	r3, #3
 800853a:	d008      	beq.n	800854e <USBD_StdEPReq+0x9a>
 800853c:	2b03      	cmp	r3, #3
 800853e:	f300 8147 	bgt.w	80087d0 <USBD_StdEPReq+0x31c>
 8008542:	2b00      	cmp	r3, #0
 8008544:	f000 809b 	beq.w	800867e <USBD_StdEPReq+0x1ca>
 8008548:	2b01      	cmp	r3, #1
 800854a:	d03c      	beq.n	80085c6 <USBD_StdEPReq+0x112>
 800854c:	e140      	b.n	80087d0 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008554:	b2db      	uxtb	r3, r3
 8008556:	2b02      	cmp	r3, #2
 8008558:	d002      	beq.n	8008560 <USBD_StdEPReq+0xac>
 800855a:	2b03      	cmp	r3, #3
 800855c:	d016      	beq.n	800858c <USBD_StdEPReq+0xd8>
 800855e:	e02c      	b.n	80085ba <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008560:	7bbb      	ldrb	r3, [r7, #14]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d00d      	beq.n	8008582 <USBD_StdEPReq+0xce>
 8008566:	7bbb      	ldrb	r3, [r7, #14]
 8008568:	2b80      	cmp	r3, #128	@ 0x80
 800856a:	d00a      	beq.n	8008582 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800856c:	7bbb      	ldrb	r3, [r7, #14]
 800856e:	4619      	mov	r1, r3
 8008570:	6878      	ldr	r0, [r7, #4]
 8008572:	f001 f97f 	bl	8009874 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008576:	2180      	movs	r1, #128	@ 0x80
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f001 f97b 	bl	8009874 <USBD_LL_StallEP>
 800857e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008580:	e020      	b.n	80085c4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008582:	6839      	ldr	r1, [r7, #0]
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f000 fc7c 	bl	8008e82 <USBD_CtlError>
              break;
 800858a:	e01b      	b.n	80085c4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	885b      	ldrh	r3, [r3, #2]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d10e      	bne.n	80085b2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008594:	7bbb      	ldrb	r3, [r7, #14]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d00b      	beq.n	80085b2 <USBD_StdEPReq+0xfe>
 800859a:	7bbb      	ldrb	r3, [r7, #14]
 800859c:	2b80      	cmp	r3, #128	@ 0x80
 800859e:	d008      	beq.n	80085b2 <USBD_StdEPReq+0xfe>
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	88db      	ldrh	r3, [r3, #6]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d104      	bne.n	80085b2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80085a8:	7bbb      	ldrb	r3, [r7, #14]
 80085aa:	4619      	mov	r1, r3
 80085ac:	6878      	ldr	r0, [r7, #4]
 80085ae:	f001 f961 	bl	8009874 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	f000 fd43 	bl	800903e <USBD_CtlSendStatus>

              break;
 80085b8:	e004      	b.n	80085c4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80085ba:	6839      	ldr	r1, [r7, #0]
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	f000 fc60 	bl	8008e82 <USBD_CtlError>
              break;
 80085c2:	bf00      	nop
          }
          break;
 80085c4:	e109      	b.n	80087da <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085cc:	b2db      	uxtb	r3, r3
 80085ce:	2b02      	cmp	r3, #2
 80085d0:	d002      	beq.n	80085d8 <USBD_StdEPReq+0x124>
 80085d2:	2b03      	cmp	r3, #3
 80085d4:	d016      	beq.n	8008604 <USBD_StdEPReq+0x150>
 80085d6:	e04b      	b.n	8008670 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80085d8:	7bbb      	ldrb	r3, [r7, #14]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d00d      	beq.n	80085fa <USBD_StdEPReq+0x146>
 80085de:	7bbb      	ldrb	r3, [r7, #14]
 80085e0:	2b80      	cmp	r3, #128	@ 0x80
 80085e2:	d00a      	beq.n	80085fa <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80085e4:	7bbb      	ldrb	r3, [r7, #14]
 80085e6:	4619      	mov	r1, r3
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f001 f943 	bl	8009874 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80085ee:	2180      	movs	r1, #128	@ 0x80
 80085f0:	6878      	ldr	r0, [r7, #4]
 80085f2:	f001 f93f 	bl	8009874 <USBD_LL_StallEP>
 80085f6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80085f8:	e040      	b.n	800867c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80085fa:	6839      	ldr	r1, [r7, #0]
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f000 fc40 	bl	8008e82 <USBD_CtlError>
              break;
 8008602:	e03b      	b.n	800867c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	885b      	ldrh	r3, [r3, #2]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d136      	bne.n	800867a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800860c:	7bbb      	ldrb	r3, [r7, #14]
 800860e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008612:	2b00      	cmp	r3, #0
 8008614:	d004      	beq.n	8008620 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008616:	7bbb      	ldrb	r3, [r7, #14]
 8008618:	4619      	mov	r1, r3
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f001 f949 	bl	80098b2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f000 fd0c 	bl	800903e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008626:	7bbb      	ldrb	r3, [r7, #14]
 8008628:	4619      	mov	r1, r3
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f7ff fde3 	bl	80081f6 <USBD_CoreFindEP>
 8008630:	4603      	mov	r3, r0
 8008632:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008634:	7b7b      	ldrb	r3, [r7, #13]
 8008636:	2bff      	cmp	r3, #255	@ 0xff
 8008638:	d01f      	beq.n	800867a <USBD_StdEPReq+0x1c6>
 800863a:	7b7b      	ldrb	r3, [r7, #13]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d11c      	bne.n	800867a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008640:	7b7a      	ldrb	r2, [r7, #13]
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008648:	7b7a      	ldrb	r2, [r7, #13]
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	32ae      	adds	r2, #174	@ 0xae
 800864e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008652:	689b      	ldr	r3, [r3, #8]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d010      	beq.n	800867a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008658:	7b7a      	ldrb	r2, [r7, #13]
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	32ae      	adds	r2, #174	@ 0xae
 800865e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008662:	689b      	ldr	r3, [r3, #8]
 8008664:	6839      	ldr	r1, [r7, #0]
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	4798      	blx	r3
 800866a:	4603      	mov	r3, r0
 800866c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800866e:	e004      	b.n	800867a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008670:	6839      	ldr	r1, [r7, #0]
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f000 fc05 	bl	8008e82 <USBD_CtlError>
              break;
 8008678:	e000      	b.n	800867c <USBD_StdEPReq+0x1c8>
              break;
 800867a:	bf00      	nop
          }
          break;
 800867c:	e0ad      	b.n	80087da <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008684:	b2db      	uxtb	r3, r3
 8008686:	2b02      	cmp	r3, #2
 8008688:	d002      	beq.n	8008690 <USBD_StdEPReq+0x1dc>
 800868a:	2b03      	cmp	r3, #3
 800868c:	d033      	beq.n	80086f6 <USBD_StdEPReq+0x242>
 800868e:	e099      	b.n	80087c4 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008690:	7bbb      	ldrb	r3, [r7, #14]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d007      	beq.n	80086a6 <USBD_StdEPReq+0x1f2>
 8008696:	7bbb      	ldrb	r3, [r7, #14]
 8008698:	2b80      	cmp	r3, #128	@ 0x80
 800869a:	d004      	beq.n	80086a6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800869c:	6839      	ldr	r1, [r7, #0]
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f000 fbef 	bl	8008e82 <USBD_CtlError>
                break;
 80086a4:	e093      	b.n	80087ce <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80086a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	da0b      	bge.n	80086c6 <USBD_StdEPReq+0x212>
 80086ae:	7bbb      	ldrb	r3, [r7, #14]
 80086b0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80086b4:	4613      	mov	r3, r2
 80086b6:	009b      	lsls	r3, r3, #2
 80086b8:	4413      	add	r3, r2
 80086ba:	009b      	lsls	r3, r3, #2
 80086bc:	3310      	adds	r3, #16
 80086be:	687a      	ldr	r2, [r7, #4]
 80086c0:	4413      	add	r3, r2
 80086c2:	3304      	adds	r3, #4
 80086c4:	e00b      	b.n	80086de <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80086c6:	7bbb      	ldrb	r3, [r7, #14]
 80086c8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80086cc:	4613      	mov	r3, r2
 80086ce:	009b      	lsls	r3, r3, #2
 80086d0:	4413      	add	r3, r2
 80086d2:	009b      	lsls	r3, r3, #2
 80086d4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80086d8:	687a      	ldr	r2, [r7, #4]
 80086da:	4413      	add	r3, r2
 80086dc:	3304      	adds	r3, #4
 80086de:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	2200      	movs	r2, #0
 80086e4:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80086e6:	68bb      	ldr	r3, [r7, #8]
 80086e8:	330e      	adds	r3, #14
 80086ea:	2202      	movs	r2, #2
 80086ec:	4619      	mov	r1, r3
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f000 fc44 	bl	8008f7c <USBD_CtlSendData>
              break;
 80086f4:	e06b      	b.n	80087ce <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80086f6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	da11      	bge.n	8008722 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80086fe:	7bbb      	ldrb	r3, [r7, #14]
 8008700:	f003 020f 	and.w	r2, r3, #15
 8008704:	6879      	ldr	r1, [r7, #4]
 8008706:	4613      	mov	r3, r2
 8008708:	009b      	lsls	r3, r3, #2
 800870a:	4413      	add	r3, r2
 800870c:	009b      	lsls	r3, r3, #2
 800870e:	440b      	add	r3, r1
 8008710:	3323      	adds	r3, #35	@ 0x23
 8008712:	781b      	ldrb	r3, [r3, #0]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d117      	bne.n	8008748 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008718:	6839      	ldr	r1, [r7, #0]
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f000 fbb1 	bl	8008e82 <USBD_CtlError>
                  break;
 8008720:	e055      	b.n	80087ce <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008722:	7bbb      	ldrb	r3, [r7, #14]
 8008724:	f003 020f 	and.w	r2, r3, #15
 8008728:	6879      	ldr	r1, [r7, #4]
 800872a:	4613      	mov	r3, r2
 800872c:	009b      	lsls	r3, r3, #2
 800872e:	4413      	add	r3, r2
 8008730:	009b      	lsls	r3, r3, #2
 8008732:	440b      	add	r3, r1
 8008734:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008738:	781b      	ldrb	r3, [r3, #0]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d104      	bne.n	8008748 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800873e:	6839      	ldr	r1, [r7, #0]
 8008740:	6878      	ldr	r0, [r7, #4]
 8008742:	f000 fb9e 	bl	8008e82 <USBD_CtlError>
                  break;
 8008746:	e042      	b.n	80087ce <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008748:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800874c:	2b00      	cmp	r3, #0
 800874e:	da0b      	bge.n	8008768 <USBD_StdEPReq+0x2b4>
 8008750:	7bbb      	ldrb	r3, [r7, #14]
 8008752:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008756:	4613      	mov	r3, r2
 8008758:	009b      	lsls	r3, r3, #2
 800875a:	4413      	add	r3, r2
 800875c:	009b      	lsls	r3, r3, #2
 800875e:	3310      	adds	r3, #16
 8008760:	687a      	ldr	r2, [r7, #4]
 8008762:	4413      	add	r3, r2
 8008764:	3304      	adds	r3, #4
 8008766:	e00b      	b.n	8008780 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008768:	7bbb      	ldrb	r3, [r7, #14]
 800876a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800876e:	4613      	mov	r3, r2
 8008770:	009b      	lsls	r3, r3, #2
 8008772:	4413      	add	r3, r2
 8008774:	009b      	lsls	r3, r3, #2
 8008776:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800877a:	687a      	ldr	r2, [r7, #4]
 800877c:	4413      	add	r3, r2
 800877e:	3304      	adds	r3, #4
 8008780:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008782:	7bbb      	ldrb	r3, [r7, #14]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d002      	beq.n	800878e <USBD_StdEPReq+0x2da>
 8008788:	7bbb      	ldrb	r3, [r7, #14]
 800878a:	2b80      	cmp	r3, #128	@ 0x80
 800878c:	d103      	bne.n	8008796 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	2200      	movs	r2, #0
 8008792:	739a      	strb	r2, [r3, #14]
 8008794:	e00e      	b.n	80087b4 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008796:	7bbb      	ldrb	r3, [r7, #14]
 8008798:	4619      	mov	r1, r3
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	f001 f8a8 	bl	80098f0 <USBD_LL_IsStallEP>
 80087a0:	4603      	mov	r3, r0
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d003      	beq.n	80087ae <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 80087a6:	68bb      	ldr	r3, [r7, #8]
 80087a8:	2201      	movs	r2, #1
 80087aa:	739a      	strb	r2, [r3, #14]
 80087ac:	e002      	b.n	80087b4 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 80087ae:	68bb      	ldr	r3, [r7, #8]
 80087b0:	2200      	movs	r2, #0
 80087b2:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80087b4:	68bb      	ldr	r3, [r7, #8]
 80087b6:	330e      	adds	r3, #14
 80087b8:	2202      	movs	r2, #2
 80087ba:	4619      	mov	r1, r3
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	f000 fbdd 	bl	8008f7c <USBD_CtlSendData>
              break;
 80087c2:	e004      	b.n	80087ce <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 80087c4:	6839      	ldr	r1, [r7, #0]
 80087c6:	6878      	ldr	r0, [r7, #4]
 80087c8:	f000 fb5b 	bl	8008e82 <USBD_CtlError>
              break;
 80087cc:	bf00      	nop
          }
          break;
 80087ce:	e004      	b.n	80087da <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 80087d0:	6839      	ldr	r1, [r7, #0]
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	f000 fb55 	bl	8008e82 <USBD_CtlError>
          break;
 80087d8:	bf00      	nop
      }
      break;
 80087da:	e005      	b.n	80087e8 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 80087dc:	6839      	ldr	r1, [r7, #0]
 80087de:	6878      	ldr	r0, [r7, #4]
 80087e0:	f000 fb4f 	bl	8008e82 <USBD_CtlError>
      break;
 80087e4:	e000      	b.n	80087e8 <USBD_StdEPReq+0x334>
      break;
 80087e6:	bf00      	nop
  }

  return ret;
 80087e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80087ea:	4618      	mov	r0, r3
 80087ec:	3710      	adds	r7, #16
 80087ee:	46bd      	mov	sp, r7
 80087f0:	bd80      	pop	{r7, pc}
	...

080087f4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b084      	sub	sp, #16
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
 80087fc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80087fe:	2300      	movs	r3, #0
 8008800:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008802:	2300      	movs	r3, #0
 8008804:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008806:	2300      	movs	r3, #0
 8008808:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	885b      	ldrh	r3, [r3, #2]
 800880e:	0a1b      	lsrs	r3, r3, #8
 8008810:	b29b      	uxth	r3, r3
 8008812:	3b01      	subs	r3, #1
 8008814:	2b06      	cmp	r3, #6
 8008816:	f200 8128 	bhi.w	8008a6a <USBD_GetDescriptor+0x276>
 800881a:	a201      	add	r2, pc, #4	@ (adr r2, 8008820 <USBD_GetDescriptor+0x2c>)
 800881c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008820:	0800883d 	.word	0x0800883d
 8008824:	08008855 	.word	0x08008855
 8008828:	08008895 	.word	0x08008895
 800882c:	08008a6b 	.word	0x08008a6b
 8008830:	08008a6b 	.word	0x08008a6b
 8008834:	08008a0b 	.word	0x08008a0b
 8008838:	08008a37 	.word	0x08008a37
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	687a      	ldr	r2, [r7, #4]
 8008846:	7c12      	ldrb	r2, [r2, #16]
 8008848:	f107 0108 	add.w	r1, r7, #8
 800884c:	4610      	mov	r0, r2
 800884e:	4798      	blx	r3
 8008850:	60f8      	str	r0, [r7, #12]
      break;
 8008852:	e112      	b.n	8008a7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	7c1b      	ldrb	r3, [r3, #16]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d10d      	bne.n	8008878 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008864:	f107 0208 	add.w	r2, r7, #8
 8008868:	4610      	mov	r0, r2
 800886a:	4798      	blx	r3
 800886c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	3301      	adds	r3, #1
 8008872:	2202      	movs	r2, #2
 8008874:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008876:	e100      	b.n	8008a7a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800887e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008880:	f107 0208 	add.w	r2, r7, #8
 8008884:	4610      	mov	r0, r2
 8008886:	4798      	blx	r3
 8008888:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	3301      	adds	r3, #1
 800888e:	2202      	movs	r2, #2
 8008890:	701a      	strb	r2, [r3, #0]
      break;
 8008892:	e0f2      	b.n	8008a7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	885b      	ldrh	r3, [r3, #2]
 8008898:	b2db      	uxtb	r3, r3
 800889a:	2b05      	cmp	r3, #5
 800889c:	f200 80ac 	bhi.w	80089f8 <USBD_GetDescriptor+0x204>
 80088a0:	a201      	add	r2, pc, #4	@ (adr r2, 80088a8 <USBD_GetDescriptor+0xb4>)
 80088a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088a6:	bf00      	nop
 80088a8:	080088c1 	.word	0x080088c1
 80088ac:	080088f5 	.word	0x080088f5
 80088b0:	08008929 	.word	0x08008929
 80088b4:	0800895d 	.word	0x0800895d
 80088b8:	08008991 	.word	0x08008991
 80088bc:	080089c5 	.word	0x080089c5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80088c6:	685b      	ldr	r3, [r3, #4]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d00b      	beq.n	80088e4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80088d2:	685b      	ldr	r3, [r3, #4]
 80088d4:	687a      	ldr	r2, [r7, #4]
 80088d6:	7c12      	ldrb	r2, [r2, #16]
 80088d8:	f107 0108 	add.w	r1, r7, #8
 80088dc:	4610      	mov	r0, r2
 80088de:	4798      	blx	r3
 80088e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80088e2:	e091      	b.n	8008a08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80088e4:	6839      	ldr	r1, [r7, #0]
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f000 facb 	bl	8008e82 <USBD_CtlError>
            err++;
 80088ec:	7afb      	ldrb	r3, [r7, #11]
 80088ee:	3301      	adds	r3, #1
 80088f0:	72fb      	strb	r3, [r7, #11]
          break;
 80088f2:	e089      	b.n	8008a08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80088fa:	689b      	ldr	r3, [r3, #8]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d00b      	beq.n	8008918 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008906:	689b      	ldr	r3, [r3, #8]
 8008908:	687a      	ldr	r2, [r7, #4]
 800890a:	7c12      	ldrb	r2, [r2, #16]
 800890c:	f107 0108 	add.w	r1, r7, #8
 8008910:	4610      	mov	r0, r2
 8008912:	4798      	blx	r3
 8008914:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008916:	e077      	b.n	8008a08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008918:	6839      	ldr	r1, [r7, #0]
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f000 fab1 	bl	8008e82 <USBD_CtlError>
            err++;
 8008920:	7afb      	ldrb	r3, [r7, #11]
 8008922:	3301      	adds	r3, #1
 8008924:	72fb      	strb	r3, [r7, #11]
          break;
 8008926:	e06f      	b.n	8008a08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800892e:	68db      	ldr	r3, [r3, #12]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d00b      	beq.n	800894c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800893a:	68db      	ldr	r3, [r3, #12]
 800893c:	687a      	ldr	r2, [r7, #4]
 800893e:	7c12      	ldrb	r2, [r2, #16]
 8008940:	f107 0108 	add.w	r1, r7, #8
 8008944:	4610      	mov	r0, r2
 8008946:	4798      	blx	r3
 8008948:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800894a:	e05d      	b.n	8008a08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800894c:	6839      	ldr	r1, [r7, #0]
 800894e:	6878      	ldr	r0, [r7, #4]
 8008950:	f000 fa97 	bl	8008e82 <USBD_CtlError>
            err++;
 8008954:	7afb      	ldrb	r3, [r7, #11]
 8008956:	3301      	adds	r3, #1
 8008958:	72fb      	strb	r3, [r7, #11]
          break;
 800895a:	e055      	b.n	8008a08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008962:	691b      	ldr	r3, [r3, #16]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d00b      	beq.n	8008980 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800896e:	691b      	ldr	r3, [r3, #16]
 8008970:	687a      	ldr	r2, [r7, #4]
 8008972:	7c12      	ldrb	r2, [r2, #16]
 8008974:	f107 0108 	add.w	r1, r7, #8
 8008978:	4610      	mov	r0, r2
 800897a:	4798      	blx	r3
 800897c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800897e:	e043      	b.n	8008a08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008980:	6839      	ldr	r1, [r7, #0]
 8008982:	6878      	ldr	r0, [r7, #4]
 8008984:	f000 fa7d 	bl	8008e82 <USBD_CtlError>
            err++;
 8008988:	7afb      	ldrb	r3, [r7, #11]
 800898a:	3301      	adds	r3, #1
 800898c:	72fb      	strb	r3, [r7, #11]
          break;
 800898e:	e03b      	b.n	8008a08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008996:	695b      	ldr	r3, [r3, #20]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d00b      	beq.n	80089b4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089a2:	695b      	ldr	r3, [r3, #20]
 80089a4:	687a      	ldr	r2, [r7, #4]
 80089a6:	7c12      	ldrb	r2, [r2, #16]
 80089a8:	f107 0108 	add.w	r1, r7, #8
 80089ac:	4610      	mov	r0, r2
 80089ae:	4798      	blx	r3
 80089b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80089b2:	e029      	b.n	8008a08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80089b4:	6839      	ldr	r1, [r7, #0]
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	f000 fa63 	bl	8008e82 <USBD_CtlError>
            err++;
 80089bc:	7afb      	ldrb	r3, [r7, #11]
 80089be:	3301      	adds	r3, #1
 80089c0:	72fb      	strb	r3, [r7, #11]
          break;
 80089c2:	e021      	b.n	8008a08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089ca:	699b      	ldr	r3, [r3, #24]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d00b      	beq.n	80089e8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089d6:	699b      	ldr	r3, [r3, #24]
 80089d8:	687a      	ldr	r2, [r7, #4]
 80089da:	7c12      	ldrb	r2, [r2, #16]
 80089dc:	f107 0108 	add.w	r1, r7, #8
 80089e0:	4610      	mov	r0, r2
 80089e2:	4798      	blx	r3
 80089e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80089e6:	e00f      	b.n	8008a08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80089e8:	6839      	ldr	r1, [r7, #0]
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	f000 fa49 	bl	8008e82 <USBD_CtlError>
            err++;
 80089f0:	7afb      	ldrb	r3, [r7, #11]
 80089f2:	3301      	adds	r3, #1
 80089f4:	72fb      	strb	r3, [r7, #11]
          break;
 80089f6:	e007      	b.n	8008a08 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80089f8:	6839      	ldr	r1, [r7, #0]
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	f000 fa41 	bl	8008e82 <USBD_CtlError>
          err++;
 8008a00:	7afb      	ldrb	r3, [r7, #11]
 8008a02:	3301      	adds	r3, #1
 8008a04:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008a06:	bf00      	nop
      }
      break;
 8008a08:	e037      	b.n	8008a7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	7c1b      	ldrb	r3, [r3, #16]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d109      	bne.n	8008a26 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a1a:	f107 0208 	add.w	r2, r7, #8
 8008a1e:	4610      	mov	r0, r2
 8008a20:	4798      	blx	r3
 8008a22:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008a24:	e029      	b.n	8008a7a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008a26:	6839      	ldr	r1, [r7, #0]
 8008a28:	6878      	ldr	r0, [r7, #4]
 8008a2a:	f000 fa2a 	bl	8008e82 <USBD_CtlError>
        err++;
 8008a2e:	7afb      	ldrb	r3, [r7, #11]
 8008a30:	3301      	adds	r3, #1
 8008a32:	72fb      	strb	r3, [r7, #11]
      break;
 8008a34:	e021      	b.n	8008a7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	7c1b      	ldrb	r3, [r3, #16]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d10d      	bne.n	8008a5a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a46:	f107 0208 	add.w	r2, r7, #8
 8008a4a:	4610      	mov	r0, r2
 8008a4c:	4798      	blx	r3
 8008a4e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	3301      	adds	r3, #1
 8008a54:	2207      	movs	r2, #7
 8008a56:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008a58:	e00f      	b.n	8008a7a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008a5a:	6839      	ldr	r1, [r7, #0]
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	f000 fa10 	bl	8008e82 <USBD_CtlError>
        err++;
 8008a62:	7afb      	ldrb	r3, [r7, #11]
 8008a64:	3301      	adds	r3, #1
 8008a66:	72fb      	strb	r3, [r7, #11]
      break;
 8008a68:	e007      	b.n	8008a7a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008a6a:	6839      	ldr	r1, [r7, #0]
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	f000 fa08 	bl	8008e82 <USBD_CtlError>
      err++;
 8008a72:	7afb      	ldrb	r3, [r7, #11]
 8008a74:	3301      	adds	r3, #1
 8008a76:	72fb      	strb	r3, [r7, #11]
      break;
 8008a78:	bf00      	nop
  }

  if (err != 0U)
 8008a7a:	7afb      	ldrb	r3, [r7, #11]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d11e      	bne.n	8008abe <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	88db      	ldrh	r3, [r3, #6]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d016      	beq.n	8008ab6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008a88:	893b      	ldrh	r3, [r7, #8]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d00e      	beq.n	8008aac <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	88da      	ldrh	r2, [r3, #6]
 8008a92:	893b      	ldrh	r3, [r7, #8]
 8008a94:	4293      	cmp	r3, r2
 8008a96:	bf28      	it	cs
 8008a98:	4613      	movcs	r3, r2
 8008a9a:	b29b      	uxth	r3, r3
 8008a9c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008a9e:	893b      	ldrh	r3, [r7, #8]
 8008aa0:	461a      	mov	r2, r3
 8008aa2:	68f9      	ldr	r1, [r7, #12]
 8008aa4:	6878      	ldr	r0, [r7, #4]
 8008aa6:	f000 fa69 	bl	8008f7c <USBD_CtlSendData>
 8008aaa:	e009      	b.n	8008ac0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008aac:	6839      	ldr	r1, [r7, #0]
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f000 f9e7 	bl	8008e82 <USBD_CtlError>
 8008ab4:	e004      	b.n	8008ac0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f000 fac1 	bl	800903e <USBD_CtlSendStatus>
 8008abc:	e000      	b.n	8008ac0 <USBD_GetDescriptor+0x2cc>
    return;
 8008abe:	bf00      	nop
  }
}
 8008ac0:	3710      	adds	r7, #16
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	bd80      	pop	{r7, pc}
 8008ac6:	bf00      	nop

08008ac8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b084      	sub	sp, #16
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
 8008ad0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	889b      	ldrh	r3, [r3, #4]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d131      	bne.n	8008b3e <USBD_SetAddress+0x76>
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	88db      	ldrh	r3, [r3, #6]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d12d      	bne.n	8008b3e <USBD_SetAddress+0x76>
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	885b      	ldrh	r3, [r3, #2]
 8008ae6:	2b7f      	cmp	r3, #127	@ 0x7f
 8008ae8:	d829      	bhi.n	8008b3e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	885b      	ldrh	r3, [r3, #2]
 8008aee:	b2db      	uxtb	r3, r3
 8008af0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008af4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008afc:	b2db      	uxtb	r3, r3
 8008afe:	2b03      	cmp	r3, #3
 8008b00:	d104      	bne.n	8008b0c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008b02:	6839      	ldr	r1, [r7, #0]
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f000 f9bc 	bl	8008e82 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b0a:	e01d      	b.n	8008b48 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	7bfa      	ldrb	r2, [r7, #15]
 8008b10:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008b14:	7bfb      	ldrb	r3, [r7, #15]
 8008b16:	4619      	mov	r1, r3
 8008b18:	6878      	ldr	r0, [r7, #4]
 8008b1a:	f000 ff15 	bl	8009948 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008b1e:	6878      	ldr	r0, [r7, #4]
 8008b20:	f000 fa8d 	bl	800903e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008b24:	7bfb      	ldrb	r3, [r7, #15]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d004      	beq.n	8008b34 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2202      	movs	r2, #2
 8008b2e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b32:	e009      	b.n	8008b48 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	2201      	movs	r2, #1
 8008b38:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b3c:	e004      	b.n	8008b48 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008b3e:	6839      	ldr	r1, [r7, #0]
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f000 f99e 	bl	8008e82 <USBD_CtlError>
  }
}
 8008b46:	bf00      	nop
 8008b48:	bf00      	nop
 8008b4a:	3710      	adds	r7, #16
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	bd80      	pop	{r7, pc}

08008b50 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b084      	sub	sp, #16
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
 8008b58:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	885b      	ldrh	r3, [r3, #2]
 8008b62:	b2da      	uxtb	r2, r3
 8008b64:	4b4e      	ldr	r3, [pc, #312]	@ (8008ca0 <USBD_SetConfig+0x150>)
 8008b66:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008b68:	4b4d      	ldr	r3, [pc, #308]	@ (8008ca0 <USBD_SetConfig+0x150>)
 8008b6a:	781b      	ldrb	r3, [r3, #0]
 8008b6c:	2b01      	cmp	r3, #1
 8008b6e:	d905      	bls.n	8008b7c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008b70:	6839      	ldr	r1, [r7, #0]
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f000 f985 	bl	8008e82 <USBD_CtlError>
    return USBD_FAIL;
 8008b78:	2303      	movs	r3, #3
 8008b7a:	e08c      	b.n	8008c96 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b82:	b2db      	uxtb	r3, r3
 8008b84:	2b02      	cmp	r3, #2
 8008b86:	d002      	beq.n	8008b8e <USBD_SetConfig+0x3e>
 8008b88:	2b03      	cmp	r3, #3
 8008b8a:	d029      	beq.n	8008be0 <USBD_SetConfig+0x90>
 8008b8c:	e075      	b.n	8008c7a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008b8e:	4b44      	ldr	r3, [pc, #272]	@ (8008ca0 <USBD_SetConfig+0x150>)
 8008b90:	781b      	ldrb	r3, [r3, #0]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d020      	beq.n	8008bd8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008b96:	4b42      	ldr	r3, [pc, #264]	@ (8008ca0 <USBD_SetConfig+0x150>)
 8008b98:	781b      	ldrb	r3, [r3, #0]
 8008b9a:	461a      	mov	r2, r3
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008ba0:	4b3f      	ldr	r3, [pc, #252]	@ (8008ca0 <USBD_SetConfig+0x150>)
 8008ba2:	781b      	ldrb	r3, [r3, #0]
 8008ba4:	4619      	mov	r1, r3
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f7fe ffcd 	bl	8007b46 <USBD_SetClassConfig>
 8008bac:	4603      	mov	r3, r0
 8008bae:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008bb0:	7bfb      	ldrb	r3, [r7, #15]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d008      	beq.n	8008bc8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008bb6:	6839      	ldr	r1, [r7, #0]
 8008bb8:	6878      	ldr	r0, [r7, #4]
 8008bba:	f000 f962 	bl	8008e82 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2202      	movs	r2, #2
 8008bc2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008bc6:	e065      	b.n	8008c94 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	f000 fa38 	bl	800903e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2203      	movs	r2, #3
 8008bd2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008bd6:	e05d      	b.n	8008c94 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f000 fa30 	bl	800903e <USBD_CtlSendStatus>
      break;
 8008bde:	e059      	b.n	8008c94 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008be0:	4b2f      	ldr	r3, [pc, #188]	@ (8008ca0 <USBD_SetConfig+0x150>)
 8008be2:	781b      	ldrb	r3, [r3, #0]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d112      	bne.n	8008c0e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2202      	movs	r2, #2
 8008bec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008bf0:	4b2b      	ldr	r3, [pc, #172]	@ (8008ca0 <USBD_SetConfig+0x150>)
 8008bf2:	781b      	ldrb	r3, [r3, #0]
 8008bf4:	461a      	mov	r2, r3
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008bfa:	4b29      	ldr	r3, [pc, #164]	@ (8008ca0 <USBD_SetConfig+0x150>)
 8008bfc:	781b      	ldrb	r3, [r3, #0]
 8008bfe:	4619      	mov	r1, r3
 8008c00:	6878      	ldr	r0, [r7, #4]
 8008c02:	f7fe ffbc 	bl	8007b7e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f000 fa19 	bl	800903e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008c0c:	e042      	b.n	8008c94 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008c0e:	4b24      	ldr	r3, [pc, #144]	@ (8008ca0 <USBD_SetConfig+0x150>)
 8008c10:	781b      	ldrb	r3, [r3, #0]
 8008c12:	461a      	mov	r2, r3
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	685b      	ldr	r3, [r3, #4]
 8008c18:	429a      	cmp	r2, r3
 8008c1a:	d02a      	beq.n	8008c72 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	685b      	ldr	r3, [r3, #4]
 8008c20:	b2db      	uxtb	r3, r3
 8008c22:	4619      	mov	r1, r3
 8008c24:	6878      	ldr	r0, [r7, #4]
 8008c26:	f7fe ffaa 	bl	8007b7e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008c2a:	4b1d      	ldr	r3, [pc, #116]	@ (8008ca0 <USBD_SetConfig+0x150>)
 8008c2c:	781b      	ldrb	r3, [r3, #0]
 8008c2e:	461a      	mov	r2, r3
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008c34:	4b1a      	ldr	r3, [pc, #104]	@ (8008ca0 <USBD_SetConfig+0x150>)
 8008c36:	781b      	ldrb	r3, [r3, #0]
 8008c38:	4619      	mov	r1, r3
 8008c3a:	6878      	ldr	r0, [r7, #4]
 8008c3c:	f7fe ff83 	bl	8007b46 <USBD_SetClassConfig>
 8008c40:	4603      	mov	r3, r0
 8008c42:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008c44:	7bfb      	ldrb	r3, [r7, #15]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d00f      	beq.n	8008c6a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008c4a:	6839      	ldr	r1, [r7, #0]
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f000 f918 	bl	8008e82 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	685b      	ldr	r3, [r3, #4]
 8008c56:	b2db      	uxtb	r3, r3
 8008c58:	4619      	mov	r1, r3
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f7fe ff8f 	bl	8007b7e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2202      	movs	r2, #2
 8008c64:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008c68:	e014      	b.n	8008c94 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f000 f9e7 	bl	800903e <USBD_CtlSendStatus>
      break;
 8008c70:	e010      	b.n	8008c94 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f000 f9e3 	bl	800903e <USBD_CtlSendStatus>
      break;
 8008c78:	e00c      	b.n	8008c94 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008c7a:	6839      	ldr	r1, [r7, #0]
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f000 f900 	bl	8008e82 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008c82:	4b07      	ldr	r3, [pc, #28]	@ (8008ca0 <USBD_SetConfig+0x150>)
 8008c84:	781b      	ldrb	r3, [r3, #0]
 8008c86:	4619      	mov	r1, r3
 8008c88:	6878      	ldr	r0, [r7, #4]
 8008c8a:	f7fe ff78 	bl	8007b7e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008c8e:	2303      	movs	r3, #3
 8008c90:	73fb      	strb	r3, [r7, #15]
      break;
 8008c92:	bf00      	nop
  }

  return ret;
 8008c94:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c96:	4618      	mov	r0, r3
 8008c98:	3710      	adds	r7, #16
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	bd80      	pop	{r7, pc}
 8008c9e:	bf00      	nop
 8008ca0:	200052c0 	.word	0x200052c0

08008ca4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b082      	sub	sp, #8
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
 8008cac:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	88db      	ldrh	r3, [r3, #6]
 8008cb2:	2b01      	cmp	r3, #1
 8008cb4:	d004      	beq.n	8008cc0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008cb6:	6839      	ldr	r1, [r7, #0]
 8008cb8:	6878      	ldr	r0, [r7, #4]
 8008cba:	f000 f8e2 	bl	8008e82 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008cbe:	e023      	b.n	8008d08 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008cc6:	b2db      	uxtb	r3, r3
 8008cc8:	2b02      	cmp	r3, #2
 8008cca:	dc02      	bgt.n	8008cd2 <USBD_GetConfig+0x2e>
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	dc03      	bgt.n	8008cd8 <USBD_GetConfig+0x34>
 8008cd0:	e015      	b.n	8008cfe <USBD_GetConfig+0x5a>
 8008cd2:	2b03      	cmp	r3, #3
 8008cd4:	d00b      	beq.n	8008cee <USBD_GetConfig+0x4a>
 8008cd6:	e012      	b.n	8008cfe <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	2200      	movs	r2, #0
 8008cdc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	3308      	adds	r3, #8
 8008ce2:	2201      	movs	r2, #1
 8008ce4:	4619      	mov	r1, r3
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f000 f948 	bl	8008f7c <USBD_CtlSendData>
        break;
 8008cec:	e00c      	b.n	8008d08 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	3304      	adds	r3, #4
 8008cf2:	2201      	movs	r2, #1
 8008cf4:	4619      	mov	r1, r3
 8008cf6:	6878      	ldr	r0, [r7, #4]
 8008cf8:	f000 f940 	bl	8008f7c <USBD_CtlSendData>
        break;
 8008cfc:	e004      	b.n	8008d08 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008cfe:	6839      	ldr	r1, [r7, #0]
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f000 f8be 	bl	8008e82 <USBD_CtlError>
        break;
 8008d06:	bf00      	nop
}
 8008d08:	bf00      	nop
 8008d0a:	3708      	adds	r7, #8
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	bd80      	pop	{r7, pc}

08008d10 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b082      	sub	sp, #8
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
 8008d18:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d20:	b2db      	uxtb	r3, r3
 8008d22:	3b01      	subs	r3, #1
 8008d24:	2b02      	cmp	r3, #2
 8008d26:	d81e      	bhi.n	8008d66 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	88db      	ldrh	r3, [r3, #6]
 8008d2c:	2b02      	cmp	r3, #2
 8008d2e:	d004      	beq.n	8008d3a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008d30:	6839      	ldr	r1, [r7, #0]
 8008d32:	6878      	ldr	r0, [r7, #4]
 8008d34:	f000 f8a5 	bl	8008e82 <USBD_CtlError>
        break;
 8008d38:	e01a      	b.n	8008d70 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2201      	movs	r2, #1
 8008d3e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d005      	beq.n	8008d56 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	68db      	ldr	r3, [r3, #12]
 8008d4e:	f043 0202 	orr.w	r2, r3, #2
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	330c      	adds	r3, #12
 8008d5a:	2202      	movs	r2, #2
 8008d5c:	4619      	mov	r1, r3
 8008d5e:	6878      	ldr	r0, [r7, #4]
 8008d60:	f000 f90c 	bl	8008f7c <USBD_CtlSendData>
      break;
 8008d64:	e004      	b.n	8008d70 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008d66:	6839      	ldr	r1, [r7, #0]
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f000 f88a 	bl	8008e82 <USBD_CtlError>
      break;
 8008d6e:	bf00      	nop
  }
}
 8008d70:	bf00      	nop
 8008d72:	3708      	adds	r7, #8
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bd80      	pop	{r7, pc}

08008d78 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b082      	sub	sp, #8
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
 8008d80:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008d82:	683b      	ldr	r3, [r7, #0]
 8008d84:	885b      	ldrh	r3, [r3, #2]
 8008d86:	2b01      	cmp	r3, #1
 8008d88:	d107      	bne.n	8008d9a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2201      	movs	r2, #1
 8008d8e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008d92:	6878      	ldr	r0, [r7, #4]
 8008d94:	f000 f953 	bl	800903e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008d98:	e013      	b.n	8008dc2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	885b      	ldrh	r3, [r3, #2]
 8008d9e:	2b02      	cmp	r3, #2
 8008da0:	d10b      	bne.n	8008dba <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	889b      	ldrh	r3, [r3, #4]
 8008da6:	0a1b      	lsrs	r3, r3, #8
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	b2da      	uxtb	r2, r3
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008db2:	6878      	ldr	r0, [r7, #4]
 8008db4:	f000 f943 	bl	800903e <USBD_CtlSendStatus>
}
 8008db8:	e003      	b.n	8008dc2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008dba:	6839      	ldr	r1, [r7, #0]
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f000 f860 	bl	8008e82 <USBD_CtlError>
}
 8008dc2:	bf00      	nop
 8008dc4:	3708      	adds	r7, #8
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}

08008dca <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008dca:	b580      	push	{r7, lr}
 8008dcc:	b082      	sub	sp, #8
 8008dce:	af00      	add	r7, sp, #0
 8008dd0:	6078      	str	r0, [r7, #4]
 8008dd2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008dda:	b2db      	uxtb	r3, r3
 8008ddc:	3b01      	subs	r3, #1
 8008dde:	2b02      	cmp	r3, #2
 8008de0:	d80b      	bhi.n	8008dfa <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	885b      	ldrh	r3, [r3, #2]
 8008de6:	2b01      	cmp	r3, #1
 8008de8:	d10c      	bne.n	8008e04 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2200      	movs	r2, #0
 8008dee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f000 f923 	bl	800903e <USBD_CtlSendStatus>
      }
      break;
 8008df8:	e004      	b.n	8008e04 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008dfa:	6839      	ldr	r1, [r7, #0]
 8008dfc:	6878      	ldr	r0, [r7, #4]
 8008dfe:	f000 f840 	bl	8008e82 <USBD_CtlError>
      break;
 8008e02:	e000      	b.n	8008e06 <USBD_ClrFeature+0x3c>
      break;
 8008e04:	bf00      	nop
  }
}
 8008e06:	bf00      	nop
 8008e08:	3708      	adds	r7, #8
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}

08008e0e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008e0e:	b580      	push	{r7, lr}
 8008e10:	b084      	sub	sp, #16
 8008e12:	af00      	add	r7, sp, #0
 8008e14:	6078      	str	r0, [r7, #4]
 8008e16:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	781a      	ldrb	r2, [r3, #0]
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	3301      	adds	r3, #1
 8008e28:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	781a      	ldrb	r2, [r3, #0]
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	3301      	adds	r3, #1
 8008e36:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008e38:	68f8      	ldr	r0, [r7, #12]
 8008e3a:	f7ff fa3d 	bl	80082b8 <SWAPBYTE>
 8008e3e:	4603      	mov	r3, r0
 8008e40:	461a      	mov	r2, r3
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	3301      	adds	r3, #1
 8008e4a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	3301      	adds	r3, #1
 8008e50:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008e52:	68f8      	ldr	r0, [r7, #12]
 8008e54:	f7ff fa30 	bl	80082b8 <SWAPBYTE>
 8008e58:	4603      	mov	r3, r0
 8008e5a:	461a      	mov	r2, r3
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	3301      	adds	r3, #1
 8008e64:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	3301      	adds	r3, #1
 8008e6a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008e6c:	68f8      	ldr	r0, [r7, #12]
 8008e6e:	f7ff fa23 	bl	80082b8 <SWAPBYTE>
 8008e72:	4603      	mov	r3, r0
 8008e74:	461a      	mov	r2, r3
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	80da      	strh	r2, [r3, #6]
}
 8008e7a:	bf00      	nop
 8008e7c:	3710      	adds	r7, #16
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	bd80      	pop	{r7, pc}

08008e82 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e82:	b580      	push	{r7, lr}
 8008e84:	b082      	sub	sp, #8
 8008e86:	af00      	add	r7, sp, #0
 8008e88:	6078      	str	r0, [r7, #4]
 8008e8a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008e8c:	2180      	movs	r1, #128	@ 0x80
 8008e8e:	6878      	ldr	r0, [r7, #4]
 8008e90:	f000 fcf0 	bl	8009874 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008e94:	2100      	movs	r1, #0
 8008e96:	6878      	ldr	r0, [r7, #4]
 8008e98:	f000 fcec 	bl	8009874 <USBD_LL_StallEP>
}
 8008e9c:	bf00      	nop
 8008e9e:	3708      	adds	r7, #8
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	bd80      	pop	{r7, pc}

08008ea4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b086      	sub	sp, #24
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	60f8      	str	r0, [r7, #12]
 8008eac:	60b9      	str	r1, [r7, #8]
 8008eae:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d042      	beq.n	8008f40 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008ebe:	6938      	ldr	r0, [r7, #16]
 8008ec0:	f000 f842 	bl	8008f48 <USBD_GetLen>
 8008ec4:	4603      	mov	r3, r0
 8008ec6:	3301      	adds	r3, #1
 8008ec8:	005b      	lsls	r3, r3, #1
 8008eca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ece:	d808      	bhi.n	8008ee2 <USBD_GetString+0x3e>
 8008ed0:	6938      	ldr	r0, [r7, #16]
 8008ed2:	f000 f839 	bl	8008f48 <USBD_GetLen>
 8008ed6:	4603      	mov	r3, r0
 8008ed8:	3301      	adds	r3, #1
 8008eda:	b29b      	uxth	r3, r3
 8008edc:	005b      	lsls	r3, r3, #1
 8008ede:	b29a      	uxth	r2, r3
 8008ee0:	e001      	b.n	8008ee6 <USBD_GetString+0x42>
 8008ee2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008eea:	7dfb      	ldrb	r3, [r7, #23]
 8008eec:	68ba      	ldr	r2, [r7, #8]
 8008eee:	4413      	add	r3, r2
 8008ef0:	687a      	ldr	r2, [r7, #4]
 8008ef2:	7812      	ldrb	r2, [r2, #0]
 8008ef4:	701a      	strb	r2, [r3, #0]
  idx++;
 8008ef6:	7dfb      	ldrb	r3, [r7, #23]
 8008ef8:	3301      	adds	r3, #1
 8008efa:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008efc:	7dfb      	ldrb	r3, [r7, #23]
 8008efe:	68ba      	ldr	r2, [r7, #8]
 8008f00:	4413      	add	r3, r2
 8008f02:	2203      	movs	r2, #3
 8008f04:	701a      	strb	r2, [r3, #0]
  idx++;
 8008f06:	7dfb      	ldrb	r3, [r7, #23]
 8008f08:	3301      	adds	r3, #1
 8008f0a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008f0c:	e013      	b.n	8008f36 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008f0e:	7dfb      	ldrb	r3, [r7, #23]
 8008f10:	68ba      	ldr	r2, [r7, #8]
 8008f12:	4413      	add	r3, r2
 8008f14:	693a      	ldr	r2, [r7, #16]
 8008f16:	7812      	ldrb	r2, [r2, #0]
 8008f18:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008f1a:	693b      	ldr	r3, [r7, #16]
 8008f1c:	3301      	adds	r3, #1
 8008f1e:	613b      	str	r3, [r7, #16]
    idx++;
 8008f20:	7dfb      	ldrb	r3, [r7, #23]
 8008f22:	3301      	adds	r3, #1
 8008f24:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008f26:	7dfb      	ldrb	r3, [r7, #23]
 8008f28:	68ba      	ldr	r2, [r7, #8]
 8008f2a:	4413      	add	r3, r2
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	701a      	strb	r2, [r3, #0]
    idx++;
 8008f30:	7dfb      	ldrb	r3, [r7, #23]
 8008f32:	3301      	adds	r3, #1
 8008f34:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008f36:	693b      	ldr	r3, [r7, #16]
 8008f38:	781b      	ldrb	r3, [r3, #0]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d1e7      	bne.n	8008f0e <USBD_GetString+0x6a>
 8008f3e:	e000      	b.n	8008f42 <USBD_GetString+0x9e>
    return;
 8008f40:	bf00      	nop
  }
}
 8008f42:	3718      	adds	r7, #24
 8008f44:	46bd      	mov	sp, r7
 8008f46:	bd80      	pop	{r7, pc}

08008f48 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008f48:	b480      	push	{r7}
 8008f4a:	b085      	sub	sp, #20
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008f50:	2300      	movs	r3, #0
 8008f52:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008f58:	e005      	b.n	8008f66 <USBD_GetLen+0x1e>
  {
    len++;
 8008f5a:	7bfb      	ldrb	r3, [r7, #15]
 8008f5c:	3301      	adds	r3, #1
 8008f5e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	3301      	adds	r3, #1
 8008f64:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	781b      	ldrb	r3, [r3, #0]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d1f5      	bne.n	8008f5a <USBD_GetLen+0x12>
  }

  return len;
 8008f6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f70:	4618      	mov	r0, r3
 8008f72:	3714      	adds	r7, #20
 8008f74:	46bd      	mov	sp, r7
 8008f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7a:	4770      	bx	lr

08008f7c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b084      	sub	sp, #16
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	60f8      	str	r0, [r7, #12]
 8008f84:	60b9      	str	r1, [r7, #8]
 8008f86:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	2202      	movs	r2, #2
 8008f8c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	687a      	ldr	r2, [r7, #4]
 8008f94:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	68ba      	ldr	r2, [r7, #8]
 8008f9a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	687a      	ldr	r2, [r7, #4]
 8008fa0:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	68ba      	ldr	r2, [r7, #8]
 8008fa6:	2100      	movs	r1, #0
 8008fa8:	68f8      	ldr	r0, [r7, #12]
 8008faa:	f000 fcec 	bl	8009986 <USBD_LL_Transmit>

  return USBD_OK;
 8008fae:	2300      	movs	r3, #0
}
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	3710      	adds	r7, #16
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	bd80      	pop	{r7, pc}

08008fb8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b084      	sub	sp, #16
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	60f8      	str	r0, [r7, #12]
 8008fc0:	60b9      	str	r1, [r7, #8]
 8008fc2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	68ba      	ldr	r2, [r7, #8]
 8008fc8:	2100      	movs	r1, #0
 8008fca:	68f8      	ldr	r0, [r7, #12]
 8008fcc:	f000 fcdb 	bl	8009986 <USBD_LL_Transmit>

  return USBD_OK;
 8008fd0:	2300      	movs	r3, #0
}
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	3710      	adds	r7, #16
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	bd80      	pop	{r7, pc}

08008fda <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008fda:	b580      	push	{r7, lr}
 8008fdc:	b084      	sub	sp, #16
 8008fde:	af00      	add	r7, sp, #0
 8008fe0:	60f8      	str	r0, [r7, #12]
 8008fe2:	60b9      	str	r1, [r7, #8]
 8008fe4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	2203      	movs	r2, #3
 8008fea:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	687a      	ldr	r2, [r7, #4]
 8008ff2:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	68ba      	ldr	r2, [r7, #8]
 8008ffa:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	687a      	ldr	r2, [r7, #4]
 8009002:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	68ba      	ldr	r2, [r7, #8]
 800900a:	2100      	movs	r1, #0
 800900c:	68f8      	ldr	r0, [r7, #12]
 800900e:	f000 fcdb 	bl	80099c8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009012:	2300      	movs	r3, #0
}
 8009014:	4618      	mov	r0, r3
 8009016:	3710      	adds	r7, #16
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}

0800901c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b084      	sub	sp, #16
 8009020:	af00      	add	r7, sp, #0
 8009022:	60f8      	str	r0, [r7, #12]
 8009024:	60b9      	str	r1, [r7, #8]
 8009026:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	68ba      	ldr	r2, [r7, #8]
 800902c:	2100      	movs	r1, #0
 800902e:	68f8      	ldr	r0, [r7, #12]
 8009030:	f000 fcca 	bl	80099c8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009034:	2300      	movs	r3, #0
}
 8009036:	4618      	mov	r0, r3
 8009038:	3710      	adds	r7, #16
 800903a:	46bd      	mov	sp, r7
 800903c:	bd80      	pop	{r7, pc}

0800903e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800903e:	b580      	push	{r7, lr}
 8009040:	b082      	sub	sp, #8
 8009042:	af00      	add	r7, sp, #0
 8009044:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2204      	movs	r2, #4
 800904a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800904e:	2300      	movs	r3, #0
 8009050:	2200      	movs	r2, #0
 8009052:	2100      	movs	r1, #0
 8009054:	6878      	ldr	r0, [r7, #4]
 8009056:	f000 fc96 	bl	8009986 <USBD_LL_Transmit>

  return USBD_OK;
 800905a:	2300      	movs	r3, #0
}
 800905c:	4618      	mov	r0, r3
 800905e:	3708      	adds	r7, #8
 8009060:	46bd      	mov	sp, r7
 8009062:	bd80      	pop	{r7, pc}

08009064 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b082      	sub	sp, #8
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2205      	movs	r2, #5
 8009070:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009074:	2300      	movs	r3, #0
 8009076:	2200      	movs	r2, #0
 8009078:	2100      	movs	r1, #0
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f000 fca4 	bl	80099c8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009080:	2300      	movs	r3, #0
}
 8009082:	4618      	mov	r0, r3
 8009084:	3708      	adds	r7, #8
 8009086:	46bd      	mov	sp, r7
 8009088:	bd80      	pop	{r7, pc}
	...

0800908c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800908c:	b580      	push	{r7, lr}
 800908e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009090:	2200      	movs	r2, #0
 8009092:	4912      	ldr	r1, [pc, #72]	@ (80090dc <MX_USB_DEVICE_Init+0x50>)
 8009094:	4812      	ldr	r0, [pc, #72]	@ (80090e0 <MX_USB_DEVICE_Init+0x54>)
 8009096:	f7fe fcd9 	bl	8007a4c <USBD_Init>
 800909a:	4603      	mov	r3, r0
 800909c:	2b00      	cmp	r3, #0
 800909e:	d001      	beq.n	80090a4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80090a0:	f7f8 f862 	bl	8001168 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80090a4:	490f      	ldr	r1, [pc, #60]	@ (80090e4 <MX_USB_DEVICE_Init+0x58>)
 80090a6:	480e      	ldr	r0, [pc, #56]	@ (80090e0 <MX_USB_DEVICE_Init+0x54>)
 80090a8:	f7fe fd00 	bl	8007aac <USBD_RegisterClass>
 80090ac:	4603      	mov	r3, r0
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d001      	beq.n	80090b6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80090b2:	f7f8 f859 	bl	8001168 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80090b6:	490c      	ldr	r1, [pc, #48]	@ (80090e8 <MX_USB_DEVICE_Init+0x5c>)
 80090b8:	4809      	ldr	r0, [pc, #36]	@ (80090e0 <MX_USB_DEVICE_Init+0x54>)
 80090ba:	f7fe fbf7 	bl	80078ac <USBD_CDC_RegisterInterface>
 80090be:	4603      	mov	r3, r0
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d001      	beq.n	80090c8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80090c4:	f7f8 f850 	bl	8001168 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80090c8:	4805      	ldr	r0, [pc, #20]	@ (80090e0 <MX_USB_DEVICE_Init+0x54>)
 80090ca:	f7fe fd25 	bl	8007b18 <USBD_Start>
 80090ce:	4603      	mov	r3, r0
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d001      	beq.n	80090d8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80090d4:	f7f8 f848 	bl	8001168 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80090d8:	bf00      	nop
 80090da:	bd80      	pop	{r7, pc}
 80090dc:	200000b0 	.word	0x200000b0
 80090e0:	200052c4 	.word	0x200052c4
 80090e4:	2000001c 	.word	0x2000001c
 80090e8:	2000009c 	.word	0x2000009c

080090ec <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80090ec:	b580      	push	{r7, lr}
 80090ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80090f0:	2200      	movs	r2, #0
 80090f2:	4905      	ldr	r1, [pc, #20]	@ (8009108 <CDC_Init_FS+0x1c>)
 80090f4:	4805      	ldr	r0, [pc, #20]	@ (800910c <CDC_Init_FS+0x20>)
 80090f6:	f7fe fbf3 	bl	80078e0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80090fa:	4905      	ldr	r1, [pc, #20]	@ (8009110 <CDC_Init_FS+0x24>)
 80090fc:	4803      	ldr	r0, [pc, #12]	@ (800910c <CDC_Init_FS+0x20>)
 80090fe:	f7fe fc11 	bl	8007924 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009102:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009104:	4618      	mov	r0, r3
 8009106:	bd80      	pop	{r7, pc}
 8009108:	20005da0 	.word	0x20005da0
 800910c:	200052c4 	.word	0x200052c4
 8009110:	200055a0 	.word	0x200055a0

08009114 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009114:	b480      	push	{r7}
 8009116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009118:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800911a:	4618      	mov	r0, r3
 800911c:	46bd      	mov	sp, r7
 800911e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009122:	4770      	bx	lr

08009124 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009124:	b480      	push	{r7}
 8009126:	b083      	sub	sp, #12
 8009128:	af00      	add	r7, sp, #0
 800912a:	4603      	mov	r3, r0
 800912c:	6039      	str	r1, [r7, #0]
 800912e:	71fb      	strb	r3, [r7, #7]
 8009130:	4613      	mov	r3, r2
 8009132:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009134:	79fb      	ldrb	r3, [r7, #7]
 8009136:	2b23      	cmp	r3, #35	@ 0x23
 8009138:	d84a      	bhi.n	80091d0 <CDC_Control_FS+0xac>
 800913a:	a201      	add	r2, pc, #4	@ (adr r2, 8009140 <CDC_Control_FS+0x1c>)
 800913c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009140:	080091d1 	.word	0x080091d1
 8009144:	080091d1 	.word	0x080091d1
 8009148:	080091d1 	.word	0x080091d1
 800914c:	080091d1 	.word	0x080091d1
 8009150:	080091d1 	.word	0x080091d1
 8009154:	080091d1 	.word	0x080091d1
 8009158:	080091d1 	.word	0x080091d1
 800915c:	080091d1 	.word	0x080091d1
 8009160:	080091d1 	.word	0x080091d1
 8009164:	080091d1 	.word	0x080091d1
 8009168:	080091d1 	.word	0x080091d1
 800916c:	080091d1 	.word	0x080091d1
 8009170:	080091d1 	.word	0x080091d1
 8009174:	080091d1 	.word	0x080091d1
 8009178:	080091d1 	.word	0x080091d1
 800917c:	080091d1 	.word	0x080091d1
 8009180:	080091d1 	.word	0x080091d1
 8009184:	080091d1 	.word	0x080091d1
 8009188:	080091d1 	.word	0x080091d1
 800918c:	080091d1 	.word	0x080091d1
 8009190:	080091d1 	.word	0x080091d1
 8009194:	080091d1 	.word	0x080091d1
 8009198:	080091d1 	.word	0x080091d1
 800919c:	080091d1 	.word	0x080091d1
 80091a0:	080091d1 	.word	0x080091d1
 80091a4:	080091d1 	.word	0x080091d1
 80091a8:	080091d1 	.word	0x080091d1
 80091ac:	080091d1 	.word	0x080091d1
 80091b0:	080091d1 	.word	0x080091d1
 80091b4:	080091d1 	.word	0x080091d1
 80091b8:	080091d1 	.word	0x080091d1
 80091bc:	080091d1 	.word	0x080091d1
 80091c0:	080091d1 	.word	0x080091d1
 80091c4:	080091d1 	.word	0x080091d1
 80091c8:	080091d1 	.word	0x080091d1
 80091cc:	080091d1 	.word	0x080091d1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80091d0:	bf00      	nop
  }

  return (USBD_OK);
 80091d2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80091d4:	4618      	mov	r0, r3
 80091d6:	370c      	adds	r7, #12
 80091d8:	46bd      	mov	sp, r7
 80091da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091de:	4770      	bx	lr

080091e0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b082      	sub	sp, #8
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
 80091e8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	usb_transport_rx_callback(Buf, *Len);  // ← ADDED
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	4619      	mov	r1, r3
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	f7f8 fb61 	bl	80018b8 <usb_transport_rx_callback>

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80091f6:	6879      	ldr	r1, [r7, #4]
 80091f8:	4805      	ldr	r0, [pc, #20]	@ (8009210 <CDC_Receive_FS+0x30>)
 80091fa:	f7fe fb93 	bl	8007924 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80091fe:	4804      	ldr	r0, [pc, #16]	@ (8009210 <CDC_Receive_FS+0x30>)
 8009200:	f7fe fbee 	bl	80079e0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009204:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009206:	4618      	mov	r0, r3
 8009208:	3708      	adds	r7, #8
 800920a:	46bd      	mov	sp, r7
 800920c:	bd80      	pop	{r7, pc}
 800920e:	bf00      	nop
 8009210:	200052c4 	.word	0x200052c4

08009214 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b084      	sub	sp, #16
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
 800921c:	460b      	mov	r3, r1
 800921e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009220:	2300      	movs	r3, #0
 8009222:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009224:	4b0d      	ldr	r3, [pc, #52]	@ (800925c <CDC_Transmit_FS+0x48>)
 8009226:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800922a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800922c:	68bb      	ldr	r3, [r7, #8]
 800922e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009232:	2b00      	cmp	r3, #0
 8009234:	d001      	beq.n	800923a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009236:	2301      	movs	r3, #1
 8009238:	e00b      	b.n	8009252 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800923a:	887b      	ldrh	r3, [r7, #2]
 800923c:	461a      	mov	r2, r3
 800923e:	6879      	ldr	r1, [r7, #4]
 8009240:	4806      	ldr	r0, [pc, #24]	@ (800925c <CDC_Transmit_FS+0x48>)
 8009242:	f7fe fb4d 	bl	80078e0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009246:	4805      	ldr	r0, [pc, #20]	@ (800925c <CDC_Transmit_FS+0x48>)
 8009248:	f7fe fb8a 	bl	8007960 <USBD_CDC_TransmitPacket>
 800924c:	4603      	mov	r3, r0
 800924e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009250:	7bfb      	ldrb	r3, [r7, #15]
}
 8009252:	4618      	mov	r0, r3
 8009254:	3710      	adds	r7, #16
 8009256:	46bd      	mov	sp, r7
 8009258:	bd80      	pop	{r7, pc}
 800925a:	bf00      	nop
 800925c:	200052c4 	.word	0x200052c4

08009260 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b086      	sub	sp, #24
 8009264:	af00      	add	r7, sp, #0
 8009266:	60f8      	str	r0, [r7, #12]
 8009268:	60b9      	str	r1, [r7, #8]
 800926a:	4613      	mov	r3, r2
 800926c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800926e:	2300      	movs	r3, #0
 8009270:	75fb      	strb	r3, [r7, #23]
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);

  // Notify transport layer that transmission is complete
    usb_transport_tx_complete_callback();  // ← ADD THIS LINE
 8009272:	f7f8 fb83 	bl	800197c <usb_transport_tx_complete_callback>
  /* USER CODE END 13 */
  return result;
 8009276:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800927a:	4618      	mov	r0, r3
 800927c:	3718      	adds	r7, #24
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}
	...

08009284 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009284:	b480      	push	{r7}
 8009286:	b083      	sub	sp, #12
 8009288:	af00      	add	r7, sp, #0
 800928a:	4603      	mov	r3, r0
 800928c:	6039      	str	r1, [r7, #0]
 800928e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009290:	683b      	ldr	r3, [r7, #0]
 8009292:	2212      	movs	r2, #18
 8009294:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009296:	4b03      	ldr	r3, [pc, #12]	@ (80092a4 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009298:	4618      	mov	r0, r3
 800929a:	370c      	adds	r7, #12
 800929c:	46bd      	mov	sp, r7
 800929e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a2:	4770      	bx	lr
 80092a4:	200000cc 	.word	0x200000cc

080092a8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80092a8:	b480      	push	{r7}
 80092aa:	b083      	sub	sp, #12
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	4603      	mov	r3, r0
 80092b0:	6039      	str	r1, [r7, #0]
 80092b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	2204      	movs	r2, #4
 80092b8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80092ba:	4b03      	ldr	r3, [pc, #12]	@ (80092c8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80092bc:	4618      	mov	r0, r3
 80092be:	370c      	adds	r7, #12
 80092c0:	46bd      	mov	sp, r7
 80092c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c6:	4770      	bx	lr
 80092c8:	200000e0 	.word	0x200000e0

080092cc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80092cc:	b580      	push	{r7, lr}
 80092ce:	b082      	sub	sp, #8
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	4603      	mov	r3, r0
 80092d4:	6039      	str	r1, [r7, #0]
 80092d6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80092d8:	79fb      	ldrb	r3, [r7, #7]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d105      	bne.n	80092ea <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80092de:	683a      	ldr	r2, [r7, #0]
 80092e0:	4907      	ldr	r1, [pc, #28]	@ (8009300 <USBD_FS_ProductStrDescriptor+0x34>)
 80092e2:	4808      	ldr	r0, [pc, #32]	@ (8009304 <USBD_FS_ProductStrDescriptor+0x38>)
 80092e4:	f7ff fdde 	bl	8008ea4 <USBD_GetString>
 80092e8:	e004      	b.n	80092f4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80092ea:	683a      	ldr	r2, [r7, #0]
 80092ec:	4904      	ldr	r1, [pc, #16]	@ (8009300 <USBD_FS_ProductStrDescriptor+0x34>)
 80092ee:	4805      	ldr	r0, [pc, #20]	@ (8009304 <USBD_FS_ProductStrDescriptor+0x38>)
 80092f0:	f7ff fdd8 	bl	8008ea4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80092f4:	4b02      	ldr	r3, [pc, #8]	@ (8009300 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80092f6:	4618      	mov	r0, r3
 80092f8:	3708      	adds	r7, #8
 80092fa:	46bd      	mov	sp, r7
 80092fc:	bd80      	pop	{r7, pc}
 80092fe:	bf00      	nop
 8009300:	20009da0 	.word	0x20009da0
 8009304:	0800a6dc 	.word	0x0800a6dc

08009308 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009308:	b580      	push	{r7, lr}
 800930a:	b082      	sub	sp, #8
 800930c:	af00      	add	r7, sp, #0
 800930e:	4603      	mov	r3, r0
 8009310:	6039      	str	r1, [r7, #0]
 8009312:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009314:	683a      	ldr	r2, [r7, #0]
 8009316:	4904      	ldr	r1, [pc, #16]	@ (8009328 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009318:	4804      	ldr	r0, [pc, #16]	@ (800932c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800931a:	f7ff fdc3 	bl	8008ea4 <USBD_GetString>
  return USBD_StrDesc;
 800931e:	4b02      	ldr	r3, [pc, #8]	@ (8009328 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009320:	4618      	mov	r0, r3
 8009322:	3708      	adds	r7, #8
 8009324:	46bd      	mov	sp, r7
 8009326:	bd80      	pop	{r7, pc}
 8009328:	20009da0 	.word	0x20009da0
 800932c:	0800a6f4 	.word	0x0800a6f4

08009330 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b082      	sub	sp, #8
 8009334:	af00      	add	r7, sp, #0
 8009336:	4603      	mov	r3, r0
 8009338:	6039      	str	r1, [r7, #0]
 800933a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800933c:	683b      	ldr	r3, [r7, #0]
 800933e:	221a      	movs	r2, #26
 8009340:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009342:	f000 f843 	bl	80093cc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009346:	4b02      	ldr	r3, [pc, #8]	@ (8009350 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009348:	4618      	mov	r0, r3
 800934a:	3708      	adds	r7, #8
 800934c:	46bd      	mov	sp, r7
 800934e:	bd80      	pop	{r7, pc}
 8009350:	200000e4 	.word	0x200000e4

08009354 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b082      	sub	sp, #8
 8009358:	af00      	add	r7, sp, #0
 800935a:	4603      	mov	r3, r0
 800935c:	6039      	str	r1, [r7, #0]
 800935e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009360:	79fb      	ldrb	r3, [r7, #7]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d105      	bne.n	8009372 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009366:	683a      	ldr	r2, [r7, #0]
 8009368:	4907      	ldr	r1, [pc, #28]	@ (8009388 <USBD_FS_ConfigStrDescriptor+0x34>)
 800936a:	4808      	ldr	r0, [pc, #32]	@ (800938c <USBD_FS_ConfigStrDescriptor+0x38>)
 800936c:	f7ff fd9a 	bl	8008ea4 <USBD_GetString>
 8009370:	e004      	b.n	800937c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009372:	683a      	ldr	r2, [r7, #0]
 8009374:	4904      	ldr	r1, [pc, #16]	@ (8009388 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009376:	4805      	ldr	r0, [pc, #20]	@ (800938c <USBD_FS_ConfigStrDescriptor+0x38>)
 8009378:	f7ff fd94 	bl	8008ea4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800937c:	4b02      	ldr	r3, [pc, #8]	@ (8009388 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800937e:	4618      	mov	r0, r3
 8009380:	3708      	adds	r7, #8
 8009382:	46bd      	mov	sp, r7
 8009384:	bd80      	pop	{r7, pc}
 8009386:	bf00      	nop
 8009388:	20009da0 	.word	0x20009da0
 800938c:	0800a708 	.word	0x0800a708

08009390 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b082      	sub	sp, #8
 8009394:	af00      	add	r7, sp, #0
 8009396:	4603      	mov	r3, r0
 8009398:	6039      	str	r1, [r7, #0]
 800939a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800939c:	79fb      	ldrb	r3, [r7, #7]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d105      	bne.n	80093ae <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80093a2:	683a      	ldr	r2, [r7, #0]
 80093a4:	4907      	ldr	r1, [pc, #28]	@ (80093c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80093a6:	4808      	ldr	r0, [pc, #32]	@ (80093c8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80093a8:	f7ff fd7c 	bl	8008ea4 <USBD_GetString>
 80093ac:	e004      	b.n	80093b8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80093ae:	683a      	ldr	r2, [r7, #0]
 80093b0:	4904      	ldr	r1, [pc, #16]	@ (80093c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80093b2:	4805      	ldr	r0, [pc, #20]	@ (80093c8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80093b4:	f7ff fd76 	bl	8008ea4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80093b8:	4b02      	ldr	r3, [pc, #8]	@ (80093c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80093ba:	4618      	mov	r0, r3
 80093bc:	3708      	adds	r7, #8
 80093be:	46bd      	mov	sp, r7
 80093c0:	bd80      	pop	{r7, pc}
 80093c2:	bf00      	nop
 80093c4:	20009da0 	.word	0x20009da0
 80093c8:	0800a714 	.word	0x0800a714

080093cc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b084      	sub	sp, #16
 80093d0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80093d2:	4b0f      	ldr	r3, [pc, #60]	@ (8009410 <Get_SerialNum+0x44>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80093d8:	4b0e      	ldr	r3, [pc, #56]	@ (8009414 <Get_SerialNum+0x48>)
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80093de:	4b0e      	ldr	r3, [pc, #56]	@ (8009418 <Get_SerialNum+0x4c>)
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80093e4:	68fa      	ldr	r2, [r7, #12]
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	4413      	add	r3, r2
 80093ea:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d009      	beq.n	8009406 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80093f2:	2208      	movs	r2, #8
 80093f4:	4909      	ldr	r1, [pc, #36]	@ (800941c <Get_SerialNum+0x50>)
 80093f6:	68f8      	ldr	r0, [r7, #12]
 80093f8:	f000 f814 	bl	8009424 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80093fc:	2204      	movs	r2, #4
 80093fe:	4908      	ldr	r1, [pc, #32]	@ (8009420 <Get_SerialNum+0x54>)
 8009400:	68b8      	ldr	r0, [r7, #8]
 8009402:	f000 f80f 	bl	8009424 <IntToUnicode>
  }
}
 8009406:	bf00      	nop
 8009408:	3710      	adds	r7, #16
 800940a:	46bd      	mov	sp, r7
 800940c:	bd80      	pop	{r7, pc}
 800940e:	bf00      	nop
 8009410:	1fff7a10 	.word	0x1fff7a10
 8009414:	1fff7a14 	.word	0x1fff7a14
 8009418:	1fff7a18 	.word	0x1fff7a18
 800941c:	200000e6 	.word	0x200000e6
 8009420:	200000f6 	.word	0x200000f6

08009424 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009424:	b480      	push	{r7}
 8009426:	b087      	sub	sp, #28
 8009428:	af00      	add	r7, sp, #0
 800942a:	60f8      	str	r0, [r7, #12]
 800942c:	60b9      	str	r1, [r7, #8]
 800942e:	4613      	mov	r3, r2
 8009430:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009432:	2300      	movs	r3, #0
 8009434:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009436:	2300      	movs	r3, #0
 8009438:	75fb      	strb	r3, [r7, #23]
 800943a:	e027      	b.n	800948c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	0f1b      	lsrs	r3, r3, #28
 8009440:	2b09      	cmp	r3, #9
 8009442:	d80b      	bhi.n	800945c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	0f1b      	lsrs	r3, r3, #28
 8009448:	b2da      	uxtb	r2, r3
 800944a:	7dfb      	ldrb	r3, [r7, #23]
 800944c:	005b      	lsls	r3, r3, #1
 800944e:	4619      	mov	r1, r3
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	440b      	add	r3, r1
 8009454:	3230      	adds	r2, #48	@ 0x30
 8009456:	b2d2      	uxtb	r2, r2
 8009458:	701a      	strb	r2, [r3, #0]
 800945a:	e00a      	b.n	8009472 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	0f1b      	lsrs	r3, r3, #28
 8009460:	b2da      	uxtb	r2, r3
 8009462:	7dfb      	ldrb	r3, [r7, #23]
 8009464:	005b      	lsls	r3, r3, #1
 8009466:	4619      	mov	r1, r3
 8009468:	68bb      	ldr	r3, [r7, #8]
 800946a:	440b      	add	r3, r1
 800946c:	3237      	adds	r2, #55	@ 0x37
 800946e:	b2d2      	uxtb	r2, r2
 8009470:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	011b      	lsls	r3, r3, #4
 8009476:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009478:	7dfb      	ldrb	r3, [r7, #23]
 800947a:	005b      	lsls	r3, r3, #1
 800947c:	3301      	adds	r3, #1
 800947e:	68ba      	ldr	r2, [r7, #8]
 8009480:	4413      	add	r3, r2
 8009482:	2200      	movs	r2, #0
 8009484:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009486:	7dfb      	ldrb	r3, [r7, #23]
 8009488:	3301      	adds	r3, #1
 800948a:	75fb      	strb	r3, [r7, #23]
 800948c:	7dfa      	ldrb	r2, [r7, #23]
 800948e:	79fb      	ldrb	r3, [r7, #7]
 8009490:	429a      	cmp	r2, r3
 8009492:	d3d3      	bcc.n	800943c <IntToUnicode+0x18>
  }
}
 8009494:	bf00      	nop
 8009496:	bf00      	nop
 8009498:	371c      	adds	r7, #28
 800949a:	46bd      	mov	sp, r7
 800949c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a0:	4770      	bx	lr
	...

080094a4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b08a      	sub	sp, #40	@ 0x28
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80094ac:	f107 0314 	add.w	r3, r7, #20
 80094b0:	2200      	movs	r2, #0
 80094b2:	601a      	str	r2, [r3, #0]
 80094b4:	605a      	str	r2, [r3, #4]
 80094b6:	609a      	str	r2, [r3, #8]
 80094b8:	60da      	str	r2, [r3, #12]
 80094ba:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80094c4:	d13a      	bne.n	800953c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80094c6:	2300      	movs	r3, #0
 80094c8:	613b      	str	r3, [r7, #16]
 80094ca:	4b1e      	ldr	r3, [pc, #120]	@ (8009544 <HAL_PCD_MspInit+0xa0>)
 80094cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094ce:	4a1d      	ldr	r2, [pc, #116]	@ (8009544 <HAL_PCD_MspInit+0xa0>)
 80094d0:	f043 0301 	orr.w	r3, r3, #1
 80094d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80094d6:	4b1b      	ldr	r3, [pc, #108]	@ (8009544 <HAL_PCD_MspInit+0xa0>)
 80094d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094da:	f003 0301 	and.w	r3, r3, #1
 80094de:	613b      	str	r3, [r7, #16]
 80094e0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80094e2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80094e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094e8:	2302      	movs	r3, #2
 80094ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094ec:	2300      	movs	r3, #0
 80094ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80094f0:	2303      	movs	r3, #3
 80094f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80094f4:	230a      	movs	r3, #10
 80094f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80094f8:	f107 0314 	add.w	r3, r7, #20
 80094fc:	4619      	mov	r1, r3
 80094fe:	4812      	ldr	r0, [pc, #72]	@ (8009548 <HAL_PCD_MspInit+0xa4>)
 8009500:	f7f9 fb8c 	bl	8002c1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009504:	4b0f      	ldr	r3, [pc, #60]	@ (8009544 <HAL_PCD_MspInit+0xa0>)
 8009506:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009508:	4a0e      	ldr	r2, [pc, #56]	@ (8009544 <HAL_PCD_MspInit+0xa0>)
 800950a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800950e:	6353      	str	r3, [r2, #52]	@ 0x34
 8009510:	2300      	movs	r3, #0
 8009512:	60fb      	str	r3, [r7, #12]
 8009514:	4b0b      	ldr	r3, [pc, #44]	@ (8009544 <HAL_PCD_MspInit+0xa0>)
 8009516:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009518:	4a0a      	ldr	r2, [pc, #40]	@ (8009544 <HAL_PCD_MspInit+0xa0>)
 800951a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800951e:	6453      	str	r3, [r2, #68]	@ 0x44
 8009520:	4b08      	ldr	r3, [pc, #32]	@ (8009544 <HAL_PCD_MspInit+0xa0>)
 8009522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009524:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009528:	60fb      	str	r3, [r7, #12]
 800952a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800952c:	2200      	movs	r2, #0
 800952e:	2100      	movs	r1, #0
 8009530:	2043      	movs	r0, #67	@ 0x43
 8009532:	f7f8 ffcc 	bl	80024ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009536:	2043      	movs	r0, #67	@ 0x43
 8009538:	f7f8 ffe5 	bl	8002506 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800953c:	bf00      	nop
 800953e:	3728      	adds	r7, #40	@ 0x28
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}
 8009544:	40023800 	.word	0x40023800
 8009548:	40020000 	.word	0x40020000

0800954c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b082      	sub	sp, #8
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009560:	4619      	mov	r1, r3
 8009562:	4610      	mov	r0, r2
 8009564:	f7fe fb25 	bl	8007bb2 <USBD_LL_SetupStage>
}
 8009568:	bf00      	nop
 800956a:	3708      	adds	r7, #8
 800956c:	46bd      	mov	sp, r7
 800956e:	bd80      	pop	{r7, pc}

08009570 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b082      	sub	sp, #8
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
 8009578:	460b      	mov	r3, r1
 800957a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009582:	78fa      	ldrb	r2, [r7, #3]
 8009584:	6879      	ldr	r1, [r7, #4]
 8009586:	4613      	mov	r3, r2
 8009588:	00db      	lsls	r3, r3, #3
 800958a:	4413      	add	r3, r2
 800958c:	009b      	lsls	r3, r3, #2
 800958e:	440b      	add	r3, r1
 8009590:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009594:	681a      	ldr	r2, [r3, #0]
 8009596:	78fb      	ldrb	r3, [r7, #3]
 8009598:	4619      	mov	r1, r3
 800959a:	f7fe fb5f 	bl	8007c5c <USBD_LL_DataOutStage>
}
 800959e:	bf00      	nop
 80095a0:	3708      	adds	r7, #8
 80095a2:	46bd      	mov	sp, r7
 80095a4:	bd80      	pop	{r7, pc}

080095a6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095a6:	b580      	push	{r7, lr}
 80095a8:	b082      	sub	sp, #8
 80095aa:	af00      	add	r7, sp, #0
 80095ac:	6078      	str	r0, [r7, #4]
 80095ae:	460b      	mov	r3, r1
 80095b0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80095b8:	78fa      	ldrb	r2, [r7, #3]
 80095ba:	6879      	ldr	r1, [r7, #4]
 80095bc:	4613      	mov	r3, r2
 80095be:	00db      	lsls	r3, r3, #3
 80095c0:	4413      	add	r3, r2
 80095c2:	009b      	lsls	r3, r3, #2
 80095c4:	440b      	add	r3, r1
 80095c6:	3320      	adds	r3, #32
 80095c8:	681a      	ldr	r2, [r3, #0]
 80095ca:	78fb      	ldrb	r3, [r7, #3]
 80095cc:	4619      	mov	r1, r3
 80095ce:	f7fe fc01 	bl	8007dd4 <USBD_LL_DataInStage>
}
 80095d2:	bf00      	nop
 80095d4:	3708      	adds	r7, #8
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}

080095da <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095da:	b580      	push	{r7, lr}
 80095dc:	b082      	sub	sp, #8
 80095de:	af00      	add	r7, sp, #0
 80095e0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80095e8:	4618      	mov	r0, r3
 80095ea:	f7fe fd45 	bl	8008078 <USBD_LL_SOF>
}
 80095ee:	bf00      	nop
 80095f0:	3708      	adds	r7, #8
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}

080095f6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095f6:	b580      	push	{r7, lr}
 80095f8:	b084      	sub	sp, #16
 80095fa:	af00      	add	r7, sp, #0
 80095fc:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80095fe:	2301      	movs	r3, #1
 8009600:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	79db      	ldrb	r3, [r3, #7]
 8009606:	2b02      	cmp	r3, #2
 8009608:	d001      	beq.n	800960e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800960a:	f7f7 fdad 	bl	8001168 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009614:	7bfa      	ldrb	r2, [r7, #15]
 8009616:	4611      	mov	r1, r2
 8009618:	4618      	mov	r0, r3
 800961a:	f7fe fce9 	bl	8007ff0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009624:	4618      	mov	r0, r3
 8009626:	f7fe fc90 	bl	8007f4a <USBD_LL_Reset>
}
 800962a:	bf00      	nop
 800962c:	3710      	adds	r7, #16
 800962e:	46bd      	mov	sp, r7
 8009630:	bd80      	pop	{r7, pc}
	...

08009634 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009634:	b580      	push	{r7, lr}
 8009636:	b082      	sub	sp, #8
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009642:	4618      	mov	r0, r3
 8009644:	f7fe fce4 	bl	8008010 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	687a      	ldr	r2, [r7, #4]
 8009654:	6812      	ldr	r2, [r2, #0]
 8009656:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800965a:	f043 0301 	orr.w	r3, r3, #1
 800965e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	7adb      	ldrb	r3, [r3, #11]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d005      	beq.n	8009674 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009668:	4b04      	ldr	r3, [pc, #16]	@ (800967c <HAL_PCD_SuspendCallback+0x48>)
 800966a:	691b      	ldr	r3, [r3, #16]
 800966c:	4a03      	ldr	r2, [pc, #12]	@ (800967c <HAL_PCD_SuspendCallback+0x48>)
 800966e:	f043 0306 	orr.w	r3, r3, #6
 8009672:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009674:	bf00      	nop
 8009676:	3708      	adds	r7, #8
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}
 800967c:	e000ed00 	.word	0xe000ed00

08009680 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b082      	sub	sp, #8
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800968e:	4618      	mov	r0, r3
 8009690:	f7fe fcda 	bl	8008048 <USBD_LL_Resume>
}
 8009694:	bf00      	nop
 8009696:	3708      	adds	r7, #8
 8009698:	46bd      	mov	sp, r7
 800969a:	bd80      	pop	{r7, pc}

0800969c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b082      	sub	sp, #8
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
 80096a4:	460b      	mov	r3, r1
 80096a6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80096ae:	78fa      	ldrb	r2, [r7, #3]
 80096b0:	4611      	mov	r1, r2
 80096b2:	4618      	mov	r0, r3
 80096b4:	f7fe fd32 	bl	800811c <USBD_LL_IsoOUTIncomplete>
}
 80096b8:	bf00      	nop
 80096ba:	3708      	adds	r7, #8
 80096bc:	46bd      	mov	sp, r7
 80096be:	bd80      	pop	{r7, pc}

080096c0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b082      	sub	sp, #8
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
 80096c8:	460b      	mov	r3, r1
 80096ca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80096d2:	78fa      	ldrb	r2, [r7, #3]
 80096d4:	4611      	mov	r1, r2
 80096d6:	4618      	mov	r0, r3
 80096d8:	f7fe fcee 	bl	80080b8 <USBD_LL_IsoINIncomplete>
}
 80096dc:	bf00      	nop
 80096de:	3708      	adds	r7, #8
 80096e0:	46bd      	mov	sp, r7
 80096e2:	bd80      	pop	{r7, pc}

080096e4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b082      	sub	sp, #8
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80096f2:	4618      	mov	r0, r3
 80096f4:	f7fe fd44 	bl	8008180 <USBD_LL_DevConnected>
}
 80096f8:	bf00      	nop
 80096fa:	3708      	adds	r7, #8
 80096fc:	46bd      	mov	sp, r7
 80096fe:	bd80      	pop	{r7, pc}

08009700 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b082      	sub	sp, #8
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800970e:	4618      	mov	r0, r3
 8009710:	f7fe fd41 	bl	8008196 <USBD_LL_DevDisconnected>
}
 8009714:	bf00      	nop
 8009716:	3708      	adds	r7, #8
 8009718:	46bd      	mov	sp, r7
 800971a:	bd80      	pop	{r7, pc}

0800971c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b082      	sub	sp, #8
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	781b      	ldrb	r3, [r3, #0]
 8009728:	2b00      	cmp	r3, #0
 800972a:	d13c      	bne.n	80097a6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800972c:	4a20      	ldr	r2, [pc, #128]	@ (80097b0 <USBD_LL_Init+0x94>)
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	4a1e      	ldr	r2, [pc, #120]	@ (80097b0 <USBD_LL_Init+0x94>)
 8009738:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800973c:	4b1c      	ldr	r3, [pc, #112]	@ (80097b0 <USBD_LL_Init+0x94>)
 800973e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8009742:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009744:	4b1a      	ldr	r3, [pc, #104]	@ (80097b0 <USBD_LL_Init+0x94>)
 8009746:	2204      	movs	r2, #4
 8009748:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800974a:	4b19      	ldr	r3, [pc, #100]	@ (80097b0 <USBD_LL_Init+0x94>)
 800974c:	2202      	movs	r2, #2
 800974e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009750:	4b17      	ldr	r3, [pc, #92]	@ (80097b0 <USBD_LL_Init+0x94>)
 8009752:	2200      	movs	r2, #0
 8009754:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009756:	4b16      	ldr	r3, [pc, #88]	@ (80097b0 <USBD_LL_Init+0x94>)
 8009758:	2202      	movs	r2, #2
 800975a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800975c:	4b14      	ldr	r3, [pc, #80]	@ (80097b0 <USBD_LL_Init+0x94>)
 800975e:	2200      	movs	r2, #0
 8009760:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009762:	4b13      	ldr	r3, [pc, #76]	@ (80097b0 <USBD_LL_Init+0x94>)
 8009764:	2200      	movs	r2, #0
 8009766:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009768:	4b11      	ldr	r3, [pc, #68]	@ (80097b0 <USBD_LL_Init+0x94>)
 800976a:	2200      	movs	r2, #0
 800976c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800976e:	4b10      	ldr	r3, [pc, #64]	@ (80097b0 <USBD_LL_Init+0x94>)
 8009770:	2200      	movs	r2, #0
 8009772:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009774:	4b0e      	ldr	r3, [pc, #56]	@ (80097b0 <USBD_LL_Init+0x94>)
 8009776:	2200      	movs	r2, #0
 8009778:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800977a:	480d      	ldr	r0, [pc, #52]	@ (80097b0 <USBD_LL_Init+0x94>)
 800977c:	f7f9 fbd2 	bl	8002f24 <HAL_PCD_Init>
 8009780:	4603      	mov	r3, r0
 8009782:	2b00      	cmp	r3, #0
 8009784:	d001      	beq.n	800978a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009786:	f7f7 fcef 	bl	8001168 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800978a:	2180      	movs	r1, #128	@ 0x80
 800978c:	4808      	ldr	r0, [pc, #32]	@ (80097b0 <USBD_LL_Init+0x94>)
 800978e:	f7fa fdfe 	bl	800438e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009792:	2240      	movs	r2, #64	@ 0x40
 8009794:	2100      	movs	r1, #0
 8009796:	4806      	ldr	r0, [pc, #24]	@ (80097b0 <USBD_LL_Init+0x94>)
 8009798:	f7fa fdb2 	bl	8004300 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800979c:	2280      	movs	r2, #128	@ 0x80
 800979e:	2101      	movs	r1, #1
 80097a0:	4803      	ldr	r0, [pc, #12]	@ (80097b0 <USBD_LL_Init+0x94>)
 80097a2:	f7fa fdad 	bl	8004300 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80097a6:	2300      	movs	r3, #0
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	3708      	adds	r7, #8
 80097ac:	46bd      	mov	sp, r7
 80097ae:	bd80      	pop	{r7, pc}
 80097b0:	20009fa0 	.word	0x20009fa0

080097b4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b084      	sub	sp, #16
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097bc:	2300      	movs	r3, #0
 80097be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097c0:	2300      	movs	r3, #0
 80097c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80097ca:	4618      	mov	r0, r3
 80097cc:	f7f9 fcb9 	bl	8003142 <HAL_PCD_Start>
 80097d0:	4603      	mov	r3, r0
 80097d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097d4:	7bfb      	ldrb	r3, [r7, #15]
 80097d6:	4618      	mov	r0, r3
 80097d8:	f000 f942 	bl	8009a60 <USBD_Get_USB_Status>
 80097dc:	4603      	mov	r3, r0
 80097de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80097e0:	7bbb      	ldrb	r3, [r7, #14]
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	3710      	adds	r7, #16
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}

080097ea <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80097ea:	b580      	push	{r7, lr}
 80097ec:	b084      	sub	sp, #16
 80097ee:	af00      	add	r7, sp, #0
 80097f0:	6078      	str	r0, [r7, #4]
 80097f2:	4608      	mov	r0, r1
 80097f4:	4611      	mov	r1, r2
 80097f6:	461a      	mov	r2, r3
 80097f8:	4603      	mov	r3, r0
 80097fa:	70fb      	strb	r3, [r7, #3]
 80097fc:	460b      	mov	r3, r1
 80097fe:	70bb      	strb	r3, [r7, #2]
 8009800:	4613      	mov	r3, r2
 8009802:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009804:	2300      	movs	r3, #0
 8009806:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009808:	2300      	movs	r3, #0
 800980a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009812:	78bb      	ldrb	r3, [r7, #2]
 8009814:	883a      	ldrh	r2, [r7, #0]
 8009816:	78f9      	ldrb	r1, [r7, #3]
 8009818:	f7fa f98d 	bl	8003b36 <HAL_PCD_EP_Open>
 800981c:	4603      	mov	r3, r0
 800981e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009820:	7bfb      	ldrb	r3, [r7, #15]
 8009822:	4618      	mov	r0, r3
 8009824:	f000 f91c 	bl	8009a60 <USBD_Get_USB_Status>
 8009828:	4603      	mov	r3, r0
 800982a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800982c:	7bbb      	ldrb	r3, [r7, #14]
}
 800982e:	4618      	mov	r0, r3
 8009830:	3710      	adds	r7, #16
 8009832:	46bd      	mov	sp, r7
 8009834:	bd80      	pop	{r7, pc}

08009836 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009836:	b580      	push	{r7, lr}
 8009838:	b084      	sub	sp, #16
 800983a:	af00      	add	r7, sp, #0
 800983c:	6078      	str	r0, [r7, #4]
 800983e:	460b      	mov	r3, r1
 8009840:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009842:	2300      	movs	r3, #0
 8009844:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009846:	2300      	movs	r3, #0
 8009848:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009850:	78fa      	ldrb	r2, [r7, #3]
 8009852:	4611      	mov	r1, r2
 8009854:	4618      	mov	r0, r3
 8009856:	f7fa f9d8 	bl	8003c0a <HAL_PCD_EP_Close>
 800985a:	4603      	mov	r3, r0
 800985c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800985e:	7bfb      	ldrb	r3, [r7, #15]
 8009860:	4618      	mov	r0, r3
 8009862:	f000 f8fd 	bl	8009a60 <USBD_Get_USB_Status>
 8009866:	4603      	mov	r3, r0
 8009868:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800986a:	7bbb      	ldrb	r3, [r7, #14]
}
 800986c:	4618      	mov	r0, r3
 800986e:	3710      	adds	r7, #16
 8009870:	46bd      	mov	sp, r7
 8009872:	bd80      	pop	{r7, pc}

08009874 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009874:	b580      	push	{r7, lr}
 8009876:	b084      	sub	sp, #16
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
 800987c:	460b      	mov	r3, r1
 800987e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009880:	2300      	movs	r3, #0
 8009882:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009884:	2300      	movs	r3, #0
 8009886:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800988e:	78fa      	ldrb	r2, [r7, #3]
 8009890:	4611      	mov	r1, r2
 8009892:	4618      	mov	r0, r3
 8009894:	f7fa fa90 	bl	8003db8 <HAL_PCD_EP_SetStall>
 8009898:	4603      	mov	r3, r0
 800989a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800989c:	7bfb      	ldrb	r3, [r7, #15]
 800989e:	4618      	mov	r0, r3
 80098a0:	f000 f8de 	bl	8009a60 <USBD_Get_USB_Status>
 80098a4:	4603      	mov	r3, r0
 80098a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	3710      	adds	r7, #16
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}

080098b2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80098b2:	b580      	push	{r7, lr}
 80098b4:	b084      	sub	sp, #16
 80098b6:	af00      	add	r7, sp, #0
 80098b8:	6078      	str	r0, [r7, #4]
 80098ba:	460b      	mov	r3, r1
 80098bc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098be:	2300      	movs	r3, #0
 80098c0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098c2:	2300      	movs	r3, #0
 80098c4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80098cc:	78fa      	ldrb	r2, [r7, #3]
 80098ce:	4611      	mov	r1, r2
 80098d0:	4618      	mov	r0, r3
 80098d2:	f7fa fad4 	bl	8003e7e <HAL_PCD_EP_ClrStall>
 80098d6:	4603      	mov	r3, r0
 80098d8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098da:	7bfb      	ldrb	r3, [r7, #15]
 80098dc:	4618      	mov	r0, r3
 80098de:	f000 f8bf 	bl	8009a60 <USBD_Get_USB_Status>
 80098e2:	4603      	mov	r3, r0
 80098e4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098e6:	7bbb      	ldrb	r3, [r7, #14]
}
 80098e8:	4618      	mov	r0, r3
 80098ea:	3710      	adds	r7, #16
 80098ec:	46bd      	mov	sp, r7
 80098ee:	bd80      	pop	{r7, pc}

080098f0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80098f0:	b480      	push	{r7}
 80098f2:	b085      	sub	sp, #20
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
 80098f8:	460b      	mov	r3, r1
 80098fa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009902:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009904:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009908:	2b00      	cmp	r3, #0
 800990a:	da0b      	bge.n	8009924 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800990c:	78fb      	ldrb	r3, [r7, #3]
 800990e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009912:	68f9      	ldr	r1, [r7, #12]
 8009914:	4613      	mov	r3, r2
 8009916:	00db      	lsls	r3, r3, #3
 8009918:	4413      	add	r3, r2
 800991a:	009b      	lsls	r3, r3, #2
 800991c:	440b      	add	r3, r1
 800991e:	3316      	adds	r3, #22
 8009920:	781b      	ldrb	r3, [r3, #0]
 8009922:	e00b      	b.n	800993c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009924:	78fb      	ldrb	r3, [r7, #3]
 8009926:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800992a:	68f9      	ldr	r1, [r7, #12]
 800992c:	4613      	mov	r3, r2
 800992e:	00db      	lsls	r3, r3, #3
 8009930:	4413      	add	r3, r2
 8009932:	009b      	lsls	r3, r3, #2
 8009934:	440b      	add	r3, r1
 8009936:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800993a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800993c:	4618      	mov	r0, r3
 800993e:	3714      	adds	r7, #20
 8009940:	46bd      	mov	sp, r7
 8009942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009946:	4770      	bx	lr

08009948 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009948:	b580      	push	{r7, lr}
 800994a:	b084      	sub	sp, #16
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
 8009950:	460b      	mov	r3, r1
 8009952:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009954:	2300      	movs	r3, #0
 8009956:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009958:	2300      	movs	r3, #0
 800995a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009962:	78fa      	ldrb	r2, [r7, #3]
 8009964:	4611      	mov	r1, r2
 8009966:	4618      	mov	r0, r3
 8009968:	f7fa f8c1 	bl	8003aee <HAL_PCD_SetAddress>
 800996c:	4603      	mov	r3, r0
 800996e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009970:	7bfb      	ldrb	r3, [r7, #15]
 8009972:	4618      	mov	r0, r3
 8009974:	f000 f874 	bl	8009a60 <USBD_Get_USB_Status>
 8009978:	4603      	mov	r3, r0
 800997a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800997c:	7bbb      	ldrb	r3, [r7, #14]
}
 800997e:	4618      	mov	r0, r3
 8009980:	3710      	adds	r7, #16
 8009982:	46bd      	mov	sp, r7
 8009984:	bd80      	pop	{r7, pc}

08009986 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009986:	b580      	push	{r7, lr}
 8009988:	b086      	sub	sp, #24
 800998a:	af00      	add	r7, sp, #0
 800998c:	60f8      	str	r0, [r7, #12]
 800998e:	607a      	str	r2, [r7, #4]
 8009990:	603b      	str	r3, [r7, #0]
 8009992:	460b      	mov	r3, r1
 8009994:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009996:	2300      	movs	r3, #0
 8009998:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800999a:	2300      	movs	r3, #0
 800999c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80099a4:	7af9      	ldrb	r1, [r7, #11]
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	687a      	ldr	r2, [r7, #4]
 80099aa:	f7fa f9cb 	bl	8003d44 <HAL_PCD_EP_Transmit>
 80099ae:	4603      	mov	r3, r0
 80099b0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80099b2:	7dfb      	ldrb	r3, [r7, #23]
 80099b4:	4618      	mov	r0, r3
 80099b6:	f000 f853 	bl	8009a60 <USBD_Get_USB_Status>
 80099ba:	4603      	mov	r3, r0
 80099bc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80099be:	7dbb      	ldrb	r3, [r7, #22]
}
 80099c0:	4618      	mov	r0, r3
 80099c2:	3718      	adds	r7, #24
 80099c4:	46bd      	mov	sp, r7
 80099c6:	bd80      	pop	{r7, pc}

080099c8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80099c8:	b580      	push	{r7, lr}
 80099ca:	b086      	sub	sp, #24
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	60f8      	str	r0, [r7, #12]
 80099d0:	607a      	str	r2, [r7, #4]
 80099d2:	603b      	str	r3, [r7, #0]
 80099d4:	460b      	mov	r3, r1
 80099d6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099d8:	2300      	movs	r3, #0
 80099da:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099dc:	2300      	movs	r3, #0
 80099de:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80099e6:	7af9      	ldrb	r1, [r7, #11]
 80099e8:	683b      	ldr	r3, [r7, #0]
 80099ea:	687a      	ldr	r2, [r7, #4]
 80099ec:	f7fa f957 	bl	8003c9e <HAL_PCD_EP_Receive>
 80099f0:	4603      	mov	r3, r0
 80099f2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80099f4:	7dfb      	ldrb	r3, [r7, #23]
 80099f6:	4618      	mov	r0, r3
 80099f8:	f000 f832 	bl	8009a60 <USBD_Get_USB_Status>
 80099fc:	4603      	mov	r3, r0
 80099fe:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009a00:	7dbb      	ldrb	r3, [r7, #22]
}
 8009a02:	4618      	mov	r0, r3
 8009a04:	3718      	adds	r7, #24
 8009a06:	46bd      	mov	sp, r7
 8009a08:	bd80      	pop	{r7, pc}

08009a0a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009a0a:	b580      	push	{r7, lr}
 8009a0c:	b082      	sub	sp, #8
 8009a0e:	af00      	add	r7, sp, #0
 8009a10:	6078      	str	r0, [r7, #4]
 8009a12:	460b      	mov	r3, r1
 8009a14:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009a1c:	78fa      	ldrb	r2, [r7, #3]
 8009a1e:	4611      	mov	r1, r2
 8009a20:	4618      	mov	r0, r3
 8009a22:	f7fa f977 	bl	8003d14 <HAL_PCD_EP_GetRxCount>
 8009a26:	4603      	mov	r3, r0
}
 8009a28:	4618      	mov	r0, r3
 8009a2a:	3708      	adds	r7, #8
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	bd80      	pop	{r7, pc}

08009a30 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009a30:	b480      	push	{r7}
 8009a32:	b083      	sub	sp, #12
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009a38:	4b03      	ldr	r3, [pc, #12]	@ (8009a48 <USBD_static_malloc+0x18>)
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	370c      	adds	r7, #12
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a44:	4770      	bx	lr
 8009a46:	bf00      	nop
 8009a48:	2000a484 	.word	0x2000a484

08009a4c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009a4c:	b480      	push	{r7}
 8009a4e:	b083      	sub	sp, #12
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]

}
 8009a54:	bf00      	nop
 8009a56:	370c      	adds	r7, #12
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5e:	4770      	bx	lr

08009a60 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009a60:	b480      	push	{r7}
 8009a62:	b085      	sub	sp, #20
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	4603      	mov	r3, r0
 8009a68:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009a6e:	79fb      	ldrb	r3, [r7, #7]
 8009a70:	2b03      	cmp	r3, #3
 8009a72:	d817      	bhi.n	8009aa4 <USBD_Get_USB_Status+0x44>
 8009a74:	a201      	add	r2, pc, #4	@ (adr r2, 8009a7c <USBD_Get_USB_Status+0x1c>)
 8009a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a7a:	bf00      	nop
 8009a7c:	08009a8d 	.word	0x08009a8d
 8009a80:	08009a93 	.word	0x08009a93
 8009a84:	08009a99 	.word	0x08009a99
 8009a88:	08009a9f 	.word	0x08009a9f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	73fb      	strb	r3, [r7, #15]
    break;
 8009a90:	e00b      	b.n	8009aaa <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009a92:	2303      	movs	r3, #3
 8009a94:	73fb      	strb	r3, [r7, #15]
    break;
 8009a96:	e008      	b.n	8009aaa <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009a98:	2301      	movs	r3, #1
 8009a9a:	73fb      	strb	r3, [r7, #15]
    break;
 8009a9c:	e005      	b.n	8009aaa <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009a9e:	2303      	movs	r3, #3
 8009aa0:	73fb      	strb	r3, [r7, #15]
    break;
 8009aa2:	e002      	b.n	8009aaa <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009aa4:	2303      	movs	r3, #3
 8009aa6:	73fb      	strb	r3, [r7, #15]
    break;
 8009aa8:	bf00      	nop
  }
  return usb_status;
 8009aaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8009aac:	4618      	mov	r0, r3
 8009aae:	3714      	adds	r7, #20
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab6:	4770      	bx	lr

08009ab8 <atoi>:
 8009ab8:	220a      	movs	r2, #10
 8009aba:	2100      	movs	r1, #0
 8009abc:	f000 b8d2 	b.w	8009c64 <strtol>

08009ac0 <sniprintf>:
 8009ac0:	b40c      	push	{r2, r3}
 8009ac2:	b530      	push	{r4, r5, lr}
 8009ac4:	4b18      	ldr	r3, [pc, #96]	@ (8009b28 <sniprintf+0x68>)
 8009ac6:	1e0c      	subs	r4, r1, #0
 8009ac8:	681d      	ldr	r5, [r3, #0]
 8009aca:	b09d      	sub	sp, #116	@ 0x74
 8009acc:	da08      	bge.n	8009ae0 <sniprintf+0x20>
 8009ace:	238b      	movs	r3, #139	@ 0x8b
 8009ad0:	602b      	str	r3, [r5, #0]
 8009ad2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009ad6:	b01d      	add	sp, #116	@ 0x74
 8009ad8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009adc:	b002      	add	sp, #8
 8009ade:	4770      	bx	lr
 8009ae0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009ae4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009ae8:	f04f 0300 	mov.w	r3, #0
 8009aec:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009aee:	bf14      	ite	ne
 8009af0:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8009af4:	4623      	moveq	r3, r4
 8009af6:	9304      	str	r3, [sp, #16]
 8009af8:	9307      	str	r3, [sp, #28]
 8009afa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009afe:	9002      	str	r0, [sp, #8]
 8009b00:	9006      	str	r0, [sp, #24]
 8009b02:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009b06:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009b08:	ab21      	add	r3, sp, #132	@ 0x84
 8009b0a:	a902      	add	r1, sp, #8
 8009b0c:	4628      	mov	r0, r5
 8009b0e:	9301      	str	r3, [sp, #4]
 8009b10:	f000 f968 	bl	8009de4 <_svfiprintf_r>
 8009b14:	1c43      	adds	r3, r0, #1
 8009b16:	bfbc      	itt	lt
 8009b18:	238b      	movlt	r3, #139	@ 0x8b
 8009b1a:	602b      	strlt	r3, [r5, #0]
 8009b1c:	2c00      	cmp	r4, #0
 8009b1e:	d0da      	beq.n	8009ad6 <sniprintf+0x16>
 8009b20:	9b02      	ldr	r3, [sp, #8]
 8009b22:	2200      	movs	r2, #0
 8009b24:	701a      	strb	r2, [r3, #0]
 8009b26:	e7d6      	b.n	8009ad6 <sniprintf+0x16>
 8009b28:	20000100 	.word	0x20000100

08009b2c <siprintf>:
 8009b2c:	b40e      	push	{r1, r2, r3}
 8009b2e:	b510      	push	{r4, lr}
 8009b30:	b09d      	sub	sp, #116	@ 0x74
 8009b32:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009b34:	9002      	str	r0, [sp, #8]
 8009b36:	9006      	str	r0, [sp, #24]
 8009b38:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009b3c:	480a      	ldr	r0, [pc, #40]	@ (8009b68 <siprintf+0x3c>)
 8009b3e:	9107      	str	r1, [sp, #28]
 8009b40:	9104      	str	r1, [sp, #16]
 8009b42:	490a      	ldr	r1, [pc, #40]	@ (8009b6c <siprintf+0x40>)
 8009b44:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b48:	9105      	str	r1, [sp, #20]
 8009b4a:	2400      	movs	r4, #0
 8009b4c:	a902      	add	r1, sp, #8
 8009b4e:	6800      	ldr	r0, [r0, #0]
 8009b50:	9301      	str	r3, [sp, #4]
 8009b52:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009b54:	f000 f946 	bl	8009de4 <_svfiprintf_r>
 8009b58:	9b02      	ldr	r3, [sp, #8]
 8009b5a:	701c      	strb	r4, [r3, #0]
 8009b5c:	b01d      	add	sp, #116	@ 0x74
 8009b5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b62:	b003      	add	sp, #12
 8009b64:	4770      	bx	lr
 8009b66:	bf00      	nop
 8009b68:	20000100 	.word	0x20000100
 8009b6c:	ffff0208 	.word	0xffff0208

08009b70 <_strtol_l.isra.0>:
 8009b70:	2b24      	cmp	r3, #36	@ 0x24
 8009b72:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b76:	4686      	mov	lr, r0
 8009b78:	4690      	mov	r8, r2
 8009b7a:	d801      	bhi.n	8009b80 <_strtol_l.isra.0+0x10>
 8009b7c:	2b01      	cmp	r3, #1
 8009b7e:	d106      	bne.n	8009b8e <_strtol_l.isra.0+0x1e>
 8009b80:	f000 f8a8 	bl	8009cd4 <__errno>
 8009b84:	2316      	movs	r3, #22
 8009b86:	6003      	str	r3, [r0, #0]
 8009b88:	2000      	movs	r0, #0
 8009b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b8e:	4834      	ldr	r0, [pc, #208]	@ (8009c60 <_strtol_l.isra.0+0xf0>)
 8009b90:	460d      	mov	r5, r1
 8009b92:	462a      	mov	r2, r5
 8009b94:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009b98:	5d06      	ldrb	r6, [r0, r4]
 8009b9a:	f016 0608 	ands.w	r6, r6, #8
 8009b9e:	d1f8      	bne.n	8009b92 <_strtol_l.isra.0+0x22>
 8009ba0:	2c2d      	cmp	r4, #45	@ 0x2d
 8009ba2:	d110      	bne.n	8009bc6 <_strtol_l.isra.0+0x56>
 8009ba4:	782c      	ldrb	r4, [r5, #0]
 8009ba6:	2601      	movs	r6, #1
 8009ba8:	1c95      	adds	r5, r2, #2
 8009baa:	f033 0210 	bics.w	r2, r3, #16
 8009bae:	d115      	bne.n	8009bdc <_strtol_l.isra.0+0x6c>
 8009bb0:	2c30      	cmp	r4, #48	@ 0x30
 8009bb2:	d10d      	bne.n	8009bd0 <_strtol_l.isra.0+0x60>
 8009bb4:	782a      	ldrb	r2, [r5, #0]
 8009bb6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009bba:	2a58      	cmp	r2, #88	@ 0x58
 8009bbc:	d108      	bne.n	8009bd0 <_strtol_l.isra.0+0x60>
 8009bbe:	786c      	ldrb	r4, [r5, #1]
 8009bc0:	3502      	adds	r5, #2
 8009bc2:	2310      	movs	r3, #16
 8009bc4:	e00a      	b.n	8009bdc <_strtol_l.isra.0+0x6c>
 8009bc6:	2c2b      	cmp	r4, #43	@ 0x2b
 8009bc8:	bf04      	itt	eq
 8009bca:	782c      	ldrbeq	r4, [r5, #0]
 8009bcc:	1c95      	addeq	r5, r2, #2
 8009bce:	e7ec      	b.n	8009baa <_strtol_l.isra.0+0x3a>
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d1f6      	bne.n	8009bc2 <_strtol_l.isra.0+0x52>
 8009bd4:	2c30      	cmp	r4, #48	@ 0x30
 8009bd6:	bf14      	ite	ne
 8009bd8:	230a      	movne	r3, #10
 8009bda:	2308      	moveq	r3, #8
 8009bdc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009be0:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8009be4:	2200      	movs	r2, #0
 8009be6:	fbbc f9f3 	udiv	r9, ip, r3
 8009bea:	4610      	mov	r0, r2
 8009bec:	fb03 ca19 	mls	sl, r3, r9, ip
 8009bf0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009bf4:	2f09      	cmp	r7, #9
 8009bf6:	d80f      	bhi.n	8009c18 <_strtol_l.isra.0+0xa8>
 8009bf8:	463c      	mov	r4, r7
 8009bfa:	42a3      	cmp	r3, r4
 8009bfc:	dd1b      	ble.n	8009c36 <_strtol_l.isra.0+0xc6>
 8009bfe:	1c57      	adds	r7, r2, #1
 8009c00:	d007      	beq.n	8009c12 <_strtol_l.isra.0+0xa2>
 8009c02:	4581      	cmp	r9, r0
 8009c04:	d314      	bcc.n	8009c30 <_strtol_l.isra.0+0xc0>
 8009c06:	d101      	bne.n	8009c0c <_strtol_l.isra.0+0x9c>
 8009c08:	45a2      	cmp	sl, r4
 8009c0a:	db11      	blt.n	8009c30 <_strtol_l.isra.0+0xc0>
 8009c0c:	fb00 4003 	mla	r0, r0, r3, r4
 8009c10:	2201      	movs	r2, #1
 8009c12:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009c16:	e7eb      	b.n	8009bf0 <_strtol_l.isra.0+0x80>
 8009c18:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009c1c:	2f19      	cmp	r7, #25
 8009c1e:	d801      	bhi.n	8009c24 <_strtol_l.isra.0+0xb4>
 8009c20:	3c37      	subs	r4, #55	@ 0x37
 8009c22:	e7ea      	b.n	8009bfa <_strtol_l.isra.0+0x8a>
 8009c24:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009c28:	2f19      	cmp	r7, #25
 8009c2a:	d804      	bhi.n	8009c36 <_strtol_l.isra.0+0xc6>
 8009c2c:	3c57      	subs	r4, #87	@ 0x57
 8009c2e:	e7e4      	b.n	8009bfa <_strtol_l.isra.0+0x8a>
 8009c30:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009c34:	e7ed      	b.n	8009c12 <_strtol_l.isra.0+0xa2>
 8009c36:	1c53      	adds	r3, r2, #1
 8009c38:	d108      	bne.n	8009c4c <_strtol_l.isra.0+0xdc>
 8009c3a:	2322      	movs	r3, #34	@ 0x22
 8009c3c:	f8ce 3000 	str.w	r3, [lr]
 8009c40:	4660      	mov	r0, ip
 8009c42:	f1b8 0f00 	cmp.w	r8, #0
 8009c46:	d0a0      	beq.n	8009b8a <_strtol_l.isra.0+0x1a>
 8009c48:	1e69      	subs	r1, r5, #1
 8009c4a:	e006      	b.n	8009c5a <_strtol_l.isra.0+0xea>
 8009c4c:	b106      	cbz	r6, 8009c50 <_strtol_l.isra.0+0xe0>
 8009c4e:	4240      	negs	r0, r0
 8009c50:	f1b8 0f00 	cmp.w	r8, #0
 8009c54:	d099      	beq.n	8009b8a <_strtol_l.isra.0+0x1a>
 8009c56:	2a00      	cmp	r2, #0
 8009c58:	d1f6      	bne.n	8009c48 <_strtol_l.isra.0+0xd8>
 8009c5a:	f8c8 1000 	str.w	r1, [r8]
 8009c5e:	e794      	b.n	8009b8a <_strtol_l.isra.0+0x1a>
 8009c60:	0800a945 	.word	0x0800a945

08009c64 <strtol>:
 8009c64:	4613      	mov	r3, r2
 8009c66:	460a      	mov	r2, r1
 8009c68:	4601      	mov	r1, r0
 8009c6a:	4802      	ldr	r0, [pc, #8]	@ (8009c74 <strtol+0x10>)
 8009c6c:	6800      	ldr	r0, [r0, #0]
 8009c6e:	f7ff bf7f 	b.w	8009b70 <_strtol_l.isra.0>
 8009c72:	bf00      	nop
 8009c74:	20000100 	.word	0x20000100

08009c78 <memset>:
 8009c78:	4402      	add	r2, r0
 8009c7a:	4603      	mov	r3, r0
 8009c7c:	4293      	cmp	r3, r2
 8009c7e:	d100      	bne.n	8009c82 <memset+0xa>
 8009c80:	4770      	bx	lr
 8009c82:	f803 1b01 	strb.w	r1, [r3], #1
 8009c86:	e7f9      	b.n	8009c7c <memset+0x4>

08009c88 <strncmp>:
 8009c88:	b510      	push	{r4, lr}
 8009c8a:	b16a      	cbz	r2, 8009ca8 <strncmp+0x20>
 8009c8c:	3901      	subs	r1, #1
 8009c8e:	1884      	adds	r4, r0, r2
 8009c90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c94:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009c98:	429a      	cmp	r2, r3
 8009c9a:	d103      	bne.n	8009ca4 <strncmp+0x1c>
 8009c9c:	42a0      	cmp	r0, r4
 8009c9e:	d001      	beq.n	8009ca4 <strncmp+0x1c>
 8009ca0:	2a00      	cmp	r2, #0
 8009ca2:	d1f5      	bne.n	8009c90 <strncmp+0x8>
 8009ca4:	1ad0      	subs	r0, r2, r3
 8009ca6:	bd10      	pop	{r4, pc}
 8009ca8:	4610      	mov	r0, r2
 8009caa:	e7fc      	b.n	8009ca6 <strncmp+0x1e>

08009cac <strncpy>:
 8009cac:	b510      	push	{r4, lr}
 8009cae:	3901      	subs	r1, #1
 8009cb0:	4603      	mov	r3, r0
 8009cb2:	b132      	cbz	r2, 8009cc2 <strncpy+0x16>
 8009cb4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009cb8:	f803 4b01 	strb.w	r4, [r3], #1
 8009cbc:	3a01      	subs	r2, #1
 8009cbe:	2c00      	cmp	r4, #0
 8009cc0:	d1f7      	bne.n	8009cb2 <strncpy+0x6>
 8009cc2:	441a      	add	r2, r3
 8009cc4:	2100      	movs	r1, #0
 8009cc6:	4293      	cmp	r3, r2
 8009cc8:	d100      	bne.n	8009ccc <strncpy+0x20>
 8009cca:	bd10      	pop	{r4, pc}
 8009ccc:	f803 1b01 	strb.w	r1, [r3], #1
 8009cd0:	e7f9      	b.n	8009cc6 <strncpy+0x1a>
	...

08009cd4 <__errno>:
 8009cd4:	4b01      	ldr	r3, [pc, #4]	@ (8009cdc <__errno+0x8>)
 8009cd6:	6818      	ldr	r0, [r3, #0]
 8009cd8:	4770      	bx	lr
 8009cda:	bf00      	nop
 8009cdc:	20000100 	.word	0x20000100

08009ce0 <__libc_init_array>:
 8009ce0:	b570      	push	{r4, r5, r6, lr}
 8009ce2:	4d0d      	ldr	r5, [pc, #52]	@ (8009d18 <__libc_init_array+0x38>)
 8009ce4:	4c0d      	ldr	r4, [pc, #52]	@ (8009d1c <__libc_init_array+0x3c>)
 8009ce6:	1b64      	subs	r4, r4, r5
 8009ce8:	10a4      	asrs	r4, r4, #2
 8009cea:	2600      	movs	r6, #0
 8009cec:	42a6      	cmp	r6, r4
 8009cee:	d109      	bne.n	8009d04 <__libc_init_array+0x24>
 8009cf0:	4d0b      	ldr	r5, [pc, #44]	@ (8009d20 <__libc_init_array+0x40>)
 8009cf2:	4c0c      	ldr	r4, [pc, #48]	@ (8009d24 <__libc_init_array+0x44>)
 8009cf4:	f000 fc64 	bl	800a5c0 <_init>
 8009cf8:	1b64      	subs	r4, r4, r5
 8009cfa:	10a4      	asrs	r4, r4, #2
 8009cfc:	2600      	movs	r6, #0
 8009cfe:	42a6      	cmp	r6, r4
 8009d00:	d105      	bne.n	8009d0e <__libc_init_array+0x2e>
 8009d02:	bd70      	pop	{r4, r5, r6, pc}
 8009d04:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d08:	4798      	blx	r3
 8009d0a:	3601      	adds	r6, #1
 8009d0c:	e7ee      	b.n	8009cec <__libc_init_array+0xc>
 8009d0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d12:	4798      	blx	r3
 8009d14:	3601      	adds	r6, #1
 8009d16:	e7f2      	b.n	8009cfe <__libc_init_array+0x1e>
 8009d18:	0800aa80 	.word	0x0800aa80
 8009d1c:	0800aa80 	.word	0x0800aa80
 8009d20:	0800aa80 	.word	0x0800aa80
 8009d24:	0800aa84 	.word	0x0800aa84

08009d28 <__retarget_lock_acquire_recursive>:
 8009d28:	4770      	bx	lr

08009d2a <__retarget_lock_release_recursive>:
 8009d2a:	4770      	bx	lr

08009d2c <__ssputs_r>:
 8009d2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d30:	688e      	ldr	r6, [r1, #8]
 8009d32:	461f      	mov	r7, r3
 8009d34:	42be      	cmp	r6, r7
 8009d36:	680b      	ldr	r3, [r1, #0]
 8009d38:	4682      	mov	sl, r0
 8009d3a:	460c      	mov	r4, r1
 8009d3c:	4690      	mov	r8, r2
 8009d3e:	d82d      	bhi.n	8009d9c <__ssputs_r+0x70>
 8009d40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009d44:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009d48:	d026      	beq.n	8009d98 <__ssputs_r+0x6c>
 8009d4a:	6965      	ldr	r5, [r4, #20]
 8009d4c:	6909      	ldr	r1, [r1, #16]
 8009d4e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009d52:	eba3 0901 	sub.w	r9, r3, r1
 8009d56:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009d5a:	1c7b      	adds	r3, r7, #1
 8009d5c:	444b      	add	r3, r9
 8009d5e:	106d      	asrs	r5, r5, #1
 8009d60:	429d      	cmp	r5, r3
 8009d62:	bf38      	it	cc
 8009d64:	461d      	movcc	r5, r3
 8009d66:	0553      	lsls	r3, r2, #21
 8009d68:	d527      	bpl.n	8009dba <__ssputs_r+0x8e>
 8009d6a:	4629      	mov	r1, r5
 8009d6c:	f000 f958 	bl	800a020 <_malloc_r>
 8009d70:	4606      	mov	r6, r0
 8009d72:	b360      	cbz	r0, 8009dce <__ssputs_r+0xa2>
 8009d74:	6921      	ldr	r1, [r4, #16]
 8009d76:	464a      	mov	r2, r9
 8009d78:	f000 fbc2 	bl	800a500 <memcpy>
 8009d7c:	89a3      	ldrh	r3, [r4, #12]
 8009d7e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009d82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d86:	81a3      	strh	r3, [r4, #12]
 8009d88:	6126      	str	r6, [r4, #16]
 8009d8a:	6165      	str	r5, [r4, #20]
 8009d8c:	444e      	add	r6, r9
 8009d8e:	eba5 0509 	sub.w	r5, r5, r9
 8009d92:	6026      	str	r6, [r4, #0]
 8009d94:	60a5      	str	r5, [r4, #8]
 8009d96:	463e      	mov	r6, r7
 8009d98:	42be      	cmp	r6, r7
 8009d9a:	d900      	bls.n	8009d9e <__ssputs_r+0x72>
 8009d9c:	463e      	mov	r6, r7
 8009d9e:	6820      	ldr	r0, [r4, #0]
 8009da0:	4632      	mov	r2, r6
 8009da2:	4641      	mov	r1, r8
 8009da4:	f000 fb82 	bl	800a4ac <memmove>
 8009da8:	68a3      	ldr	r3, [r4, #8]
 8009daa:	1b9b      	subs	r3, r3, r6
 8009dac:	60a3      	str	r3, [r4, #8]
 8009dae:	6823      	ldr	r3, [r4, #0]
 8009db0:	4433      	add	r3, r6
 8009db2:	6023      	str	r3, [r4, #0]
 8009db4:	2000      	movs	r0, #0
 8009db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dba:	462a      	mov	r2, r5
 8009dbc:	f000 fb48 	bl	800a450 <_realloc_r>
 8009dc0:	4606      	mov	r6, r0
 8009dc2:	2800      	cmp	r0, #0
 8009dc4:	d1e0      	bne.n	8009d88 <__ssputs_r+0x5c>
 8009dc6:	6921      	ldr	r1, [r4, #16]
 8009dc8:	4650      	mov	r0, sl
 8009dca:	f000 fba7 	bl	800a51c <_free_r>
 8009dce:	230c      	movs	r3, #12
 8009dd0:	f8ca 3000 	str.w	r3, [sl]
 8009dd4:	89a3      	ldrh	r3, [r4, #12]
 8009dd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009dda:	81a3      	strh	r3, [r4, #12]
 8009ddc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009de0:	e7e9      	b.n	8009db6 <__ssputs_r+0x8a>
	...

08009de4 <_svfiprintf_r>:
 8009de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009de8:	4698      	mov	r8, r3
 8009dea:	898b      	ldrh	r3, [r1, #12]
 8009dec:	061b      	lsls	r3, r3, #24
 8009dee:	b09d      	sub	sp, #116	@ 0x74
 8009df0:	4607      	mov	r7, r0
 8009df2:	460d      	mov	r5, r1
 8009df4:	4614      	mov	r4, r2
 8009df6:	d510      	bpl.n	8009e1a <_svfiprintf_r+0x36>
 8009df8:	690b      	ldr	r3, [r1, #16]
 8009dfa:	b973      	cbnz	r3, 8009e1a <_svfiprintf_r+0x36>
 8009dfc:	2140      	movs	r1, #64	@ 0x40
 8009dfe:	f000 f90f 	bl	800a020 <_malloc_r>
 8009e02:	6028      	str	r0, [r5, #0]
 8009e04:	6128      	str	r0, [r5, #16]
 8009e06:	b930      	cbnz	r0, 8009e16 <_svfiprintf_r+0x32>
 8009e08:	230c      	movs	r3, #12
 8009e0a:	603b      	str	r3, [r7, #0]
 8009e0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009e10:	b01d      	add	sp, #116	@ 0x74
 8009e12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e16:	2340      	movs	r3, #64	@ 0x40
 8009e18:	616b      	str	r3, [r5, #20]
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e1e:	2320      	movs	r3, #32
 8009e20:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009e24:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e28:	2330      	movs	r3, #48	@ 0x30
 8009e2a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009fc8 <_svfiprintf_r+0x1e4>
 8009e2e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009e32:	f04f 0901 	mov.w	r9, #1
 8009e36:	4623      	mov	r3, r4
 8009e38:	469a      	mov	sl, r3
 8009e3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e3e:	b10a      	cbz	r2, 8009e44 <_svfiprintf_r+0x60>
 8009e40:	2a25      	cmp	r2, #37	@ 0x25
 8009e42:	d1f9      	bne.n	8009e38 <_svfiprintf_r+0x54>
 8009e44:	ebba 0b04 	subs.w	fp, sl, r4
 8009e48:	d00b      	beq.n	8009e62 <_svfiprintf_r+0x7e>
 8009e4a:	465b      	mov	r3, fp
 8009e4c:	4622      	mov	r2, r4
 8009e4e:	4629      	mov	r1, r5
 8009e50:	4638      	mov	r0, r7
 8009e52:	f7ff ff6b 	bl	8009d2c <__ssputs_r>
 8009e56:	3001      	adds	r0, #1
 8009e58:	f000 80a7 	beq.w	8009faa <_svfiprintf_r+0x1c6>
 8009e5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e5e:	445a      	add	r2, fp
 8009e60:	9209      	str	r2, [sp, #36]	@ 0x24
 8009e62:	f89a 3000 	ldrb.w	r3, [sl]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	f000 809f 	beq.w	8009faa <_svfiprintf_r+0x1c6>
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009e72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e76:	f10a 0a01 	add.w	sl, sl, #1
 8009e7a:	9304      	str	r3, [sp, #16]
 8009e7c:	9307      	str	r3, [sp, #28]
 8009e7e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009e82:	931a      	str	r3, [sp, #104]	@ 0x68
 8009e84:	4654      	mov	r4, sl
 8009e86:	2205      	movs	r2, #5
 8009e88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e8c:	484e      	ldr	r0, [pc, #312]	@ (8009fc8 <_svfiprintf_r+0x1e4>)
 8009e8e:	f7f6 f9bf 	bl	8000210 <memchr>
 8009e92:	9a04      	ldr	r2, [sp, #16]
 8009e94:	b9d8      	cbnz	r0, 8009ece <_svfiprintf_r+0xea>
 8009e96:	06d0      	lsls	r0, r2, #27
 8009e98:	bf44      	itt	mi
 8009e9a:	2320      	movmi	r3, #32
 8009e9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ea0:	0711      	lsls	r1, r2, #28
 8009ea2:	bf44      	itt	mi
 8009ea4:	232b      	movmi	r3, #43	@ 0x2b
 8009ea6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009eaa:	f89a 3000 	ldrb.w	r3, [sl]
 8009eae:	2b2a      	cmp	r3, #42	@ 0x2a
 8009eb0:	d015      	beq.n	8009ede <_svfiprintf_r+0xfa>
 8009eb2:	9a07      	ldr	r2, [sp, #28]
 8009eb4:	4654      	mov	r4, sl
 8009eb6:	2000      	movs	r0, #0
 8009eb8:	f04f 0c0a 	mov.w	ip, #10
 8009ebc:	4621      	mov	r1, r4
 8009ebe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ec2:	3b30      	subs	r3, #48	@ 0x30
 8009ec4:	2b09      	cmp	r3, #9
 8009ec6:	d94b      	bls.n	8009f60 <_svfiprintf_r+0x17c>
 8009ec8:	b1b0      	cbz	r0, 8009ef8 <_svfiprintf_r+0x114>
 8009eca:	9207      	str	r2, [sp, #28]
 8009ecc:	e014      	b.n	8009ef8 <_svfiprintf_r+0x114>
 8009ece:	eba0 0308 	sub.w	r3, r0, r8
 8009ed2:	fa09 f303 	lsl.w	r3, r9, r3
 8009ed6:	4313      	orrs	r3, r2
 8009ed8:	9304      	str	r3, [sp, #16]
 8009eda:	46a2      	mov	sl, r4
 8009edc:	e7d2      	b.n	8009e84 <_svfiprintf_r+0xa0>
 8009ede:	9b03      	ldr	r3, [sp, #12]
 8009ee0:	1d19      	adds	r1, r3, #4
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	9103      	str	r1, [sp, #12]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	bfbb      	ittet	lt
 8009eea:	425b      	neglt	r3, r3
 8009eec:	f042 0202 	orrlt.w	r2, r2, #2
 8009ef0:	9307      	strge	r3, [sp, #28]
 8009ef2:	9307      	strlt	r3, [sp, #28]
 8009ef4:	bfb8      	it	lt
 8009ef6:	9204      	strlt	r2, [sp, #16]
 8009ef8:	7823      	ldrb	r3, [r4, #0]
 8009efa:	2b2e      	cmp	r3, #46	@ 0x2e
 8009efc:	d10a      	bne.n	8009f14 <_svfiprintf_r+0x130>
 8009efe:	7863      	ldrb	r3, [r4, #1]
 8009f00:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f02:	d132      	bne.n	8009f6a <_svfiprintf_r+0x186>
 8009f04:	9b03      	ldr	r3, [sp, #12]
 8009f06:	1d1a      	adds	r2, r3, #4
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	9203      	str	r2, [sp, #12]
 8009f0c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009f10:	3402      	adds	r4, #2
 8009f12:	9305      	str	r3, [sp, #20]
 8009f14:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009fd8 <_svfiprintf_r+0x1f4>
 8009f18:	7821      	ldrb	r1, [r4, #0]
 8009f1a:	2203      	movs	r2, #3
 8009f1c:	4650      	mov	r0, sl
 8009f1e:	f7f6 f977 	bl	8000210 <memchr>
 8009f22:	b138      	cbz	r0, 8009f34 <_svfiprintf_r+0x150>
 8009f24:	9b04      	ldr	r3, [sp, #16]
 8009f26:	eba0 000a 	sub.w	r0, r0, sl
 8009f2a:	2240      	movs	r2, #64	@ 0x40
 8009f2c:	4082      	lsls	r2, r0
 8009f2e:	4313      	orrs	r3, r2
 8009f30:	3401      	adds	r4, #1
 8009f32:	9304      	str	r3, [sp, #16]
 8009f34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f38:	4824      	ldr	r0, [pc, #144]	@ (8009fcc <_svfiprintf_r+0x1e8>)
 8009f3a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009f3e:	2206      	movs	r2, #6
 8009f40:	f7f6 f966 	bl	8000210 <memchr>
 8009f44:	2800      	cmp	r0, #0
 8009f46:	d036      	beq.n	8009fb6 <_svfiprintf_r+0x1d2>
 8009f48:	4b21      	ldr	r3, [pc, #132]	@ (8009fd0 <_svfiprintf_r+0x1ec>)
 8009f4a:	bb1b      	cbnz	r3, 8009f94 <_svfiprintf_r+0x1b0>
 8009f4c:	9b03      	ldr	r3, [sp, #12]
 8009f4e:	3307      	adds	r3, #7
 8009f50:	f023 0307 	bic.w	r3, r3, #7
 8009f54:	3308      	adds	r3, #8
 8009f56:	9303      	str	r3, [sp, #12]
 8009f58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f5a:	4433      	add	r3, r6
 8009f5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f5e:	e76a      	b.n	8009e36 <_svfiprintf_r+0x52>
 8009f60:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f64:	460c      	mov	r4, r1
 8009f66:	2001      	movs	r0, #1
 8009f68:	e7a8      	b.n	8009ebc <_svfiprintf_r+0xd8>
 8009f6a:	2300      	movs	r3, #0
 8009f6c:	3401      	adds	r4, #1
 8009f6e:	9305      	str	r3, [sp, #20]
 8009f70:	4619      	mov	r1, r3
 8009f72:	f04f 0c0a 	mov.w	ip, #10
 8009f76:	4620      	mov	r0, r4
 8009f78:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f7c:	3a30      	subs	r2, #48	@ 0x30
 8009f7e:	2a09      	cmp	r2, #9
 8009f80:	d903      	bls.n	8009f8a <_svfiprintf_r+0x1a6>
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d0c6      	beq.n	8009f14 <_svfiprintf_r+0x130>
 8009f86:	9105      	str	r1, [sp, #20]
 8009f88:	e7c4      	b.n	8009f14 <_svfiprintf_r+0x130>
 8009f8a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f8e:	4604      	mov	r4, r0
 8009f90:	2301      	movs	r3, #1
 8009f92:	e7f0      	b.n	8009f76 <_svfiprintf_r+0x192>
 8009f94:	ab03      	add	r3, sp, #12
 8009f96:	9300      	str	r3, [sp, #0]
 8009f98:	462a      	mov	r2, r5
 8009f9a:	4b0e      	ldr	r3, [pc, #56]	@ (8009fd4 <_svfiprintf_r+0x1f0>)
 8009f9c:	a904      	add	r1, sp, #16
 8009f9e:	4638      	mov	r0, r7
 8009fa0:	f3af 8000 	nop.w
 8009fa4:	1c42      	adds	r2, r0, #1
 8009fa6:	4606      	mov	r6, r0
 8009fa8:	d1d6      	bne.n	8009f58 <_svfiprintf_r+0x174>
 8009faa:	89ab      	ldrh	r3, [r5, #12]
 8009fac:	065b      	lsls	r3, r3, #25
 8009fae:	f53f af2d 	bmi.w	8009e0c <_svfiprintf_r+0x28>
 8009fb2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009fb4:	e72c      	b.n	8009e10 <_svfiprintf_r+0x2c>
 8009fb6:	ab03      	add	r3, sp, #12
 8009fb8:	9300      	str	r3, [sp, #0]
 8009fba:	462a      	mov	r2, r5
 8009fbc:	4b05      	ldr	r3, [pc, #20]	@ (8009fd4 <_svfiprintf_r+0x1f0>)
 8009fbe:	a904      	add	r1, sp, #16
 8009fc0:	4638      	mov	r0, r7
 8009fc2:	f000 f91b 	bl	800a1fc <_printf_i>
 8009fc6:	e7ed      	b.n	8009fa4 <_svfiprintf_r+0x1c0>
 8009fc8:	0800aa45 	.word	0x0800aa45
 8009fcc:	0800aa4f 	.word	0x0800aa4f
 8009fd0:	00000000 	.word	0x00000000
 8009fd4:	08009d2d 	.word	0x08009d2d
 8009fd8:	0800aa4b 	.word	0x0800aa4b

08009fdc <sbrk_aligned>:
 8009fdc:	b570      	push	{r4, r5, r6, lr}
 8009fde:	4e0f      	ldr	r6, [pc, #60]	@ (800a01c <sbrk_aligned+0x40>)
 8009fe0:	460c      	mov	r4, r1
 8009fe2:	6831      	ldr	r1, [r6, #0]
 8009fe4:	4605      	mov	r5, r0
 8009fe6:	b911      	cbnz	r1, 8009fee <sbrk_aligned+0x12>
 8009fe8:	f000 fa7a 	bl	800a4e0 <_sbrk_r>
 8009fec:	6030      	str	r0, [r6, #0]
 8009fee:	4621      	mov	r1, r4
 8009ff0:	4628      	mov	r0, r5
 8009ff2:	f000 fa75 	bl	800a4e0 <_sbrk_r>
 8009ff6:	1c43      	adds	r3, r0, #1
 8009ff8:	d103      	bne.n	800a002 <sbrk_aligned+0x26>
 8009ffa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009ffe:	4620      	mov	r0, r4
 800a000:	bd70      	pop	{r4, r5, r6, pc}
 800a002:	1cc4      	adds	r4, r0, #3
 800a004:	f024 0403 	bic.w	r4, r4, #3
 800a008:	42a0      	cmp	r0, r4
 800a00a:	d0f8      	beq.n	8009ffe <sbrk_aligned+0x22>
 800a00c:	1a21      	subs	r1, r4, r0
 800a00e:	4628      	mov	r0, r5
 800a010:	f000 fa66 	bl	800a4e0 <_sbrk_r>
 800a014:	3001      	adds	r0, #1
 800a016:	d1f2      	bne.n	8009ffe <sbrk_aligned+0x22>
 800a018:	e7ef      	b.n	8009ffa <sbrk_aligned+0x1e>
 800a01a:	bf00      	nop
 800a01c:	2000a7e0 	.word	0x2000a7e0

0800a020 <_malloc_r>:
 800a020:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a024:	1ccd      	adds	r5, r1, #3
 800a026:	f025 0503 	bic.w	r5, r5, #3
 800a02a:	3508      	adds	r5, #8
 800a02c:	2d0c      	cmp	r5, #12
 800a02e:	bf38      	it	cc
 800a030:	250c      	movcc	r5, #12
 800a032:	2d00      	cmp	r5, #0
 800a034:	4606      	mov	r6, r0
 800a036:	db01      	blt.n	800a03c <_malloc_r+0x1c>
 800a038:	42a9      	cmp	r1, r5
 800a03a:	d904      	bls.n	800a046 <_malloc_r+0x26>
 800a03c:	230c      	movs	r3, #12
 800a03e:	6033      	str	r3, [r6, #0]
 800a040:	2000      	movs	r0, #0
 800a042:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a046:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a11c <_malloc_r+0xfc>
 800a04a:	f000 f9f5 	bl	800a438 <__malloc_lock>
 800a04e:	f8d8 3000 	ldr.w	r3, [r8]
 800a052:	461c      	mov	r4, r3
 800a054:	bb44      	cbnz	r4, 800a0a8 <_malloc_r+0x88>
 800a056:	4629      	mov	r1, r5
 800a058:	4630      	mov	r0, r6
 800a05a:	f7ff ffbf 	bl	8009fdc <sbrk_aligned>
 800a05e:	1c43      	adds	r3, r0, #1
 800a060:	4604      	mov	r4, r0
 800a062:	d158      	bne.n	800a116 <_malloc_r+0xf6>
 800a064:	f8d8 4000 	ldr.w	r4, [r8]
 800a068:	4627      	mov	r7, r4
 800a06a:	2f00      	cmp	r7, #0
 800a06c:	d143      	bne.n	800a0f6 <_malloc_r+0xd6>
 800a06e:	2c00      	cmp	r4, #0
 800a070:	d04b      	beq.n	800a10a <_malloc_r+0xea>
 800a072:	6823      	ldr	r3, [r4, #0]
 800a074:	4639      	mov	r1, r7
 800a076:	4630      	mov	r0, r6
 800a078:	eb04 0903 	add.w	r9, r4, r3
 800a07c:	f000 fa30 	bl	800a4e0 <_sbrk_r>
 800a080:	4581      	cmp	r9, r0
 800a082:	d142      	bne.n	800a10a <_malloc_r+0xea>
 800a084:	6821      	ldr	r1, [r4, #0]
 800a086:	1a6d      	subs	r5, r5, r1
 800a088:	4629      	mov	r1, r5
 800a08a:	4630      	mov	r0, r6
 800a08c:	f7ff ffa6 	bl	8009fdc <sbrk_aligned>
 800a090:	3001      	adds	r0, #1
 800a092:	d03a      	beq.n	800a10a <_malloc_r+0xea>
 800a094:	6823      	ldr	r3, [r4, #0]
 800a096:	442b      	add	r3, r5
 800a098:	6023      	str	r3, [r4, #0]
 800a09a:	f8d8 3000 	ldr.w	r3, [r8]
 800a09e:	685a      	ldr	r2, [r3, #4]
 800a0a0:	bb62      	cbnz	r2, 800a0fc <_malloc_r+0xdc>
 800a0a2:	f8c8 7000 	str.w	r7, [r8]
 800a0a6:	e00f      	b.n	800a0c8 <_malloc_r+0xa8>
 800a0a8:	6822      	ldr	r2, [r4, #0]
 800a0aa:	1b52      	subs	r2, r2, r5
 800a0ac:	d420      	bmi.n	800a0f0 <_malloc_r+0xd0>
 800a0ae:	2a0b      	cmp	r2, #11
 800a0b0:	d917      	bls.n	800a0e2 <_malloc_r+0xc2>
 800a0b2:	1961      	adds	r1, r4, r5
 800a0b4:	42a3      	cmp	r3, r4
 800a0b6:	6025      	str	r5, [r4, #0]
 800a0b8:	bf18      	it	ne
 800a0ba:	6059      	strne	r1, [r3, #4]
 800a0bc:	6863      	ldr	r3, [r4, #4]
 800a0be:	bf08      	it	eq
 800a0c0:	f8c8 1000 	streq.w	r1, [r8]
 800a0c4:	5162      	str	r2, [r4, r5]
 800a0c6:	604b      	str	r3, [r1, #4]
 800a0c8:	4630      	mov	r0, r6
 800a0ca:	f000 f9bb 	bl	800a444 <__malloc_unlock>
 800a0ce:	f104 000b 	add.w	r0, r4, #11
 800a0d2:	1d23      	adds	r3, r4, #4
 800a0d4:	f020 0007 	bic.w	r0, r0, #7
 800a0d8:	1ac2      	subs	r2, r0, r3
 800a0da:	bf1c      	itt	ne
 800a0dc:	1a1b      	subne	r3, r3, r0
 800a0de:	50a3      	strne	r3, [r4, r2]
 800a0e0:	e7af      	b.n	800a042 <_malloc_r+0x22>
 800a0e2:	6862      	ldr	r2, [r4, #4]
 800a0e4:	42a3      	cmp	r3, r4
 800a0e6:	bf0c      	ite	eq
 800a0e8:	f8c8 2000 	streq.w	r2, [r8]
 800a0ec:	605a      	strne	r2, [r3, #4]
 800a0ee:	e7eb      	b.n	800a0c8 <_malloc_r+0xa8>
 800a0f0:	4623      	mov	r3, r4
 800a0f2:	6864      	ldr	r4, [r4, #4]
 800a0f4:	e7ae      	b.n	800a054 <_malloc_r+0x34>
 800a0f6:	463c      	mov	r4, r7
 800a0f8:	687f      	ldr	r7, [r7, #4]
 800a0fa:	e7b6      	b.n	800a06a <_malloc_r+0x4a>
 800a0fc:	461a      	mov	r2, r3
 800a0fe:	685b      	ldr	r3, [r3, #4]
 800a100:	42a3      	cmp	r3, r4
 800a102:	d1fb      	bne.n	800a0fc <_malloc_r+0xdc>
 800a104:	2300      	movs	r3, #0
 800a106:	6053      	str	r3, [r2, #4]
 800a108:	e7de      	b.n	800a0c8 <_malloc_r+0xa8>
 800a10a:	230c      	movs	r3, #12
 800a10c:	6033      	str	r3, [r6, #0]
 800a10e:	4630      	mov	r0, r6
 800a110:	f000 f998 	bl	800a444 <__malloc_unlock>
 800a114:	e794      	b.n	800a040 <_malloc_r+0x20>
 800a116:	6005      	str	r5, [r0, #0]
 800a118:	e7d6      	b.n	800a0c8 <_malloc_r+0xa8>
 800a11a:	bf00      	nop
 800a11c:	2000a7e4 	.word	0x2000a7e4

0800a120 <_printf_common>:
 800a120:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a124:	4616      	mov	r6, r2
 800a126:	4698      	mov	r8, r3
 800a128:	688a      	ldr	r2, [r1, #8]
 800a12a:	690b      	ldr	r3, [r1, #16]
 800a12c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a130:	4293      	cmp	r3, r2
 800a132:	bfb8      	it	lt
 800a134:	4613      	movlt	r3, r2
 800a136:	6033      	str	r3, [r6, #0]
 800a138:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a13c:	4607      	mov	r7, r0
 800a13e:	460c      	mov	r4, r1
 800a140:	b10a      	cbz	r2, 800a146 <_printf_common+0x26>
 800a142:	3301      	adds	r3, #1
 800a144:	6033      	str	r3, [r6, #0]
 800a146:	6823      	ldr	r3, [r4, #0]
 800a148:	0699      	lsls	r1, r3, #26
 800a14a:	bf42      	ittt	mi
 800a14c:	6833      	ldrmi	r3, [r6, #0]
 800a14e:	3302      	addmi	r3, #2
 800a150:	6033      	strmi	r3, [r6, #0]
 800a152:	6825      	ldr	r5, [r4, #0]
 800a154:	f015 0506 	ands.w	r5, r5, #6
 800a158:	d106      	bne.n	800a168 <_printf_common+0x48>
 800a15a:	f104 0a19 	add.w	sl, r4, #25
 800a15e:	68e3      	ldr	r3, [r4, #12]
 800a160:	6832      	ldr	r2, [r6, #0]
 800a162:	1a9b      	subs	r3, r3, r2
 800a164:	42ab      	cmp	r3, r5
 800a166:	dc26      	bgt.n	800a1b6 <_printf_common+0x96>
 800a168:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a16c:	6822      	ldr	r2, [r4, #0]
 800a16e:	3b00      	subs	r3, #0
 800a170:	bf18      	it	ne
 800a172:	2301      	movne	r3, #1
 800a174:	0692      	lsls	r2, r2, #26
 800a176:	d42b      	bmi.n	800a1d0 <_printf_common+0xb0>
 800a178:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a17c:	4641      	mov	r1, r8
 800a17e:	4638      	mov	r0, r7
 800a180:	47c8      	blx	r9
 800a182:	3001      	adds	r0, #1
 800a184:	d01e      	beq.n	800a1c4 <_printf_common+0xa4>
 800a186:	6823      	ldr	r3, [r4, #0]
 800a188:	6922      	ldr	r2, [r4, #16]
 800a18a:	f003 0306 	and.w	r3, r3, #6
 800a18e:	2b04      	cmp	r3, #4
 800a190:	bf02      	ittt	eq
 800a192:	68e5      	ldreq	r5, [r4, #12]
 800a194:	6833      	ldreq	r3, [r6, #0]
 800a196:	1aed      	subeq	r5, r5, r3
 800a198:	68a3      	ldr	r3, [r4, #8]
 800a19a:	bf0c      	ite	eq
 800a19c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a1a0:	2500      	movne	r5, #0
 800a1a2:	4293      	cmp	r3, r2
 800a1a4:	bfc4      	itt	gt
 800a1a6:	1a9b      	subgt	r3, r3, r2
 800a1a8:	18ed      	addgt	r5, r5, r3
 800a1aa:	2600      	movs	r6, #0
 800a1ac:	341a      	adds	r4, #26
 800a1ae:	42b5      	cmp	r5, r6
 800a1b0:	d11a      	bne.n	800a1e8 <_printf_common+0xc8>
 800a1b2:	2000      	movs	r0, #0
 800a1b4:	e008      	b.n	800a1c8 <_printf_common+0xa8>
 800a1b6:	2301      	movs	r3, #1
 800a1b8:	4652      	mov	r2, sl
 800a1ba:	4641      	mov	r1, r8
 800a1bc:	4638      	mov	r0, r7
 800a1be:	47c8      	blx	r9
 800a1c0:	3001      	adds	r0, #1
 800a1c2:	d103      	bne.n	800a1cc <_printf_common+0xac>
 800a1c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a1c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1cc:	3501      	adds	r5, #1
 800a1ce:	e7c6      	b.n	800a15e <_printf_common+0x3e>
 800a1d0:	18e1      	adds	r1, r4, r3
 800a1d2:	1c5a      	adds	r2, r3, #1
 800a1d4:	2030      	movs	r0, #48	@ 0x30
 800a1d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a1da:	4422      	add	r2, r4
 800a1dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a1e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a1e4:	3302      	adds	r3, #2
 800a1e6:	e7c7      	b.n	800a178 <_printf_common+0x58>
 800a1e8:	2301      	movs	r3, #1
 800a1ea:	4622      	mov	r2, r4
 800a1ec:	4641      	mov	r1, r8
 800a1ee:	4638      	mov	r0, r7
 800a1f0:	47c8      	blx	r9
 800a1f2:	3001      	adds	r0, #1
 800a1f4:	d0e6      	beq.n	800a1c4 <_printf_common+0xa4>
 800a1f6:	3601      	adds	r6, #1
 800a1f8:	e7d9      	b.n	800a1ae <_printf_common+0x8e>
	...

0800a1fc <_printf_i>:
 800a1fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a200:	7e0f      	ldrb	r7, [r1, #24]
 800a202:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a204:	2f78      	cmp	r7, #120	@ 0x78
 800a206:	4691      	mov	r9, r2
 800a208:	4680      	mov	r8, r0
 800a20a:	460c      	mov	r4, r1
 800a20c:	469a      	mov	sl, r3
 800a20e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a212:	d807      	bhi.n	800a224 <_printf_i+0x28>
 800a214:	2f62      	cmp	r7, #98	@ 0x62
 800a216:	d80a      	bhi.n	800a22e <_printf_i+0x32>
 800a218:	2f00      	cmp	r7, #0
 800a21a:	f000 80d1 	beq.w	800a3c0 <_printf_i+0x1c4>
 800a21e:	2f58      	cmp	r7, #88	@ 0x58
 800a220:	f000 80b8 	beq.w	800a394 <_printf_i+0x198>
 800a224:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a228:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a22c:	e03a      	b.n	800a2a4 <_printf_i+0xa8>
 800a22e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a232:	2b15      	cmp	r3, #21
 800a234:	d8f6      	bhi.n	800a224 <_printf_i+0x28>
 800a236:	a101      	add	r1, pc, #4	@ (adr r1, 800a23c <_printf_i+0x40>)
 800a238:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a23c:	0800a295 	.word	0x0800a295
 800a240:	0800a2a9 	.word	0x0800a2a9
 800a244:	0800a225 	.word	0x0800a225
 800a248:	0800a225 	.word	0x0800a225
 800a24c:	0800a225 	.word	0x0800a225
 800a250:	0800a225 	.word	0x0800a225
 800a254:	0800a2a9 	.word	0x0800a2a9
 800a258:	0800a225 	.word	0x0800a225
 800a25c:	0800a225 	.word	0x0800a225
 800a260:	0800a225 	.word	0x0800a225
 800a264:	0800a225 	.word	0x0800a225
 800a268:	0800a3a7 	.word	0x0800a3a7
 800a26c:	0800a2d3 	.word	0x0800a2d3
 800a270:	0800a361 	.word	0x0800a361
 800a274:	0800a225 	.word	0x0800a225
 800a278:	0800a225 	.word	0x0800a225
 800a27c:	0800a3c9 	.word	0x0800a3c9
 800a280:	0800a225 	.word	0x0800a225
 800a284:	0800a2d3 	.word	0x0800a2d3
 800a288:	0800a225 	.word	0x0800a225
 800a28c:	0800a225 	.word	0x0800a225
 800a290:	0800a369 	.word	0x0800a369
 800a294:	6833      	ldr	r3, [r6, #0]
 800a296:	1d1a      	adds	r2, r3, #4
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	6032      	str	r2, [r6, #0]
 800a29c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a2a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a2a4:	2301      	movs	r3, #1
 800a2a6:	e09c      	b.n	800a3e2 <_printf_i+0x1e6>
 800a2a8:	6833      	ldr	r3, [r6, #0]
 800a2aa:	6820      	ldr	r0, [r4, #0]
 800a2ac:	1d19      	adds	r1, r3, #4
 800a2ae:	6031      	str	r1, [r6, #0]
 800a2b0:	0606      	lsls	r6, r0, #24
 800a2b2:	d501      	bpl.n	800a2b8 <_printf_i+0xbc>
 800a2b4:	681d      	ldr	r5, [r3, #0]
 800a2b6:	e003      	b.n	800a2c0 <_printf_i+0xc4>
 800a2b8:	0645      	lsls	r5, r0, #25
 800a2ba:	d5fb      	bpl.n	800a2b4 <_printf_i+0xb8>
 800a2bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a2c0:	2d00      	cmp	r5, #0
 800a2c2:	da03      	bge.n	800a2cc <_printf_i+0xd0>
 800a2c4:	232d      	movs	r3, #45	@ 0x2d
 800a2c6:	426d      	negs	r5, r5
 800a2c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a2cc:	4858      	ldr	r0, [pc, #352]	@ (800a430 <_printf_i+0x234>)
 800a2ce:	230a      	movs	r3, #10
 800a2d0:	e011      	b.n	800a2f6 <_printf_i+0xfa>
 800a2d2:	6821      	ldr	r1, [r4, #0]
 800a2d4:	6833      	ldr	r3, [r6, #0]
 800a2d6:	0608      	lsls	r0, r1, #24
 800a2d8:	f853 5b04 	ldr.w	r5, [r3], #4
 800a2dc:	d402      	bmi.n	800a2e4 <_printf_i+0xe8>
 800a2de:	0649      	lsls	r1, r1, #25
 800a2e0:	bf48      	it	mi
 800a2e2:	b2ad      	uxthmi	r5, r5
 800a2e4:	2f6f      	cmp	r7, #111	@ 0x6f
 800a2e6:	4852      	ldr	r0, [pc, #328]	@ (800a430 <_printf_i+0x234>)
 800a2e8:	6033      	str	r3, [r6, #0]
 800a2ea:	bf14      	ite	ne
 800a2ec:	230a      	movne	r3, #10
 800a2ee:	2308      	moveq	r3, #8
 800a2f0:	2100      	movs	r1, #0
 800a2f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a2f6:	6866      	ldr	r6, [r4, #4]
 800a2f8:	60a6      	str	r6, [r4, #8]
 800a2fa:	2e00      	cmp	r6, #0
 800a2fc:	db05      	blt.n	800a30a <_printf_i+0x10e>
 800a2fe:	6821      	ldr	r1, [r4, #0]
 800a300:	432e      	orrs	r6, r5
 800a302:	f021 0104 	bic.w	r1, r1, #4
 800a306:	6021      	str	r1, [r4, #0]
 800a308:	d04b      	beq.n	800a3a2 <_printf_i+0x1a6>
 800a30a:	4616      	mov	r6, r2
 800a30c:	fbb5 f1f3 	udiv	r1, r5, r3
 800a310:	fb03 5711 	mls	r7, r3, r1, r5
 800a314:	5dc7      	ldrb	r7, [r0, r7]
 800a316:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a31a:	462f      	mov	r7, r5
 800a31c:	42bb      	cmp	r3, r7
 800a31e:	460d      	mov	r5, r1
 800a320:	d9f4      	bls.n	800a30c <_printf_i+0x110>
 800a322:	2b08      	cmp	r3, #8
 800a324:	d10b      	bne.n	800a33e <_printf_i+0x142>
 800a326:	6823      	ldr	r3, [r4, #0]
 800a328:	07df      	lsls	r7, r3, #31
 800a32a:	d508      	bpl.n	800a33e <_printf_i+0x142>
 800a32c:	6923      	ldr	r3, [r4, #16]
 800a32e:	6861      	ldr	r1, [r4, #4]
 800a330:	4299      	cmp	r1, r3
 800a332:	bfde      	ittt	le
 800a334:	2330      	movle	r3, #48	@ 0x30
 800a336:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a33a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a33e:	1b92      	subs	r2, r2, r6
 800a340:	6122      	str	r2, [r4, #16]
 800a342:	f8cd a000 	str.w	sl, [sp]
 800a346:	464b      	mov	r3, r9
 800a348:	aa03      	add	r2, sp, #12
 800a34a:	4621      	mov	r1, r4
 800a34c:	4640      	mov	r0, r8
 800a34e:	f7ff fee7 	bl	800a120 <_printf_common>
 800a352:	3001      	adds	r0, #1
 800a354:	d14a      	bne.n	800a3ec <_printf_i+0x1f0>
 800a356:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a35a:	b004      	add	sp, #16
 800a35c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a360:	6823      	ldr	r3, [r4, #0]
 800a362:	f043 0320 	orr.w	r3, r3, #32
 800a366:	6023      	str	r3, [r4, #0]
 800a368:	4832      	ldr	r0, [pc, #200]	@ (800a434 <_printf_i+0x238>)
 800a36a:	2778      	movs	r7, #120	@ 0x78
 800a36c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a370:	6823      	ldr	r3, [r4, #0]
 800a372:	6831      	ldr	r1, [r6, #0]
 800a374:	061f      	lsls	r7, r3, #24
 800a376:	f851 5b04 	ldr.w	r5, [r1], #4
 800a37a:	d402      	bmi.n	800a382 <_printf_i+0x186>
 800a37c:	065f      	lsls	r7, r3, #25
 800a37e:	bf48      	it	mi
 800a380:	b2ad      	uxthmi	r5, r5
 800a382:	6031      	str	r1, [r6, #0]
 800a384:	07d9      	lsls	r1, r3, #31
 800a386:	bf44      	itt	mi
 800a388:	f043 0320 	orrmi.w	r3, r3, #32
 800a38c:	6023      	strmi	r3, [r4, #0]
 800a38e:	b11d      	cbz	r5, 800a398 <_printf_i+0x19c>
 800a390:	2310      	movs	r3, #16
 800a392:	e7ad      	b.n	800a2f0 <_printf_i+0xf4>
 800a394:	4826      	ldr	r0, [pc, #152]	@ (800a430 <_printf_i+0x234>)
 800a396:	e7e9      	b.n	800a36c <_printf_i+0x170>
 800a398:	6823      	ldr	r3, [r4, #0]
 800a39a:	f023 0320 	bic.w	r3, r3, #32
 800a39e:	6023      	str	r3, [r4, #0]
 800a3a0:	e7f6      	b.n	800a390 <_printf_i+0x194>
 800a3a2:	4616      	mov	r6, r2
 800a3a4:	e7bd      	b.n	800a322 <_printf_i+0x126>
 800a3a6:	6833      	ldr	r3, [r6, #0]
 800a3a8:	6825      	ldr	r5, [r4, #0]
 800a3aa:	6961      	ldr	r1, [r4, #20]
 800a3ac:	1d18      	adds	r0, r3, #4
 800a3ae:	6030      	str	r0, [r6, #0]
 800a3b0:	062e      	lsls	r6, r5, #24
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	d501      	bpl.n	800a3ba <_printf_i+0x1be>
 800a3b6:	6019      	str	r1, [r3, #0]
 800a3b8:	e002      	b.n	800a3c0 <_printf_i+0x1c4>
 800a3ba:	0668      	lsls	r0, r5, #25
 800a3bc:	d5fb      	bpl.n	800a3b6 <_printf_i+0x1ba>
 800a3be:	8019      	strh	r1, [r3, #0]
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	6123      	str	r3, [r4, #16]
 800a3c4:	4616      	mov	r6, r2
 800a3c6:	e7bc      	b.n	800a342 <_printf_i+0x146>
 800a3c8:	6833      	ldr	r3, [r6, #0]
 800a3ca:	1d1a      	adds	r2, r3, #4
 800a3cc:	6032      	str	r2, [r6, #0]
 800a3ce:	681e      	ldr	r6, [r3, #0]
 800a3d0:	6862      	ldr	r2, [r4, #4]
 800a3d2:	2100      	movs	r1, #0
 800a3d4:	4630      	mov	r0, r6
 800a3d6:	f7f5 ff1b 	bl	8000210 <memchr>
 800a3da:	b108      	cbz	r0, 800a3e0 <_printf_i+0x1e4>
 800a3dc:	1b80      	subs	r0, r0, r6
 800a3de:	6060      	str	r0, [r4, #4]
 800a3e0:	6863      	ldr	r3, [r4, #4]
 800a3e2:	6123      	str	r3, [r4, #16]
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a3ea:	e7aa      	b.n	800a342 <_printf_i+0x146>
 800a3ec:	6923      	ldr	r3, [r4, #16]
 800a3ee:	4632      	mov	r2, r6
 800a3f0:	4649      	mov	r1, r9
 800a3f2:	4640      	mov	r0, r8
 800a3f4:	47d0      	blx	sl
 800a3f6:	3001      	adds	r0, #1
 800a3f8:	d0ad      	beq.n	800a356 <_printf_i+0x15a>
 800a3fa:	6823      	ldr	r3, [r4, #0]
 800a3fc:	079b      	lsls	r3, r3, #30
 800a3fe:	d413      	bmi.n	800a428 <_printf_i+0x22c>
 800a400:	68e0      	ldr	r0, [r4, #12]
 800a402:	9b03      	ldr	r3, [sp, #12]
 800a404:	4298      	cmp	r0, r3
 800a406:	bfb8      	it	lt
 800a408:	4618      	movlt	r0, r3
 800a40a:	e7a6      	b.n	800a35a <_printf_i+0x15e>
 800a40c:	2301      	movs	r3, #1
 800a40e:	4632      	mov	r2, r6
 800a410:	4649      	mov	r1, r9
 800a412:	4640      	mov	r0, r8
 800a414:	47d0      	blx	sl
 800a416:	3001      	adds	r0, #1
 800a418:	d09d      	beq.n	800a356 <_printf_i+0x15a>
 800a41a:	3501      	adds	r5, #1
 800a41c:	68e3      	ldr	r3, [r4, #12]
 800a41e:	9903      	ldr	r1, [sp, #12]
 800a420:	1a5b      	subs	r3, r3, r1
 800a422:	42ab      	cmp	r3, r5
 800a424:	dcf2      	bgt.n	800a40c <_printf_i+0x210>
 800a426:	e7eb      	b.n	800a400 <_printf_i+0x204>
 800a428:	2500      	movs	r5, #0
 800a42a:	f104 0619 	add.w	r6, r4, #25
 800a42e:	e7f5      	b.n	800a41c <_printf_i+0x220>
 800a430:	0800aa56 	.word	0x0800aa56
 800a434:	0800aa67 	.word	0x0800aa67

0800a438 <__malloc_lock>:
 800a438:	4801      	ldr	r0, [pc, #4]	@ (800a440 <__malloc_lock+0x8>)
 800a43a:	f7ff bc75 	b.w	8009d28 <__retarget_lock_acquire_recursive>
 800a43e:	bf00      	nop
 800a440:	2000a7dc 	.word	0x2000a7dc

0800a444 <__malloc_unlock>:
 800a444:	4801      	ldr	r0, [pc, #4]	@ (800a44c <__malloc_unlock+0x8>)
 800a446:	f7ff bc70 	b.w	8009d2a <__retarget_lock_release_recursive>
 800a44a:	bf00      	nop
 800a44c:	2000a7dc 	.word	0x2000a7dc

0800a450 <_realloc_r>:
 800a450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a454:	4607      	mov	r7, r0
 800a456:	4614      	mov	r4, r2
 800a458:	460d      	mov	r5, r1
 800a45a:	b921      	cbnz	r1, 800a466 <_realloc_r+0x16>
 800a45c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a460:	4611      	mov	r1, r2
 800a462:	f7ff bddd 	b.w	800a020 <_malloc_r>
 800a466:	b92a      	cbnz	r2, 800a474 <_realloc_r+0x24>
 800a468:	f000 f858 	bl	800a51c <_free_r>
 800a46c:	4625      	mov	r5, r4
 800a46e:	4628      	mov	r0, r5
 800a470:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a474:	f000 f89c 	bl	800a5b0 <_malloc_usable_size_r>
 800a478:	4284      	cmp	r4, r0
 800a47a:	4606      	mov	r6, r0
 800a47c:	d802      	bhi.n	800a484 <_realloc_r+0x34>
 800a47e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a482:	d8f4      	bhi.n	800a46e <_realloc_r+0x1e>
 800a484:	4621      	mov	r1, r4
 800a486:	4638      	mov	r0, r7
 800a488:	f7ff fdca 	bl	800a020 <_malloc_r>
 800a48c:	4680      	mov	r8, r0
 800a48e:	b908      	cbnz	r0, 800a494 <_realloc_r+0x44>
 800a490:	4645      	mov	r5, r8
 800a492:	e7ec      	b.n	800a46e <_realloc_r+0x1e>
 800a494:	42b4      	cmp	r4, r6
 800a496:	4622      	mov	r2, r4
 800a498:	4629      	mov	r1, r5
 800a49a:	bf28      	it	cs
 800a49c:	4632      	movcs	r2, r6
 800a49e:	f000 f82f 	bl	800a500 <memcpy>
 800a4a2:	4629      	mov	r1, r5
 800a4a4:	4638      	mov	r0, r7
 800a4a6:	f000 f839 	bl	800a51c <_free_r>
 800a4aa:	e7f1      	b.n	800a490 <_realloc_r+0x40>

0800a4ac <memmove>:
 800a4ac:	4288      	cmp	r0, r1
 800a4ae:	b510      	push	{r4, lr}
 800a4b0:	eb01 0402 	add.w	r4, r1, r2
 800a4b4:	d902      	bls.n	800a4bc <memmove+0x10>
 800a4b6:	4284      	cmp	r4, r0
 800a4b8:	4623      	mov	r3, r4
 800a4ba:	d807      	bhi.n	800a4cc <memmove+0x20>
 800a4bc:	1e43      	subs	r3, r0, #1
 800a4be:	42a1      	cmp	r1, r4
 800a4c0:	d008      	beq.n	800a4d4 <memmove+0x28>
 800a4c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a4c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a4ca:	e7f8      	b.n	800a4be <memmove+0x12>
 800a4cc:	4402      	add	r2, r0
 800a4ce:	4601      	mov	r1, r0
 800a4d0:	428a      	cmp	r2, r1
 800a4d2:	d100      	bne.n	800a4d6 <memmove+0x2a>
 800a4d4:	bd10      	pop	{r4, pc}
 800a4d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a4da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a4de:	e7f7      	b.n	800a4d0 <memmove+0x24>

0800a4e0 <_sbrk_r>:
 800a4e0:	b538      	push	{r3, r4, r5, lr}
 800a4e2:	4d06      	ldr	r5, [pc, #24]	@ (800a4fc <_sbrk_r+0x1c>)
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	4604      	mov	r4, r0
 800a4e8:	4608      	mov	r0, r1
 800a4ea:	602b      	str	r3, [r5, #0]
 800a4ec:	f7f7 f90e 	bl	800170c <_sbrk>
 800a4f0:	1c43      	adds	r3, r0, #1
 800a4f2:	d102      	bne.n	800a4fa <_sbrk_r+0x1a>
 800a4f4:	682b      	ldr	r3, [r5, #0]
 800a4f6:	b103      	cbz	r3, 800a4fa <_sbrk_r+0x1a>
 800a4f8:	6023      	str	r3, [r4, #0]
 800a4fa:	bd38      	pop	{r3, r4, r5, pc}
 800a4fc:	2000a7e8 	.word	0x2000a7e8

0800a500 <memcpy>:
 800a500:	440a      	add	r2, r1
 800a502:	4291      	cmp	r1, r2
 800a504:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a508:	d100      	bne.n	800a50c <memcpy+0xc>
 800a50a:	4770      	bx	lr
 800a50c:	b510      	push	{r4, lr}
 800a50e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a512:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a516:	4291      	cmp	r1, r2
 800a518:	d1f9      	bne.n	800a50e <memcpy+0xe>
 800a51a:	bd10      	pop	{r4, pc}

0800a51c <_free_r>:
 800a51c:	b538      	push	{r3, r4, r5, lr}
 800a51e:	4605      	mov	r5, r0
 800a520:	2900      	cmp	r1, #0
 800a522:	d041      	beq.n	800a5a8 <_free_r+0x8c>
 800a524:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a528:	1f0c      	subs	r4, r1, #4
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	bfb8      	it	lt
 800a52e:	18e4      	addlt	r4, r4, r3
 800a530:	f7ff ff82 	bl	800a438 <__malloc_lock>
 800a534:	4a1d      	ldr	r2, [pc, #116]	@ (800a5ac <_free_r+0x90>)
 800a536:	6813      	ldr	r3, [r2, #0]
 800a538:	b933      	cbnz	r3, 800a548 <_free_r+0x2c>
 800a53a:	6063      	str	r3, [r4, #4]
 800a53c:	6014      	str	r4, [r2, #0]
 800a53e:	4628      	mov	r0, r5
 800a540:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a544:	f7ff bf7e 	b.w	800a444 <__malloc_unlock>
 800a548:	42a3      	cmp	r3, r4
 800a54a:	d908      	bls.n	800a55e <_free_r+0x42>
 800a54c:	6820      	ldr	r0, [r4, #0]
 800a54e:	1821      	adds	r1, r4, r0
 800a550:	428b      	cmp	r3, r1
 800a552:	bf01      	itttt	eq
 800a554:	6819      	ldreq	r1, [r3, #0]
 800a556:	685b      	ldreq	r3, [r3, #4]
 800a558:	1809      	addeq	r1, r1, r0
 800a55a:	6021      	streq	r1, [r4, #0]
 800a55c:	e7ed      	b.n	800a53a <_free_r+0x1e>
 800a55e:	461a      	mov	r2, r3
 800a560:	685b      	ldr	r3, [r3, #4]
 800a562:	b10b      	cbz	r3, 800a568 <_free_r+0x4c>
 800a564:	42a3      	cmp	r3, r4
 800a566:	d9fa      	bls.n	800a55e <_free_r+0x42>
 800a568:	6811      	ldr	r1, [r2, #0]
 800a56a:	1850      	adds	r0, r2, r1
 800a56c:	42a0      	cmp	r0, r4
 800a56e:	d10b      	bne.n	800a588 <_free_r+0x6c>
 800a570:	6820      	ldr	r0, [r4, #0]
 800a572:	4401      	add	r1, r0
 800a574:	1850      	adds	r0, r2, r1
 800a576:	4283      	cmp	r3, r0
 800a578:	6011      	str	r1, [r2, #0]
 800a57a:	d1e0      	bne.n	800a53e <_free_r+0x22>
 800a57c:	6818      	ldr	r0, [r3, #0]
 800a57e:	685b      	ldr	r3, [r3, #4]
 800a580:	6053      	str	r3, [r2, #4]
 800a582:	4408      	add	r0, r1
 800a584:	6010      	str	r0, [r2, #0]
 800a586:	e7da      	b.n	800a53e <_free_r+0x22>
 800a588:	d902      	bls.n	800a590 <_free_r+0x74>
 800a58a:	230c      	movs	r3, #12
 800a58c:	602b      	str	r3, [r5, #0]
 800a58e:	e7d6      	b.n	800a53e <_free_r+0x22>
 800a590:	6820      	ldr	r0, [r4, #0]
 800a592:	1821      	adds	r1, r4, r0
 800a594:	428b      	cmp	r3, r1
 800a596:	bf04      	itt	eq
 800a598:	6819      	ldreq	r1, [r3, #0]
 800a59a:	685b      	ldreq	r3, [r3, #4]
 800a59c:	6063      	str	r3, [r4, #4]
 800a59e:	bf04      	itt	eq
 800a5a0:	1809      	addeq	r1, r1, r0
 800a5a2:	6021      	streq	r1, [r4, #0]
 800a5a4:	6054      	str	r4, [r2, #4]
 800a5a6:	e7ca      	b.n	800a53e <_free_r+0x22>
 800a5a8:	bd38      	pop	{r3, r4, r5, pc}
 800a5aa:	bf00      	nop
 800a5ac:	2000a7e4 	.word	0x2000a7e4

0800a5b0 <_malloc_usable_size_r>:
 800a5b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a5b4:	1f18      	subs	r0, r3, #4
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	bfbc      	itt	lt
 800a5ba:	580b      	ldrlt	r3, [r1, r0]
 800a5bc:	18c0      	addlt	r0, r0, r3
 800a5be:	4770      	bx	lr

0800a5c0 <_init>:
 800a5c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5c2:	bf00      	nop
 800a5c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5c6:	bc08      	pop	{r3}
 800a5c8:	469e      	mov	lr, r3
 800a5ca:	4770      	bx	lr

0800a5cc <_fini>:
 800a5cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5ce:	bf00      	nop
 800a5d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5d2:	bc08      	pop	{r3}
 800a5d4:	469e      	mov	lr, r3
 800a5d6:	4770      	bx	lr
