\hypertarget{struct_t_a_m_p___type_def}{}\doxysection{TAMP\+\_\+\+Type\+Def Struct Reference}
\label{struct_t_a_m_p___type_def}\index{TAMP\_TypeDef@{TAMP\_TypeDef}}


Tamper and backup registers.  




{\ttfamily \#include $<$stm32g431xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a7b9a396bf60fe92f8ea0713862d9679e}{FLTCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a52555c0aaca0111720c26d793c1df010}{RESERVED1}} \mbox{[}6\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a524e134cec519206cb41d0545e382978}{MISR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a64a95891ad3e904dd5548112539c1c98}{SCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a5f3f39467dbb5d996dc25056c82670e5}{RESERVED4}} \mbox{[}48\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}{BKP0R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_af85290529fb82acef7c9fcea3718346c}{BKP1R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}{BKP2R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}{BKP3R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}{BKP4R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}{BKP5R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a1d854d2d7f0452f4c90035952b92d2ba}{BKP6R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}{BKP7R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_ac1085f6aae54b353c30871fe90c59851}{BKP8R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a6c33564df6eaf97400e0457dde9b14ef}{BKP9R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_aade2881a3e408bfd106b27f78bbbcfc9}{BKP10R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_ac66d5e2d3459cff89794c47dbc8f7228}{BKP11R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}{BKP12R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}{BKP13R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_ac60f13e6619724747e61cfbff55b9fab}{BKP14R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_afafaddc3a983eb71332b7526d82191ad}{BKP15R}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Tamper and backup registers. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_t_a_m_p___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}\label{struct_t_a_m_p___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP0R@{BKP0R}}
\index{BKP0R@{BKP0R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP0R}{BKP0R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP0R}

TAMP backup register 0, Address offset\+: 0x100 \mbox{\Hypertarget{struct_t_a_m_p___type_def_aade2881a3e408bfd106b27f78bbbcfc9}\label{struct_t_a_m_p___type_def_aade2881a3e408bfd106b27f78bbbcfc9}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP10R@{BKP10R}}
\index{BKP10R@{BKP10R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP10R}{BKP10R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP10R}

TAMP backup register 10, Address offset\+: 0x128 \mbox{\Hypertarget{struct_t_a_m_p___type_def_ac66d5e2d3459cff89794c47dbc8f7228}\label{struct_t_a_m_p___type_def_ac66d5e2d3459cff89794c47dbc8f7228}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP11R@{BKP11R}}
\index{BKP11R@{BKP11R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP11R}{BKP11R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP11R}

TAMP backup register 11, Address offset\+: 0x12C \mbox{\Hypertarget{struct_t_a_m_p___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}\label{struct_t_a_m_p___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP12R@{BKP12R}}
\index{BKP12R@{BKP12R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP12R}{BKP12R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP12R}

TAMP backup register 12, Address offset\+: 0x130 \mbox{\Hypertarget{struct_t_a_m_p___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}\label{struct_t_a_m_p___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP13R@{BKP13R}}
\index{BKP13R@{BKP13R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP13R}{BKP13R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP13R}

TAMP backup register 13, Address offset\+: 0x134 \mbox{\Hypertarget{struct_t_a_m_p___type_def_ac60f13e6619724747e61cfbff55b9fab}\label{struct_t_a_m_p___type_def_ac60f13e6619724747e61cfbff55b9fab}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP14R@{BKP14R}}
\index{BKP14R@{BKP14R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP14R}{BKP14R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP14R}

TAMP backup register 14, Address offset\+: 0x138 \mbox{\Hypertarget{struct_t_a_m_p___type_def_afafaddc3a983eb71332b7526d82191ad}\label{struct_t_a_m_p___type_def_afafaddc3a983eb71332b7526d82191ad}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP15R@{BKP15R}}
\index{BKP15R@{BKP15R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP15R}{BKP15R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP15R}

TAMP backup register 15, Address offset\+: 0x13C \mbox{\Hypertarget{struct_t_a_m_p___type_def_af85290529fb82acef7c9fcea3718346c}\label{struct_t_a_m_p___type_def_af85290529fb82acef7c9fcea3718346c}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP1R@{BKP1R}}
\index{BKP1R@{BKP1R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP1R}{BKP1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP1R}

TAMP backup register 1, Address offset\+: 0x104 \mbox{\Hypertarget{struct_t_a_m_p___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}\label{struct_t_a_m_p___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP2R@{BKP2R}}
\index{BKP2R@{BKP2R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP2R}{BKP2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP2R}

TAMP backup register 2, Address offset\+: 0x108 \mbox{\Hypertarget{struct_t_a_m_p___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}\label{struct_t_a_m_p___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP3R@{BKP3R}}
\index{BKP3R@{BKP3R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP3R}{BKP3R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP3R}

TAMP backup register 3, Address offset\+: 0x10C \mbox{\Hypertarget{struct_t_a_m_p___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}\label{struct_t_a_m_p___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP4R@{BKP4R}}
\index{BKP4R@{BKP4R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP4R}{BKP4R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP4R}

TAMP backup register 4, Address offset\+: 0x110 \mbox{\Hypertarget{struct_t_a_m_p___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}\label{struct_t_a_m_p___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP5R@{BKP5R}}
\index{BKP5R@{BKP5R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP5R}{BKP5R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP5R}

TAMP backup register 5, Address offset\+: 0x114 \mbox{\Hypertarget{struct_t_a_m_p___type_def_a1d854d2d7f0452f4c90035952b92d2ba}\label{struct_t_a_m_p___type_def_a1d854d2d7f0452f4c90035952b92d2ba}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP6R@{BKP6R}}
\index{BKP6R@{BKP6R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP6R}{BKP6R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP6R}

TAMP backup register 6, Address offset\+: 0x118 \mbox{\Hypertarget{struct_t_a_m_p___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}\label{struct_t_a_m_p___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP7R@{BKP7R}}
\index{BKP7R@{BKP7R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP7R}{BKP7R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP7R}

TAMP backup register 7, Address offset\+: 0x11C \mbox{\Hypertarget{struct_t_a_m_p___type_def_ac1085f6aae54b353c30871fe90c59851}\label{struct_t_a_m_p___type_def_ac1085f6aae54b353c30871fe90c59851}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP8R@{BKP8R}}
\index{BKP8R@{BKP8R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP8R}{BKP8R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP8R}

TAMP backup register 8, Address offset\+: 0x120 \mbox{\Hypertarget{struct_t_a_m_p___type_def_a6c33564df6eaf97400e0457dde9b14ef}\label{struct_t_a_m_p___type_def_a6c33564df6eaf97400e0457dde9b14ef}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP9R@{BKP9R}}
\index{BKP9R@{BKP9R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP9R}{BKP9R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP9R}

TAMP backup register 9, Address offset\+: 0x124 \mbox{\Hypertarget{struct_t_a_m_p___type_def_ab0ec7102960640751d44e92ddac994f0}\label{struct_t_a_m_p___type_def_ab0ec7102960640751d44e92ddac994f0}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR1}

TAMP configuration register 1, Address offset\+: 0x00 \mbox{\Hypertarget{struct_t_a_m_p___type_def_afdfa307571967afb1d97943e982b6586}\label{struct_t_a_m_p___type_def_afdfa307571967afb1d97943e982b6586}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR2}

TAMP configuration register 2, Address offset\+: 0x04 \mbox{\Hypertarget{struct_t_a_m_p___type_def_a7b9a396bf60fe92f8ea0713862d9679e}\label{struct_t_a_m_p___type_def_a7b9a396bf60fe92f8ea0713862d9679e}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!FLTCR@{FLTCR}}
\index{FLTCR@{FLTCR}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTCR}{FLTCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLTCR}

TAMP filter control register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_t_a_m_p___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}\label{struct_t_a_m_p___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!IER@{IER}}
\index{IER@{IER}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IER}

TAMP Interrupt enable register, Address offset\+: 0x2C \mbox{\Hypertarget{struct_t_a_m_p___type_def_a524e134cec519206cb41d0545e382978}\label{struct_t_a_m_p___type_def_a524e134cec519206cb41d0545e382978}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!MISR@{MISR}}
\index{MISR@{MISR}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MISR}{MISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MISR}

TAMP Masked Interrupt Status register Address offset\+: 0x34 \mbox{\Hypertarget{struct_t_a_m_p___type_def_af86c61a5d38a4fc9cef942a12744486b}\label{struct_t_a_m_p___type_def_af86c61a5d38a4fc9cef942a12744486b}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}

no configuration register 3, Address offset\+: 0x08 \mbox{\Hypertarget{struct_t_a_m_p___type_def_a52555c0aaca0111720c26d793c1df010}\label{struct_t_a_m_p___type_def_a52555c0aaca0111720c26d793c1df010}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1\mbox{[}6\mbox{]}}

Reserved Address offset\+: 0x10 -\/ 0x24 \mbox{\Hypertarget{struct_t_a_m_p___type_def_a4c9b972a304c0e08ca27cbe57627c496}\label{struct_t_a_m_p___type_def_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved Address offset\+: 0x28 \mbox{\Hypertarget{struct_t_a_m_p___type_def_af2b40c5e36a5e861490988275499e158}\label{struct_t_a_m_p___type_def_af2b40c5e36a5e861490988275499e158}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3}

Reserved Address offset\+: 0x38 \mbox{\Hypertarget{struct_t_a_m_p___type_def_a5f3f39467dbb5d996dc25056c82670e5}\label{struct_t_a_m_p___type_def_a5f3f39467dbb5d996dc25056c82670e5}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4\mbox{[}48\mbox{]}}

Reserved Address offset\+: 0x040 -\/ 0x\+FC \mbox{\Hypertarget{struct_t_a_m_p___type_def_a64a95891ad3e904dd5548112539c1c98}\label{struct_t_a_m_p___type_def_a64a95891ad3e904dd5548112539c1c98}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!SCR@{SCR}}
\index{SCR@{SCR}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCR}

TAMP Status clear register, Address offset\+: 0x3C \mbox{\Hypertarget{struct_t_a_m_p___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_t_a_m_p___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!SR@{SR}}
\index{SR@{SR}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

TAMP Status register, Address offset\+: 0x30 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g431xx_8h}{stm32g431xx.\+h}}\end{DoxyCompactItemize}
