{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "100000000"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "u_ila_0",
                        "spec": "labtools_ila_v6",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "23e7d65a79bc59f7bc47406c1714dfae",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[31]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[30]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[29]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[28]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[27]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[26]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[25]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[24]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[23]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[22]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[21]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[20]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[19]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[18]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[17]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[16]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[15]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[14]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[13]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[12]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[11]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[10]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[9]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[8]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[7]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[6]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[5]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[4]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[3]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[2]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[1]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/cal_result[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 5,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "arch_1st_i/multicycle_cpu_0/inst/funct",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/funct[5]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/funct[4]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/funct[3]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/funct[2]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/funct[1]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/funct[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 5,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "arch_1st_i/multicycle_cpu_0/inst/opcode",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/opcode[5]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/opcode[4]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/opcode[3]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/opcode[2]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/opcode[1]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/opcode[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[31]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[30]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[29]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[28]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[27]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[26]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[25]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[24]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[23]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[22]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[21]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[20]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[19]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[18]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[17]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[16]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[15]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[14]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[13]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[12]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[11]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[10]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[9]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[8]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[7]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[6]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[5]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[4]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[3]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[2]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[1]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc_wire[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "arch_1st_i/multicycle_cpu_0/inst/srcA",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[31]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[30]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[29]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[28]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[27]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[26]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[25]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[24]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[23]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[22]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[21]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[20]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[19]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[18]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[17]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[16]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[15]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[14]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[13]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[12]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[11]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[10]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[9]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[8]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[7]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[6]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[5]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[4]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[3]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[2]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[1]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcA[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 5,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "arch_1st_i/multicycle_cpu_0/inst/state",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/state[5]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/state[4]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/state[3]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/state[2]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/state[1]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/state[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "arch_1st_i/multicycle_cpu_0/inst/srcB",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[31]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[30]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[29]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[28]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[27]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[26]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[25]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[24]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[23]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[22]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[21]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[20]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[19]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[18]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[17]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[16]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[15]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[14]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[13]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[12]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[11]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[10]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[9]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[8]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[7]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[6]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[5]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[4]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[3]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[2]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[1]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/srcB[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "arch_1st_i/multicycle_cpu_0/inst/rxd",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "arch_1st_i/multicycle_cpu_0/inst/txd",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}