// Seed: 2744917374
module module_0;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 #(
    parameter id_3 = 32'd13
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  input wire id_4;
  output wire _id_3;
  output wire id_2;
  inout wire id_1;
  logic [id_3 : -1] id_5;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = -1;
endmodule
