Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jun  4 12:44:28 2019
| Host         : X220Arch running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file blink_timing_summary_routed.rpt -pb blink_timing_summary_routed.pb -rpx blink_timing_summary_routed.rpx -warn_on_violation
| Design       : blink
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.147        0.000                      0                   26        0.263        0.000                      0                   26        3.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.147        0.000                      0                   26        0.263        0.000                      0                   26        3.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 cnt3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.940ns (33.318%)  route 1.881ns (66.682%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns = ( 13.736 - 8.000 ) 
    Source Clock Delay      (SCD):    6.244ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.057     6.244    CLK_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  cnt3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.456     6.700 r  cnt3_reg[0]/Q
                         net (fo=8, routed)           0.891     7.591    cnt3[0]
    SLICE_X113Y104       LUT3 (Prop_lut3_I1_O)        0.152     7.743 r  cnt3[1]_i_2/O
                         net (fo=1, routed)           0.990     8.733    cnt3[1]_i_2_n_0
    SLICE_X113Y103       LUT6 (Prop_lut6_I0_O)        0.332     9.065 r  cnt3[1]_i_1/O
                         net (fo=1, routed)           0.000     9.065    cnt3[1]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  cnt3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.785    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.876 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.860    13.736    CLK_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  cnt3_reg[1]/C
                         clock pessimism              0.482    14.219    
                         clock uncertainty           -0.035    14.183    
    SLICE_X113Y103       FDRE (Setup_fdre_C_D)        0.029    14.212    cnt3_reg[1]
  -------------------------------------------------------------------
                         required time                         14.212    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 cnt23_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.766ns (27.784%)  route 1.991ns (72.216%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns = ( 13.736 - 8.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.058     6.245    CLK_IBUF_BUFG
    SLICE_X112Y100       FDRE                                         r  cnt23_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDRE (Prop_fdre_C_Q)         0.518     6.763 r  cnt23_reg[3]/Q
                         net (fo=2, routed)           1.046     7.809    cnt23_reg[3]
    SLICE_X113Y100       LUT6 (Prop_lut6_I0_O)        0.124     7.933 r  cnt3[2]_i_6/O
                         net (fo=3, routed)           0.945     8.878    cnt3[2]_i_6_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I4_O)        0.124     9.002 r  cnt3[0]_i_1/O
                         net (fo=1, routed)           0.000     9.002    cnt3[0]_i_1_n_0
    SLICE_X113Y104       FDRE                                         r  cnt3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.785    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.876 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.860    13.736    CLK_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  cnt3_reg[0]/C
                         clock pessimism              0.482    14.219    
                         clock uncertainty           -0.035    14.183    
    SLICE_X113Y104       FDRE (Setup_fdre_C_D)        0.031    14.214    cnt3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 cnt23_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.766ns (27.970%)  route 1.973ns (72.030%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.737ns = ( 13.737 - 8.000 ) 
    Source Clock Delay      (SCD):    6.244ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.057     6.244    CLK_IBUF_BUFG
    SLICE_X112Y104       FDRE                                         r  cnt23_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE (Prop_fdre_C_Q)         0.518     6.762 r  cnt23_reg[18]/Q
                         net (fo=2, routed)           0.872     7.633    cnt23_reg[18]
    SLICE_X113Y104       LUT5 (Prop_lut5_I0_O)        0.124     7.757 r  cnt3[2]_i_4/O
                         net (fo=3, routed)           1.101     8.858    cnt3[2]_i_4_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I2_O)        0.124     8.982 r  cnt3[2]_i_1/O
                         net (fo=1, routed)           0.000     8.982    cnt3[2]_i_1_n_0
    SLICE_X113Y102       FDRE                                         r  cnt3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.785    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.876 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.861    13.737    CLK_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  cnt3_reg[2]/C
                         clock pessimism              0.482    14.220    
                         clock uncertainty           -0.035    14.184    
    SLICE_X113Y102       FDRE (Setup_fdre_C_D)        0.029    14.213    cnt3_reg[2]
  -------------------------------------------------------------------
                         required time                         14.213    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 1.966ns (78.039%)  route 0.553ns (21.961%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns = ( 13.736 - 8.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.058     6.245    CLK_IBUF_BUFG
    SLICE_X112Y100       FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDRE (Prop_fdre_C_Q)         0.518     6.763 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.553     7.316    cnt23_reg[1]
    SLICE_X112Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.973 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.973    cnt23_reg[0]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.090 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.090    cnt23_reg[4]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.207    cnt23_reg[8]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.324    cnt23_reg[12]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  cnt23_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.441    cnt23_reg[16]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.764 r  cnt23_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.764    cnt23_reg[20]_i_1_n_6
    SLICE_X112Y105       FDRE                                         r  cnt23_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.785    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.876 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.860    13.736    CLK_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  cnt23_reg[21]/C
                         clock pessimism              0.482    14.219    
                         clock uncertainty           -0.035    14.183    
    SLICE_X112Y105       FDRE (Setup_fdre_C_D)        0.109    14.292    cnt23_reg[21]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 1.882ns (77.282%)  route 0.553ns (22.718%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns = ( 13.736 - 8.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.058     6.245    CLK_IBUF_BUFG
    SLICE_X112Y100       FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDRE (Prop_fdre_C_Q)         0.518     6.763 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.553     7.316    cnt23_reg[1]
    SLICE_X112Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.973 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.973    cnt23_reg[0]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.090 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.090    cnt23_reg[4]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.207    cnt23_reg[8]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.324    cnt23_reg[12]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  cnt23_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.441    cnt23_reg[16]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.680 r  cnt23_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.680    cnt23_reg[20]_i_1_n_5
    SLICE_X112Y105       FDRE                                         r  cnt23_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.785    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.876 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.860    13.736    CLK_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  cnt23_reg[22]/C
                         clock pessimism              0.482    14.219    
                         clock uncertainty           -0.035    14.183    
    SLICE_X112Y105       FDRE (Setup_fdre_C_D)        0.109    14.292    cnt23_reg[22]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 1.862ns (77.094%)  route 0.553ns (22.906%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns = ( 13.736 - 8.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.058     6.245    CLK_IBUF_BUFG
    SLICE_X112Y100       FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDRE (Prop_fdre_C_Q)         0.518     6.763 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.553     7.316    cnt23_reg[1]
    SLICE_X112Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.973 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.973    cnt23_reg[0]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.090 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.090    cnt23_reg[4]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.207    cnt23_reg[8]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.324    cnt23_reg[12]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  cnt23_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.441    cnt23_reg[16]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.660 r  cnt23_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.660    cnt23_reg[20]_i_1_n_7
    SLICE_X112Y105       FDRE                                         r  cnt23_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.785    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.876 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.860    13.736    CLK_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  cnt23_reg[20]/C
                         clock pessimism              0.482    14.219    
                         clock uncertainty           -0.035    14.183    
    SLICE_X112Y105       FDRE (Setup_fdre_C_D)        0.109    14.292    cnt23_reg[20]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                  5.632    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 1.849ns (76.970%)  route 0.553ns (23.030%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns = ( 13.736 - 8.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.058     6.245    CLK_IBUF_BUFG
    SLICE_X112Y100       FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDRE (Prop_fdre_C_Q)         0.518     6.763 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.553     7.316    cnt23_reg[1]
    SLICE_X112Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.973 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.973    cnt23_reg[0]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.090 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.090    cnt23_reg[4]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.207    cnt23_reg[8]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.324    cnt23_reg[12]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.647 r  cnt23_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.647    cnt23_reg[16]_i_1_n_6
    SLICE_X112Y104       FDRE                                         r  cnt23_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.785    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.876 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.860    13.736    CLK_IBUF_BUFG
    SLICE_X112Y104       FDRE                                         r  cnt23_reg[17]/C
                         clock pessimism              0.482    14.219    
                         clock uncertainty           -0.035    14.183    
    SLICE_X112Y104       FDRE (Setup_fdre_C_D)        0.109    14.292    cnt23_reg[17]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.841ns (76.893%)  route 0.553ns (23.107%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns = ( 13.736 - 8.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.058     6.245    CLK_IBUF_BUFG
    SLICE_X112Y100       FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDRE (Prop_fdre_C_Q)         0.518     6.763 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.553     7.316    cnt23_reg[1]
    SLICE_X112Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.973 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.973    cnt23_reg[0]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.090 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.090    cnt23_reg[4]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.207    cnt23_reg[8]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.324    cnt23_reg[12]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.639 r  cnt23_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.639    cnt23_reg[16]_i_1_n_4
    SLICE_X112Y104       FDRE                                         r  cnt23_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.785    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.876 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.860    13.736    CLK_IBUF_BUFG
    SLICE_X112Y104       FDRE                                         r  cnt23_reg[19]/C
                         clock pessimism              0.482    14.219    
                         clock uncertainty           -0.035    14.183    
    SLICE_X112Y104       FDRE (Setup_fdre_C_D)        0.109    14.292    cnt23_reg[19]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 1.765ns (76.135%)  route 0.553ns (23.865%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns = ( 13.736 - 8.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.058     6.245    CLK_IBUF_BUFG
    SLICE_X112Y100       FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDRE (Prop_fdre_C_Q)         0.518     6.763 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.553     7.316    cnt23_reg[1]
    SLICE_X112Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.973 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.973    cnt23_reg[0]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.090 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.090    cnt23_reg[4]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.207    cnt23_reg[8]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.324    cnt23_reg[12]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.563 r  cnt23_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.563    cnt23_reg[16]_i_1_n_5
    SLICE_X112Y104       FDRE                                         r  cnt23_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.785    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.876 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.860    13.736    CLK_IBUF_BUFG
    SLICE_X112Y104       FDRE                                         r  cnt23_reg[18]/C
                         clock pessimism              0.482    14.219    
                         clock uncertainty           -0.035    14.183    
    SLICE_X112Y104       FDRE (Setup_fdre_C_D)        0.109    14.292    cnt23_reg[18]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.745ns (75.928%)  route 0.553ns (24.072%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns = ( 13.736 - 8.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.058     6.245    CLK_IBUF_BUFG
    SLICE_X112Y100       FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDRE (Prop_fdre_C_Q)         0.518     6.763 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.553     7.316    cnt23_reg[1]
    SLICE_X112Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.973 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.973    cnt23_reg[0]_i_1_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.090 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.090    cnt23_reg[4]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.207    cnt23_reg[8]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.324    cnt23_reg[12]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.543 r  cnt23_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.543    cnt23_reg[16]_i_1_n_7
    SLICE_X112Y104       FDRE                                         r  cnt23_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.785    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.876 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.860    13.736    CLK_IBUF_BUFG
    SLICE_X112Y104       FDRE                                         r  cnt23_reg[16]/C
                         clock pessimism              0.482    14.219    
                         clock uncertainty           -0.035    14.183    
    SLICE_X112Y104       FDRE (Setup_fdre_C_D)        0.109    14.292    cnt23_reg[16]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                          -8.543    
  -------------------------------------------------------------------
                         slack                                  5.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.719     1.917    CLK_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  cnt3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141     2.058 r  cnt3_reg[2]/Q
                         net (fo=7, routed)           0.168     2.227    cnt3[2]
    SLICE_X113Y102       LUT6 (Prop_lut6_I5_O)        0.045     2.272 r  cnt3[2]_i_1/O
                         net (fo=1, routed)           0.000     2.272    cnt3[2]_i_1_n_0
    SLICE_X113Y102       FDRE                                         r  cnt3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.995     2.450    CLK_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  cnt3_reg[2]/C
                         clock pessimism             -0.533     1.917    
    SLICE_X113Y102       FDRE (Hold_fdre_C_D)         0.091     2.008    cnt3_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cnt23_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.719     1.917    CLK_IBUF_BUFG
    SLICE_X112Y102       FDRE                                         r  cnt23_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.164     2.081 r  cnt23_reg[10]/Q
                         net (fo=2, routed)           0.125     2.207    cnt23_reg[10]
    SLICE_X112Y102       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.317 r  cnt23_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.317    cnt23_reg[8]_i_1_n_5
    SLICE_X112Y102       FDRE                                         r  cnt23_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.995     2.450    CLK_IBUF_BUFG
    SLICE_X112Y102       FDRE                                         r  cnt23_reg[10]/C
                         clock pessimism             -0.533     1.917    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.134     2.051    cnt23_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cnt23_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.916    CLK_IBUF_BUFG
    SLICE_X112Y103       FDRE                                         r  cnt23_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164     2.080 r  cnt23_reg[14]/Q
                         net (fo=2, routed)           0.126     2.206    cnt23_reg[14]
    SLICE_X112Y103       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.316 r  cnt23_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.316    cnt23_reg[12]_i_1_n_5
    SLICE_X112Y103       FDRE                                         r  cnt23_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.449    CLK_IBUF_BUFG
    SLICE_X112Y103       FDRE                                         r  cnt23_reg[14]/C
                         clock pessimism             -0.533     1.916    
    SLICE_X112Y103       FDRE (Hold_fdre_C_D)         0.134     2.050    cnt23_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cnt23_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.916    CLK_IBUF_BUFG
    SLICE_X112Y104       FDRE                                         r  cnt23_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE (Prop_fdre_C_Q)         0.164     2.080 r  cnt23_reg[18]/Q
                         net (fo=2, routed)           0.126     2.206    cnt23_reg[18]
    SLICE_X112Y104       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.316 r  cnt23_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.316    cnt23_reg[16]_i_1_n_5
    SLICE_X112Y104       FDRE                                         r  cnt23_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.449    CLK_IBUF_BUFG
    SLICE_X112Y104       FDRE                                         r  cnt23_reg[18]/C
                         clock pessimism             -0.533     1.916    
    SLICE_X112Y104       FDRE (Hold_fdre_C_D)         0.134     2.050    cnt23_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt23_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.916    CLK_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  cnt23_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164     2.080 r  cnt23_reg[22]/Q
                         net (fo=2, routed)           0.127     2.207    cnt23_reg[22]
    SLICE_X112Y105       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.317 r  cnt23_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.317    cnt23_reg[20]_i_1_n_5
    SLICE_X112Y105       FDRE                                         r  cnt23_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.449    CLK_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  cnt23_reg[22]/C
                         clock pessimism             -0.533     1.916    
    SLICE_X112Y105       FDRE (Hold_fdre_C_D)         0.134     2.050    cnt23_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt23_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.719     1.917    CLK_IBUF_BUFG
    SLICE_X112Y101       FDRE                                         r  cnt23_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.164     2.081 r  cnt23_reg[6]/Q
                         net (fo=2, routed)           0.127     2.208    cnt23_reg[6]
    SLICE_X112Y101       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.318 r  cnt23_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.318    cnt23_reg[4]_i_1_n_5
    SLICE_X112Y101       FDRE                                         r  cnt23_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.995     2.450    CLK_IBUF_BUFG
    SLICE_X112Y101       FDRE                                         r  cnt23_reg[6]/C
                         clock pessimism             -0.533     1.917    
    SLICE_X112Y101       FDRE (Hold_fdre_C_D)         0.134     2.051    cnt23_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 cnt23_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.254ns (65.127%)  route 0.136ns (34.873%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.916    CLK_IBUF_BUFG
    SLICE_X112Y103       FDRE                                         r  cnt23_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164     2.080 f  cnt23_reg[13]/Q
                         net (fo=2, routed)           0.060     2.140    cnt23_reg[13]
    SLICE_X113Y103       LUT6 (Prop_lut6_I1_O)        0.045     2.185 r  cnt3[2]_i_3/O
                         net (fo=3, routed)           0.076     2.261    cnt3[2]_i_3_n_0
    SLICE_X113Y103       LUT6 (Prop_lut6_I1_O)        0.045     2.306 r  cnt3[1]_i_1/O
                         net (fo=1, routed)           0.000     2.306    cnt3[1]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  cnt3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.449    CLK_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  cnt3_reg[1]/C
                         clock pessimism             -0.520     1.929    
    SLICE_X113Y103       FDRE (Hold_fdre_C_D)         0.091     2.020    cnt3_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 cnt23_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.719     1.917    CLK_IBUF_BUFG
    SLICE_X112Y102       FDRE                                         r  cnt23_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.164     2.081 r  cnt23_reg[10]/Q
                         net (fo=2, routed)           0.125     2.207    cnt23_reg[10]
    SLICE_X112Y102       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.353 r  cnt23_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.353    cnt23_reg[8]_i_1_n_4
    SLICE_X112Y102       FDRE                                         r  cnt23_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.995     2.450    CLK_IBUF_BUFG
    SLICE_X112Y102       FDRE                                         r  cnt23_reg[11]/C
                         clock pessimism             -0.533     1.917    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.134     2.051    cnt23_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 cnt23_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.916    CLK_IBUF_BUFG
    SLICE_X112Y103       FDRE                                         r  cnt23_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164     2.080 r  cnt23_reg[14]/Q
                         net (fo=2, routed)           0.126     2.206    cnt23_reg[14]
    SLICE_X112Y103       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.352 r  cnt23_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.352    cnt23_reg[12]_i_1_n_4
    SLICE_X112Y103       FDRE                                         r  cnt23_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.449    CLK_IBUF_BUFG
    SLICE_X112Y103       FDRE                                         r  cnt23_reg[15]/C
                         clock pessimism             -0.533     1.916    
    SLICE_X112Y103       FDRE (Hold_fdre_C_D)         0.134     2.050    cnt23_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 cnt23_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.916    CLK_IBUF_BUFG
    SLICE_X112Y104       FDRE                                         r  cnt23_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE (Prop_fdre_C_Q)         0.164     2.080 r  cnt23_reg[18]/Q
                         net (fo=2, routed)           0.126     2.206    cnt23_reg[18]
    SLICE_X112Y104       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.352 r  cnt23_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.352    cnt23_reg[16]_i_1_n_4
    SLICE_X112Y104       FDRE                                         r  cnt23_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.449    CLK_IBUF_BUFG
    SLICE_X112Y104       FDRE                                         r  cnt23_reg[19]/C
                         clock pessimism             -0.533     1.916    
    SLICE_X112Y104       FDRE (Hold_fdre_C_D)         0.134     2.050    cnt23_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y100  cnt23_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y102  cnt23_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y102  cnt23_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y103  cnt23_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y103  cnt23_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y103  cnt23_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y103  cnt23_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y104  cnt23_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y104  cnt23_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y100  cnt23_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  cnt23_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  cnt23_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y103  cnt23_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y103  cnt23_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y103  cnt23_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y103  cnt23_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  cnt23_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  cnt23_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  cnt23_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y100  cnt23_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  cnt23_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  cnt23_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y103  cnt23_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y103  cnt23_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y103  cnt23_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y103  cnt23_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  cnt23_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  cnt23_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  cnt23_reg[18]/C



