// Seed: 2389563106
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_11;
endmodule
module module_1 (
    input supply0 id_0,
    inout wor id_1,
    input tri id_2
    , id_26,
    input tri0 id_3,
    output uwire id_4,
    input tri1 id_5,
    output tri1 id_6,
    input tri0 id_7,
    input tri id_8,
    output supply1 id_9,
    output supply0 id_10,
    input wire id_11,
    output wire id_12,
    output uwire id_13,
    input supply0 id_14,
    input wand id_15,
    output tri0 id_16,
    input supply1 id_17,
    input wor id_18,
    input uwire id_19,
    input tri1 id_20,
    output tri id_21,
    output wor id_22,
    input tri1 id_23,
    output uwire id_24
);
  assign id_12 = 1;
  wire id_27;
  assign id_13 = 1;
  module_0(
      id_26, id_27, id_26, id_27, id_27, id_27, id_26, id_26, id_26, id_27
  );
endmodule
