{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728644947318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728644947320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 22:09:05 2024 " "Processing started: Fri Oct 11 22:09:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728644947320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644947320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644947320 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728644947967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728644947967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 proc_extension_top.v(5) " "Verilog HDL Declaration information at proc_extension_top.v(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "proc_extension_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644956740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 proc_extension_top.v(6) " "Verilog HDL Declaration information at proc_extension_top.v(6): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "proc_extension_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644956740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 proc_extension_top.v(7) " "Verilog HDL Declaration information at proc_extension_top.v(7): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "proc_extension_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644956740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 proc_extension_top.v(8) " "Verilog HDL Declaration information at proc_extension_top.v(8): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "proc_extension_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644956740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 proc_extension_top.v(9) " "Verilog HDL Declaration information at proc_extension_top.v(9): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "proc_extension_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644956740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 proc_extension_top.v(11) " "Verilog HDL Declaration information at proc_extension_top.v(11): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "proc_extension_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644956740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_extension_top.v 2 2 " "Found 2 design units, including 2 entities, in source file proc_extension_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_extension_top " "Found entity 1: proc_extension_top" {  } { { "proc_extension_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956740 ""} { "Info" "ISGN_ENTITY_NAME" "2 binary_to_bcd " "Found entity 2: binary_to_bcd" {  } { { "proc_extension_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644956740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece2072_assignment_skeleton/proc_extension_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ece2072_assignment_skeleton/proc_extension_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_extension_tb " "Found entity 1: proc_extension_tb" {  } { { "ece2072_assignment_skeleton/proc_extension_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_extension_tb.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644956756 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "proc_extension.v(107) " "Verilog HDL information at proc_extension.v(107): always construct contains both blocking and non-blocking assignments" {  } { { "ece2072_assignment_skeleton/proc_extension.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_extension.v" 107 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1728644956756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece2072_assignment_skeleton/proc_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file ece2072_assignment_skeleton/proc_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_proc_ext " "Found entity 1: simple_proc_ext" {  } { { "ece2072_assignment_skeleton/proc_extension.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_extension.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644956756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 proc_memory_top.v(6) " "Verilog HDL Declaration information at proc_memory_top.v(6): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644956756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 proc_memory_top.v(6) " "Verilog HDL Declaration information at proc_memory_top.v(6): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644956756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 proc_memory_top.v(6) " "Verilog HDL Declaration information at proc_memory_top.v(6): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644956756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 proc_memory_top.v(6) " "Verilog HDL Declaration information at proc_memory_top.v(6): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644956756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 proc_memory_top.v(6) " "Verilog HDL Declaration information at proc_memory_top.v(6): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644956756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 proc_memory_top.v(7) " "Verilog HDL Declaration information at proc_memory_top.v(7): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644956756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_memory_top.v 3 3 " "Found 3 design units, including 3 entities, in source file proc_memory_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_memory_top " "Found entity 1: proc_memory_top" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956771 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956771 ""} { "Info" "ISGN_ENTITY_NAME" "3 clock_divider_slow " "Found entity 3: clock_divider_slow" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644956771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece2072_assignment_skeleton/proc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ece2072_assignment_skeleton/proc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_tb " "Found entity 1: proc_tb" {  } { { "ece2072_assignment_skeleton/proc_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_tb.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644956771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644956787 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "components_tb.v(241) " "Verilog HDL warning at components_tb.v(241): extended using \"x\" or \"z\"" {  } { { "ece2072_assignment_skeleton/components_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v" 241 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1728644956791 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "components_tb.v(248) " "Verilog HDL warning at components_tb.v(248): extended using \"x\" or \"z\"" {  } { { "ece2072_assignment_skeleton/components_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v" 248 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1728644956791 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "components_tb.v(255) " "Verilog HDL warning at components_tb.v(255): extended using \"x\" or \"z\"" {  } { { "ece2072_assignment_skeleton/components_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v" 255 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1728644956791 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "components_tb.v(262) " "Verilog HDL warning at components_tb.v(262): extended using \"x\" or \"z\"" {  } { { "ece2072_assignment_skeleton/components_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v" 262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1728644956791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece2072_assignment_skeleton/components_tb.v 6 6 " "Found 6 design units, including 6 entities, in source file ece2072_assignment_skeleton/components_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_tb " "Found entity 1: sign_extender_tb" {  } { { "ece2072_assignment_skeleton/components_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956791 ""} { "Info" "ISGN_ENTITY_NAME" "2 tick_FSM_tb " "Found entity 2: tick_FSM_tb" {  } { { "ece2072_assignment_skeleton/components_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956791 ""} { "Info" "ISGN_ENTITY_NAME" "3 alu_tb " "Found entity 3: alu_tb" {  } { { "ece2072_assignment_skeleton/components_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956791 ""} { "Info" "ISGN_ENTITY_NAME" "4 multiplexer_tb " "Found entity 4: multiplexer_tb" {  } { { "ece2072_assignment_skeleton/components_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v" 283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956791 ""} { "Info" "ISGN_ENTITY_NAME" "5 register_n_tb " "Found entity 5: register_n_tb" {  } { { "ece2072_assignment_skeleton/components_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956791 ""} { "Info" "ISGN_ENTITY_NAME" "6 components_tb " "Found entity 6: components_tb" {  } { { "ece2072_assignment_skeleton/components_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v" 502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644956791 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "components.v(157) " "Verilog HDL warning at components.v(157): extended using \"x\" or \"z\"" {  } { { "ece2072_assignment_skeleton/components.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1728644956804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece2072_assignment_skeleton/components.v 5 5 " "Found 5 design units, including 5 entities, in source file ece2072_assignment_skeleton/components.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "ece2072_assignment_skeleton/components.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956804 ""} { "Info" "ISGN_ENTITY_NAME" "2 tick_FSM " "Found entity 2: tick_FSM" {  } { { "ece2072_assignment_skeleton/components.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956804 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplexer " "Found entity 3: multiplexer" {  } { { "ece2072_assignment_skeleton/components.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956804 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALU " "Found entity 4: ALU" {  } { { "ece2072_assignment_skeleton/components.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956804 ""} { "Info" "ISGN_ENTITY_NAME" "5 register_n " "Found entity 5: register_n" {  } { { "ece2072_assignment_skeleton/components.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644956804 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "proc.v(108) " "Verilog HDL information at proc.v(108): always construct contains both blocking and non-blocking assignments" {  } { { "ece2072_assignment_skeleton/proc.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc.v" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1728644956804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece2072_assignment_skeleton/proc.v 1 1 " "Found 1 design units, including 1 entities, in source file ece2072_assignment_skeleton/proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_proc " "Found entity 1: simple_proc" {  } { { "ece2072_assignment_skeleton/proc.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644956804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_top " "Found entity 1: proc_top" {  } { { "proc_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644956821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece2072_assignment_skeleton/proc_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file ece2072_assignment_skeleton/proc_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_memory " "Found entity 1: proc_memory" {  } { { "ece2072_assignment_skeleton/proc_memory.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644956821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_ip " "Found entity 1: rom_ip" {  } { { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644956835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644956835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proc_memory_top " "Elaborating entity \"proc_memory_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728644956962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_div " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_div\"" {  } { { "proc_memory_top.v" "clk_div" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644956962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_ip rom_ip:instruction_memory " "Elaborating entity \"rom_ip\" for hierarchy \"rom_ip:instruction_memory\"" {  } { { "proc_memory_top.v" "instruction_memory" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644956962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_ip:instruction_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\"" {  } { { "rom_ip.v" "altsyncram_component" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644957041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_ip:instruction_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\"" {  } { { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644957041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_ip:instruction_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644957041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644957041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644957041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ece2072_assignment_skeleton/memory.mif " "Parameter \"init_file\" = \"./ece2072_assignment_skeleton/memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644957041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644957041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644957041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644957041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644957041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644957041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644957041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644957041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644957041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644957041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644957041 ""}  } { { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728644957041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgb1 " "Found entity 1: altsyncram_pgb1" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644957091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644957091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgb1 rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated " "Elaborating entity \"altsyncram_pgb1\" for hierarchy \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644957104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5j9 " "Found entity 1: decode_5j9" {  } { { "db/decode_5j9.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/decode_5j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644957158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644957158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5j9 rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|decode_5j9:rden_decode " "Elaborating entity \"decode_5j9\" for hierarchy \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|decode_5j9:rden_decode\"" {  } { { "db/altsyncram_pgb1.tdf" "rden_decode" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644957158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b3b " "Found entity 1: mux_b3b" {  } { { "db/mux_b3b.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/mux_b3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644957199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644957199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_b3b rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|mux_b3b:mux2 " "Elaborating entity \"mux_b3b\" for hierarchy \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|mux_b3b:mux2\"" {  } { { "db/altsyncram_pgb1.tdf" "mux2" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644957199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_memory proc_memory:processor " "Elaborating entity \"proc_memory\" for hierarchy \"proc_memory:processor\"" {  } { { "proc_memory_top.v" "processor" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644957278 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable_tick proc_memory.v(22) " "Verilog HDL or VHDL warning at proc_memory.v(22): object \"enable_tick\" assigned a value but never read" {  } { { "ece2072_assignment_skeleton/proc_memory.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728644957278 "|proc_memory_top|proc_memory:processor"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "proc_memory.v(99) " "Verilog HDL Case Statement information at proc_memory.v(99): all case item expressions in this case statement are onehot" {  } { { "ece2072_assignment_skeleton/proc_memory.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v" 99 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1728644957278 "|proc_memory_top|proc_memory:processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend proc_memory:processor\|sign_extend:extend " "Elaborating entity \"sign_extend\" for hierarchy \"proc_memory:processor\|sign_extend:extend\"" {  } { { "ece2072_assignment_skeleton/proc_memory.v" "extend" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644957392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_n proc_memory:processor\|register_n:reg_PC " "Elaborating entity \"register_n\" for hierarchy \"proc_memory:processor\|register_n:reg_PC\"" {  } { { "ece2072_assignment_skeleton/proc_memory.v" "reg_PC" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644957400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_n proc_memory:processor\|register_n:reg_IR " "Elaborating entity \"register_n\" for hierarchy \"proc_memory:processor\|register_n:reg_IR\"" {  } { { "ece2072_assignment_skeleton/proc_memory.v" "reg_IR" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644957414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer proc_memory:processor\|multiplexer:mux " "Elaborating entity \"multiplexer\" for hierarchy \"proc_memory:processor\|multiplexer:mux\"" {  } { { "ece2072_assignment_skeleton/proc_memory.v" "mux" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644957419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU proc_memory:processor\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"proc_memory:processor\|ALU:alu\"" {  } { { "ece2072_assignment_skeleton/proc_memory.v" "alu" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644957421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick_FSM proc_memory:processor\|tick_FSM:counter " "Elaborating entity \"tick_FSM\" for hierarchy \"proc_memory:processor\|tick_FSM:counter\"" {  } { { "ece2072_assignment_skeleton/proc_memory.v" "counter" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644957421 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "current_state " "Can't recognize finite state machine \"current_state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1728644957421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd binary_to_bcd:b2b_display " "Elaborating entity \"binary_to_bcd\" for hierarchy \"binary_to_bcd:b2b_display\"" {  } { { "proc_memory_top.v" "b2b_display" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644957428 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 proc_extension_top.v(84) " "Verilog HDL assignment warning at proc_extension_top.v(84): truncated value with size 16 to match size of target (4)" {  } { { "proc_extension_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728644957428 "|proc_memory_top|binary_to_bcd:b2b_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:hex0 " "Elaborating entity \"BCD\" for hierarchy \"BCD:hex0\"" {  } { { "proc_memory_top.v" "hex0" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644957431 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a9 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 240 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a10 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a11 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 284 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a12 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 306 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a13 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a14 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a15 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a25 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 592 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a26 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a27 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a28 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a29 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a30 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 702 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a31 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a41 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a42 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a43 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 988 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a44 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 1010 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a45 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a46 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a47 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 1076 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a57 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 1296 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a58 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 1318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a59 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 1340 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a60 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 1362 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a61 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 1384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a62 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 1406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a63 " "Synthesized away node \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 1428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } } { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644957945 "|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1728644957945 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1728644957945 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binary_to_bcd:b2b_display\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binary_to_bcd:b2b_display\|Mod0\"" {  } { { "proc_extension_top.v" "Mod0" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644959414 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binary_to_bcd:b2b_display\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binary_to_bcd:b2b_display\|Div0\"" {  } { { "proc_extension_top.v" "Div0" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644959414 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binary_to_bcd:b2b_display\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binary_to_bcd:b2b_display\|Mod1\"" {  } { { "proc_extension_top.v" "Mod1" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644959414 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binary_to_bcd:b2b_display\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binary_to_bcd:b2b_display\|Div1\"" {  } { { "proc_extension_top.v" "Div1" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644959414 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binary_to_bcd:b2b_display\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binary_to_bcd:b2b_display\|Mod2\"" {  } { { "proc_extension_top.v" "Mod2" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644959414 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binary_to_bcd:b2b_display\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binary_to_bcd:b2b_display\|Div2\"" {  } { { "proc_extension_top.v" "Div2" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644959414 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binary_to_bcd:b2b_display\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binary_to_bcd:b2b_display\|Mod3\"" {  } { { "proc_extension_top.v" "Mod3" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644959414 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binary_to_bcd:b2b_display\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binary_to_bcd:b2b_display\|Div3\"" {  } { { "proc_extension_top.v" "Div3" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644959414 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binary_to_bcd:b2b_display\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binary_to_bcd:b2b_display\|Mod4\"" {  } { { "proc_extension_top.v" "Mod4" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644959414 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "proc_memory:processor\|ALU:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"proc_memory:processor\|ALU:alu\|Mult0\"" {  } { { "ece2072_assignment_skeleton/components.v" "Mult0" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v" 153 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644959414 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1728644959414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "binary_to_bcd:b2b_display\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"binary_to_bcd:b2b_display\|lpm_divide:Mod0\"" {  } { { "proc_extension_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 84 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644959476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "binary_to_bcd:b2b_display\|lpm_divide:Mod0 " "Instantiated megafunction \"binary_to_bcd:b2b_display\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644959476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644959476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644959476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644959476 ""}  } { { "proc_extension_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 84 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728644959476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rll " "Found entity 1: lpm_divide_rll" {  } { { "db/lpm_divide_rll.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/lpm_divide_rll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644959524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644959524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644959555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644959555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644959595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644959595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644959652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644959652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644959698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644959698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "binary_to_bcd:b2b_display\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"binary_to_bcd:b2b_display\|lpm_divide:Div0\"" {  } { { "proc_extension_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644959730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "binary_to_bcd:b2b_display\|lpm_divide:Div0 " "Instantiated megafunction \"binary_to_bcd:b2b_display\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644959730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644959730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644959730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644959730 ""}  } { { "proc_extension_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728644959730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_otl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_otl " "Found entity 1: lpm_divide_otl" {  } { { "db/lpm_divide_otl.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/lpm_divide_otl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644959778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644959778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc_memory:processor\|ALU:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"proc_memory:processor\|ALU:alu\|lpm_mult:Mult0\"" {  } { { "ece2072_assignment_skeleton/components.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644960109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc_memory:processor\|ALU:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"proc_memory:processor\|ALU:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644960109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644960109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644960109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644960109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644960109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644960109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644960109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644960109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644960109 ""}  } { { "ece2072_assignment_skeleton/components.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728644960109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/mult_tns.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644960141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644960141 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1728644960520 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ece2072_assignment_skeleton/components.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v" 42 -1 0 } } { "ece2072_assignment_skeleton/proc_memory.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v" 27 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1728644960537 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1728644960537 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728644960899 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Div1\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Div1\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Div1\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Div1\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Div1\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Div1\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Div1\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Div1\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Div1\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Div1\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Div1\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Div1\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Div1\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Div1\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Div1\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Div1\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Div1\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Div1\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Div3\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Div3\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Div3\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Div3\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Div3\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Div3\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""} { "Info" "ISCL_SCL_CELL_NAME" "binary_to_bcd:b2b_display\|lpm_divide:Mod4\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"binary_to_bcd:b2b_display\|lpm_divide:Mod4\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644961640 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1728644961640 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cgreg/Documents/Uni/ECE2072/Project/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/cgreg/Documents/Uni/ECE2072/Project/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644961735 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728644962034 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644962034 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644962414 "|proc_memory_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644962414 "|proc_memory_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644962414 "|proc_memory_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644962414 "|proc_memory_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644962414 "|proc_memory_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644962414 "|proc_memory_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644962414 "|proc_memory_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644962414 "|proc_memory_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644962414 "|proc_memory_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644962414 "|proc_memory_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644962414 "|proc_memory_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728644962414 "|proc_memory_top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1728644962414 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1627 " "Implemented 1627 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728644962414 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728644962414 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1522 " "Implemented 1522 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728644962414 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1728644962414 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1728644962414 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728644962414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728644962460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 22:09:22 2024 " "Processing ended: Fri Oct 11 22:09:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728644962460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728644962460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728644962460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644962460 ""}
