;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 250, @60
	ADD 250, @60
	ADD 6, 20
	SPL 0, <402
	MOV #0, -19
	SUB <-127, 100
	SUB -7, <-130
	DAT <300, #30
	DJN -1, @-20
	MOV 0, 402
	SUB <-127, 100
	SPL 0, <402
	SPL 0, <402
	ADD 30, 9
	SUB <0, @2
	ADD 30, 9
	MOV @121, 103
	SUB <-127, 100
	SPL 0, <402
	SPL @300, 90
	DJN <125, -6
	SUB -7, <-130
	ADD 30, 9
	SUB #72, @300
	SPL <0, @2
	ADD 30, 9
	SUB @121, 103
	SUB @121, 103
	SUB @207, <-620
	SPL 0, <402
	SUB <-127, 100
	SPL 0, <402
	SUB @207, <-625
	SPL 0, <402
	ADD 30, 9
	SPL 0, <402
	SPL 0, <402
	SLT -0, @101
	ADD 30, 9
	ADD 30, 9
	SUB -7, <-130
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-120
	DJN -1, @-20
	SUB @10, <2
	JMN @300, <-402
	ADD 250, @60
