# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:06 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 14:08:06 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:06 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 14:08:07 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:07 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 14:08:07 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:07 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 14:08:07 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:07 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 14:08:07 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:07 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 14:08:07 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:07 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 14:08:07 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:07 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 14:08:07 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:07 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 14:08:07 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:07 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 14:08:08 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:08 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 14:08:08 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:08 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 14:08:08 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:08 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 14:08:08 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:08 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 14:08:08 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:08 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 14:08:08 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:08 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 14:08:08 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:08 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 14:08:08 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:08 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 14:08:08 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:09 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:08:09 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:09 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 14:08:09 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:09 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 14:08:09 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:09 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 14:08:09 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:09 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 14:08:09 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:09 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 14:08:09 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:09 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 14:08:09 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:09 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 14:08:10 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:10 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 14:08:10 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:10 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 14:08:10 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:10 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 14:08:10 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:10 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 14:08:10 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 14:08:10 on Mar 31,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 6us
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 14:11:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 14:11:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 14:11:32 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 14:11:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 14:11:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 14:11:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 14:11:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 14:11:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 14:11:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 14:11:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 14:11:33 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 14:11:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 14:11:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 14:11:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 14:11:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 14:11:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 14:11:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 14:11:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:11:34 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:34 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 14:11:34 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:34 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 14:11:34 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:34 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 14:11:34 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:34 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 14:11:34 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:34 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 14:11:34 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:34 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 14:11:34 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:34 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 14:11:34 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:34 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 14:11:35 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:35 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 14:11:35 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:35 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 14:11:35 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:35 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 14:11:35 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 14:11:38 on Mar 31,2025, Elapsed time: 0:03:28
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 14:11:38 on Mar 31,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart run 6us
restart
run 6us
run 1uz
# Invalid time value: 1uz
run 1us
run 500ns
run 500ns
run 500ns
run 500ns
run 500ns
run 500ns
run 500ns
run 500ns
run 500ns

run 500ns
run 500ns
run 500ns
run 500ns
run 500ns
run 500ns
run 500ns
run 500ns
run 500ns
run 500ns
run 500ns
run 500ns
run 500ns
run 500ns
run 500ns
run 500ns
run 500ns
restart
run 10s
# Invalid time value: 10s
run 10ms
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:43 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 14:24:43 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:43 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 14:24:43 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:43 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 14:24:43 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:43 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 14:24:43 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:43 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 14:24:43 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:43 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 14:24:43 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:43 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 14:24:43 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:43 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 14:24:44 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:44 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 14:24:44 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:44 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 14:24:44 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:44 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 14:24:44 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:44 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 14:24:44 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:44 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 14:24:44 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:44 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 14:24:44 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:44 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 14:24:44 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:44 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 14:24:45 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:45 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 14:24:45 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:45 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 14:24:45 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:45 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:24:45 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:45 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 14:24:45 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:45 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 14:24:45 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:45 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 14:24:45 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:45 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 14:24:45 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:45 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 14:24:46 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 14:24:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 14:24:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 14:24:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 14:24:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 14:24:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 14:24:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 14:24:49 on Mar 31,2025, Elapsed time: 0:13:11
# Errors: 2, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 14:24:49 on Mar 31,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
add wave -position insertpoint  \
{sim:/control_unit_tb/Phase3_DUT/RAM/memory[85]}
add wave -position insertpoint  \
{sim:/control_unit_tb/Phase3_DUT/RAM/memory[240]}
restart
run 1ms
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 14:29:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 14:29:47 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 14:29:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 14:29:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 14:29:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 14:29:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 14:29:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 14:29:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 14:29:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 14:29:48 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 14:29:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 14:29:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 14:29:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 14:29:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 14:29:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 14:29:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 14:29:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 14:29:49 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:29:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 14:29:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 14:29:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 14:29:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 14:29:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 14:29:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 14:29:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 14:29:50 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 14:29:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 14:29:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 14:29:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 14:29:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 14:29:52 on Mar 31,2025, Elapsed time: 0:05:03
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 14:29:52 on Mar 31,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 0.5ms
# End time: 15:33:41 on Mar 31,2025, Elapsed time: 1:03:49
# Errors: 0, Warnings: 0
