/****************************************************************************
 * main.c
 *
 *   Bruno Mendes da Silva
 *   brunomendestk@ufu.br
 *   11921EAU016
 *
 *   Copyright (C) 2024 Bruno Mendes da Silva.
 *   All rights reserved.
 *   Authors: Bruno Mendes da Silva <brunomendestk@ufu.br>
 *
 ****************************************************************************/
/****************************************************************************
 * Included Files
 ****************************************************************************/

#include <stdint.h>
#include <stdlib.h>

/****************************************************************************
 * Pre-processor Definitions
 ****************************************************************************/

/* AHB1 Base Addresses */
#define STM32_RCC_BASE       0x40023800 /* Reset and Clock control RCC */

/* GPIO Base Addresses */
#define STM32_GPIOC_BASE     0x40020800 /* GPIO Port C */
#define STM32_GPIOA_BASE     0x40020000 /* GPIO Port A */

/* Register Offsets */
#define STM32_RCC_AHB1ENR_OFFSET  0x0030
#define STM32_GPIO_MODER_OFFSET   0x0000
#define STM32_GPIO_OTYPER_OFFSET  0x0004
#define STM32_GPIO_PUPDR_OFFSET   0x000c
#define STM32_GPIO_ODR_OFFSET     0x0014
#define STM32_GPIO_BSRR_OFFSET    0x0018

/* Register Addresses */
#define STM32_RCC_AHB1ENR        (STM32_RCC_BASE + STM32_RCC_AHB1ENR_OFFSET)
#define STM32_GPIOC_MODER        (STM32_GPIOC_BASE + STM32_GPIO_MODER_OFFSET)
#define STM32_GPIOC_OTYPER       (STM32_GPIOC_BASE + STM32_GPIO_OTYPER_OFFSET)
#define STM32_GPIOC_PUPDR        (STM32_GPIOC_BASE + STM32_GPIO_PUPDR_OFFSET)
#define STM32_GPIOC_ODR          (STM32_GPIOC_BASE + STM32_GPIO_ODR_OFFSET)
#define STM32_GPIOC_BSRR         (STM32_GPIOC_BASE + STM32_GPIO_BSRR_OFFSET)
#define STM32_GPIOA_MODER        (STM32_GPIOA_BASE + STM32_GPIO_MODER_OFFSET)
#define STM32_GPIOA_OTYPER       (STM32_GPIOA_BASE + STM32_GPIO_OTYPER_OFFSET)
#define STM32_GPIOA_PUPDR        (STM32_GPIOA_BASE + STM32_GPIO_PUPDR_OFFSET)
#define STM32_GPIOA_ODR          (STM32_GPIOA_BASE + STM32_GPIO_ODR_OFFSET)
#define STM32_GPIOA_BSRR         (STM32_GPIOA_BASE + STM32_GPIO_BSRR_OFFSET)

/* AHB1 Peripheral Clock enable register */
#define RCC_AHB1ENR_GPIOCEN      (1 << 2)  /* IO port C clock enable */
#define RCC_AHB1ENR_GPIOAEN      (1 << 0)  /* IO port A clock enable */

/* GPIO port mode register */
#define GPIO_MODER_INPUT         (0)
#define GPIO_MODER_OUTPUT        (1)
#define GPIO_MODER_ALT           (2)
#define GPIO_MODER_ANALOG        (3)
#define GPIO_MODER_SHIFT(n)      (n << 1)
#define GPIO_MODER_MASK(n)       (3 << GPIO_MODER_SHIFT(n))

/* GPIO port output type register */
#define GPIO_OTYPER_PP           (0)
#define GPIO_OTYPER_OD           (1)
#define GPIO_OT_SHIFT(n)         (n)
#define GPIO_OT_MASK(n)          (1 << GPIO_OT_SHIFT(n))

/* GPIO port pull-up/pull-down register */
#define GPIO_PUPDR_NONE          (0)
#define GPIO_PUPDR_PULLUP        (1)
#define GPIO_PUPDR_PULLDOWN      (2)
#define GPIO_PUPDR_SHIFT(n)      (n << 1)
#define GPIO_PUPDR_MASK(n)       (3 << GPIO_PUPDR_SHIFT(n))

/* GPIO port bit set/reset register */
#define GPIO_BSRR_SET(n)         (1 << (n))
#define GPIO_BSRR_RESET(n)       (1 << ((n) + 16))

/* Configuration */
#define LED_DELAY                100000

/****************************************************************************
 * Private Types
 ****************************************************************************/

/****************************************************************************
 * Private Function Prototypes
 ****************************************************************************/

/****************************************************************************
 * Private Data
 ****************************************************************************/

/****************************************************************************
 * Private Functions
 ****************************************************************************/

/****************************************************************************
 * Public Functions
 ****************************************************************************/

int main(int argc, char *argv[])
{
    uint32_t reg;

    /* Pointer to registers */
    uint32_t *pRCC_AHB1ENR  = (uint32_t *)STM32_RCC_AHB1ENR;
    uint32_t *pGPIOC_MODER  = (uint32_t *)STM32_GPIOC_MODER;
    uint32_t *pGPIOC_OTYPER = (uint32_t *)STM32_GPIOC_OTYPER;
    uint32_t *pGPIOC_PUPDR  = (uint32_t *)STM32_GPIOC_PUPDR;
    uint32_t *pGPIOC_BSRR   = (uint32_t *)STM32_GPIOC_BSRR;
    uint32_t *pGPIOA_MODER  = (uint32_t *)STM32_GPIOA_MODER;
    uint32_t *pGPIOA_OTYPER = (uint32_t *)STM32_GPIOA_OTYPER;
    uint32_t *pGPIOA_PUPDR  = (uint32_t *)STM32_GPIOA_PUPDR;
    uint32_t *pGPIOA_BSRR   = (uint32_t *)STM32_GPIOA_BSRR;

    /* Enable GPIO clocks */
    reg  = *pRCC_AHB1ENR;
    reg |= RCC_AHB1ENR_GPIOCEN | RCC_AHB1ENR_GPIOAEN;
    *pRCC_AHB1ENR = reg;

    /* Configure PC13 as output */
    reg = *pGPIOC_MODER;
    reg &= ~GPIO_MODER_MASK(13);
    reg |= (GPIO_MODER_OUTPUT << GPIO_MODER_SHIFT(13));
    *pGPIOC_MODER = reg;

    reg = *pGPIOC_OTYPER;
    reg &= ~GPIO_OT_MASK(13);
    reg |= (GPIO_OTYPER_PP << GPIO_OT_SHIFT(13));
    *pGPIOC_OTYPER = reg;

    reg = *pGPIOC_PUPDR;
    reg &= ~GPIO_PUPDR_MASK(13);
    reg |= (GPIO_PUPDR_NONE << GPIO_PUPDR_SHIFT(13));
    *pGPIOC_PUPDR = reg;

    /* Configure PA0 as input */
    reg = *pGPIOA_MODER;
    reg &= ~GPIO_MODER_MASK(0);
    reg |= (GPIO_MODER_INPUT << GPIO_MODER_SHIFT(0));
    *pGPIOA_MODER = reg;

    reg = *pGPIOA_OTYPER;
    reg &= ~GPIO_OT_MASK(0);
    reg |= (GPIO_OTYPER_OD << GPIO_OT_SHIFT(0));
    *pGPIOA_OTYPER = reg;

    reg = *pGPIOA_PUPDR;
    reg &= ~GPIO_PUPDR_MASK(0);
    reg |= (GPIO_PUPDR_NONE << GPIO_PUPDR_SHIFT(0));
    *pGPIOA_PUPDR = reg;

    while(1) {
        /* Toggle LED based on PA0 input */
        if (*pGPIOA_BSRR == 1) {
            *pGPIOC_BSRR = GPIO_BSRR_SET(13);
        } else {
            *pGPIOC_BSRR = GPIO_BSRR_RESET(13);
        }
    }

    /* Should never reach here */
    return EXIT_FAILURE;
}
