Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Mon Nov 29 11:26:48 2021
| Host             : fabricant running 64-bit Linux Mint 18 Sarah
| Command          : report_power -file picorv32_wrapper_power_routed.rpt -pb picorv32_wrapper_power_summary_routed.pb -rpx picorv32_wrapper_power_routed.rpx
| Design           : picorv32_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.585        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.442        |
| Device Static (W)        | 0.143        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 66.7         |
| Junction Temperature (C) | 43.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.014 |        6 |       --- |             --- |
| Slice Logic              |     0.006 |    13302 |       --- |             --- |
|   LUT as Logic           |     0.005 |     5184 |     53200 |            9.74 |
|   CARRY4                 |    <0.001 |      250 |     13300 |            1.88 |
|   Register               |    <0.001 |     5840 |    106400 |            5.49 |
|   LUT as Distributed RAM |    <0.001 |       48 |     17400 |            0.28 |
|   F7/F8 Muxes            |    <0.001 |      218 |     53200 |            0.41 |
|   LUT as Shift Register  |    <0.001 |      194 |     17400 |            1.11 |
|   Others                 |     0.000 |      456 |       --- |             --- |
| Signals                  |     0.009 |    10346 |       --- |             --- |
| Block RAM                |     0.046 |       64 |       140 |           45.71 |
| MMCM                     |     0.105 |        1 |         4 |           25.00 |
| DSPs                     |     0.001 |        4 |       220 |            1.82 |
| PS7                      |     1.261 |        1 |       --- |             --- |
| Static Power             |     0.143 |          |           |                 |
| Total                    |     1.585 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.088 |       0.072 |      0.016 |
| Vccaux    |       1.800 |     0.073 |       0.058 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.009 |       0.004 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.681 |       0.652 |      0.029 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------+---------------------------------------------------------------------------------------------+-----------------+
| Clock                               | Domain                                                                                      | Constraint (ns) |
+-------------------------------------+---------------------------------------------------------------------------------------------+-----------------+
| clk_fpga_0                          | picorv32_i/processing_system7_0/inst/FCLK_CLK0                                              |            20.0 |
| clk_fpga_0                          | picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                 |            20.0 |
| clk_out1_picorv32_subprocessorClk_0 | picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0 |            20.0 |
| clkfbout_picorv32_subprocessorClk_0 | picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_picorv32_subprocessorClk_0 |            20.0 |
+-------------------------------------+---------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------+-----------+
| Name                                                               | Power (W) |
+--------------------------------------------------------------------+-----------+
| picorv32_wrapper                                                   |     1.442 |
|   picorv32_i                                                       |     1.442 |
|     irqConcat                                                      |     0.000 |
|     porReset                                                       |    <0.001 |
|       U0                                                           |    <0.001 |
|         EXT_LPF                                                    |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                |    <0.001 |
|         SEQ                                                        |    <0.001 |
|           SEQ_COUNTER                                              |    <0.001 |
|     pr_0                                                           |    <0.001 |
|       axi_gpio_0                                                   |    <0.001 |
|         U0                                                         |    <0.001 |
|           AXI_LITE_IPIF_I                                          |    <0.001 |
|             I_SLAVE_ATTACHMENT                                     |    <0.001 |
|               I_DECODER                                            |    <0.001 |
|           gpio_core_1                                              |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                            |    <0.001 |
|       cp_reflect_0                                                 |    <0.001 |
|         inst                                                       |    <0.001 |
|     pr_decoupler_0                                                 |    <0.001 |
|       U0                                                           |    <0.001 |
|     pr_decoupler_1                                                 |    <0.001 |
|       U0                                                           |    <0.001 |
|     processing_system7_0                                           |     1.262 |
|       inst                                                         |     1.262 |
|     processor                                                      |     0.059 |
|       picorv32                                                     |     0.009 |
|         inst                                                       |     0.009 |
|           axi_adapter                                              |    <0.001 |
|           picorv32_core                                            |     0.009 |
|             cpuregs_reg_r1_0_31_0_5                                |    <0.001 |
|             cpuregs_reg_r1_0_31_12_17                              |    <0.001 |
|             cpuregs_reg_r1_0_31_18_23                              |    <0.001 |
|             cpuregs_reg_r1_0_31_24_29                              |    <0.001 |
|             cpuregs_reg_r1_0_31_30_31                              |    <0.001 |
|             cpuregs_reg_r1_0_31_6_11                               |    <0.001 |
|             cpuregs_reg_r2_0_31_0_5                                |    <0.001 |
|             cpuregs_reg_r2_0_31_12_17                              |    <0.001 |
|             cpuregs_reg_r2_0_31_18_23                              |    <0.001 |
|             cpuregs_reg_r2_0_31_24_29                              |    <0.001 |
|             cpuregs_reg_r2_0_31_30_31                              |    <0.001 |
|             cpuregs_reg_r2_0_31_6_11                               |    <0.001 |
|             pcpi_div                                               |     0.001 |
|             pcpi_mul                                               |     0.002 |
|       psBramController                                             |     0.001 |
|         U0                                                         |     0.001 |
|           gext_inst.abcv4_0_ext_inst                               |     0.001 |
|             GEN_AXI4.I_FULL_AXI                                    |     0.001 |
|               GEN_ARB.I_SNG_PORT                                   |    <0.001 |
|               I_RD_CHNL                                            |    <0.001 |
|                 I_WRAP_BRST                                        |    <0.001 |
|               I_WR_CHNL                                            |    <0.001 |
|                 BID_FIFO                                           |    <0.001 |
|                 I_WRAP_BRST                                        |    <0.001 |
|       riscvBram                                                    |     0.047 |
|         U0                                                         |     0.047 |
|           inst_blk_mem_gen                                         |     0.047 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |     0.047 |
|               valid.cstr                                           |     0.047 |
|                 ramloop[0].ram.r                                   |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[10].ram.r                                  |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[11].ram.r                                  |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[12].ram.r                                  |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[13].ram.r                                  |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[14].ram.r                                  |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[15].ram.r                                  |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[16].ram.r                                  |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[17].ram.r                                  |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[18].ram.r                                  |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[19].ram.r                                  |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[1].ram.r                                   |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[20].ram.r                                  |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[21].ram.r                                  |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[22].ram.r                                  |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[23].ram.r                                  |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[24].ram.r                                  |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[25].ram.r                                  |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[26].ram.r                                  |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[27].ram.r                                  |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[28].ram.r                                  |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[29].ram.r                                  |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[2].ram.r                                   |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[30].ram.r                                  |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[31].ram.r                                  |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[3].ram.r                                   |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[4].ram.r                                   |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[5].ram.r                                   |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[6].ram.r                                   |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[7].ram.r                                   |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[8].ram.r                                   |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|                 ramloop[9].ram.r                                   |     0.001 |
|                   prim_noinit.ram                                  |     0.001 |
|       riscvBramController                                          |    <0.001 |
|         U0                                                         |    <0.001 |
|           gext_inst.abcv4_0_ext_inst                               |    <0.001 |
|             GEN_AXI4LITE.I_AXI_LITE                                |    <0.001 |
|       riscvInterconnect                                            |     0.002 |
|         m00_couplers                                               |     0.000 |
|           auto_pc                                                  |     0.000 |
|             inst                                                   |     0.000 |
|         m01_couplers                                               |    <0.001 |
|           auto_ds                                                  |    <0.001 |
|             inst                                                   |    <0.001 |
|               gen_downsizer.gen_lite_downsizer.lite_downsizer_inst |    <0.001 |
|         s00_couplers                                               |    <0.001 |
|           auto_us                                                  |    <0.001 |
|             inst                                                   |    <0.001 |
|               gen_upsizer.gen_lite_upsizer.lite_upsizer_inst       |    <0.001 |
|         xbar                                                       |     0.001 |
|           inst                                                     |     0.001 |
|             gen_sasd.crossbar_sasd_0                               |     0.001 |
|               addr_arbiter_inst                                    |    <0.001 |
|               gen_decerr.decerr_slave_inst                         |    <0.001 |
|               reg_slice_r                                          |    <0.001 |
|               splitter_ar                                          |    <0.001 |
|               splitter_aw                                          |    <0.001 |
|       riscvReset                                                   |    <0.001 |
|         U0                                                         |    <0.001 |
|           EXT_LPF                                                  |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                              |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                              |    <0.001 |
|           SEQ                                                      |    <0.001 |
|             SEQ_COUNTER                                            |    <0.001 |
|     psAxiInterconnect                                              |     0.011 |
|       m00_couplers                                                 |     0.002 |
|         auto_pc                                                    |     0.002 |
|           inst                                                     |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                   |     0.002 |
|               RD.ar_channel_0                                      |    <0.001 |
|                 ar_cmd_fsm_0                                       |    <0.001 |
|                 cmd_translator_0                                   |    <0.001 |
|                   incr_cmd_0                                       |    <0.001 |
|                   wrap_cmd_0                                       |    <0.001 |
|               RD.r_channel_0                                       |    <0.001 |
|                 rd_data_fifo_0                                     |    <0.001 |
|                 transaction_fifo_0                                 |    <0.001 |
|               SI_REG                                               |    <0.001 |
|                 ar.ar_pipe                                         |    <0.001 |
|                 aw.aw_pipe                                         |    <0.001 |
|                 b.b_pipe                                           |    <0.001 |
|                 r.r_pipe                                           |    <0.001 |
|               WR.aw_channel_0                                      |    <0.001 |
|                 aw_cmd_fsm_0                                       |    <0.001 |
|                 cmd_translator_0                                   |    <0.001 |
|                   incr_cmd_0                                       |    <0.001 |
|                   wrap_cmd_0                                       |    <0.001 |
|               WR.b_channel_0                                       |    <0.001 |
|                 bid_fifo_0                                         |    <0.001 |
|                 bresp_fifo_0                                       |    <0.001 |
|       m01_couplers                                                 |     0.002 |
|         auto_pc                                                    |     0.002 |
|           inst                                                     |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                   |     0.002 |
|               RD.ar_channel_0                                      |    <0.001 |
|                 ar_cmd_fsm_0                                       |    <0.001 |
|                 cmd_translator_0                                   |    <0.001 |
|                   incr_cmd_0                                       |    <0.001 |
|                   wrap_cmd_0                                       |    <0.001 |
|               RD.r_channel_0                                       |    <0.001 |
|                 rd_data_fifo_0                                     |    <0.001 |
|                 transaction_fifo_0                                 |    <0.001 |
|               SI_REG                                               |    <0.001 |
|                 ar.ar_pipe                                         |    <0.001 |
|                 aw.aw_pipe                                         |    <0.001 |
|                 b.b_pipe                                           |    <0.001 |
|                 r.r_pipe                                           |    <0.001 |
|               WR.aw_channel_0                                      |    <0.001 |
|                 aw_cmd_fsm_0                                       |    <0.001 |
|                 cmd_translator_0                                   |    <0.001 |
|                   incr_cmd_0                                       |    <0.001 |
|                   wrap_cmd_0                                       |    <0.001 |
|               WR.b_channel_0                                       |    <0.001 |
|                 bid_fifo_0                                         |    <0.001 |
|                 bresp_fifo_0                                       |    <0.001 |
|       m03_couplers                                                 |     0.002 |
|         auto_pc                                                    |     0.002 |
|           inst                                                     |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                   |     0.002 |
|               RD.ar_channel_0                                      |    <0.001 |
|                 ar_cmd_fsm_0                                       |    <0.001 |
|                 cmd_translator_0                                   |    <0.001 |
|                   incr_cmd_0                                       |    <0.001 |
|                   wrap_cmd_0                                       |    <0.001 |
|               RD.r_channel_0                                       |    <0.001 |
|                 rd_data_fifo_0                                     |    <0.001 |
|                 transaction_fifo_0                                 |    <0.001 |
|               SI_REG                                               |    <0.001 |
|                 ar.ar_pipe                                         |    <0.001 |
|                 aw.aw_pipe                                         |    <0.001 |
|                 b.b_pipe                                           |    <0.001 |
|                 r.r_pipe                                           |    <0.001 |
|               WR.aw_channel_0                                      |    <0.001 |
|                 aw_cmd_fsm_0                                       |    <0.001 |
|                 cmd_translator_0                                   |    <0.001 |
|                   incr_cmd_0                                       |    <0.001 |
|                   wrap_cmd_0                                       |    <0.001 |
|               WR.b_channel_0                                       |    <0.001 |
|                 bid_fifo_0                                         |    <0.001 |
|                 bresp_fifo_0                                       |    <0.001 |
|       s00_couplers                                                 |     0.000 |
|         auto_pc                                                    |     0.000 |
|           inst                                                     |     0.000 |
|       xbar                                                         |     0.004 |
|         inst                                                       |     0.004 |
|           gen_samd.crossbar_samd                                   |     0.004 |
|             addr_arbiter_ar                                        |    <0.001 |
|             addr_arbiter_aw                                        |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                     |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                       |    <0.001 |
|               b.b_pipe                                             |    <0.001 |
|               r.r_pipe                                             |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                       |    <0.001 |
|               b.b_pipe                                             |    <0.001 |
|               r.r_pipe                                             |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                       |    <0.001 |
|               b.b_pipe                                             |    <0.001 |
|               r.r_pipe                                             |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                       |    <0.001 |
|               b.b_pipe                                             |    <0.001 |
|               r.r_pipe                                             |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                       |    <0.001 |
|               b.b_pipe                                             |    <0.001 |
|               r.r_pipe                                             |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar        |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                   |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread               |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw       |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                   |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread               |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si         |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w         |    <0.001 |
|               wrouter_aw_fifo                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                     |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                     |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                     |    <0.001 |
|             splitter_aw_mi                                         |    <0.001 |
|     psInterruptController                                          |    <0.001 |
|       U0                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                       |    <0.001 |
|             I_DECODER                                              |    <0.001 |
|         INTC_CORE_I                                                |    <0.001 |
|     resetSlice                                                     |     0.000 |
|     subprocessorClk                                                |     0.108 |
|       inst                                                         |     0.108 |
|         AXI_LITE_IPIF_I                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                       |    <0.001 |
|             I_DECODER                                              |    <0.001 |
|         CLK_CORE_DRP_I                                             |     0.108 |
|           clk_inst                                                 |     0.105 |
|           mmcm_drp_inst                                            |    <0.001 |
|         SOFT_RESET_I                                               |    <0.001 |
|     xlslice_0                                                      |     0.000 |
+--------------------------------------------------------------------+-----------+


