Classic Timing Analyzer report for t_bird
Wed May 12 14:06:52 2021
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+--------------------+------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From               ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------+------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.029 ns                         ; switch[1]          ; t_output[0]~reg0 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.886 ns                         ; zeros_temp[1]~reg0 ; zeros_temp[1]    ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.299 ns                         ; one                ; zeros[0]~reg0    ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 317.16 MHz ( period = 3.153 ns ) ; zeros_temp[2]~reg0 ; t_output[6]~reg0 ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                    ;                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------+------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                          ;
+-------+------------------------------------------------+---------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 317.16 MHz ( period = 3.153 ns )               ; zeros_temp[2]~reg0  ; t_output[6]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.913 ns                ;
; N/A   ; 322.48 MHz ( period = 3.101 ns )               ; zeros_temp[3]~reg0  ; t_output[6]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.861 ns                ;
; N/A   ; 336.70 MHz ( period = 2.970 ns )               ; zeros_temp[2]~reg0  ; t_output[5]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.730 ns                ;
; N/A   ; 337.27 MHz ( period = 2.965 ns )               ; zeros_temp[2]~reg0  ; t_output[3]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.726 ns                ;
; N/A   ; 342.11 MHz ( period = 2.923 ns )               ; zeros_temp[0]~reg0  ; t_output[6]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.683 ns                ;
; N/A   ; 342.70 MHz ( period = 2.918 ns )               ; zeros_temp[3]~reg0  ; t_output[5]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.678 ns                ;
; N/A   ; 343.29 MHz ( period = 2.913 ns )               ; zeros_temp[3]~reg0  ; t_output[3]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.674 ns                ;
; N/A   ; 355.75 MHz ( period = 2.811 ns )               ; zeros_temp[2]~reg0  ; t_output[4]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.573 ns                ;
; N/A   ; 359.71 MHz ( period = 2.780 ns )               ; zeros_temp[2]~reg0  ; t_output[7]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; 361.93 MHz ( period = 2.763 ns )               ; zeros_temp[1]~reg0  ; t_output[6]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.523 ns                ;
; N/A   ; 362.45 MHz ( period = 2.759 ns )               ; zeros_temp[3]~reg0  ; t_output[4]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.521 ns                ;
; N/A   ; 364.96 MHz ( period = 2.740 ns )               ; zeros_temp[0]~reg0  ; t_output[5]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.500 ns                ;
; N/A   ; 365.63 MHz ( period = 2.735 ns )               ; zeros_temp[0]~reg0  ; t_output[3]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.496 ns                ;
; N/A   ; 366.57 MHz ( period = 2.728 ns )               ; zeros_temp[3]~reg0  ; t_output[7]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.489 ns                ;
; N/A   ; 369.00 MHz ( period = 2.710 ns )               ; zeros_temp[2]~reg0  ; t_output[2]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.472 ns                ;
; N/A   ; 369.28 MHz ( period = 2.708 ns )               ; zeros_temp[2]~reg0  ; t_output[1]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.469 ns                ;
; N/A   ; 372.86 MHz ( period = 2.682 ns )               ; zeros_temp[2]~reg0  ; t_output[0]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.443 ns                ;
; N/A   ; 373.13 MHz ( period = 2.680 ns )               ; prev_switch[0]~reg0 ; zeros_temp[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.442 ns                ;
; N/A   ; 373.13 MHz ( period = 2.680 ns )               ; prev_switch[0]~reg0 ; zeros_temp[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.442 ns                ;
; N/A   ; 373.13 MHz ( period = 2.680 ns )               ; prev_switch[0]~reg0 ; zeros_temp[0]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.442 ns                ;
; N/A   ; 373.13 MHz ( period = 2.680 ns )               ; prev_switch[0]~reg0 ; zeros_temp[1]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.442 ns                ;
; N/A   ; 376.22 MHz ( period = 2.658 ns )               ; zeros_temp[3]~reg0  ; t_output[2]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.420 ns                ;
; N/A   ; 376.51 MHz ( period = 2.656 ns )               ; zeros_temp[3]~reg0  ; t_output[1]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.417 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[3]~reg0  ; t_output[0]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.391 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros[0]~reg0       ; t_output[0]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.367 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; prev_switch[0]~reg0 ; zeros[1]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; prev_switch[0]~reg0 ; zeros[3]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; prev_switch[0]~reg0 ; zeros[2]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.347 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; prev_switch[0]~reg0 ; zeros[0]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.345 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[0]~reg0  ; t_output[4]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[1]~reg0  ; t_output[5]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.340 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[1]~reg0  ; t_output[3]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.336 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[0]~reg0  ; t_output[7]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.311 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[2]~reg0  ; zeros[1]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.308 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[2]~reg0  ; zeros[2]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.307 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[2]~reg0  ; zeros[3]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.307 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[2]~reg0  ; zeros[0]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.306 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; prev_switch[2]~reg0 ; zeros_temp[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; prev_switch[2]~reg0 ; zeros_temp[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; prev_switch[2]~reg0 ; zeros_temp[0]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; prev_switch[2]~reg0 ; zeros_temp[1]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[3]~reg0  ; zeros[1]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.256 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[3]~reg0  ; zeros[2]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.255 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[3]~reg0  ; zeros[3]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.255 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[3]~reg0  ; zeros[0]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.254 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[0]~reg0  ; t_output[2]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.242 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[0]~reg0  ; t_output[1]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.239 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[0]~reg0  ; t_output[0]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.213 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[2]~reg0  ; zeros_temp[1]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.199 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[1]~reg0  ; t_output[4]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; prev_switch[2]~reg0 ; zeros[1]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.178 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; prev_switch[2]~reg0 ; zeros[3]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.178 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; prev_switch[2]~reg0 ; zeros[2]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.176 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; prev_switch[2]~reg0 ; zeros[0]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; prev_switch[1]~reg0 ; zeros_temp[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.164 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; prev_switch[1]~reg0 ; zeros_temp[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.164 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; prev_switch[1]~reg0 ; zeros_temp[0]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.164 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; prev_switch[1]~reg0 ; zeros_temp[1]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.164 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[1]~reg0  ; t_output[7]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[1]~reg0  ; t_output[2]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.082 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[0]~reg0  ; zeros[1]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[1]~reg0  ; t_output[1]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.079 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[0]~reg0  ; zeros[2]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.077 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[0]~reg0  ; zeros[3]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.077 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[0]~reg0  ; zeros[0]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; prev_switch[1]~reg0 ; zeros[1]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.055 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; prev_switch[1]~reg0 ; zeros[3]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.055 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros[3]~reg0       ; t_output[3]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; prev_switch[1]~reg0 ; zeros[2]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.053 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[1]~reg0  ; t_output[0]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.053 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; prev_switch[1]~reg0 ; zeros[0]~reg0      ; clock      ; clock    ; None                        ; None                      ; 2.051 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros[2]~reg0       ; t_output[2]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.005 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros[1]~reg0       ; t_output[1]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[2]~reg0  ; zeros_temp[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.997 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[1]~reg0  ; zeros[1]~reg0      ; clock      ; clock    ; None                        ; None                      ; 1.918 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[1]~reg0  ; zeros[2]~reg0      ; clock      ; clock    ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[1]~reg0  ; zeros[3]~reg0      ; clock      ; clock    ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[1]~reg0  ; zeros[0]~reg0      ; clock      ; clock    ; None                        ; None                      ; 1.916 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[2]~reg0  ; zeros_temp[0]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[2]~reg0  ; zeros_temp[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.902 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[3]~reg0  ; zeros_temp[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.878 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[3]~reg0  ; zeros_temp[0]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.855 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[3]~reg0  ; zeros_temp[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.850 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[3]~reg0  ; zeros_temp[1]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.848 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[1]~reg0  ; zeros_temp[0]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.773 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[1]~reg0  ; zeros_temp[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.737 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[0]~reg0  ; zeros_temp[0]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.677 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[0]~reg0  ; zeros_temp[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.672 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[0]~reg0  ; zeros_temp[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.672 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[0]~reg0  ; zeros_temp[1]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.670 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[1]~reg0  ; zeros_temp[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.512 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros[0]~reg0       ; t_output[4]~reg0   ; clock      ; clock    ; None                        ; None                      ; 1.514 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros_temp[1]~reg0  ; zeros_temp[1]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros[2]~reg0       ; zeros[3]~reg0      ; clock      ; clock    ; None                        ; None                      ; 1.270 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros[2]~reg0       ; t_output[6]~reg0   ; clock      ; clock    ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros[3]~reg0       ; t_output[7]~reg0   ; clock      ; clock    ; None                        ; None                      ; 1.266 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros[0]~reg0       ; zeros[1]~reg0      ; clock      ; clock    ; None                        ; None                      ; 1.213 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros[1]~reg0       ; t_output[5]~reg0   ; clock      ; clock    ; None                        ; None                      ; 1.040 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros[1]~reg0       ; zeros[2]~reg0      ; clock      ; clock    ; None                        ; None                      ; 1.036 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros[0]~reg0       ; zeros[0]~reg0      ; clock      ; clock    ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros[1]~reg0       ; zeros[1]~reg0      ; clock      ; clock    ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros[2]~reg0       ; zeros[2]~reg0      ; clock      ; clock    ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; zeros[3]~reg0       ; zeros[3]~reg0      ; clock      ; clock    ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+---------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------+
; tsu                                                                            ;
+-------+--------------+------------+-----------+---------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                  ; To Clock ;
+-------+--------------+------------+-----------+---------------------+----------+
; N/A   ; None         ; 6.029 ns   ; switch[1] ; t_output[0]~reg0    ; clock    ;
; N/A   ; None         ; 5.878 ns   ; switch[1] ; t_output[1]~reg0    ; clock    ;
; N/A   ; None         ; 5.839 ns   ; switch[1] ; t_output[2]~reg0    ; clock    ;
; N/A   ; None         ; 5.828 ns   ; switch[0] ; t_output[0]~reg0    ; clock    ;
; N/A   ; None         ; 5.697 ns   ; switch[1] ; t_output[6]~reg0    ; clock    ;
; N/A   ; None         ; 5.677 ns   ; switch[0] ; t_output[1]~reg0    ; clock    ;
; N/A   ; None         ; 5.638 ns   ; switch[0] ; t_output[2]~reg0    ; clock    ;
; N/A   ; None         ; 5.601 ns   ; switch[1] ; t_output[3]~reg0    ; clock    ;
; N/A   ; None         ; 5.551 ns   ; switch[1] ; zeros_temp[2]~reg0  ; clock    ;
; N/A   ; None         ; 5.551 ns   ; switch[1] ; zeros_temp[3]~reg0  ; clock    ;
; N/A   ; None         ; 5.551 ns   ; switch[1] ; zeros_temp[0]~reg0  ; clock    ;
; N/A   ; None         ; 5.551 ns   ; switch[1] ; zeros_temp[1]~reg0  ; clock    ;
; N/A   ; None         ; 5.514 ns   ; switch[1] ; t_output[5]~reg0    ; clock    ;
; N/A   ; None         ; 5.482 ns   ; switch[0] ; zeros_temp[2]~reg0  ; clock    ;
; N/A   ; None         ; 5.482 ns   ; switch[0] ; zeros_temp[3]~reg0  ; clock    ;
; N/A   ; None         ; 5.482 ns   ; switch[0] ; zeros_temp[0]~reg0  ; clock    ;
; N/A   ; None         ; 5.482 ns   ; switch[0] ; zeros_temp[1]~reg0  ; clock    ;
; N/A   ; None         ; 5.400 ns   ; switch[0] ; t_output[3]~reg0    ; clock    ;
; N/A   ; None         ; 5.390 ns   ; switch[0] ; zeros[1]~reg0       ; clock    ;
; N/A   ; None         ; 5.390 ns   ; switch[0] ; zeros[3]~reg0       ; clock    ;
; N/A   ; None         ; 5.388 ns   ; switch[0] ; zeros[2]~reg0       ; clock    ;
; N/A   ; None         ; 5.386 ns   ; switch[0] ; zeros[0]~reg0       ; clock    ;
; N/A   ; None         ; 5.355 ns   ; switch[1] ; t_output[4]~reg0    ; clock    ;
; N/A   ; None         ; 5.324 ns   ; switch[1] ; t_output[7]~reg0    ; clock    ;
; N/A   ; None         ; 5.259 ns   ; switch[2] ; t_output[0]~reg0    ; clock    ;
; N/A   ; None         ; 5.204 ns   ; switch[0] ; t_output[6]~reg0    ; clock    ;
; N/A   ; None         ; 5.200 ns   ; switch[1] ; zeros[1]~reg0       ; clock    ;
; N/A   ; None         ; 5.200 ns   ; switch[1] ; zeros[3]~reg0       ; clock    ;
; N/A   ; None         ; 5.198 ns   ; switch[1] ; zeros[2]~reg0       ; clock    ;
; N/A   ; None         ; 5.196 ns   ; switch[1] ; zeros[0]~reg0       ; clock    ;
; N/A   ; None         ; 5.116 ns   ; switch[2] ; zeros_temp[2]~reg0  ; clock    ;
; N/A   ; None         ; 5.116 ns   ; switch[2] ; zeros_temp[3]~reg0  ; clock    ;
; N/A   ; None         ; 5.116 ns   ; switch[2] ; zeros_temp[0]~reg0  ; clock    ;
; N/A   ; None         ; 5.116 ns   ; switch[2] ; zeros_temp[1]~reg0  ; clock    ;
; N/A   ; None         ; 5.108 ns   ; switch[2] ; t_output[1]~reg0    ; clock    ;
; N/A   ; None         ; 5.069 ns   ; switch[2] ; t_output[2]~reg0    ; clock    ;
; N/A   ; None         ; 5.024 ns   ; switch[2] ; zeros[1]~reg0       ; clock    ;
; N/A   ; None         ; 5.024 ns   ; switch[2] ; zeros[3]~reg0       ; clock    ;
; N/A   ; None         ; 5.022 ns   ; switch[2] ; zeros[2]~reg0       ; clock    ;
; N/A   ; None         ; 5.021 ns   ; switch[0] ; t_output[5]~reg0    ; clock    ;
; N/A   ; None         ; 5.020 ns   ; switch[2] ; zeros[0]~reg0       ; clock    ;
; N/A   ; None         ; 4.862 ns   ; switch[0] ; t_output[4]~reg0    ; clock    ;
; N/A   ; None         ; 4.831 ns   ; switch[2] ; t_output[3]~reg0    ; clock    ;
; N/A   ; None         ; 4.831 ns   ; switch[0] ; t_output[7]~reg0    ; clock    ;
; N/A   ; None         ; 4.504 ns   ; switch[1] ; prev_switch[1]~reg0 ; clock    ;
; N/A   ; None         ; 4.403 ns   ; switch[2] ; t_output[4]~reg0    ; clock    ;
; N/A   ; None         ; 4.192 ns   ; switch[2] ; t_output[7]~reg0    ; clock    ;
; N/A   ; None         ; 3.984 ns   ; switch[2] ; t_output[5]~reg0    ; clock    ;
; N/A   ; None         ; 3.741 ns   ; switch[2] ; t_output[6]~reg0    ; clock    ;
; N/A   ; None         ; 3.640 ns   ; switch[0] ; prev_switch[0]~reg0 ; clock    ;
; N/A   ; None         ; 3.270 ns   ; switch[2] ; prev_switch[2]~reg0 ; clock    ;
; N/A   ; None         ; 0.710 ns   ; one       ; zeros_temp[3]~reg0  ; clock    ;
; N/A   ; None         ; 0.680 ns   ; one       ; zeros_temp[0]~reg0  ; clock    ;
; N/A   ; None         ; -0.051 ns  ; one       ; zeros[0]~reg0       ; clock    ;
+-------+--------------+------------+-----------+---------------------+----------+


+---------------------------------------------------------------------------------------+
; tco                                                                                   ;
+-------+--------------+------------+---------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                ; To             ; From Clock ;
+-------+--------------+------------+---------------------+----------------+------------+
; N/A   ; None         ; 9.886 ns   ; zeros_temp[1]~reg0  ; zeros_temp[1]  ; clock      ;
; N/A   ; None         ; 7.687 ns   ; t_output[1]~reg0    ; t_output[1]    ; clock      ;
; N/A   ; None         ; 7.434 ns   ; zeros_temp[3]~reg0  ; zeros_temp[3]  ; clock      ;
; N/A   ; None         ; 7.368 ns   ; t_output[0]~reg0    ; t_output[0]    ; clock      ;
; N/A   ; None         ; 7.180 ns   ; prev_switch[0]~reg0 ; prev_switch[0] ; clock      ;
; N/A   ; None         ; 7.176 ns   ; t_output[4]~reg0    ; t_output[4]    ; clock      ;
; N/A   ; None         ; 7.167 ns   ; zeros_temp[2]~reg0  ; zeros_temp[2]  ; clock      ;
; N/A   ; None         ; 7.166 ns   ; zeros[1]~reg0       ; zeros[1]       ; clock      ;
; N/A   ; None         ; 7.148 ns   ; t_output[7]~reg0    ; t_output[7]    ; clock      ;
; N/A   ; None         ; 7.147 ns   ; zeros[3]~reg0       ; zeros[3]       ; clock      ;
; N/A   ; None         ; 7.142 ns   ; t_output[2]~reg0    ; t_output[2]    ; clock      ;
; N/A   ; None         ; 7.131 ns   ; t_output[3]~reg0    ; t_output[3]    ; clock      ;
; N/A   ; None         ; 7.116 ns   ; t_output[5]~reg0    ; t_output[5]    ; clock      ;
; N/A   ; None         ; 6.949 ns   ; prev_switch[2]~reg0 ; prev_switch[2] ; clock      ;
; N/A   ; None         ; 6.898 ns   ; t_output[6]~reg0    ; t_output[6]    ; clock      ;
; N/A   ; None         ; 6.784 ns   ; zeros_temp[0]~reg0  ; zeros_temp[0]  ; clock      ;
; N/A   ; None         ; 6.574 ns   ; prev_switch[1]~reg0 ; prev_switch[1] ; clock      ;
; N/A   ; None         ; 6.551 ns   ; zeros[0]~reg0       ; zeros[0]       ; clock      ;
; N/A   ; None         ; 6.546 ns   ; zeros[2]~reg0       ; zeros[2]       ; clock      ;
+-------+--------------+------------+---------------------+----------------+------------+


+--------------------------------------------------------------------------------------+
; th                                                                                   ;
+---------------+-------------+-----------+-----------+---------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                  ; To Clock ;
+---------------+-------------+-----------+-----------+---------------------+----------+
; N/A           ; None        ; 0.299 ns  ; one       ; zeros[0]~reg0       ; clock    ;
; N/A           ; None        ; -0.432 ns ; one       ; zeros_temp[0]~reg0  ; clock    ;
; N/A           ; None        ; -0.462 ns ; one       ; zeros_temp[3]~reg0  ; clock    ;
; N/A           ; None        ; -3.022 ns ; switch[2] ; prev_switch[2]~reg0 ; clock    ;
; N/A           ; None        ; -3.392 ns ; switch[0] ; prev_switch[0]~reg0 ; clock    ;
; N/A           ; None        ; -3.471 ns ; switch[2] ; t_output[7]~reg0    ; clock    ;
; N/A           ; None        ; -3.493 ns ; switch[2] ; t_output[6]~reg0    ; clock    ;
; N/A           ; None        ; -3.736 ns ; switch[2] ; t_output[5]~reg0    ; clock    ;
; N/A           ; None        ; -3.909 ns ; switch[2] ; t_output[0]~reg0    ; clock    ;
; N/A           ; None        ; -3.965 ns ; switch[2] ; t_output[3]~reg0    ; clock    ;
; N/A           ; None        ; -4.108 ns ; switch[2] ; t_output[1]~reg0    ; clock    ;
; N/A           ; None        ; -4.122 ns ; switch[2] ; t_output[2]~reg0    ; clock    ;
; N/A           ; None        ; -4.135 ns ; switch[1] ; t_output[4]~reg0    ; clock    ;
; N/A           ; None        ; -4.146 ns ; switch[1] ; t_output[5]~reg0    ; clock    ;
; N/A           ; None        ; -4.155 ns ; switch[2] ; t_output[4]~reg0    ; clock    ;
; N/A           ; None        ; -4.161 ns ; switch[0] ; zeros_temp[3]~reg0  ; clock    ;
; N/A           ; None        ; -4.235 ns ; switch[0] ; zeros[0]~reg0       ; clock    ;
; N/A           ; None        ; -4.237 ns ; switch[0] ; zeros[2]~reg0       ; clock    ;
; N/A           ; None        ; -4.239 ns ; switch[0] ; zeros[1]~reg0       ; clock    ;
; N/A           ; None        ; -4.239 ns ; switch[0] ; zeros[3]~reg0       ; clock    ;
; N/A           ; None        ; -4.256 ns ; switch[1] ; prev_switch[1]~reg0 ; clock    ;
; N/A           ; None        ; -4.260 ns ; switch[1] ; t_output[6]~reg0    ; clock    ;
; N/A           ; None        ; -4.276 ns ; switch[0] ; t_output[0]~reg0    ; clock    ;
; N/A           ; None        ; -4.280 ns ; switch[0] ; t_output[3]~reg0    ; clock    ;
; N/A           ; None        ; -4.329 ns ; switch[0] ; zeros_temp[0]~reg0  ; clock    ;
; N/A           ; None        ; -4.493 ns ; switch[1] ; zeros_temp[2]~reg0  ; clock    ;
; N/A           ; None        ; -4.503 ns ; switch[0] ; t_output[7]~reg0    ; clock    ;
; N/A           ; None        ; -4.513 ns ; switch[0] ; t_output[1]~reg0    ; clock    ;
; N/A           ; None        ; -4.515 ns ; switch[0] ; t_output[2]~reg0    ; clock    ;
; N/A           ; None        ; -4.528 ns ; switch[1] ; zeros_temp[0]~reg0  ; clock    ;
; N/A           ; None        ; -4.554 ns ; switch[1] ; zeros_temp[3]~reg0  ; clock    ;
; N/A           ; None        ; -4.560 ns ; switch[0] ; zeros_temp[1]~reg0  ; clock    ;
; N/A           ; None        ; -4.581 ns ; switch[0] ; zeros_temp[2]~reg0  ; clock    ;
; N/A           ; None        ; -4.599 ns ; switch[1] ; zeros_temp[1]~reg0  ; clock    ;
; N/A           ; None        ; -4.602 ns ; switch[1] ; t_output[2]~reg0    ; clock    ;
; N/A           ; None        ; -4.614 ns ; switch[0] ; t_output[4]~reg0    ; clock    ;
; N/A           ; None        ; -4.629 ns ; switch[1] ; t_output[7]~reg0    ; clock    ;
; N/A           ; None        ; -4.634 ns ; switch[1] ; t_output[1]~reg0    ; clock    ;
; N/A           ; None        ; -4.737 ns ; switch[1] ; t_output[3]~reg0    ; clock    ;
; N/A           ; None        ; -4.772 ns ; switch[2] ; zeros[0]~reg0       ; clock    ;
; N/A           ; None        ; -4.773 ns ; switch[0] ; t_output[5]~reg0    ; clock    ;
; N/A           ; None        ; -4.774 ns ; switch[2] ; zeros[2]~reg0       ; clock    ;
; N/A           ; None        ; -4.776 ns ; switch[2] ; zeros[1]~reg0       ; clock    ;
; N/A           ; None        ; -4.776 ns ; switch[2] ; zeros[3]~reg0       ; clock    ;
; N/A           ; None        ; -4.785 ns ; switch[1] ; t_output[0]~reg0    ; clock    ;
; N/A           ; None        ; -4.860 ns ; switch[1] ; zeros[0]~reg0       ; clock    ;
; N/A           ; None        ; -4.861 ns ; switch[1] ; zeros[2]~reg0       ; clock    ;
; N/A           ; None        ; -4.861 ns ; switch[1] ; zeros[3]~reg0       ; clock    ;
; N/A           ; None        ; -4.862 ns ; switch[1] ; zeros[1]~reg0       ; clock    ;
; N/A           ; None        ; -4.868 ns ; switch[2] ; zeros_temp[2]~reg0  ; clock    ;
; N/A           ; None        ; -4.868 ns ; switch[2] ; zeros_temp[3]~reg0  ; clock    ;
; N/A           ; None        ; -4.868 ns ; switch[2] ; zeros_temp[0]~reg0  ; clock    ;
; N/A           ; None        ; -4.868 ns ; switch[2] ; zeros_temp[1]~reg0  ; clock    ;
; N/A           ; None        ; -4.956 ns ; switch[0] ; t_output[6]~reg0    ; clock    ;
+---------------+-------------+-----------+-----------+---------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Wed May 12 14:06:52 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off t_bird -c t_bird --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 317.16 MHz between source register "zeros_temp[2]~reg0" and destination register "t_output[6]~reg0" (period= 3.153 ns)
    Info: + Longest register to register delay is 2.913 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y12_N13; Fanout = 6; REG Node = 'zeros_temp[2]~reg0'
        Info: 2: + IC(0.397 ns) + CELL(0.545 ns) = 0.942 ns; Loc. = LCCOMB_X2_Y12_N0; Fanout = 11; COMB Node = 'Equal6~0'
        Info: 3: + IC(0.373 ns) + CELL(0.178 ns) = 1.493 ns; Loc. = LCCOMB_X2_Y12_N28; Fanout = 5; COMB Node = 't_output[4]~78'
        Info: 4: + IC(0.803 ns) + CELL(0.521 ns) = 2.817 ns; Loc. = LCCOMB_X1_Y12_N24; Fanout = 1; COMB Node = 't_output~84'
        Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 2.913 ns; Loc. = LCFF_X1_Y12_N25; Fanout = 1; REG Node = 't_output[6]~reg0'
        Info: Total cell delay = 1.340 ns ( 46.00 % )
        Info: Total interconnect delay = 1.573 ns ( 54.00 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.860 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N25; Fanout = 1; REG Node = 't_output[6]~reg0'
            Info: Total cell delay = 1.628 ns ( 56.92 % )
            Info: Total interconnect delay = 1.232 ns ( 43.08 % )
        Info: - Longest clock path from clock "clock" to source register is 2.861 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X2_Y12_N13; Fanout = 6; REG Node = 'zeros_temp[2]~reg0'
            Info: Total cell delay = 1.628 ns ( 56.90 % )
            Info: Total interconnect delay = 1.233 ns ( 43.10 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "t_output[0]~reg0" (data pin = "switch[1]", clock pin = "clock") is 6.029 ns
    Info: + Longest pin to register delay is 8.928 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_J4; Fanout = 22; PIN Node = 'switch[1]'
        Info: 2: + IC(5.815 ns) + CELL(0.178 ns) = 6.847 ns; Loc. = LCCOMB_X1_Y12_N12; Fanout = 4; COMB Node = 't_output~66'
        Info: 3: + IC(0.578 ns) + CELL(0.544 ns) = 7.969 ns; Loc. = LCCOMB_X2_Y12_N6; Fanout = 1; COMB Node = 't_output~67'
        Info: 4: + IC(0.319 ns) + CELL(0.544 ns) = 8.832 ns; Loc. = LCCOMB_X2_Y12_N24; Fanout = 1; COMB Node = 't_output~68'
        Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 8.928 ns; Loc. = LCFF_X2_Y12_N25; Fanout = 1; REG Node = 't_output[0]~reg0'
        Info: Total cell delay = 2.216 ns ( 24.82 % )
        Info: Total interconnect delay = 6.712 ns ( 75.18 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.861 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X2_Y12_N25; Fanout = 1; REG Node = 't_output[0]~reg0'
        Info: Total cell delay = 1.628 ns ( 56.90 % )
        Info: Total interconnect delay = 1.233 ns ( 43.10 % )
Info: tco from clock "clock" to destination pin "zeros_temp[1]" through register "zeros_temp[1]~reg0" is 9.886 ns
    Info: + Longest clock path from clock "clock" to source register is 2.861 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X2_Y12_N11; Fanout = 6; REG Node = 'zeros_temp[1]~reg0'
        Info: Total cell delay = 1.628 ns ( 56.90 % )
        Info: Total interconnect delay = 1.233 ns ( 43.10 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 6.748 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y12_N11; Fanout = 6; REG Node = 'zeros_temp[1]~reg0'
        Info: 2: + IC(3.908 ns) + CELL(2.840 ns) = 6.748 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'zeros_temp[1]'
        Info: Total cell delay = 2.840 ns ( 42.09 % )
        Info: Total interconnect delay = 3.908 ns ( 57.91 % )
Info: th for register "zeros[0]~reg0" (data pin = "one", clock pin = "clock") is 0.299 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.860 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N31; Fanout = 6; REG Node = 'zeros[0]~reg0'
        Info: Total cell delay = 1.628 ns ( 56.92 % )
        Info: Total interconnect delay = 1.232 ns ( 43.08 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 2.847 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; PIN Node = 'one'
        Info: 2: + IC(1.181 ns) + CELL(0.544 ns) = 2.751 ns; Loc. = LCCOMB_X1_Y12_N30; Fanout = 1; COMB Node = 'zeros~26'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.847 ns; Loc. = LCFF_X1_Y12_N31; Fanout = 6; REG Node = 'zeros[0]~reg0'
        Info: Total cell delay = 1.666 ns ( 58.52 % )
        Info: Total interconnect delay = 1.181 ns ( 41.48 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Wed May 12 14:06:52 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


