{
  "name": "ostd::arch::iommu::registers::capability::Capability::maximum_address_mask_value",
  "span": "ostd/src/arch/x86/iommu/registers/capability.rs:34:5: 34:58",
  "mir": "fn ostd::arch::iommu::registers::capability::Capability::maximum_address_mask_value(_1: &arch::iommu::registers::capability::Capability) -> u64 {\n    let mut _0: u64;\n    let mut _2: u64;\n    let mut _3: u64;\n    let mut _4: u32;\n    let mut _5: bool;\n    debug self => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        _3 = ((*_1).0: u64);\n        _2 = BitAnd(move _3, arch::iommu::registers::capability::Capability::maximum_address_mask_value::MAMV_MASK);\n        StorageDead(_3);\n        _4 = 48_i32 as u32;\n        _5 = Lt(move _4, 64_u32);\n        assert(move _5, \"attempt to shift right by `{}`, which would overflow\", 48_i32) -> [success: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = Shr(move _2, 48_i32);\n        StorageDead(_2);\n        return;\n    }\n}\n"
}