{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1606104761624 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "prueba EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"prueba\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606104761633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606104761663 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606104761663 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606104761730 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606104761740 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606104762324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606104762324 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606104762324 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606104762326 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606104762326 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606104762326 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606104762326 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "138 138 " "No exact pin location assignment(s) for 138 pins of 138 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[0\] " "Pin f_out\[0\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[0] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[1\] " "Pin f_out\[1\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[1] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[2\] " "Pin f_out\[2\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[2] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[3\] " "Pin f_out\[3\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[3] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[4\] " "Pin f_out\[4\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[4] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[5\] " "Pin f_out\[5\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[5] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[6\] " "Pin f_out\[6\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[6] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[7\] " "Pin f_out\[7\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[7] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[8\] " "Pin f_out\[8\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[8] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[9\] " "Pin f_out\[9\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[9] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[10\] " "Pin f_out\[10\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[10] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[11\] " "Pin f_out\[11\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[11] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[12\] " "Pin f_out\[12\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[12] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[13\] " "Pin f_out\[13\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[13] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[14\] " "Pin f_out\[14\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[14] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[15\] " "Pin f_out\[15\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[15] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[16\] " "Pin f_out\[16\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[16] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[17\] " "Pin f_out\[17\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[17] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[18\] " "Pin f_out\[18\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[18] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[19\] " "Pin f_out\[19\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[19] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[20\] " "Pin f_out\[20\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[20] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[21\] " "Pin f_out\[21\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[21] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[22\] " "Pin f_out\[22\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[22] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[23\] " "Pin f_out\[23\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[23] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[24\] " "Pin f_out\[24\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[24] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[25\] " "Pin f_out\[25\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[25] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[26\] " "Pin f_out\[26\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[26] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[27\] " "Pin f_out\[27\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[27] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[28\] " "Pin f_out\[28\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[28] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[29\] " "Pin f_out\[29\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[29] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[30\] " "Pin f_out\[30\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[30] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_out\[31\] " "Pin f_out\[31\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { f_out[31] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[0\] " "Pin c_out\[0\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[0] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[1\] " "Pin c_out\[1\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[1] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[2\] " "Pin c_out\[2\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[2] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[3\] " "Pin c_out\[3\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[3] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[4\] " "Pin c_out\[4\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[4] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[5\] " "Pin c_out\[5\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[5] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[6\] " "Pin c_out\[6\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[6] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[7\] " "Pin c_out\[7\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[7] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[8\] " "Pin c_out\[8\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[8] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[9\] " "Pin c_out\[9\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[9] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[10\] " "Pin c_out\[10\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[10] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[11\] " "Pin c_out\[11\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[11] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[12\] " "Pin c_out\[12\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[12] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[13\] " "Pin c_out\[13\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[13] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[14\] " "Pin c_out\[14\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[14] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[15\] " "Pin c_out\[15\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[15] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[16\] " "Pin c_out\[16\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[16] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[17\] " "Pin c_out\[17\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[17] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[18\] " "Pin c_out\[18\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[18] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[19\] " "Pin c_out\[19\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[19] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[20\] " "Pin c_out\[20\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[20] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[21\] " "Pin c_out\[21\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[21] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[22\] " "Pin c_out\[22\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[22] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[23\] " "Pin c_out\[23\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[23] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[24\] " "Pin c_out\[24\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[24] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[25\] " "Pin c_out\[25\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[25] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[26\] " "Pin c_out\[26\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[26] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[27\] " "Pin c_out\[27\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[27] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[28\] " "Pin c_out\[28\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[28] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[29\] " "Pin c_out\[29\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[29] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[30\] " "Pin c_out\[30\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[30] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_out\[31\] " "Pin c_out\[31\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { c_out[31] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 9 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[0\] " "Pin VCC_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[0] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[1\] " "Pin VCC_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[1] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[2\] " "Pin VCC_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[2] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[3\] " "Pin VCC_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[3] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[4\] " "Pin VCC_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[4] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[5\] " "Pin VCC_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[5] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[6\] " "Pin VCC_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[6] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[7\] " "Pin VCC_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[7] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[8\] " "Pin VCC_OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[8] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[9\] " "Pin VCC_OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[9] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[10\] " "Pin VCC_OUT\[10\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[10] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[11\] " "Pin VCC_OUT\[11\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[11] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[12\] " "Pin VCC_OUT\[12\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[12] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[13\] " "Pin VCC_OUT\[13\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[13] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[14\] " "Pin VCC_OUT\[14\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[14] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[15\] " "Pin VCC_OUT\[15\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[15] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[16\] " "Pin VCC_OUT\[16\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[16] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[17\] " "Pin VCC_OUT\[17\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[17] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[18\] " "Pin VCC_OUT\[18\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[18] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[19\] " "Pin VCC_OUT\[19\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[19] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[20\] " "Pin VCC_OUT\[20\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[20] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[21\] " "Pin VCC_OUT\[21\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[21] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[22\] " "Pin VCC_OUT\[22\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[22] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[23\] " "Pin VCC_OUT\[23\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[23] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[24\] " "Pin VCC_OUT\[24\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[24] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[25\] " "Pin VCC_OUT\[25\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[25] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[26\] " "Pin VCC_OUT\[26\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[26] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[27\] " "Pin VCC_OUT\[27\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[27] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[28\] " "Pin VCC_OUT\[28\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[28] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[29\] " "Pin VCC_OUT\[29\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[29] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[30\] " "Pin VCC_OUT\[30\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[30] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[31\] " "Pin VCC_OUT\[31\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[31] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[32\] " "Pin VCC_OUT\[32\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[32] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[33\] " "Pin VCC_OUT\[33\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[33] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[34\] " "Pin VCC_OUT\[34\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[34] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[35\] " "Pin VCC_OUT\[35\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[35] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[36\] " "Pin VCC_OUT\[36\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[36] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[37\] " "Pin VCC_OUT\[37\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[37] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[38\] " "Pin VCC_OUT\[38\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[38] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[39\] " "Pin VCC_OUT\[39\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[39] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[40\] " "Pin VCC_OUT\[40\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[40] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[41\] " "Pin VCC_OUT\[41\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[41] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[42\] " "Pin VCC_OUT\[42\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[42] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[43\] " "Pin VCC_OUT\[43\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[43] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[44\] " "Pin VCC_OUT\[44\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[44] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[45\] " "Pin VCC_OUT\[45\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[45] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[46\] " "Pin VCC_OUT\[46\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[46] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[47\] " "Pin VCC_OUT\[47\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[47] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[48\] " "Pin VCC_OUT\[48\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[48] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[49\] " "Pin VCC_OUT\[49\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[49] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[50\] " "Pin VCC_OUT\[50\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[50] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[51\] " "Pin VCC_OUT\[51\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[51] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[52\] " "Pin VCC_OUT\[52\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[52] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[53\] " "Pin VCC_OUT\[53\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[53] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[54\] " "Pin VCC_OUT\[54\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[54] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[55\] " "Pin VCC_OUT\[55\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[55] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[56\] " "Pin VCC_OUT\[56\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[56] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[56] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[57\] " "Pin VCC_OUT\[57\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[57] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[58\] " "Pin VCC_OUT\[58\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[58] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[59\] " "Pin VCC_OUT\[59\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[59] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[60\] " "Pin VCC_OUT\[60\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[60] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[61\] " "Pin VCC_OUT\[61\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[61] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[62\] " "Pin VCC_OUT\[62\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[62] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VCC_OUT\[63\] " "Pin VCC_OUT\[63\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { VCC_OUT[63] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 10 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCC_OUT[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GND_OUT\[0\] " "Pin GND_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { GND_OUT[0] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 11 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GND_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GND_OUT\[1\] " "Pin GND_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { GND_OUT[1] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 11 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GND_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GND_OUT\[2\] " "Pin GND_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { GND_OUT[2] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 11 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GND_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GND_OUT\[3\] " "Pin GND_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { GND_OUT[3] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 11 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GND_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GND_OUT\[4\] " "Pin GND_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { GND_OUT[4] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 11 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GND_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GND_OUT\[5\] " "Pin GND_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { GND_OUT[5] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 11 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GND_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GND_OUT\[6\] " "Pin GND_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { GND_OUT[6] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 11 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GND_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GND_OUT\[7\] " "Pin GND_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { GND_OUT[7] } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 11 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GND_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "START " "Pin START not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { START } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 7 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { CLK } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 7 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606104762437 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1606104762437 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "prueba.sdc " "Synopsys Design Constraints File file not found: 'prueba.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606104762618 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606104762618 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606104762621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606104762634 ""}  } { { "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/pfiles/quartus/quartus/bin64/pin_planner.ppl" { CLK } } } { "prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 7 0 0 } } { "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/pfiles/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606104762634 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606104762698 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606104762698 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606104762698 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606104762699 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606104762700 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606104762700 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606104762700 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606104762700 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606104762702 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1606104762702 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606104762702 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "137 unused 3.3V 1 136 0 " "Number of I/O pins in group: 137 (unused VREF, 3.3V VCCIO, 1 input, 136 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1606104762703 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1606104762703 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1606104762703 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606104762704 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606104762704 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606104762704 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606104762704 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606104762704 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606104762704 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606104762704 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606104762704 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1606104762704 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1606104762704 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606104762752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606104764877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606104764985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606104764994 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606104766154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606104766154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606104766216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1606104766961 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606104766961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606104767546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1606104767548 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606104767548 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1606104767555 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606104767559 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "136 " "Found 136 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[0\] 0 " "Pin \"f_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[1\] 0 " "Pin \"f_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[2\] 0 " "Pin \"f_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[3\] 0 " "Pin \"f_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[4\] 0 " "Pin \"f_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[5\] 0 " "Pin \"f_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[6\] 0 " "Pin \"f_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[7\] 0 " "Pin \"f_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[8\] 0 " "Pin \"f_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[9\] 0 " "Pin \"f_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[10\] 0 " "Pin \"f_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[11\] 0 " "Pin \"f_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[12\] 0 " "Pin \"f_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[13\] 0 " "Pin \"f_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[14\] 0 " "Pin \"f_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[15\] 0 " "Pin \"f_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[16\] 0 " "Pin \"f_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[17\] 0 " "Pin \"f_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[18\] 0 " "Pin \"f_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[19\] 0 " "Pin \"f_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[20\] 0 " "Pin \"f_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[21\] 0 " "Pin \"f_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[22\] 0 " "Pin \"f_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[23\] 0 " "Pin \"f_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[24\] 0 " "Pin \"f_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[25\] 0 " "Pin \"f_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[26\] 0 " "Pin \"f_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[27\] 0 " "Pin \"f_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[28\] 0 " "Pin \"f_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[29\] 0 " "Pin \"f_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[30\] 0 " "Pin \"f_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f_out\[31\] 0 " "Pin \"f_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[0\] 0 " "Pin \"c_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[1\] 0 " "Pin \"c_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[2\] 0 " "Pin \"c_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[3\] 0 " "Pin \"c_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[4\] 0 " "Pin \"c_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[5\] 0 " "Pin \"c_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[6\] 0 " "Pin \"c_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[7\] 0 " "Pin \"c_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[8\] 0 " "Pin \"c_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[9\] 0 " "Pin \"c_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[10\] 0 " "Pin \"c_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[11\] 0 " "Pin \"c_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[12\] 0 " "Pin \"c_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[13\] 0 " "Pin \"c_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[14\] 0 " "Pin \"c_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[15\] 0 " "Pin \"c_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[16\] 0 " "Pin \"c_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[17\] 0 " "Pin \"c_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[18\] 0 " "Pin \"c_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[19\] 0 " "Pin \"c_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[20\] 0 " "Pin \"c_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[21\] 0 " "Pin \"c_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[22\] 0 " "Pin \"c_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[23\] 0 " "Pin \"c_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[24\] 0 " "Pin \"c_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[25\] 0 " "Pin \"c_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[26\] 0 " "Pin \"c_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[27\] 0 " "Pin \"c_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[28\] 0 " "Pin \"c_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[29\] 0 " "Pin \"c_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[30\] 0 " "Pin \"c_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_out\[31\] 0 " "Pin \"c_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[0\] 0 " "Pin \"VCC_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[1\] 0 " "Pin \"VCC_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[2\] 0 " "Pin \"VCC_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[3\] 0 " "Pin \"VCC_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[4\] 0 " "Pin \"VCC_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[5\] 0 " "Pin \"VCC_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[6\] 0 " "Pin \"VCC_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[7\] 0 " "Pin \"VCC_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[8\] 0 " "Pin \"VCC_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[9\] 0 " "Pin \"VCC_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[10\] 0 " "Pin \"VCC_OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[11\] 0 " "Pin \"VCC_OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[12\] 0 " "Pin \"VCC_OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[13\] 0 " "Pin \"VCC_OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[14\] 0 " "Pin \"VCC_OUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[15\] 0 " "Pin \"VCC_OUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[16\] 0 " "Pin \"VCC_OUT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[17\] 0 " "Pin \"VCC_OUT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[18\] 0 " "Pin \"VCC_OUT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[19\] 0 " "Pin \"VCC_OUT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[20\] 0 " "Pin \"VCC_OUT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[21\] 0 " "Pin \"VCC_OUT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[22\] 0 " "Pin \"VCC_OUT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[23\] 0 " "Pin \"VCC_OUT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[24\] 0 " "Pin \"VCC_OUT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[25\] 0 " "Pin \"VCC_OUT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[26\] 0 " "Pin \"VCC_OUT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[27\] 0 " "Pin \"VCC_OUT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[28\] 0 " "Pin \"VCC_OUT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[29\] 0 " "Pin \"VCC_OUT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[30\] 0 " "Pin \"VCC_OUT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[31\] 0 " "Pin \"VCC_OUT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[32\] 0 " "Pin \"VCC_OUT\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[33\] 0 " "Pin \"VCC_OUT\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[34\] 0 " "Pin \"VCC_OUT\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[35\] 0 " "Pin \"VCC_OUT\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[36\] 0 " "Pin \"VCC_OUT\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[37\] 0 " "Pin \"VCC_OUT\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[38\] 0 " "Pin \"VCC_OUT\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[39\] 0 " "Pin \"VCC_OUT\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[40\] 0 " "Pin \"VCC_OUT\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[41\] 0 " "Pin \"VCC_OUT\[41\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[42\] 0 " "Pin \"VCC_OUT\[42\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[43\] 0 " "Pin \"VCC_OUT\[43\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[44\] 0 " "Pin \"VCC_OUT\[44\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[45\] 0 " "Pin \"VCC_OUT\[45\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[46\] 0 " "Pin \"VCC_OUT\[46\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[47\] 0 " "Pin \"VCC_OUT\[47\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[48\] 0 " "Pin \"VCC_OUT\[48\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[49\] 0 " "Pin \"VCC_OUT\[49\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[50\] 0 " "Pin \"VCC_OUT\[50\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[51\] 0 " "Pin \"VCC_OUT\[51\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[52\] 0 " "Pin \"VCC_OUT\[52\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[53\] 0 " "Pin \"VCC_OUT\[53\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[54\] 0 " "Pin \"VCC_OUT\[54\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[55\] 0 " "Pin \"VCC_OUT\[55\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[56\] 0 " "Pin \"VCC_OUT\[56\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[57\] 0 " "Pin \"VCC_OUT\[57\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[58\] 0 " "Pin \"VCC_OUT\[58\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[59\] 0 " "Pin \"VCC_OUT\[59\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[60\] 0 " "Pin \"VCC_OUT\[60\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[61\] 0 " "Pin \"VCC_OUT\[61\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[62\] 0 " "Pin \"VCC_OUT\[62\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VCC_OUT\[63\] 0 " "Pin \"VCC_OUT\[63\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GND_OUT\[0\] 0 " "Pin \"GND_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GND_OUT\[1\] 0 " "Pin \"GND_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GND_OUT\[2\] 0 " "Pin \"GND_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GND_OUT\[3\] 0 " "Pin \"GND_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GND_OUT\[4\] 0 " "Pin \"GND_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GND_OUT\[5\] 0 " "Pin \"GND_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GND_OUT\[6\] 0 " "Pin \"GND_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GND_OUT\[7\] 0 " "Pin \"GND_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606104767563 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1606104767563 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606104767676 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606104767690 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606104767801 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606104768083 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1606104768205 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/output_files/prueba.fit.smsg " "Generated suppressed messages file C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/output_files/prueba.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606104768319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606104768540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 22:12:48 2020 " "Processing ended: Sun Nov 22 22:12:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606104768540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606104768540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606104768540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606104768540 ""}
