[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/JKFlipflop/slpp_all/surelog.log".
[WRN:CM0010] Command line argument "-ast" ignored.
AST_DEBUG_BEGIN
Count: 248
LIB: work
FILE: ${SURELOG_DIR}/tests/JKFlipflop/dut.sv
n<> u<247> t<Top_level_rule> c<1> l<1:1> el<21:1>
  n<> u<1> t<Null_rule> p<247> s<246> l<1:1>
  n<> u<246> t<Source_text> p<247> c<133> l<1:1> el<19:10>
    n<> u<133> t<Description> p<246> c<132> s<245> l<1:1> el<7:10>
      n<> u<132> t<Module_declaration> p<133> c<36> l<1:1> el<7:10>
        n<> u<36> t<Module_nonansi_header> p<132> c<2> s<46> l<1:1> el<1:36>
          n<module> u<2> t<Module_keyword> p<36> s<3> l<1:1> el<1:7>
          n<JKFlipflop> u<3> t<STRING_CONST> p<36> s<4> l<1:8> el<1:18>
          n<> u<4> t<Package_import_declaration_list> p<36> s<35> l<1:18> el<1:18>
          n<> u<35> t<Port_list> p<36> c<10> l<1:18> el<1:35>
            n<> u<10> t<Port> p<35> c<9> s<16> l<1:19> el<1:20>
              n<> u<9> t<Port_expression> p<10> c<8> l<1:19> el<1:20>
                n<> u<8> t<Port_reference> p<9> c<5> l<1:19> el<1:20>
                  n<J> u<5> t<STRING_CONST> p<8> s<7> l<1:19> el<1:20>
                  n<> u<7> t<Constant_select> p<8> c<6> l<1:20> el<1:20>
                    n<> u<6> t<Constant_bit_select> p<7> l<1:20> el<1:20>
            n<> u<16> t<Port> p<35> c<15> s<22> l<1:21> el<1:22>
              n<> u<15> t<Port_expression> p<16> c<14> l<1:21> el<1:22>
                n<> u<14> t<Port_reference> p<15> c<11> l<1:21> el<1:22>
                  n<K> u<11> t<STRING_CONST> p<14> s<13> l<1:21> el<1:22>
                  n<> u<13> t<Constant_select> p<14> c<12> l<1:22> el<1:22>
                    n<> u<12> t<Constant_bit_select> p<13> l<1:22> el<1:22>
            n<> u<22> t<Port> p<35> c<21> s<28> l<1:23> el<1:26>
              n<> u<21> t<Port_expression> p<22> c<20> l<1:23> el<1:26>
                n<> u<20> t<Port_reference> p<21> c<17> l<1:23> el<1:26>
                  n<clk> u<17> t<STRING_CONST> p<20> s<19> l<1:23> el<1:26>
                  n<> u<19> t<Constant_select> p<20> c<18> l<1:26> el<1:26>
                    n<> u<18> t<Constant_bit_select> p<19> l<1:26> el<1:26>
            n<> u<28> t<Port> p<35> c<27> s<34> l<1:27> el<1:32>
              n<> u<27> t<Port_expression> p<28> c<26> l<1:27> el<1:32>
                n<> u<26> t<Port_reference> p<27> c<23> l<1:27> el<1:32>
                  n<reset> u<23> t<STRING_CONST> p<26> s<25> l<1:27> el<1:32>
                  n<> u<25> t<Constant_select> p<26> c<24> l<1:32> el<1:32>
                    n<> u<24> t<Constant_bit_select> p<25> l<1:32> el<1:32>
            n<> u<34> t<Port> p<35> c<33> l<1:33> el<1:34>
              n<> u<33> t<Port_expression> p<34> c<32> l<1:33> el<1:34>
                n<> u<32> t<Port_reference> p<33> c<29> l<1:33> el<1:34>
                  n<q> u<29> t<STRING_CONST> p<32> s<31> l<1:33> el<1:34>
                  n<> u<31> t<Constant_select> p<32> c<30> l<1:34> el<1:34>
                    n<> u<30> t<Constant_bit_select> p<31> l<1:34> el<1:34>
        n<> u<46> t<Module_item> p<132> c<45> s<53> l<2:3> el<2:23>
          n<> u<45> t<Port_declaration> p<46> c<44> l<2:3> el<2:22>
            n<> u<44> t<Input_declaration> p<45> c<38> l<2:3> el<2:22>
              n<> u<38> t<Net_port_type> p<44> c<37> s<43> l<2:9> el<2:9>
                n<> u<37> t<Data_type_or_implicit> p<38> l<2:9> el<2:9>
              n<> u<43> t<Port_identifier_list> p<44> c<39> l<2:9> el<2:22>
                n<J> u<39> t<STRING_CONST> p<43> s<40> l<2:9> el<2:10>
                n<K> u<40> t<STRING_CONST> p<43> s<41> l<2:11> el<2:12>
                n<clk> u<41> t<STRING_CONST> p<43> s<42> l<2:13> el<2:16>
                n<reset> u<42> t<STRING_CONST> p<43> l<2:17> el<2:22>
        n<> u<53> t<Module_item> p<132> c<52> s<65> l<3:3> el<3:12>
          n<> u<52> t<Port_declaration> p<53> c<51> l<3:3> el<3:11>
            n<> u<51> t<Output_declaration> p<52> c<48> l<3:3> el<3:11>
              n<> u<48> t<Net_port_type> p<51> c<47> s<50> l<3:10> el<3:10>
                n<> u<47> t<Data_type_or_implicit> p<48> l<3:10> el<3:10>
              n<> u<50> t<Port_identifier_list> p<51> c<49> l<3:10> el<3:11>
                n<q> u<49> t<STRING_CONST> p<50> l<3:10> el<3:11>
        n<> u<65> t<Module_item> p<132> c<64> s<105> l<4:3> el<4:10>
          n<> u<64> t<Non_port_module_item> p<65> c<63> l<4:3> el<4:10>
            n<> u<63> t<Module_or_generate_item> p<64> c<62> l<4:3> el<4:10>
              n<> u<62> t<Module_common_item> p<63> c<61> l<4:3> el<4:10>
                n<> u<61> t<Module_or_generate_item_declaration> p<62> c<60> l<4:3> el<4:10>
                  n<> u<60> t<Package_or_generate_item_declaration> p<61> c<59> l<4:3> el<4:10>
                    n<> u<59> t<Net_declaration> p<60> c<54> l<4:3> el<4:10>
                      n<> u<54> t<NetType_Wire> p<59> s<55> l<4:3> el<4:7>
                      n<> u<55> t<Data_type_or_implicit> p<59> s<58> l<4:8> el<4:8>
                      n<> u<58> t<Net_decl_assignment_list> p<59> c<57> l<4:8> el<4:9>
                        n<> u<57> t<Net_decl_assignment> p<58> c<56> l<4:8> el<4:9>
                          n<w> u<56> t<STRING_CONST> p<57> l<4:8> el<4:9>
        n<> u<105> t<Module_item> p<132> c<104> s<130> l<5:3> el<5:26>
          n<> u<104> t<Non_port_module_item> p<105> c<103> l<5:3> el<5:26>
            n<> u<103> t<Module_or_generate_item> p<104> c<102> l<5:3> el<5:26>
              n<> u<102> t<Module_common_item> p<103> c<101> l<5:3> el<5:26>
                n<> u<101> t<Continuous_assign> p<102> c<100> l<5:3> el<5:26>
                  n<> u<100> t<Net_assignment_list> p<101> c<99> l<5:10> el<5:25>
                    n<> u<99> t<Net_assignment> p<100> c<70> l<5:10> el<5:25>
                      n<> u<70> t<Net_lvalue> p<99> c<67> s<98> l<5:10> el<5:11>
                        n<> u<67> t<Ps_or_hierarchical_identifier> p<70> c<66> s<69> l<5:10> el<5:11>
                          n<w> u<66> t<STRING_CONST> p<67> l<5:10> el<5:11>
                        n<> u<69> t<Constant_select> p<70> c<68> l<5:11> el<5:11>
                          n<> u<68> t<Constant_bit_select> p<69> l<5:11> el<5:11>
                      n<> u<98> t<Expression> p<99> c<83> l<5:12> el<5:25>
                        n<> u<83> t<Expression> p<98> c<82> s<97> l<5:12> el<5:18>
                          n<> u<82> t<Expression> p<83> c<74> l<5:13> el<5:17>
                            n<> u<74> t<Expression> p<82> c<73> s<81> l<5:13> el<5:14>
                              n<> u<73> t<Primary> p<74> c<72> l<5:13> el<5:14>
                                n<> u<72> t<Primary_literal> p<73> c<71> l<5:13> el<5:14>
                                  n<J> u<71> t<STRING_CONST> p<72> l<5:13> el<5:14>
                            n<> u<81> t<BinOp_BitwAnd> p<82> s<80> l<5:14> el<5:15>
                            n<> u<80> t<Expression> p<82> c<79> l<5:15> el<5:17>
                              n<> u<79> t<Unary_Tilda> p<80> s<78> l<5:15> el<5:16>
                              n<> u<78> t<Expression> p<80> c<77> l<5:16> el<5:17>
                                n<> u<77> t<Primary> p<78> c<76> l<5:16> el<5:17>
                                  n<> u<76> t<Primary_literal> p<77> c<75> l<5:16> el<5:17>
                                    n<q> u<75> t<STRING_CONST> p<76> l<5:16> el<5:17>
                        n<> u<97> t<BinOp_BitwOr> p<98> s<96> l<5:18> el<5:19>
                        n<> u<96> t<Expression> p<98> c<95> l<5:19> el<5:25>
                          n<> u<95> t<Expression> p<96> c<89> l<5:20> el<5:24>
                            n<> u<89> t<Expression> p<95> c<88> s<94> l<5:20> el<5:22>
                              n<> u<88> t<Unary_Tilda> p<89> s<87> l<5:20> el<5:21>
                              n<> u<87> t<Expression> p<89> c<86> l<5:21> el<5:22>
                                n<> u<86> t<Primary> p<87> c<85> l<5:21> el<5:22>
                                  n<> u<85> t<Primary_literal> p<86> c<84> l<5:21> el<5:22>
                                    n<K> u<84> t<STRING_CONST> p<85> l<5:21> el<5:22>
                            n<> u<94> t<BinOp_BitwAnd> p<95> s<93> l<5:22> el<5:23>
                            n<> u<93> t<Expression> p<95> c<92> l<5:23> el<5:24>
                              n<> u<92> t<Primary> p<93> c<91> l<5:23> el<5:24>
                                n<> u<91> t<Primary_literal> p<92> c<90> l<5:23> el<5:24>
                                  n<q> u<90> t<STRING_CONST> p<91> l<5:23> el<5:24>
        n<> u<130> t<Module_item> p<132> c<129> s<131> l<6:3> el<6:33>
          n<> u<129> t<Non_port_module_item> p<130> c<128> l<6:3> el<6:33>
            n<> u<128> t<Module_or_generate_item> p<129> c<127> l<6:3> el<6:33>
              n<> u<127> t<Udp_instantiation> p<128> c<106> l<6:3> el<6:33>
                n<D_Flipflop> u<106> t<STRING_CONST> p<127> s<126> l<6:3> el<6:13>
                n<> u<126> t<Udp_instance> p<127> c<108> l<6:14> el<6:32>
                  n<> u<108> t<Name_of_instance> p<126> c<107> s<113> l<6:14> el<6:17>
                    n<dff> u<107> t<STRING_CONST> p<108> l<6:14> el<6:17>
                  n<> u<113> t<Net_lvalue> p<126> c<110> s<117> l<6:18> el<6:19>
                    n<> u<110> t<Ps_or_hierarchical_identifier> p<113> c<109> s<112> l<6:18> el<6:19>
                      n<w> u<109> t<STRING_CONST> p<110> l<6:18> el<6:19>
                    n<> u<112> t<Constant_select> p<113> c<111> l<6:19> el<6:19>
                      n<> u<111> t<Constant_bit_select> p<112> l<6:19> el<6:19>
                  n<> u<117> t<Expression> p<126> c<116> s<121> l<6:20> el<6:23>
                    n<> u<116> t<Primary> p<117> c<115> l<6:20> el<6:23>
                      n<> u<115> t<Primary_literal> p<116> c<114> l<6:20> el<6:23>
                        n<clk> u<114> t<STRING_CONST> p<115> l<6:20> el<6:23>
                  n<> u<121> t<Expression> p<126> c<120> s<125> l<6:24> el<6:29>
                    n<> u<120> t<Primary> p<121> c<119> l<6:24> el<6:29>
                      n<> u<119> t<Primary_literal> p<120> c<118> l<6:24> el<6:29>
                        n<reset> u<118> t<STRING_CONST> p<119> l<6:24> el<6:29>
                  n<> u<125> t<Expression> p<126> c<124> l<6:30> el<6:31>
                    n<> u<124> t<Primary> p<125> c<123> l<6:30> el<6:31>
                      n<> u<123> t<Primary_literal> p<124> c<122> l<6:30> el<6:31>
                        n<q> u<122> t<STRING_CONST> p<123> l<6:30> el<6:31>
        n<> u<131> t<ENDMODULE> p<132> l<7:1> el<7:10>
    n<> u<245> t<Description> p<246> c<244> l<9:1> el<19:10>
      n<> u<244> t<Module_declaration> p<245> c<162> l<9:1> el<19:10>
        n<> u<162> t<Module_nonansi_header> p<244> c<134> s<171> l<9:1> el<9:36>
          n<module> u<134> t<Module_keyword> p<162> s<135> l<9:1> el<9:7>
          n<D_Flipflop> u<135> t<STRING_CONST> p<162> s<136> l<9:8> el<9:18>
          n<> u<136> t<Package_import_declaration_list> p<162> s<161> l<9:18> el<9:18>
          n<> u<161> t<Port_list> p<162> c<142> l<9:18> el<9:35>
            n<> u<142> t<Port> p<161> c<141> s<148> l<9:19> el<9:22>
              n<> u<141> t<Port_expression> p<142> c<140> l<9:19> el<9:22>
                n<> u<140> t<Port_reference> p<141> c<137> l<9:19> el<9:22>
                  n<Din> u<137> t<STRING_CONST> p<140> s<139> l<9:19> el<9:22>
                  n<> u<139> t<Constant_select> p<140> c<138> l<9:22> el<9:22>
                    n<> u<138> t<Constant_bit_select> p<139> l<9:22> el<9:22>
            n<> u<148> t<Port> p<161> c<147> s<154> l<9:23> el<9:26>
              n<> u<147> t<Port_expression> p<148> c<146> l<9:23> el<9:26>
                n<> u<146> t<Port_reference> p<147> c<143> l<9:23> el<9:26>
                  n<clk> u<143> t<STRING_CONST> p<146> s<145> l<9:23> el<9:26>
                  n<> u<145> t<Constant_select> p<146> c<144> l<9:26> el<9:26>
                    n<> u<144> t<Constant_bit_select> p<145> l<9:26> el<9:26>
            n<> u<154> t<Port> p<161> c<153> s<160> l<9:27> el<9:32>
              n<> u<153> t<Port_expression> p<154> c<152> l<9:27> el<9:32>
                n<> u<152> t<Port_reference> p<153> c<149> l<9:27> el<9:32>
                  n<reset> u<149> t<STRING_CONST> p<152> s<151> l<9:27> el<9:32>
                  n<> u<151> t<Constant_select> p<152> c<150> l<9:32> el<9:32>
                    n<> u<150> t<Constant_bit_select> p<151> l<9:32> el<9:32>
            n<> u<160> t<Port> p<161> c<159> l<9:33> el<9:34>
              n<> u<159> t<Port_expression> p<160> c<158> l<9:33> el<9:34>
                n<> u<158> t<Port_reference> p<159> c<155> l<9:33> el<9:34>
                  n<q> u<155> t<STRING_CONST> p<158> s<157> l<9:33> el<9:34>
                  n<> u<157> t<Constant_select> p<158> c<156> l<9:34> el<9:34>
                    n<> u<156> t<Constant_bit_select> p<157> l<9:34> el<9:34>
        n<> u<171> t<Module_item> p<244> c<170> s<180> l<10:5> el<10:25>
          n<> u<170> t<Port_declaration> p<171> c<169> l<10:5> el<10:24>
            n<> u<169> t<Input_declaration> p<170> c<164> l<10:5> el<10:24>
              n<> u<164> t<Net_port_type> p<169> c<163> s<168> l<10:11> el<10:11>
                n<> u<163> t<Data_type_or_implicit> p<164> l<10:11> el<10:11>
              n<> u<168> t<Port_identifier_list> p<169> c<165> l<10:11> el<10:24>
                n<Din> u<165> t<STRING_CONST> p<168> s<166> l<10:11> el<10:14>
                n<clk> u<166> t<STRING_CONST> p<168> s<167> l<10:15> el<10:18>
                n<reset> u<167> t<STRING_CONST> p<168> l<10:19> el<10:24>
        n<> u<180> t<Module_item> p<244> c<179> s<242> l<11:5> el<11:18>
          n<> u<179> t<Port_declaration> p<180> c<178> l<11:5> el<11:17>
            n<> u<178> t<Output_declaration> p<179> c<175> l<11:5> el<11:17>
              n<> u<175> t<Net_port_type> p<178> c<174> s<177> l<11:12> el<11:15>
                n<> u<174> t<Data_type_or_implicit> p<175> c<173> l<11:12> el<11:15>
                  n<> u<173> t<Data_type> p<174> c<172> l<11:12> el<11:15>
                    n<> u<172> t<IntVec_TypeReg> p<173> l<11:12> el<11:15>
              n<> u<177> t<Port_identifier_list> p<178> c<176> l<11:16> el<11:17>
                n<q> u<176> t<STRING_CONST> p<177> l<11:16> el<11:17>
        n<> u<242> t<Module_item> p<244> c<241> s<243> l<12:5> el<18:8>
          n<> u<241> t<Non_port_module_item> p<242> c<240> l<12:5> el<18:8>
            n<> u<240> t<Module_or_generate_item> p<241> c<239> l<12:5> el<18:8>
              n<> u<239> t<Module_common_item> p<240> c<238> l<12:5> el<18:8>
                n<> u<238> t<Always_construct> p<239> c<181> l<12:5> el<18:8>
                  n<> u<181> t<ALWAYS> p<238> s<237> l<12:5> el<12:11>
                  n<> u<237> t<Statement> p<238> c<236> l<12:11> el<18:8>
                    n<> u<236> t<Statement_item> p<237> c<235> l<12:11> el<18:8>
                      n<> u<235> t<Procedural_timing_control_statement> p<236> c<189> l<12:11> el<18:8>
                        n<> u<189> t<Procedural_timing_control> p<235> c<188> s<234> l<12:11> el<12:25>
                          n<> u<188> t<Event_control> p<189> c<187> l<12:11> el<12:25>
                            n<> u<187> t<Event_expression> p<188> c<182> l<12:13> el<12:24>
                              n<> u<182> t<Edge_Posedge> p<187> s<186> l<12:13> el<12:20>
                              n<> u<186> t<Expression> p<187> c<185> l<12:21> el<12:24>
                                n<> u<185> t<Primary> p<186> c<184> l<12:21> el<12:24>
                                  n<> u<184> t<Primary_literal> p<185> c<183> l<12:21> el<12:24>
                                    n<clk> u<183> t<STRING_CONST> p<184> l<12:21> el<12:24>
                        n<> u<234> t<Statement_or_null> p<235> c<233> l<13:5> el<18:8>
                          n<> u<233> t<Statement> p<234> c<232> l<13:5> el<18:8>
                            n<> u<232> t<Statement_item> p<233> c<231> l<13:5> el<18:8>
                              n<> u<231> t<Seq_block> p<232> c<229> l<13:5> el<18:8>
                                n<> u<229> t<Statement_or_null> p<231> c<228> s<230> l<14:5> el<17:11>
                                  n<> u<228> t<Statement> p<229> c<227> l<14:5> el<17:11>
                                    n<> u<227> t<Statement_item> p<228> c<226> l<14:5> el<17:11>
                                      n<> u<226> t<Conditional_statement> p<227> c<195> l<14:5> el<17:11>
                                        n<> u<195> t<Cond_predicate> p<226> c<194> s<210> l<14:8> el<14:13>
                                          n<> u<194> t<Expression_or_cond_pattern> p<195> c<193> l<14:8> el<14:13>
                                            n<> u<193> t<Expression> p<194> c<192> l<14:8> el<14:13>
                                              n<> u<192> t<Primary> p<193> c<191> l<14:8> el<14:13>
                                                n<> u<191> t<Primary_literal> p<192> c<190> l<14:8> el<14:13>
                                                  n<reset> u<190> t<STRING_CONST> p<191> l<14:8> el<14:13>
                                        n<> u<210> t<Statement_or_null> p<226> c<209> s<225> l<15:5> el<15:12>
                                          n<> u<209> t<Statement> p<210> c<208> l<15:5> el<15:12>
                                            n<> u<208> t<Statement_item> p<209> c<207> l<15:5> el<15:12>
                                              n<> u<207> t<Blocking_assignment> p<208> c<206> l<15:5> el<15:11>
                                                n<> u<206> t<Operator_assignment> p<207> c<200> l<15:5> el<15:11>
                                                  n<> u<200> t<Variable_lvalue> p<206> c<197> s<201> l<15:5> el<15:6>
                                                    n<> u<197> t<Ps_or_hierarchical_identifier> p<200> c<196> s<199> l<15:5> el<15:6>
                                                      n<q> u<196> t<STRING_CONST> p<197> l<15:5> el<15:6>
                                                    n<> u<199> t<Select> p<200> c<198> l<15:6> el<15:6>
                                                      n<> u<198> t<Bit_select> p<199> l<15:6> el<15:6>
                                                  n<> u<201> t<AssignOp_Assign> p<206> s<205> l<15:6> el<15:7>
                                                  n<> u<205> t<Expression> p<206> c<204> l<15:7> el<15:11>
                                                    n<> u<204> t<Primary> p<205> c<203> l<15:7> el<15:11>
                                                      n<> u<203> t<Primary_literal> p<204> c<202> l<15:7> el<15:11>
                                                        n<> u<202> t<Number_1Tickb0> p<203> l<15:7> el<15:11>
                                        n<> u<225> t<Statement_or_null> p<226> c<224> l<17:5> el<17:11>
                                          n<> u<224> t<Statement> p<225> c<223> l<17:5> el<17:11>
                                            n<> u<223> t<Statement_item> p<224> c<222> l<17:5> el<17:11>
                                              n<> u<222> t<Blocking_assignment> p<223> c<221> l<17:5> el<17:10>
                                                n<> u<221> t<Operator_assignment> p<222> c<215> l<17:5> el<17:10>
                                                  n<> u<215> t<Variable_lvalue> p<221> c<212> s<216> l<17:5> el<17:6>
                                                    n<> u<212> t<Ps_or_hierarchical_identifier> p<215> c<211> s<214> l<17:5> el<17:6>
                                                      n<q> u<211> t<STRING_CONST> p<212> l<17:5> el<17:6>
                                                    n<> u<214> t<Select> p<215> c<213> l<17:6> el<17:6>
                                                      n<> u<213> t<Bit_select> p<214> l<17:6> el<17:6>
                                                  n<> u<216> t<AssignOp_Assign> p<221> s<220> l<17:6> el<17:7>
                                                  n<> u<220> t<Expression> p<221> c<219> l<17:7> el<17:10>
                                                    n<> u<219> t<Primary> p<220> c<218> l<17:7> el<17:10>
                                                      n<> u<218> t<Primary_literal> p<219> c<217> l<17:7> el<17:10>
                                                        n<Din> u<217> t<STRING_CONST> p<218> l<17:7> el<17:10>
                                n<> u<230> t<END> p<231> l<18:5> el<18:8>
        n<> u<243> t<ENDMODULE> p<244> l<19:1> el<19:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/JKFlipflop/dut.sv:1:1: No timescale set for "JKFlipflop".
[WRN:PA0205] ${SURELOG_DIR}/tests/JKFlipflop/dut.sv:9:1: No timescale set for "D_Flipflop".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/JKFlipflop/dut.sv:9:1: Compile module "work@D_Flipflop".
[INF:CP0303] ${SURELOG_DIR}/tests/JKFlipflop/dut.sv:1:1: Compile module "work@JKFlipflop".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[NTE:CP0309] ${SURELOG_DIR}/tests/JKFlipflop/dut.sv:1:33: Implicit port type (wire) for "q".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             2
Begin                                                  1
ClassDefn                                              8
ClassTypespec                                          1
Constant                                               6
ContAssign                                             1
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
EventControl                                           1
Function                                               9
IODecl                                                11
IfElse                                                 1
IntTypespec                                            9
LogicNet                                              10
LogicTypespec                                          4
Module                                                 2
ModuleTypespec                                         1
Operation                                              6
Package                                                1
Port                                                  13
RefModule                                              1
RefObj                                                14
RefTypespec                                           16
SourceFile                                             1
Task                                                   9
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/JKFlipflop/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
      |vpiName:new
      |vpiFullName:builtin::mailbox::new
      |vpiTypedef:
      \_IntTypespec: , line:3:19, endln:3:22
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:3:19, endln:3:22
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (bound), line:3:23, endln:3:28
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiDirection:1
        |vpiName:bound
        |vpiExpr:
        \_Constant: , line:3:31, endln:3:32
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::mailbox::new::bound), line:3:19, endln:3:22
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiFullName:builtin::mailbox::new::bound
          |vpiActual:
          \_IntTypespec: , line:3:19, endln:3:22
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process), line:34:21, endln:34:28
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:55:3, endln:69:11
      |vpiName:new
      |vpiFullName:builtin::semaphore::new
      |vpiTypedef:
      \_IntTypespec: , line:57:18, endln:57:21
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:57:18, endln:57:21
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:57:22, endln:57:30
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:57:33, endln:57:34
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::new::keyCount), line:57:18, endln:57:21
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiFullName:builtin::semaphore::new::keyCount
          |vpiActual:
          \_IntTypespec: , line:57:18, endln:57:21
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@D_Flipflop
  |vpiTypedef:
  \_LogicTypespec: , line:11:12, endln:11:15
    |vpiParent:
    \_Module: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
  |vpiTypedef:
  \_LogicTypespec: , line:11:12, endln:11:15
    |vpiParent:
    \_Module: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
  |vpiImportTypespec:
  \_LogicNet: (work@D_Flipflop.Din), line:9:19, endln:9:22
    |vpiParent:
    \_Module: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
    |vpiName:Din
    |vpiFullName:work@D_Flipflop.Din
  |vpiImportTypespec:
  \_LogicNet: (work@D_Flipflop.clk), line:9:23, endln:9:26
    |vpiParent:
    \_Module: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
    |vpiName:clk
    |vpiFullName:work@D_Flipflop.clk
  |vpiImportTypespec:
  \_LogicNet: (work@D_Flipflop.reset), line:9:27, endln:9:32
    |vpiParent:
    \_Module: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
    |vpiName:reset
    |vpiFullName:work@D_Flipflop.reset
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:12, endln:11:15
  |vpiImportTypespec:
  \_LogicNet: (work@D_Flipflop.q), line:9:33, endln:9:34
    |vpiParent:
    \_Module: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@D_Flipflop.q), line:11:12, endln:11:15
      |vpiParent:
      \_LogicNet: (work@D_Flipflop.q), line:9:33, endln:9:34
      |vpiFullName:work@D_Flipflop.q
      |vpiActual:
      \_LogicTypespec: , line:11:12, endln:11:15
    |vpiName:q
    |vpiFullName:work@D_Flipflop.q
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:12, endln:11:15
  |vpiDefName:work@D_Flipflop
  |vpiNet:
  \_LogicNet: (work@D_Flipflop.Din), line:9:19, endln:9:22
  |vpiNet:
  \_LogicNet: (work@D_Flipflop.clk), line:9:23, endln:9:26
  |vpiNet:
  \_LogicNet: (work@D_Flipflop.reset), line:9:27, endln:9:32
  |vpiNet:
  \_LogicNet: (work@D_Flipflop.q), line:9:33, endln:9:34
  |vpiPort:
  \_Port: (Din), line:9:19, endln:9:22
    |vpiParent:
    \_Module: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
    |vpiName:Din
    |vpiDirection:1
  |vpiPort:
  \_Port: (clk), line:9:23, endln:9:26
    |vpiParent:
    \_Module: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
    |vpiName:clk
    |vpiDirection:1
  |vpiPort:
  \_Port: (reset), line:9:27, endln:9:32
    |vpiParent:
    \_Module: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
    |vpiName:reset
    |vpiDirection:1
  |vpiPort:
  \_Port: (q), line:9:33, endln:9:34
    |vpiParent:
    \_Module: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
    |vpiName:q
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@D_Flipflop.q), line:11:12, endln:11:15
      |vpiParent:
      \_Port: (q), line:9:33, endln:9:34
      |vpiFullName:work@D_Flipflop.q
      |vpiActual:
      \_LogicTypespec: , line:11:12, endln:11:15
  |vpiProcess:
  \_Always: , line:12:5, endln:18:8
    |vpiParent:
    \_Module: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
    |vpiStmt:
    \_EventControl: , line:12:11, endln:12:25
      |vpiParent:
      \_Always: , line:12:5, endln:18:8
      |vpiCondition:
      \_Operation: , line:12:13, endln:12:24
        |vpiParent:
        \_EventControl: , line:12:11, endln:12:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@D_Flipflop.clk), line:12:21, endln:12:24
          |vpiParent:
          \_Operation: , line:12:13, endln:12:24
          |vpiName:clk
          |vpiFullName:work@D_Flipflop.clk
          |vpiActual:
          \_LogicNet: (work@D_Flipflop.clk), line:9:23, endln:9:26
      |vpiStmt:
      \_Begin: (work@D_Flipflop), line:13:5, endln:18:8
        |vpiParent:
        \_EventControl: , line:12:11, endln:12:25
        |vpiFullName:work@D_Flipflop
        |vpiStmt:
        \_IfElse: , line:14:5, endln:17:11
          |vpiParent:
          \_Begin: (work@D_Flipflop), line:13:5, endln:18:8
          |vpiCondition:
          \_RefObj: (work@D_Flipflop.reset), line:14:8, endln:14:13
            |vpiParent:
            \_IfElse: , line:14:5, endln:17:11
            |vpiName:reset
            |vpiFullName:work@D_Flipflop.reset
            |vpiActual:
            \_LogicNet: (work@D_Flipflop.reset), line:9:27, endln:9:32
          |vpiStmt:
          \_Assignment: , line:15:5, endln:15:11
            |vpiParent:
            \_IfElse: , line:14:5, endln:17:11
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_Constant: , line:15:7, endln:15:11
              |vpiParent:
              \_Assignment: , line:15:5, endln:15:11
              |vpiDecompile:1'b0
              |vpiSize:1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_RefObj: (work@D_Flipflop.q), line:15:5, endln:15:6
              |vpiParent:
              \_Assignment: , line:15:5, endln:15:11
              |vpiName:q
              |vpiFullName:work@D_Flipflop.q
              |vpiActual:
              \_LogicNet: (work@D_Flipflop.q), line:9:33, endln:9:34
          |vpiElseStmt:
          \_Assignment: , line:17:5, endln:17:10
            |vpiParent:
            \_IfElse: , line:14:5, endln:17:11
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_RefObj: (work@D_Flipflop.Din), line:17:7, endln:17:10
              |vpiParent:
              \_Assignment: , line:17:5, endln:17:10
              |vpiName:Din
              |vpiFullName:work@D_Flipflop.Din
              |vpiActual:
              \_LogicNet: (work@D_Flipflop.Din), line:9:19, endln:9:22
            |vpiLhs:
            \_RefObj: (work@D_Flipflop.q), line:17:5, endln:17:6
              |vpiParent:
              \_Assignment: , line:17:5, endln:17:10
              |vpiName:q
              |vpiFullName:work@D_Flipflop.q
              |vpiActual:
              \_LogicNet: (work@D_Flipflop.q), line:9:33, endln:9:34
    |vpiAlwaysType:1
|vpiAllModules:
\_Module: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@JKFlipflop
  |vpiTypedef:
  \_ModuleTypespec: (D_Flipflop), line:6:3, endln:6:13
    |vpiParent:
    \_Module: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:D_Flipflop
  |vpiTypedef:
  \_LogicTypespec: , line:4:3, endln:4:7
    |vpiParent:
    \_Module: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
  |vpiImportTypespec:
  \_ModuleTypespec: (D_Flipflop), line:6:3, endln:6:13
  |vpiImportTypespec:
  \_LogicNet: (work@JKFlipflop.J), line:1:19, endln:1:20
    |vpiParent:
    \_Module: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:J
    |vpiFullName:work@JKFlipflop.J
  |vpiImportTypespec:
  \_LogicNet: (work@JKFlipflop.K), line:1:21, endln:1:22
    |vpiParent:
    \_Module: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:K
    |vpiFullName:work@JKFlipflop.K
  |vpiImportTypespec:
  \_LogicNet: (work@JKFlipflop.clk), line:1:23, endln:1:26
    |vpiParent:
    \_Module: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:clk
    |vpiFullName:work@JKFlipflop.clk
  |vpiImportTypespec:
  \_LogicNet: (work@JKFlipflop.reset), line:1:27, endln:1:32
    |vpiParent:
    \_Module: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:reset
    |vpiFullName:work@JKFlipflop.reset
  |vpiImportTypespec:
  \_LogicNet: (work@JKFlipflop.q), line:1:33, endln:1:34
    |vpiParent:
    \_Module: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:q
    |vpiFullName:work@JKFlipflop.q
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:3, endln:4:7
  |vpiImportTypespec:
  \_LogicNet: (work@JKFlipflop.w), line:4:8, endln:4:9
    |vpiParent:
    \_Module: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@JKFlipflop.w), line:4:3, endln:4:7
      |vpiParent:
      \_LogicNet: (work@JKFlipflop.w), line:4:8, endln:4:9
      |vpiFullName:work@JKFlipflop.w
      |vpiActual:
      \_LogicTypespec: , line:4:3, endln:4:7
    |vpiName:w
    |vpiFullName:work@JKFlipflop.w
    |vpiNetType:1
  |vpiDefName:work@JKFlipflop
  |vpiNet:
  \_LogicNet: (work@JKFlipflop.J), line:1:19, endln:1:20
  |vpiNet:
  \_LogicNet: (work@JKFlipflop.K), line:1:21, endln:1:22
  |vpiNet:
  \_LogicNet: (work@JKFlipflop.clk), line:1:23, endln:1:26
  |vpiNet:
  \_LogicNet: (work@JKFlipflop.reset), line:1:27, endln:1:32
  |vpiNet:
  \_LogicNet: (work@JKFlipflop.q), line:1:33, endln:1:34
  |vpiNet:
  \_LogicNet: (work@JKFlipflop.w), line:4:8, endln:4:9
  |vpiPort:
  \_Port: (J), line:1:19, endln:1:20
    |vpiParent:
    \_Module: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:J
    |vpiDirection:1
  |vpiPort:
  \_Port: (K), line:1:21, endln:1:22
    |vpiParent:
    \_Module: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:K
    |vpiDirection:1
  |vpiPort:
  \_Port: (clk), line:1:23, endln:1:26
    |vpiParent:
    \_Module: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:clk
    |vpiDirection:1
  |vpiPort:
  \_Port: (reset), line:1:27, endln:1:32
    |vpiParent:
    \_Module: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:reset
    |vpiDirection:1
  |vpiPort:
  \_Port: (q), line:1:33, endln:1:34
    |vpiParent:
    \_Module: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:q
    |vpiDirection:2
  |vpiContAssign:
  \_ContAssign: , line:5:10, endln:5:25
    |vpiParent:
    \_Module: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_Operation: , line:5:12, endln:5:25
      |vpiParent:
      \_ContAssign: , line:5:10, endln:5:25
      |vpiOpType:29
      |vpiOperand:
      \_Operation: , line:5:13, endln:5:17
        |vpiParent:
        \_Operation: , line:5:12, endln:5:25
        |vpiOpType:28
        |vpiOperand:
        \_RefObj: (work@JKFlipflop.J), line:5:13, endln:5:14
          |vpiParent:
          \_Operation: , line:5:13, endln:5:17
          |vpiName:J
          |vpiFullName:work@JKFlipflop.J
          |vpiActual:
          \_LogicNet: (work@JKFlipflop.J), line:1:19, endln:1:20
        |vpiOperand:
        \_Operation: , line:5:15, endln:5:17
          |vpiParent:
          \_Operation: , line:5:13, endln:5:17
          |vpiOpType:4
          |vpiOperand:
          \_RefObj: (work@JKFlipflop.q), line:5:16, endln:5:17
            |vpiParent:
            \_Operation: , line:5:15, endln:5:17
            |vpiName:q
            |vpiFullName:work@JKFlipflop.q
            |vpiActual:
            \_LogicNet: (work@JKFlipflop.q), line:1:33, endln:1:34
      |vpiOperand:
      \_Operation: , line:5:20, endln:5:24
        |vpiParent:
        \_Operation: , line:5:12, endln:5:25
        |vpiOpType:28
        |vpiOperand:
        \_Operation: , line:5:20, endln:5:22
          |vpiParent:
          \_Operation: , line:5:20, endln:5:24
          |vpiOpType:4
          |vpiOperand:
          \_RefObj: (work@JKFlipflop.K), line:5:21, endln:5:22
            |vpiParent:
            \_Operation: , line:5:20, endln:5:22
            |vpiName:K
            |vpiFullName:work@JKFlipflop.K
            |vpiActual:
            \_LogicNet: (work@JKFlipflop.K), line:1:21, endln:1:22
        |vpiOperand:
        \_RefObj: (work@JKFlipflop.q), line:5:23, endln:5:24
          |vpiParent:
          \_Operation: , line:5:20, endln:5:24
          |vpiName:q
          |vpiFullName:work@JKFlipflop.q
          |vpiActual:
          \_LogicNet: (work@JKFlipflop.q), line:1:33, endln:1:34
    |vpiLhs:
    \_RefObj: (work@JKFlipflop.w), line:5:10, endln:5:11
      |vpiParent:
      \_ContAssign: , line:5:10, endln:5:25
      |vpiName:w
      |vpiFullName:work@JKFlipflop.w
      |vpiActual:
      \_LogicNet: (work@JKFlipflop.w), line:4:8, endln:4:9
  |vpiRefModule:
  \_RefModule: work@D_Flipflop (dff), line:6:3, endln:6:13
    |vpiParent:
    \_Module: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:dff
    |vpiDefName:work@D_Flipflop
    |vpiActual:
    \_Module: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
    |vpiPort:
    \_Port: , line:6:18, endln:6:19
      |vpiParent:
      \_RefModule: work@D_Flipflop (dff), line:6:3, endln:6:13
      |vpiHighConn:
      \_RefObj: (work@JKFlipflop.dff.w), line:6:18, endln:6:19
        |vpiParent:
        \_Port: , line:6:18, endln:6:19
        |vpiName:w
        |vpiFullName:work@JKFlipflop.dff.w
        |vpiActual:
        \_LogicNet: (work@JKFlipflop.w), line:4:8, endln:4:9
    |vpiPort:
    \_Port: , line:6:20, endln:6:23
      |vpiParent:
      \_RefModule: work@D_Flipflop (dff), line:6:3, endln:6:13
      |vpiHighConn:
      \_RefObj: (work@JKFlipflop.dff.clk), line:6:20, endln:6:23
        |vpiParent:
        \_Port: , line:6:20, endln:6:23
        |vpiName:clk
        |vpiFullName:work@JKFlipflop.dff.clk
        |vpiActual:
        \_LogicNet: (work@JKFlipflop.clk), line:1:23, endln:1:26
    |vpiPort:
    \_Port: , line:6:24, endln:6:29
      |vpiParent:
      \_RefModule: work@D_Flipflop (dff), line:6:3, endln:6:13
      |vpiHighConn:
      \_RefObj: (work@JKFlipflop.dff.reset), line:6:24, endln:6:29
        |vpiParent:
        \_Port: , line:6:24, endln:6:29
        |vpiName:reset
        |vpiFullName:work@JKFlipflop.dff.reset
        |vpiActual:
        \_LogicNet: (work@JKFlipflop.reset), line:1:27, endln:1:32
    |vpiPort:
    \_Port: , line:6:30, endln:6:31
      |vpiParent:
      \_RefModule: work@D_Flipflop (dff), line:6:3, endln:6:13
      |vpiHighConn:
      \_RefObj: (work@JKFlipflop.dff.q), line:6:30, endln:6:31
        |vpiParent:
        \_Port: , line:6:30, endln:6:31
        |vpiName:q
        |vpiFullName:work@JKFlipflop.dff.q
        |vpiActual:
        \_LogicNet: (work@JKFlipflop.q), line:1:33, endln:1:34
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 1
