--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 136548 paths analyzed, 2504 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.908ns.
--------------------------------------------------------------------------------

Paths for end point inst_streamScaler/coeff11_8 (SLICE_X71Y60.CIN), 256 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_13 (FF)
  Destination:          inst_streamScaler/coeff11_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.908ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_13 to inst_streamScaler/coeff11_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y8.XQ       Tcko                  0.360   inst_streamScaler/yScaleAmount<13>
                                                       inst_streamScaler/yScaleAmount_13
    DSP48_X3Y11.B7       net (fanout=5)        2.241   inst_streamScaler/yScaleAmount<13>
    DSP48_X3Y11.P1       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_coeff11_mult0000
                                                       inst_streamScaler/Mmult_coeff11_mult0000
    SLICE_X71Y52.G1      net (fanout=1)        1.317   inst_streamScaler/coeff11_mult0000<1>
    SLICE_X71Y52.COUT    Topcyg                0.559   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_lut<1>_INV_0
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
    SLICE_X71Y53.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
    SLICE_X71Y53.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
    SLICE_X71Y54.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
    SLICE_X71Y54.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
    SLICE_X71Y55.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
    SLICE_X71Y55.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
    SLICE_X71Y56.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
    SLICE_X71Y56.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<0>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<9>
    SLICE_X71Y57.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<9>
    SLICE_X71Y57.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<2>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<11>
    SLICE_X71Y58.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<11>
    SLICE_X71Y58.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<4>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<13>
    SLICE_X71Y59.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<13>
    SLICE_X71Y59.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<6>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<14>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<15>
    SLICE_X71Y60.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<15>
    SLICE_X71Y60.CLK     Tcinck                0.427   inst_streamScaler/coeff11<8>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_xor<16>
                                                       inst_streamScaler/coeff11_8
    -------------------------------------------------  ---------------------------
    Total                                      9.908ns (6.350ns logic, 3.558ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_11 (FF)
  Destination:          inst_streamScaler/coeff11_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.831ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_11 to inst_streamScaler/coeff11_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y10.XQ      Tcko                  0.340   inst_streamScaler/yScaleAmount<11>
                                                       inst_streamScaler/yScaleAmount_11
    DSP48_X3Y11.B5       net (fanout=7)        2.184   inst_streamScaler/yScaleAmount<11>
    DSP48_X3Y11.P1       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_coeff11_mult0000
                                                       inst_streamScaler/Mmult_coeff11_mult0000
    SLICE_X71Y52.G1      net (fanout=1)        1.317   inst_streamScaler/coeff11_mult0000<1>
    SLICE_X71Y52.COUT    Topcyg                0.559   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_lut<1>_INV_0
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
    SLICE_X71Y53.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
    SLICE_X71Y53.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
    SLICE_X71Y54.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
    SLICE_X71Y54.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
    SLICE_X71Y55.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
    SLICE_X71Y55.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
    SLICE_X71Y56.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
    SLICE_X71Y56.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<0>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<9>
    SLICE_X71Y57.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<9>
    SLICE_X71Y57.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<2>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<11>
    SLICE_X71Y58.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<11>
    SLICE_X71Y58.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<4>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<13>
    SLICE_X71Y59.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<13>
    SLICE_X71Y59.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<6>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<14>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<15>
    SLICE_X71Y60.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<15>
    SLICE_X71Y60.CLK     Tcinck                0.427   inst_streamScaler/coeff11<8>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_xor<16>
                                                       inst_streamScaler/coeff11_8
    -------------------------------------------------  ---------------------------
    Total                                      9.831ns (6.330ns logic, 3.501ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_9 (FF)
  Destination:          inst_streamScaler/coeff11_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.821ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_9 to inst_streamScaler/coeff11_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y13.XQ      Tcko                  0.340   inst_streamScaler/yScaleAmount<9>
                                                       inst_streamScaler/yScaleAmount_9
    DSP48_X3Y11.B3       net (fanout=5)        2.174   inst_streamScaler/yScaleAmount<9>
    DSP48_X3Y11.P1       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_coeff11_mult0000
                                                       inst_streamScaler/Mmult_coeff11_mult0000
    SLICE_X71Y52.G1      net (fanout=1)        1.317   inst_streamScaler/coeff11_mult0000<1>
    SLICE_X71Y52.COUT    Topcyg                0.559   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_lut<1>_INV_0
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
    SLICE_X71Y53.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
    SLICE_X71Y53.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
    SLICE_X71Y54.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
    SLICE_X71Y54.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
    SLICE_X71Y55.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
    SLICE_X71Y55.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
    SLICE_X71Y56.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
    SLICE_X71Y56.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<0>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<9>
    SLICE_X71Y57.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<9>
    SLICE_X71Y57.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<2>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<11>
    SLICE_X71Y58.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<11>
    SLICE_X71Y58.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<4>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<13>
    SLICE_X71Y59.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<13>
    SLICE_X71Y59.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<6>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<14>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<15>
    SLICE_X71Y60.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<15>
    SLICE_X71Y60.CLK     Tcinck                0.427   inst_streamScaler/coeff11<8>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_xor<16>
                                                       inst_streamScaler/coeff11_8
    -------------------------------------------------  ---------------------------
    Total                                      9.821ns (6.330ns logic, 3.491ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_streamScaler/coeff11_7 (SLICE_X71Y59.CIN), 224 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_13 (FF)
  Destination:          inst_streamScaler/coeff11_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.874ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_13 to inst_streamScaler/coeff11_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y8.XQ       Tcko                  0.360   inst_streamScaler/yScaleAmount<13>
                                                       inst_streamScaler/yScaleAmount_13
    DSP48_X3Y11.B7       net (fanout=5)        2.241   inst_streamScaler/yScaleAmount<13>
    DSP48_X3Y11.P1       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_coeff11_mult0000
                                                       inst_streamScaler/Mmult_coeff11_mult0000
    SLICE_X71Y52.G1      net (fanout=1)        1.317   inst_streamScaler/coeff11_mult0000<1>
    SLICE_X71Y52.COUT    Topcyg                0.559   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_lut<1>_INV_0
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
    SLICE_X71Y53.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
    SLICE_X71Y53.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
    SLICE_X71Y54.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
    SLICE_X71Y54.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
    SLICE_X71Y55.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
    SLICE_X71Y55.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
    SLICE_X71Y56.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
    SLICE_X71Y56.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<0>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<9>
    SLICE_X71Y57.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<9>
    SLICE_X71Y57.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<2>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<11>
    SLICE_X71Y58.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<11>
    SLICE_X71Y58.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<4>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<13>
    SLICE_X71Y59.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<13>
    SLICE_X71Y59.CLK     Tcinck                0.479   inst_streamScaler/coeff11<6>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<14>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_xor<15>
                                                       inst_streamScaler/coeff11_7
    -------------------------------------------------  ---------------------------
    Total                                      9.874ns (6.316ns logic, 3.558ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_11 (FF)
  Destination:          inst_streamScaler/coeff11_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.797ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_11 to inst_streamScaler/coeff11_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y10.XQ      Tcko                  0.340   inst_streamScaler/yScaleAmount<11>
                                                       inst_streamScaler/yScaleAmount_11
    DSP48_X3Y11.B5       net (fanout=7)        2.184   inst_streamScaler/yScaleAmount<11>
    DSP48_X3Y11.P1       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_coeff11_mult0000
                                                       inst_streamScaler/Mmult_coeff11_mult0000
    SLICE_X71Y52.G1      net (fanout=1)        1.317   inst_streamScaler/coeff11_mult0000<1>
    SLICE_X71Y52.COUT    Topcyg                0.559   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_lut<1>_INV_0
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
    SLICE_X71Y53.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
    SLICE_X71Y53.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
    SLICE_X71Y54.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
    SLICE_X71Y54.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
    SLICE_X71Y55.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
    SLICE_X71Y55.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
    SLICE_X71Y56.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
    SLICE_X71Y56.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<0>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<9>
    SLICE_X71Y57.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<9>
    SLICE_X71Y57.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<2>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<11>
    SLICE_X71Y58.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<11>
    SLICE_X71Y58.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<4>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<13>
    SLICE_X71Y59.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<13>
    SLICE_X71Y59.CLK     Tcinck                0.479   inst_streamScaler/coeff11<6>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<14>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_xor<15>
                                                       inst_streamScaler/coeff11_7
    -------------------------------------------------  ---------------------------
    Total                                      9.797ns (6.296ns logic, 3.501ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_9 (FF)
  Destination:          inst_streamScaler/coeff11_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.787ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_9 to inst_streamScaler/coeff11_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y13.XQ      Tcko                  0.340   inst_streamScaler/yScaleAmount<9>
                                                       inst_streamScaler/yScaleAmount_9
    DSP48_X3Y11.B3       net (fanout=5)        2.174   inst_streamScaler/yScaleAmount<9>
    DSP48_X3Y11.P1       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_coeff11_mult0000
                                                       inst_streamScaler/Mmult_coeff11_mult0000
    SLICE_X71Y52.G1      net (fanout=1)        1.317   inst_streamScaler/coeff11_mult0000<1>
    SLICE_X71Y52.COUT    Topcyg                0.559   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_lut<1>_INV_0
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
    SLICE_X71Y53.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
    SLICE_X71Y53.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
    SLICE_X71Y54.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
    SLICE_X71Y54.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
    SLICE_X71Y55.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
    SLICE_X71Y55.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
    SLICE_X71Y56.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
    SLICE_X71Y56.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<0>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<9>
    SLICE_X71Y57.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<9>
    SLICE_X71Y57.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<2>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<11>
    SLICE_X71Y58.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<11>
    SLICE_X71Y58.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<4>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<13>
    SLICE_X71Y59.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<13>
    SLICE_X71Y59.CLK     Tcinck                0.479   inst_streamScaler/coeff11<6>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<14>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_xor<15>
                                                       inst_streamScaler/coeff11_7
    -------------------------------------------------  ---------------------------
    Total                                      9.787ns (6.296ns logic, 3.491ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_streamScaler/coeff11_6 (SLICE_X71Y59.CIN), 224 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_13 (FF)
  Destination:          inst_streamScaler/coeff11_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.822ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_13 to inst_streamScaler/coeff11_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y8.XQ       Tcko                  0.360   inst_streamScaler/yScaleAmount<13>
                                                       inst_streamScaler/yScaleAmount_13
    DSP48_X3Y11.B7       net (fanout=5)        2.241   inst_streamScaler/yScaleAmount<13>
    DSP48_X3Y11.P1       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_coeff11_mult0000
                                                       inst_streamScaler/Mmult_coeff11_mult0000
    SLICE_X71Y52.G1      net (fanout=1)        1.317   inst_streamScaler/coeff11_mult0000<1>
    SLICE_X71Y52.COUT    Topcyg                0.559   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_lut<1>_INV_0
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
    SLICE_X71Y53.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
    SLICE_X71Y53.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
    SLICE_X71Y54.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
    SLICE_X71Y54.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
    SLICE_X71Y55.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
    SLICE_X71Y55.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
    SLICE_X71Y56.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
    SLICE_X71Y56.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<0>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<9>
    SLICE_X71Y57.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<9>
    SLICE_X71Y57.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<2>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<11>
    SLICE_X71Y58.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<11>
    SLICE_X71Y58.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<4>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<13>
    SLICE_X71Y59.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<13>
    SLICE_X71Y59.CLK     Tcinck                0.427   inst_streamScaler/coeff11<6>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_xor<14>
                                                       inst_streamScaler/coeff11_6
    -------------------------------------------------  ---------------------------
    Total                                      9.822ns (6.264ns logic, 3.558ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_11 (FF)
  Destination:          inst_streamScaler/coeff11_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.745ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_11 to inst_streamScaler/coeff11_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y10.XQ      Tcko                  0.340   inst_streamScaler/yScaleAmount<11>
                                                       inst_streamScaler/yScaleAmount_11
    DSP48_X3Y11.B5       net (fanout=7)        2.184   inst_streamScaler/yScaleAmount<11>
    DSP48_X3Y11.P1       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_coeff11_mult0000
                                                       inst_streamScaler/Mmult_coeff11_mult0000
    SLICE_X71Y52.G1      net (fanout=1)        1.317   inst_streamScaler/coeff11_mult0000<1>
    SLICE_X71Y52.COUT    Topcyg                0.559   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_lut<1>_INV_0
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
    SLICE_X71Y53.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
    SLICE_X71Y53.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
    SLICE_X71Y54.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
    SLICE_X71Y54.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
    SLICE_X71Y55.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
    SLICE_X71Y55.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
    SLICE_X71Y56.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
    SLICE_X71Y56.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<0>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<9>
    SLICE_X71Y57.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<9>
    SLICE_X71Y57.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<2>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<11>
    SLICE_X71Y58.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<11>
    SLICE_X71Y58.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<4>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<13>
    SLICE_X71Y59.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<13>
    SLICE_X71Y59.CLK     Tcinck                0.427   inst_streamScaler/coeff11<6>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_xor<14>
                                                       inst_streamScaler/coeff11_6
    -------------------------------------------------  ---------------------------
    Total                                      9.745ns (6.244ns logic, 3.501ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_9 (FF)
  Destination:          inst_streamScaler/coeff11_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.735ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_9 to inst_streamScaler/coeff11_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y13.XQ      Tcko                  0.340   inst_streamScaler/yScaleAmount<9>
                                                       inst_streamScaler/yScaleAmount_9
    DSP48_X3Y11.B3       net (fanout=5)        2.174   inst_streamScaler/yScaleAmount<9>
    DSP48_X3Y11.P1       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_coeff11_mult0000
                                                       inst_streamScaler/Mmult_coeff11_mult0000
    SLICE_X71Y52.G1      net (fanout=1)        1.317   inst_streamScaler/coeff11_mult0000<1>
    SLICE_X71Y52.COUT    Topcyg                0.559   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_lut<1>_INV_0
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
    SLICE_X71Y53.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<1>
    SLICE_X71Y53.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
    SLICE_X71Y54.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<3>
    SLICE_X71Y54.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
    SLICE_X71Y55.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<5>
    SLICE_X71Y55.COUT    Tbyp                  0.086   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
    SLICE_X71Y56.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<7>
    SLICE_X71Y56.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<0>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<9>
    SLICE_X71Y57.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<9>
    SLICE_X71Y57.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<2>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<11>
    SLICE_X71Y58.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<11>
    SLICE_X71Y58.COUT    Tbyp                  0.086   inst_streamScaler/coeff11<4>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_cy<13>
    SLICE_X71Y59.CIN     net (fanout=1)        0.000   inst_streamScaler/Madd_coeff11_add0000_Madd_cy<13>
    SLICE_X71Y59.CLK     Tcinck                0.427   inst_streamScaler/coeff11<6>
                                                       inst_streamScaler/Madd_coeff11_add0000_Madd_xor<14>
                                                       inst_streamScaler/coeff11_6
    -------------------------------------------------  ---------------------------
    Total                                      9.735ns (6.244ns logic, 3.491ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X4Y4.ADDRB11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               streamScaler_ag_8 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.696 - 0.691)
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: streamScaler_ag_8 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y37.XQ      Tcko                  0.313   streamScaler_ag<8>
                                                       streamScaler_ag_8
    RAMB16_X4Y4.ADDRB11  net (fanout=3)        0.325   streamScaler_ag<8>
    RAMB16_X4Y4.CLKB     Trckc_ADDRB (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (-0.009ns logic, 0.325ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X4Y4.ADDRB7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               streamScaler_ag_4 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.696 - 0.693)
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: streamScaler_ag_4 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y35.XQ      Tcko                  0.313   streamScaler_ag<4>
                                                       streamScaler_ag_4
    RAMB16_X4Y4.ADDRB7   net (fanout=3)        0.325   streamScaler_ag<4>
    RAMB16_X4Y4.CLKB     Trckc_ADDRB (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (-0.009ns logic, 0.325ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X4Y4.ADDRB3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               streamScaler_ag_0 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.696 - 0.694)
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: streamScaler_ag_0 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y33.XQ      Tcko                  0.313   streamScaler_ag<0>
                                                       streamScaler_ag_0
    RAMB16_X4Y4.ADDRB3   net (fanout=3)        0.330   streamScaler_ag<0>
    RAMB16_X4Y4.CLKB     Trckc_ADDRB (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (-0.009ns logic, 0.330ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y14.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y15.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X4Y4.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.908|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 136548 paths, 0 nets, and 4998 connections

Design statistics:
   Minimum period:   9.908ns{1}   (Maximum frequency: 100.929MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep  1 14:46:06 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 514 MB



