INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.sim/sim_1/synth/func/SHA1_core_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA1_core
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA1_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/Msg_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Msg_In
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/Initial_hash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Initial_Hash_In
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sim_1/new/SHA1_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA1_core_tb
