# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../axi_write_channel.v" \
"../../../../../axi_write_channel_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
