#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fdc0a503570 .scope module, "t_Simple_Circuit_prop_delay" "t_Simple_Circuit_prop_delay" 2 1;
 .timescale 0 0;
v0x7fdc0a513ab0_0 .var "A", 0 0;
v0x7fdc0a513b60_0 .var "B", 0 0;
v0x7fdc0a513bf0_0 .var "C", 0 0;
v0x7fdc0a513ca0_0 .net "D", 0 0, L_0x7fdc0a514110;  1 drivers
v0x7fdc0a513d50_0 .net "E", 0 0, L_0x7fdc0a513f90;  1 drivers
S_0x7fdc0a5036d0 .scope module, "M1" "Simple_Circuit_prop_delay" 2 6, 3 1 0, S_0x7fdc0a503570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /OUTPUT 1 "D"
    .port_info 4 /OUTPUT 1 "E"
L_0x7fdc0a513e20/d .functor OR 1, v0x7fdc0a513ab0_0, v0x7fdc0a513b60_0, C4<0>, C4<0>;
L_0x7fdc0a513e20 .delay 1 (30,30,30) L_0x7fdc0a513e20/d;
L_0x7fdc0a513f90/d .functor NOT 1, v0x7fdc0a513bf0_0, C4<0>, C4<0>, C4<0>;
L_0x7fdc0a513f90 .delay 1 (10,10,10) L_0x7fdc0a513f90/d;
L_0x7fdc0a514110/d .functor AND 1, L_0x7fdc0a513e20, L_0x7fdc0a513f90, C4<1>, C4<1>;
L_0x7fdc0a514110 .delay 1 (20,20,20) L_0x7fdc0a514110/d;
v0x7fdc0a5038b0_0 .net "A", 0 0, v0x7fdc0a513ab0_0;  1 drivers
v0x7fdc0a5136e0_0 .net "B", 0 0, v0x7fdc0a513b60_0;  1 drivers
v0x7fdc0a513780_0 .net "C", 0 0, v0x7fdc0a513bf0_0;  1 drivers
v0x7fdc0a513810_0 .net "D", 0 0, L_0x7fdc0a514110;  alias, 1 drivers
v0x7fdc0a5138b0_0 .net "E", 0 0, L_0x7fdc0a513f90;  alias, 1 drivers
v0x7fdc0a513990_0 .net "w1", 0 0, L_0x7fdc0a513e20;  1 drivers
    .scope S_0x7fdc0a503570;
T_0 ;
    %vpi_call 2 11 "$dumpfile", "Simple_Circuit_prop_delay_AndOr.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc0a513ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc0a513b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc0a513bf0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdc0a513ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdc0a513b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdc0a513bf0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fdc0a503570;
T_1 ;
    %delay 200, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "t_Simple_Circuit_prop_delay.v";
    "Simple_Circuit_prop_delay.v";
