/*
 * Copyright (c) 2024, Intel Corporation.
 *
 * SPDX-License-Identifier: MIT
 *
 * Header file for DWC3 low level driver
 */

#ifndef _SOCFPGA__DWC3_LL_H_
#define _SOCFPGA__DWC3_LL_H_

#include "socfpga_usb3_reg.h"
#include "FreeRTOS.h"

#define USB_MODE_HOST           ((uint32_t) 1)    /* !< USB host mode */

#define DWC3_HS_PHY_DIS         (0U)    /* !< HS phy is disabled */
#define DWC3_HS_PHY_UTMI        (1U)    /* !< HS phy interface is UTMI */
#define DWC3_HS_PHY_ULPI        (2U)    /* !< HS phy interface is ULPI */
#define DWC3_HS_PHY_UTMI_ULPI   (3U)    /* !< DWC3 supports both UTMI/ULPI HS phy interface */

#define DWC3_SS_PHY_DIS         (0U)    /* !< DWC3 SS phy interface is disabled */
#define DWC3_SS_PHY_3_0         (1U)    /* !< DWC3 supports only USB3.0 mode */
#define DWC3_SS_PHY_3_1         (2U)    /* !< DWC3 supports USB3.1 mode */

#define DWC3_GHWPARAMS0_MODE_GADGET (0U)    /* !< DWC3 Core is in gadget mode */
#define DWC3_GHWPARAMS0_MODE_HOST   (1U)    /* !< DWC3 Core is in host mode*/
#define DWC3_GHWPARAMS0_MODE_DRD    (2U)    /* !< DWC3 Core is in DRD mode*/


typedef struct dwc3_ghwparams
{
    uint32_t ghwparams0;        /* !< ghwparams0 register */
    uint32_t ghwparams1;        /* !< ghwparams1 register */
    uint32_t ghwparams2;        /* !< ghwparams2 register */
    uint32_t ghwparams3;        /* !< ghwparams3 register */
    uint32_t ghwparams4;        /* !< ghwparams4 register */
    uint32_t ghwparams5;        /* !< ghwparams5 register */
    uint32_t ghwparams6;        /* !< ghwparams6 register */
    uint32_t ghwparams7;        /* !< ghwparams7 register */

}dwc3_ghwparams_t;

/*
 * @func  : usb2_phy_setup
 * @brief : configure the us2 phy
 * @param[in] : ghwparams3 ghwparams3 register value
 */
void usb2_phy_setup(uint32_t ghwparams3);

/*
 * @func  : get_usb3_phy_info
 * @brief : get info regarding USB3.1 phy
 * @param[in] : ghwparams3 ghwparams3 register value
 * @return  : usb3 SS phy info
 */
uint32_t get_usb3_phy_info(uint32_t ghwparams3);

/*
 * @func  : setup_dwc3_gctl
 * @brief : configure the GCTL register
 * @param[in] : ghwparams1 ghwparams1 register value
 */
void setup_dwc3_gctl(uint32_t ghwparams1);

/*
 * @func  : dwc3_set_usb_host_mode
 * @brief : configure the controller in host mode
 * @param[in] : ghwparams0 ghwparams0 register value
 * @return :
    RET_SUCCESS : if host mode setup is successful
    RET_FAIL,   : if host mode setup fails
 */
int dwc3_set_usb_host_mode(uint32_t ghwparams0);

/*
 * @func  : get_dwc3_ghwparams
 * @brief : return the reference to ghwparams registers
 * @return: dwc3_ghwparams_t* reference to ghwparams register set
 */
static inline dwc3_ghwparams_t* get_dwc3_ghwparams(void)
{
    return ((dwc3_ghwparams_t *)(USBBASE+USB3_GHWPARAMS0));
}

#endif /* _SOCFPGA__DWC3_LL_H_ */
