\hypertarget{union__hw__uart__c1}{}\section{\+\_\+hw\+\_\+uart\+\_\+c1 Union Reference}
\label{union__hw__uart__c1}\index{\+\_\+hw\+\_\+uart\+\_\+c1@{\+\_\+hw\+\_\+uart\+\_\+c1}}


H\+W\+\_\+\+U\+A\+R\+T\+\_\+\+C1 -\/ U\+A\+RT Control Register 1 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+uart.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__uart__c1_1_1__hw__uart__c1__bitfields}{\+\_\+hw\+\_\+uart\+\_\+c1\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__uart__c1_a7f74239ea33de80cd8d1493a642abf41}{}\label{union__hw__uart__c1_a7f74239ea33de80cd8d1493a642abf41}

\item 
struct \hyperlink{struct__hw__uart__c1_1_1__hw__uart__c1__bitfields}{\+\_\+hw\+\_\+uart\+\_\+c1\+::\+\_\+hw\+\_\+uart\+\_\+c1\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__uart__c1_ab1fa7cc0f3a3b189fb0917eadce98796}{}\label{union__hw__uart__c1_ab1fa7cc0f3a3b189fb0917eadce98796}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+U\+A\+R\+T\+\_\+\+C1 -\/ U\+A\+RT Control Register 1 (RW) 

Reset value\+: 0x00U

This read/write register controls various optional features of the U\+A\+RT system. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+uart.\+h\end{DoxyCompactItemize}
