{
  "creator": "Yosys 0.10+12 (open-tool-forge build) (git sha1 356ec7bb, gcc 9.3.0-17ubuntu1~20.04 -Os)",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2068.1-2352.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$960": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2163.2-2163.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$961": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2165.2-2165.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$962": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2167.2-2167.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$963": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2169.2-2169.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$964": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2171.2-2171.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$965": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2173.2-2173.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$966": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2175.2-2175.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$967": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2177.2-2177.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$968": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2179.2-2179.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$969": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2181.2-2181.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$970": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2183.2-2183.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$971": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2185.2-2185.59"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$972": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2187.2-2187.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$973": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2189.2-2189.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$974": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2191.2-2191.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$975": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2192.2-2192.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$976": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2193.2-2193.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$977": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2195.2-2195.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$978": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2197.2-2197.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$979": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2198.2-2198.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$980": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2199.2-2199.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$981": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2201.2-2201.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$982": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2203.2-2203.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$983": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2204.2-2204.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$984": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2205.2-2205.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$985": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2207.2-2207.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$986": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2209.2-2209.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$987": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2210.2-2210.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$988": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2211.2-2211.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$989": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2213.2-2213.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$990": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2215.2-2215.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$991": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2217.2-2217.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$992": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2219.2-2219.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$993": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2220.2-2220.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$994": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2221.2-2221.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2069.34-2069.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2069.24-2069.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2069.29-2069.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2072.9-2072.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2069.8-2069.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2069.12-2069.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2069.16-2069.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2069.20-2069.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2070.9-2070.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2071.9-2071.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2069.39-2069.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3099.1-3434.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.135-3105.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.127-3105.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.54-3105.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.45-3105.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.36-3105.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.27-3105.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.18-3105.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.9-3105.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.119-3105.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.111-3105.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.103-3105.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.95-3105.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.87-3105.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.79-3105.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.71-3105.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3105.63-3105.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3102.100-3102.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3102.91-3102.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3102.9-3102.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3102.82-3102.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3102.73-3102.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3102.64-3102.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3102.55-3102.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3102.46-3102.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3102.37-3102.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3102.28-3102.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3102.19-3102.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3101.9-3101.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3101.15-3101.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.150-3100.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.141-3100.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.59-3100.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.49-3100.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.39-3100.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.29-3100.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.19-3100.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.9-3100.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.132-3100.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.123-3100.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.114-3100.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.105-3100.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.96-3100.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.87-3100.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.78-3100.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3100.69-3100.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3101.22-3101.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3104.100-3104.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3104.91-3104.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3104.9-3104.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3104.82-3104.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3104.73-3104.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3104.64-3104.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3104.55-3104.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3104.46-3104.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3104.37-3104.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3104.28-3104.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3104.19-3104.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3103.9-3103.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3103.15-3103.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.150-3106.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.141-3106.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.59-3106.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.49-3106.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.39-3106.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.29-3106.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.19-3106.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.9-3106.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.132-3106.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.123-3106.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.114-3106.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.105-3106.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.96-3106.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.87-3106.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.78-3106.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3106.69-3106.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:3103.22-3103.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:228.1-260.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:228.43-228.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:228.25-228.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:228.35-228.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:228.39-228.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:265.1-298.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:267.8-267.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:267.11-267.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:266.13-266.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:301.1-341.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:303.8-303.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:303.21-303.22"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:303.11-303.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:302.13-302.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:634.1-706.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:636.8-636.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:636.24-636.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:636.11-636.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:635.13-635.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:636.21-636.22"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:765.1-837.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:767.8-767.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:767.24-767.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:767.11-767.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:766.13-766.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:767.21-767.22"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:578.1-631.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:580.8-580.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:580.24-580.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:580.11-580.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:579.13-579.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:580.21-580.22"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:709.1-762.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:711.8-711.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:711.24-711.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:711.11-711.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:710.13-710.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:711.21-711.22"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:842.1-875.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:844.8-844.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:844.11-844.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:843.13-843.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:878.1-918.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:880.8-880.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:880.21-880.22"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:880.11-880.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:879.13-879.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1211.1-1283.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1213.8-1213.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1213.24-1213.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1213.11-1213.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1212.13-1212.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1213.21-1213.22"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1342.1-1415.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1344.8-1344.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1344.24-1344.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1344.11-1344.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1343.13-1343.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1344.21-1344.22"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1155.1-1208.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1157.8-1157.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1157.24-1157.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1157.11-1157.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1156.13-1156.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1157.21-1157.22"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1286.1-1339.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1288.8-1288.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1288.24-1288.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1288.11-1288.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1287.13-1287.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1288.21-1288.22"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:969.1-1035.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:971.8-971.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:971.14-971.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:970.13-970.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:971.11-971.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1086.1-1152.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1088.8-1088.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1088.14-1088.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1087.13-1087.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1088.11-1088.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:921.1-966.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:923.8-923.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:923.14-923.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:922.13-922.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:923.11-923.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1038.1-1083.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1040.8-1040.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1040.14-1040.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1039.13-1039.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1040.11-1040.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:392.1-458.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:394.8-394.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:394.14-394.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:393.13-393.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:394.11-394.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:509.1-575.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:511.8-511.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:511.14-511.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:510.13-510.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:511.11-511.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:344.1-389.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:346.8-346.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:346.14-346.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:345.13-345.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:346.11-346.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:461.1-506.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:463.8-463.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:463.14-463.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:462.13-462.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:463.11-463.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2788.1-2792.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2789.8-2789.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2790.9-2790.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:162.1-172.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:164.9-164.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:163.9-163.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:123.1-160.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:127.9-127.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:133.9-133.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:134.9-134.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:131.9-131.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:132.9-132.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:125.9-125.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:128.9-128.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:126.9-126.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:129.9-129.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:130.9-130.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:124.9-124.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2596.1-2613.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2609.9-2609.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2608.8-2608.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2607.8-2607.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2597.8-2597.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2598.8-2598.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2599.8-2599.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2600.8-2600.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2601.8-2601.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2602.8-2602.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2603.8-2603.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2604.8-2604.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2605.8-2605.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2606.8-2606.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2665.1-2705.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2696.9-2696.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2697.9-2697.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2695.9-2695.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2676.9-2676.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2675.9-2675.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2674.9-2674.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2673.9-2673.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2672.9-2672.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2671.9-2671.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2670.9-2670.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2669.9-2669.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2666.9-2666.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2684.9-2684.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2683.9-2683.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2682.9-2682.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2681.9-2681.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2680.9-2680.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2679.9-2679.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2678.9-2678.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2677.9-2677.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2694.9-2694.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2693.9-2693.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2692.9-2692.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2691.9-2691.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2690.9-2690.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2689.9-2689.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2688.9-2688.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2687.9-2687.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2667.9-2667.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2668.9-2668.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2685.9-2685.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2698.9-2698.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2699.9-2699.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2686.9-2686.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2700.9-2700.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2701.9-2701.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:17.1-121.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:20.9-20.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:26.9-26.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:27.9-27.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:24.9-24.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:25.9-25.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:21.9-21.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:19.9-19.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:22.9-22.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:23.9-23.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:18.9-18.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2794.1-2861.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2797.9-2797.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2803.9-2803.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2804.9-2804.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2801.9-2801.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2802.9-2802.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2798.9-2798.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2796.9-2796.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2799.9-2799.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2800.9-2800.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2795.9-2795.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2805.9-2805.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2806.9-2806.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2863.1-2925.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2866.9-2866.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2873.9-2873.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2872.9-2872.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2871.9-2871.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2870.9-2870.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2867.9-2867.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2865.9-2865.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2868.9-2868.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2869.9-2869.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2864.9-2864.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2762.1-2785.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2776.8-2776.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2775.8-2775.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2774.8-2774.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2773.8-2773.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2764.8-2764.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2763.8-2763.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2772.8-2772.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2771.8-2771.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2770.8-2770.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2769.8-2769.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2768.8-2768.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2767.8-2767.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2766.8-2766.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2765.8-2765.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2777.8-2777.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2778.8-2778.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2783.9-2783.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2779.8-2779.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2780.9-2780.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2781.9-2781.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2782.9-2782.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2641.1-2645.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2642.8-2642.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2643.9-2643.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2616.1-2621.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2619.9-2619.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2618.8-2618.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2617.8-2617.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:177.1-225.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:179.8-179.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:180.8-180.10"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:181.8-181.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:182.8-182.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:178.9-178.10"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2928.1-3096.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2930.18-2930.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2937.12-2937.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2939.13-2939.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2935.19-2935.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2935.8-2935.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2931.8-2931.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2930.21-2930.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2931.15-2931.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2930.15-2930.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2929.13-2929.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2931.22-2931.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2937.8-2937.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2929.8-2929.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2939.9-2939.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2930.24-2930.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2931.29-2931.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2932.17-2932.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2932.8-2932.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2938.16-2938.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2936.18-2936.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2936.8-2936.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2934.18-2934.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2934.8-2934.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2933.17-2933.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2933.8-2933.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2937.21-2937.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2939.22-2939.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2453.1-2485.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2462.10-2462.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2460.16-2460.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2459.10-2459.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2464.10-2464.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2461.10-2461.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2455.10-2455.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2457.10-2457.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2456.10-2456.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2458.10-2458.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2454.10-2454.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2463.10-2463.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2467.10-2467.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2466.10-2466.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2465.10-2465.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2488.1-2520.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2497.10-2497.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2495.16-2495.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2494.10-2494.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2499.10-2499.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2496.10-2496.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2489.10-2489.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2490.10-2490.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2492.10-2492.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2491.10-2491.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2493.10-2493.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2498.10-2498.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2502.10-2502.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2501.10-2501.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2500.10-2500.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2419.1-2450.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2428.10-2428.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2426.16-2426.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2425.10-2425.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2430.10-2430.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2427.10-2427.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2420.10-2420.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2421.10-2421.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2423.10-2423.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2422.10-2422.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2424.10-2424.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2429.10-2429.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2433.10-2433.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2432.10-2432.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2431.10-2431.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2357.1-2385.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2364.10-2364.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2362.16-2362.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2361.10-2361.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2366.10-2366.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2363.10-2363.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2359.10-2359.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2360.10-2360.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2358.10-2358.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2365.10-2365.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2369.10-2369.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2368.10-2368.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2367.10-2367.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2388.1-2416.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2395.10-2395.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2393.16-2393.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2392.10-2392.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2397.10-2397.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2394.10-2394.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2389.10-2389.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2390.10-2390.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2391.10-2391.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2396.10-2396.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2400.10-2400.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2399.10-2399.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2398.10-2398.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1419.1-1656.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1593$1079": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1593.33-1593.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1595$1080": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1595.34-1595.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1601$1081": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1601.34-1601.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1605$1082": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1605.34-1605.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$924": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1593.3-1593.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$925": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1595.3-1595.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$926": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1597.3-1597.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$927": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1599.3-1599.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$928": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1601.3-1601.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$929": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1603.3-1603.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$930": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1605.3-1605.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$931": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1607.3-1607.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$932": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1609.3-1609.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1593$1079_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1593.33-1593.44"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1595$1080_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1595.34-1595.45"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1601$1081_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1601.34-1601.45"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1605$1082_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1605.34-1605.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1429.16-1429.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1424.16-1424.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1421.16-1421.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1422.16-1422.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1420.16-1420.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1423.16-1423.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1428.16-1428.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1425.16-1425.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1426.16-1426.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1430.16-1430.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1427.16-1427.18"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1658.1-1792.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1729$1083": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1729.33-1729.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1731$1084": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1731.35-1731.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1737$1085": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1737.34-1737.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1741$1086": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1741.34-1741.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$933": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1729.3-1729.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$934": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1731.3-1731.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$935": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1733.3-1733.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$936": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1735.3-1735.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$937": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1737.3-1737.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$938": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1739.3-1739.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$939": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1741.3-1741.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$940": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1743.3-1743.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$941": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1745.3-1745.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1729$1083_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1729.33-1729.44"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1731$1084_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1731.35-1731.46"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1737$1085_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1737.34-1737.45"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1741$1086_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1741.34-1741.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1668.16-1668.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1663.16-1663.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1661.16-1661.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1660.16-1660.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1659.16-1659.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1662.16-1662.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1667.16-1667.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1664.16-1664.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1665.16-1665.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1669.16-1669.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1666.16-1666.18"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1930.1-2064.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2001$1091": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2001.34-2001.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2003$1092": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2003.35-2003.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2009$1093": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2009.35-2009.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2013$1094": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2013.35-2013.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$951": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2001.3-2001.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$952": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2003.3-2003.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$953": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2005.3-2005.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$954": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2007.3-2007.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$955": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2009.3-2009.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$956": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2011.3-2011.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$957": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2013.3-2013.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$958": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2015.3-2015.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$959": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2017.3-2017.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2001$1091_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2001.34-2001.45"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2003$1092_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2003.35-2003.46"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2009$1093_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2009.35-2009.46"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2013$1094_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2013.35-2013.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1940.16-1940.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1935.16-1935.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1933.16-1933.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1932.16-1932.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1931.16-1931.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1934.16-1934.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1939.16-1939.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1937.16-1937.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1936.16-1936.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1941.16-1941.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1938.16-1938.18"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1794.1-1928.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1865$1087": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1865.34-1865.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1867$1088": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1867.34-1867.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1873$1089": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1873.35-1873.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1877$1090": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1877.35-1877.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$942": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1865.3-1865.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$943": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1867.3-1867.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$944": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1869.3-1869.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$945": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1871.3-1871.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$946": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1873.3-1873.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$947": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1875.3-1875.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$948": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1877.3-1877.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$949": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1879.3-1879.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$950": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1881.3-1881.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1865$1087_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1865.34-1865.45"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1867$1088_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1867.34-1867.45"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1873$1089_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1873.35-1873.46"
          }
        },
        "$logic_and$/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1877$1090_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1877.35-1877.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1804.16-1804.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1799.16-1799.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1796.16-1796.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1797.16-1797.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1795.16-1795.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1798.16-1798.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1803.16-1803.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1801.16-1801.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1800.16-1800.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1805.16-1805.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:1802.16-1802.18"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2624.1-2638.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2625.8-2625.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2630.9-2630.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2627.8-2627.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2631.9-2631.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2628.8-2628.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2632.9-2632.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2629.8-2629.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2626.8-2626.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2648.1-2662.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2654.9-2654.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2650.8-2650.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2655.9-2655.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2651.8-2651.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2656.9-2656.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2652.8-2652.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2649.8-2649.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2653.8-2653.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2708.1-2759.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2752.9-2752.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2751.9-2751.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2750.9-2750.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2749.9-2749.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2756.9-2756.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2755.9-2755.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2754.9-2754.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2753.9-2753.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2728.9-2728.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2745.9-2745.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2746.9-2746.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2740.9-2740.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2719.9-2719.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2718.9-2718.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2717.9-2717.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2716.9-2716.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2715.9-2715.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2714.9-2714.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2713.9-2713.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2712.9-2712.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2709.9-2709.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2727.9-2727.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2726.9-2726.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2725.9-2725.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2724.9-2724.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2723.9-2723.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2722.9-2722.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2721.9-2721.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2720.9-2720.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2739.9-2739.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2738.9-2738.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2737.9-2737.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2736.9-2736.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2735.9-2735.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2734.9-2734.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2733.9-2733.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2732.9-2732.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2710.9-2710.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2711.9-2711.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2730.9-2730.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2747.9-2747.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2748.9-2748.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2731.9-2731.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2729.9-2729.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2743.9-2743.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2744.9-2744.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2741.9-2741.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2742.9-2742.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2532.1-2593.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2533.15-2533.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2536.14-2536.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2536.26-2536.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2534.15-2534.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2537.20-2537.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2535.14-2535.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2536.49-2536.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2536.42-2536.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2536.33-2536.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2536.8-2536.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2525.1-2530.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2526.8-2526.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2528.8-2528.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_sim.v:2527.8-2527.10"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001"
      },
      "ports": {
        "clk_12M": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "nes_data": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "left": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "right": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "start": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "clk_pxl": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "clk_locked2": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "HSYNC1": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "VSYNC1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "led": {
          "direction": "output",
          "bits": [ "z" ]
        },
        "led1": {
          "direction": "output",
          "bits": [ "z" ]
        },
        "nes_latch": {
          "direction": "output",
          "bits": [ "z" ]
        },
        "nes_clock": {
          "direction": "output",
          "bits": [ "z" ]
        },
        "rgb": {
          "direction": "output",
          "bits": [ 11, 12, 13, 14, 15, 16 ]
        }
      },
      "cells": {
        "HSYNC1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 186",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 17 ],
            "E": [ 18 ],
            "Q": [ 9 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 19 ],
            "I2": [ 20 ],
            "I3": [ 21 ],
            "O": [ 17 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 22 ],
            "I2": [ 23 ],
            "I3": [ 24 ],
            "O": [ 19 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 23 ],
            "I1": [ 25 ],
            "I2": [ 26 ],
            "I3": [ 27 ],
            "O": [ 28 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 29 ],
            "I2": [ 30 ],
            "I3": [ 31 ],
            "O": [ 25 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 32 ],
            "I2": [ 33 ],
            "I3": [ 34 ],
            "O": [ 23 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 35 ],
            "I3": [ 36 ],
            "O": [ 34 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 37 ],
            "CO": [ 20 ],
            "I0": [ 31 ],
            "I1": [ "0" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 38 ],
            "CO": [ 37 ],
            "I0": [ 30 ],
            "I1": [ "1" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 39 ],
            "CO": [ 38 ],
            "I0": [ 40 ],
            "I1": [ "0" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 41 ],
            "CO": [ 39 ],
            "I0": [ 42 ],
            "I1": [ "0" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 43 ],
            "CO": [ 41 ],
            "I0": [ 32 ],
            "I1": [ "0" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 44 ],
            "CO": [ 43 ],
            "I0": [ 33 ],
            "I1": [ "0" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 26 ],
            "CO": [ 44 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 45 ],
            "CO": [ 21 ],
            "I0": [ 31 ],
            "I1": [ "0" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 46 ],
            "CO": [ 45 ],
            "I0": [ 30 ],
            "I1": [ "1" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 47 ],
            "CO": [ 46 ],
            "I0": [ 40 ],
            "I1": [ "0" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 48 ],
            "CO": [ 47 ],
            "I0": [ 42 ],
            "I1": [ "1" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 49 ],
            "CO": [ 48 ],
            "I0": [ 32 ],
            "I1": [ "1" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 50 ],
            "CO": [ 49 ],
            "I0": [ 33 ],
            "I1": [ "0" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 51 ],
            "CO": [ 50 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 52 ],
            "CO": [ 51 ],
            "I0": [ 26 ],
            "I1": [ "1" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 36 ],
            "CO": [ 52 ],
            "I0": [ 35 ],
            "I1": [ "0" ]
          }
        },
        "HSYNC1_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 28 ],
            "I3": [ 53 ],
            "O": [ 18 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 54 ],
            "CO": [ 53 ],
            "I0": [ "1" ],
            "I1": [ 55 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 56 ],
            "CO": [ 54 ],
            "I0": [ "1" ],
            "I1": [ 57 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 58 ],
            "CO": [ 56 ],
            "I0": [ "0" ],
            "I1": [ 59 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 60 ],
            "CO": [ 58 ],
            "I0": [ "0" ],
            "I1": [ 61 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 55 ],
            "I3": [ 62 ],
            "O": [ 63 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 31 ],
            "O": [ 55 ]
          }
        },
        "HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 40 ],
            "O": [ 59 ]
          }
        },
        "VSYNC1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 188",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 64 ],
            "E": [ 65 ],
            "Q": [ 10 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 66 ],
            "I2": [ 67 ],
            "I3": [ 68 ],
            "O": [ 64 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 69 ],
            "I1": [ 70 ],
            "I2": [ 71 ],
            "I3": [ 72 ],
            "O": [ 68 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 73 ],
            "I1": [ 74 ],
            "I2": [ 75 ],
            "I3": [ 76 ],
            "O": [ 66 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 71 ],
            "I1": [ 77 ],
            "I2": [ 78 ],
            "I3": [ 74 ],
            "O": [ 79 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 76 ],
            "I1": [ 80 ],
            "I2": [ 81 ],
            "I3": [ 73 ],
            "O": [ 77 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 82 ],
            "I2": [ 83 ],
            "I3": [ 84 ],
            "O": [ 85 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 86 ],
            "I1": [ 87 ],
            "I2": [ 88 ],
            "I3": [ 89 ],
            "O": [ 90 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 36 ],
            "I2": [ 26 ],
            "I3": [ 27 ],
            "O": [ 89 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 31 ],
            "I2": [ 30 ],
            "I3": [ 29 ],
            "O": [ 91 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 92 ],
            "CO": [ 82 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 94 ],
            "CO": [ 92 ],
            "I0": [ "1" ],
            "I1": [ 95 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 96 ],
            "CO": [ 94 ],
            "I0": [ "0" ],
            "I1": [ 97 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 98 ],
            "CO": [ 96 ],
            "I0": [ "0" ],
            "I1": [ 99 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 100 ],
            "CO": [ 98 ],
            "I0": [ "1" ],
            "I1": [ 101 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 102 ],
            "CO": [ 100 ],
            "I0": [ "1" ],
            "I1": [ 103 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 104 ],
            "CO": [ 102 ],
            "I0": [ "1" ],
            "I1": [ 105 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 106 ],
            "CO": [ 104 ],
            "I0": [ "1" ],
            "I1": [ 107 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 108 ],
            "CO": [ 83 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 109 ],
            "CO": [ 108 ],
            "I0": [ "0" ],
            "I1": [ 57 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 110 ],
            "CO": [ 109 ],
            "I0": [ "0" ],
            "I1": [ 59 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 111 ],
            "CO": [ 110 ],
            "I0": [ "1" ],
            "I1": [ 61 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 112 ],
            "CO": [ 111 ],
            "I0": [ "1" ],
            "I1": [ 60 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 113 ],
            "CO": [ 112 ],
            "I0": [ "1" ],
            "I1": [ 114 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 115 ],
            "CO": [ 113 ],
            "I0": [ "1" ],
            "I1": [ 116 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 117 ],
            "CO": [ 115 ],
            "I0": [ "1" ],
            "I1": [ 118 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 119 ],
            "CO": [ 84 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 120 ],
            "CO": [ 119 ],
            "I0": [ "1" ],
            "I1": [ 95 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 121 ],
            "CO": [ 120 ],
            "I0": [ "0" ],
            "I1": [ 97 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 122 ],
            "CO": [ 121 ],
            "I0": [ "1" ],
            "I1": [ 99 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 123 ],
            "CO": [ 122 ],
            "I0": [ "0" ],
            "I1": [ 101 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 105 ],
            "CO": [ 123 ],
            "I0": [ "0" ],
            "I1": [ 103 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 124 ],
            "I1": [ 125 ],
            "I2": [ 126 ],
            "I3": [ 127 ],
            "O": [ 74 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 126 ],
            "I1": [ 128 ],
            "I2": [ 125 ],
            "I3": [ 129 ],
            "O": [ 69 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 81 ],
            "I2": [ 76 ],
            "I3": [ 73 ],
            "O": [ 128 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 71 ],
            "I2": [ 129 ],
            "I3": [ 130 ],
            "O": [ 131 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 80 ],
            "I3": [ 78 ],
            "O": [ 129 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 132 ],
            "CO": [ 72 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 133 ],
            "CO": [ 132 ],
            "I0": [ "1" ],
            "I1": [ 95 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 134 ],
            "CO": [ 133 ],
            "I0": [ "1" ],
            "I1": [ 97 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 135 ],
            "CO": [ 134 ],
            "I0": [ "1" ],
            "I1": [ 99 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 136 ],
            "CO": [ 135 ],
            "I0": [ "1" ],
            "I1": [ 101 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 137 ],
            "CO": [ 136 ],
            "I0": [ "0" ],
            "I1": [ 103 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 138 ],
            "CO": [ 137 ],
            "I0": [ "1" ],
            "I1": [ 105 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 106 ],
            "CO": [ 138 ],
            "I0": [ "1" ],
            "I1": [ 107 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 139 ],
            "CO": [ 67 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 140 ],
            "CO": [ 139 ],
            "I0": [ "1" ],
            "I1": [ 95 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 141 ],
            "CO": [ 140 ],
            "I0": [ "1" ],
            "I1": [ 97 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 142 ],
            "CO": [ 141 ],
            "I0": [ "1" ],
            "I1": [ 99 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 143 ],
            "CO": [ 142 ],
            "I0": [ "1" ],
            "I1": [ 101 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 144 ],
            "CO": [ 143 ],
            "I0": [ "0" ],
            "I1": [ 103 ]
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 107 ],
            "CO": [ 144 ],
            "I0": [ "1" ],
            "I1": [ 105 ]
          }
        },
        "ball_display_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 368",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 145 ],
            "E": [ 146 ],
            "Q": [ 147 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 148 ],
            "I2": [ 149 ],
            "I3": [ 150 ],
            "O": [ 145 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 151 ],
            "I2": [ 152 ],
            "I3": [ 153 ],
            "O": [ 148 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 76 ],
            "I1": [ 154 ],
            "I2": [ 125 ],
            "I3": [ 155 ],
            "O": [ 149 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 156 ],
            "I2": [ "1" ],
            "I3": [ 157 ],
            "O": [ 158 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 159 ],
            "I2": [ "1" ],
            "I3": [ 160 ],
            "O": [ 161 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 162 ],
            "I2": [ "1" ],
            "I3": [ 163 ],
            "O": [ 164 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ "1" ],
            "I3": [ 166 ],
            "O": [ 167 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 168 ],
            "I2": [ "1" ],
            "I3": [ 169 ],
            "O": [ 170 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 171 ],
            "I2": [ "1" ],
            "I3": [ 172 ],
            "O": [ 173 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 174 ],
            "I2": [ "1" ],
            "I3": [ 175 ],
            "O": [ 154 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 176 ],
            "I2": [ "0" ],
            "I3": [ 177 ],
            "O": [ 178 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 160 ],
            "CO": [ 157 ],
            "I0": [ 159 ],
            "I1": [ "1" ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 163 ],
            "CO": [ 160 ],
            "I0": [ 162 ],
            "I1": [ "1" ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 166 ],
            "CO": [ 163 ],
            "I0": [ 165 ],
            "I1": [ "1" ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 169 ],
            "CO": [ 166 ],
            "I0": [ 168 ],
            "I1": [ "1" ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 172 ],
            "CO": [ 169 ],
            "I0": [ 171 ],
            "I1": [ "1" ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 175 ],
            "CO": [ 172 ],
            "I0": [ 174 ],
            "I1": [ "1" ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 177 ],
            "CO": [ 175 ],
            "I0": [ 176 ],
            "I1": [ "0" ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 80 ],
            "I1": [ 170 ],
            "I2": [ 173 ],
            "I3": [ 81 ],
            "O": [ 155 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 179 ],
            "I1": [ 180 ],
            "I2": [ 181 ],
            "I3": [ 182 ],
            "O": [ 150 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 183 ],
            "CO": [ 179 ],
            "I0": [ 124 ],
            "I1": [ 184 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 185 ],
            "CO": [ 183 ],
            "I0": [ 127 ],
            "I1": [ 186 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 187 ],
            "CO": [ 185 ],
            "I0": [ 71 ],
            "I1": [ 188 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 189 ],
            "CO": [ 187 ],
            "I0": [ 78 ],
            "I1": [ 190 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 191 ],
            "CO": [ 189 ],
            "I0": [ 80 ],
            "I1": [ 192 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 193 ],
            "CO": [ 191 ],
            "I0": [ 81 ],
            "I1": [ 194 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 195 ],
            "CO": [ 193 ],
            "I0": [ 76 ],
            "I1": [ 196 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 197 ],
            "CO": [ 195 ],
            "I0": [ 73 ],
            "I1": [ 176 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 125 ],
            "CO": [ 197 ],
            "I0": [ 126 ],
            "I1": [ 198 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 199 ],
            "CO": [ 180 ],
            "I0": [ 200 ],
            "I1": [ 55 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 201 ],
            "CO": [ 181 ],
            "I0": [ 31 ],
            "I1": [ 202 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 203 ],
            "CO": [ 182 ],
            "I0": [ 124 ],
            "I1": [ 204 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 205 ],
            "CO": [ 203 ],
            "I0": [ 127 ],
            "I1": [ 206 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 207 ],
            "CO": [ 205 ],
            "I0": [ 71 ],
            "I1": [ 208 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 209 ],
            "CO": [ 207 ],
            "I0": [ 78 ],
            "I1": [ 210 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 211 ],
            "CO": [ 209 ],
            "I0": [ 80 ],
            "I1": [ 212 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 213 ],
            "CO": [ 211 ],
            "I0": [ 81 ],
            "I1": [ 214 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 215 ],
            "CO": [ 213 ],
            "I0": [ 76 ],
            "I1": [ 216 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 217 ],
            "CO": [ 215 ],
            "I0": [ 73 ],
            "I1": [ 218 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 125 ],
            "CO": [ 217 ],
            "I0": [ 126 ],
            "I1": [ 177 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 158 ],
            "O": [ 204 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 161 ],
            "O": [ 206 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 164 ],
            "O": [ 208 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 167 ],
            "O": [ 210 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 170 ],
            "O": [ 212 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 173 ],
            "O": [ 214 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 154 ],
            "O": [ 216 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 178 ],
            "O": [ 218 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 71 ],
            "I1": [ 164 ],
            "I2": [ 124 ],
            "I3": [ 158 ],
            "O": [ 152 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 73 ],
            "I1": [ 178 ],
            "I2": [ 78 ],
            "I3": [ 167 ],
            "O": [ 151 ]
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100110010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 127 ],
            "I1": [ 161 ],
            "I2": [ 126 ],
            "I3": [ 177 ],
            "O": [ 153 ]
          }
        },
        "ball_display_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 219 ],
            "O": [ 146 ]
          }
        },
        "ball_display_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 220 ],
            "I2": [ 221 ],
            "I3": [ 147 ],
            "O": [ 222 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 369",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 223 ],
            "E": [ 224 ],
            "Q": [ 225 ],
            "R": [ 219 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 369",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 226 ],
            "E": [ 224 ],
            "Q": [ 227 ],
            "R": [ 219 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 228 ],
            "I2": [ 229 ],
            "I3": [ 230 ],
            "O": [ 226 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 369",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 231 ],
            "E": [ 224 ],
            "Q": [ 232 ],
            "R": [ 219 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 233 ],
            "I2": [ 234 ],
            "I3": [ 230 ],
            "O": [ 231 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 369",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 235 ],
            "E": [ 224 ],
            "Q": [ 236 ],
            "R": [ 219 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 237 ],
            "I2": [ 238 ],
            "I3": [ 230 ],
            "O": [ 235 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 369",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 239 ],
            "E": [ 224 ],
            "Q": [ 240 ],
            "R": [ 219 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 241 ],
            "I2": [ 242 ],
            "I3": [ 230 ],
            "O": [ 239 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 369",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 243 ],
            "E": [ 224 ],
            "Q": [ 244 ],
            "R": [ 219 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 245 ],
            "I2": [ 246 ],
            "I3": [ 230 ],
            "O": [ 243 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 369",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 247 ],
            "E": [ 224 ],
            "Q": [ 248 ],
            "R": [ 219 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 247 ],
            "CO": [ 249 ],
            "I0": [ "1" ],
            "I1": [ 250 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 251 ],
            "I0": [ 247 ],
            "I1": [ 117 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 252 ],
            "CO": [ 199 ],
            "I0": [ 253 ],
            "I1": [ 57 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 254 ],
            "CO": [ 252 ],
            "I0": [ 255 ],
            "I1": [ 59 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 256 ],
            "CO": [ 254 ],
            "I0": [ 257 ],
            "I1": [ 61 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 258 ],
            "CO": [ 256 ],
            "I0": [ 259 ],
            "I1": [ 60 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 260 ],
            "CO": [ 258 ],
            "I0": [ 261 ],
            "I1": [ 114 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 262 ],
            "CO": [ 260 ],
            "I0": [ 263 ],
            "I1": [ 116 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 251 ],
            "CO": [ 262 ],
            "I0": [ 264 ],
            "I1": [ 118 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 225 ],
            "I2": [ "1" ],
            "I3": [ 265 ],
            "O": [ 200 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 266 ],
            "I2": [ "1" ],
            "I3": [ 267 ],
            "O": [ 253 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 227 ],
            "I2": [ "1" ],
            "I3": [ 268 ],
            "O": [ 255 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 269 ],
            "I2": [ "1" ],
            "I3": [ 270 ],
            "O": [ 257 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 232 ],
            "I2": [ "1" ],
            "I3": [ 271 ],
            "O": [ 259 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 236 ],
            "I2": [ "1" ],
            "I3": [ 272 ],
            "O": [ 261 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 240 ],
            "I2": [ "1" ],
            "I3": [ 273 ],
            "O": [ 263 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 244 ],
            "I2": [ "0" ],
            "I3": [ 248 ],
            "O": [ 264 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 267 ],
            "CO": [ 265 ],
            "I0": [ 266 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 268 ],
            "CO": [ 267 ],
            "I0": [ 227 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 270 ],
            "CO": [ 268 ],
            "I0": [ 269 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 271 ],
            "CO": [ 270 ],
            "I0": [ 232 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 272 ],
            "CO": [ 271 ],
            "I0": [ 236 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 273 ],
            "CO": [ 272 ],
            "I0": [ 240 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 248 ],
            "CO": [ 273 ],
            "I0": [ 244 ],
            "I1": [ "0" ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I1_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 59 ],
            "CO": [ 62 ],
            "I0": [ "0" ],
            "I1": [ 57 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 57 ],
            "I3": [ 59 ],
            "O": [ 274 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 27 ],
            "O": [ 116 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 30 ],
            "O": [ 57 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 35 ],
            "O": [ 117 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 33 ],
            "O": [ 114 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 36 ],
            "CO": [ 275 ],
            "I0": [ 35 ],
            "I1": [ 247 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 276 ],
            "CO": [ 201 ],
            "I0": [ 30 ],
            "I1": [ 277 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 278 ],
            "CO": [ 276 ],
            "I0": [ 40 ],
            "I1": [ 279 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 280 ],
            "CO": [ 278 ],
            "I0": [ 42 ],
            "I1": [ 281 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 282 ],
            "CO": [ 280 ],
            "I0": [ 32 ],
            "I1": [ 283 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 284 ],
            "CO": [ 282 ],
            "I0": [ 33 ],
            "I1": [ 285 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 286 ],
            "CO": [ 284 ],
            "I0": [ 27 ],
            "I1": [ 287 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 275 ],
            "CO": [ 286 ],
            "I0": [ 26 ],
            "I1": [ 244 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 225 ],
            "I3": [ 288 ],
            "O": [ 202 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 266 ],
            "I3": [ 289 ],
            "O": [ 277 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 227 ],
            "I3": [ 290 ],
            "O": [ 279 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 269 ],
            "I3": [ 291 ],
            "O": [ 281 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 232 ],
            "I3": [ 292 ],
            "O": [ 283 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 236 ],
            "I3": [ 293 ],
            "O": [ 285 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 240 ],
            "I3": [ 244 ],
            "O": [ 287 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 289 ],
            "CO": [ 288 ],
            "I0": [ "0" ],
            "I1": [ 266 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 290 ],
            "CO": [ 289 ],
            "I0": [ "0" ],
            "I1": [ 227 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 291 ],
            "CO": [ 290 ],
            "I0": [ "0" ],
            "I1": [ 269 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 292 ],
            "CO": [ 291 ],
            "I0": [ "0" ],
            "I1": [ 232 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 293 ],
            "CO": [ 292 ],
            "I0": [ "0" ],
            "I1": [ 236 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 244 ],
            "CO": [ 293 ],
            "I0": [ "0" ],
            "I1": [ 240 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 248 ],
            "O": [ 247 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 294 ],
            "I1": [ 225 ],
            "I2": [ 230 ],
            "I3": [ 295 ],
            "O": [ 223 ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 296 ],
            "CO": [ 295 ],
            "I0": [ 266 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 297 ],
            "CO": [ 296 ],
            "I0": [ 227 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 298 ],
            "CO": [ 297 ],
            "I0": [ 269 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 299 ],
            "CO": [ 298 ],
            "I0": [ 232 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 300 ],
            "CO": [ 299 ],
            "I0": [ 236 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 301 ],
            "CO": [ 300 ],
            "I0": [ 240 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 248 ],
            "CO": [ 301 ],
            "I0": [ 244 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.ballx_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 302 ],
            "O": [ 266 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 303 ],
            "O": [ 269 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_1_I3_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 369",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 304 ],
            "E": [ 224 ],
            "Q": [ 303 ],
            "R": [ 219 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 225 ],
            "O": [ 305 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 232 ],
            "O": [ 306 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_1_I3_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 236 ],
            "O": [ 307 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_1_I3_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 240 ],
            "O": [ 308 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 309 ],
            "CO": [ 310 ],
            "I0": [ "0" ],
            "I1": [ 302 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 311 ],
            "CO": [ 309 ],
            "I0": [ "0" ],
            "I1": [ 312 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 313 ],
            "CO": [ 311 ],
            "I0": [ "0" ],
            "I1": [ 303 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 314 ],
            "CO": [ 313 ],
            "I0": [ "0" ],
            "I1": [ 306 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 315 ],
            "CO": [ 314 ],
            "I0": [ "0" ],
            "I1": [ 307 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 249 ],
            "CO": [ 315 ],
            "I0": [ "0" ],
            "I1": [ 308 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 369",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 316 ],
            "E": [ 224 ],
            "Q": [ 302 ],
            "R": [ 219 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 317 ],
            "I2": [ 318 ],
            "I3": [ 230 ],
            "O": [ 316 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 244 ],
            "O": [ 250 ]
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 227 ],
            "O": [ 312 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 370",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 319 ],
            "E": [ 224 ],
            "Q": [ 156 ],
            "R": [ 219 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 370",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 320 ],
            "E": [ 224 ],
            "Q": [ 159 ],
            "R": [ 219 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 321 ],
            "I2": [ 322 ],
            "I3": [ 323 ],
            "O": [ 320 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 370",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 324 ],
            "E": [ 224 ],
            "Q": [ 174 ],
            "R": [ 219 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 325 ],
            "I2": [ 326 ],
            "I3": [ 323 ],
            "O": [ 324 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 370",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 327 ],
            "E": [ 224 ],
            "Q": [ 176 ],
            "R": [ 219 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 328 ],
            "I2": [ 329 ],
            "I3": [ 323 ],
            "O": [ 327 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 370",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 198 ],
            "E": [ 224 ],
            "Q": [ 177 ],
            "R": [ 219 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 156 ],
            "I3": [ 330 ],
            "O": [ 184 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 159 ],
            "I3": [ 331 ],
            "O": [ 186 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 162 ],
            "I3": [ 332 ],
            "O": [ 188 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 165 ],
            "I3": [ 333 ],
            "O": [ 190 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 168 ],
            "I3": [ 334 ],
            "O": [ 192 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 171 ],
            "I3": [ 335 ],
            "O": [ 194 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 174 ],
            "I3": [ 176 ],
            "O": [ 196 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 177 ],
            "O": [ 198 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 331 ],
            "CO": [ 330 ],
            "I0": [ "0" ],
            "I1": [ 159 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 332 ],
            "CO": [ 331 ],
            "I0": [ "0" ],
            "I1": [ 162 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 333 ],
            "CO": [ 332 ],
            "I0": [ "0" ],
            "I1": [ 165 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 334 ],
            "CO": [ 333 ],
            "I0": [ "0" ],
            "I1": [ 168 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 335 ],
            "CO": [ 334 ],
            "I0": [ "0" ],
            "I1": [ 171 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 176 ],
            "CO": [ 335 ],
            "I0": [ "0" ],
            "I1": [ 174 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 336 ],
            "I1": [ 156 ],
            "I2": [ 323 ],
            "I3": [ 337 ],
            "O": [ 319 ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 338 ],
            "CO": [ 337 ],
            "I0": [ 159 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 339 ],
            "CO": [ 338 ],
            "I0": [ 162 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 340 ],
            "CO": [ 339 ],
            "I0": [ 165 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 341 ],
            "CO": [ 340 ],
            "I0": [ 168 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 342 ],
            "CO": [ 341 ],
            "I0": [ 171 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 343 ],
            "CO": [ 342 ],
            "I0": [ 174 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 177 ],
            "CO": [ 343 ],
            "I0": [ 176 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.bally_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 344 ],
            "O": [ 162 ]
          }
        },
        "ballvga.bally_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 345 ],
            "O": [ 165 ]
          }
        },
        "ballvga.bally_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 346 ],
            "O": [ 168 ]
          }
        },
        "ballvga.bally_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 347 ],
            "O": [ 171 ]
          }
        },
        "ballvga.changey_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ "0" ],
            "E": [ 348 ],
            "Q": [ 349 ],
            "S": [ 222 ]
          }
        },
        "ballvga.changey_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 222 ],
            "I3": [ 350 ],
            "O": [ 348 ]
          }
        },
        "ballvga.changey_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 351 ],
            "I2": [ 352 ],
            "I3": [ 349 ],
            "O": [ 353 ]
          }
        },
        "ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 354 ],
            "I1": [ 355 ],
            "I2": [ 347 ],
            "I3": [ 346 ],
            "O": [ 351 ]
          }
        },
        "ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 159 ],
            "I1": [ 344 ],
            "I2": [ 345 ],
            "I3": [ 174 ],
            "O": [ 355 ]
          }
        },
        "ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 176 ],
            "I2": [ 156 ],
            "I3": [ 177 ],
            "O": [ 354 ]
          }
        },
        "ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 356 ],
            "CO": [ 352 ],
            "I0": [ "0" ],
            "I1": [ 357 ]
          }
        },
        "ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 358 ],
            "CO": [ 356 ],
            "I0": [ "0" ],
            "I1": [ 359 ]
          }
        },
        "ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 360 ],
            "CO": [ 358 ],
            "I0": [ "0" ],
            "I1": [ 344 ]
          }
        },
        "ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 361 ],
            "CO": [ 360 ],
            "I0": [ "0" ],
            "I1": [ 345 ]
          }
        },
        "ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 362 ],
            "CO": [ 361 ],
            "I0": [ "0" ],
            "I1": [ 346 ]
          }
        },
        "ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 363 ],
            "CO": [ 362 ],
            "I0": [ "0" ],
            "I1": [ 347 ]
          }
        },
        "ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 364 ],
            "CO": [ 363 ],
            "I0": [ "1" ],
            "I1": [ 365 ]
          }
        },
        "ballvga.dirx_SB_DFF_D": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 384",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 366 ],
            "D": [ 367 ],
            "Q": [ 230 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 368 ],
            "I2": [ 369 ],
            "I3": [ 230 ],
            "O": [ 304 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 225 ],
            "I3": [ 370 ],
            "O": [ 294 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 266 ],
            "I3": [ 371 ],
            "O": [ 317 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 227 ],
            "I3": [ 372 ],
            "O": [ 228 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 269 ],
            "I3": [ 373 ],
            "O": [ 368 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 232 ],
            "I3": [ 374 ],
            "O": [ 233 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 236 ],
            "I3": [ 375 ],
            "O": [ 237 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 240 ],
            "I3": [ 376 ],
            "O": [ 241 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 244 ],
            "I3": [ 248 ],
            "O": [ 245 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 371 ],
            "CO": [ 370 ],
            "I0": [ "0" ],
            "I1": [ 266 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 372 ],
            "CO": [ 371 ],
            "I0": [ "0" ],
            "I1": [ 227 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 373 ],
            "CO": [ 372 ],
            "I0": [ "0" ],
            "I1": [ 269 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 374 ],
            "CO": [ 373 ],
            "I0": [ "0" ],
            "I1": [ 232 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 375 ],
            "CO": [ 374 ],
            "I0": [ "0" ],
            "I1": [ 236 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 376 ],
            "CO": [ 375 ],
            "I0": [ "0" ],
            "I1": [ 240 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 248 ],
            "CO": [ 376 ],
            "I0": [ "0" ],
            "I1": [ 244 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 266 ],
            "I2": [ "1" ],
            "I3": [ 296 ],
            "O": [ 318 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 227 ],
            "I2": [ "1" ],
            "I3": [ 297 ],
            "O": [ 229 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 269 ],
            "I2": [ "1" ],
            "I3": [ 298 ],
            "O": [ 369 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 232 ],
            "I2": [ "1" ],
            "I3": [ 299 ],
            "O": [ 234 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 236 ],
            "I2": [ "1" ],
            "I3": [ 300 ],
            "O": [ 238 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 240 ],
            "I2": [ "1" ],
            "I3": [ 301 ],
            "O": [ 242 ]
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 244 ],
            "I2": [ "1" ],
            "I3": [ 248 ],
            "O": [ 246 ]
          }
        },
        "ballvga.dirx_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 230 ],
            "O": [ 367 ]
          }
        },
        "ballvga.diry_SB_DFF_D": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 385",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 377 ],
            "D": [ 378 ],
            "Q": [ 323 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 379 ],
            "I2": [ 380 ],
            "I3": [ 323 ],
            "O": [ 381 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 382 ],
            "I2": [ 383 ],
            "I3": [ 323 ],
            "O": [ 384 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_1_O_SB_DFFESR_D": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 370",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 384 ],
            "E": [ 224 ],
            "Q": [ 345 ],
            "R": [ 219 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 385 ],
            "I2": [ 386 ],
            "I3": [ 323 ],
            "O": [ 387 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_2_O_SB_DFFESR_D": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 370",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 387 ],
            "E": [ 224 ],
            "Q": [ 346 ],
            "R": [ 219 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 388 ],
            "I2": [ 389 ],
            "I3": [ 323 ],
            "O": [ 390 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_3_O_SB_DFFESR_D": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 370",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 390 ],
            "E": [ 224 ],
            "Q": [ 347 ],
            "R": [ 219 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 156 ],
            "I3": [ 391 ],
            "O": [ 336 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 159 ],
            "I3": [ 392 ],
            "O": [ 321 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 162 ],
            "I3": [ 393 ],
            "O": [ 379 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 165 ],
            "I3": [ 394 ],
            "O": [ 382 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 168 ],
            "I3": [ 395 ],
            "O": [ 385 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 171 ],
            "I3": [ 396 ],
            "O": [ 388 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 174 ],
            "I3": [ 397 ],
            "O": [ 325 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 176 ],
            "I3": [ 177 ],
            "O": [ 328 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 392 ],
            "CO": [ 391 ],
            "I0": [ "0" ],
            "I1": [ 159 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 393 ],
            "CO": [ 392 ],
            "I0": [ "0" ],
            "I1": [ 162 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 394 ],
            "CO": [ 393 ],
            "I0": [ "0" ],
            "I1": [ 165 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 395 ],
            "CO": [ 394 ],
            "I0": [ "0" ],
            "I1": [ 168 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 396 ],
            "CO": [ 395 ],
            "I0": [ "0" ],
            "I1": [ 171 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 397 ],
            "CO": [ 396 ],
            "I0": [ "0" ],
            "I1": [ 174 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 177 ],
            "CO": [ 397 ],
            "I0": [ "0" ],
            "I1": [ 176 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 159 ],
            "I2": [ "1" ],
            "I3": [ 338 ],
            "O": [ 322 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 162 ],
            "I2": [ "1" ],
            "I3": [ 339 ],
            "O": [ 380 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ "1" ],
            "I3": [ 340 ],
            "O": [ 383 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 168 ],
            "I2": [ "1" ],
            "I3": [ 341 ],
            "O": [ 386 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 171 ],
            "I2": [ "1" ],
            "I3": [ 342 ],
            "O": [ 389 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 174 ],
            "I2": [ "1" ],
            "I3": [ 343 ],
            "O": [ 326 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 176 ],
            "I2": [ "1" ],
            "I3": [ 177 ],
            "O": [ 329 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 370",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 381 ],
            "E": [ 224 ],
            "Q": [ 344 ],
            "R": [ 219 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 174 ],
            "O": [ 365 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 156 ],
            "O": [ 357 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 176 ],
            "O": [ 364 ]
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 159 ],
            "O": [ 359 ]
          }
        },
        "ballvga.diry_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 323 ],
            "O": [ 378 ]
          }
        },
        "ballvga.invertx_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 372",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 398 ],
            "E": [ 399 ],
            "Q": [ 366 ]
          }
        },
        "ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 400 ],
            "I2": [ 401 ],
            "I3": [ 402 ],
            "O": [ 398 ]
          }
        },
        "ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 303 ],
            "I1": [ 403 ],
            "I2": [ 404 ],
            "I3": [ 302 ],
            "O": [ 400 ]
          }
        },
        "ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 227 ],
            "I1": [ 236 ],
            "I2": [ 240 ],
            "I3": [ 248 ],
            "O": [ 403 ]
          }
        },
        "ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 244 ],
            "I2": [ 225 ],
            "I3": [ 232 ],
            "O": [ 404 ]
          }
        },
        "ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 405 ],
            "CO": [ 401 ],
            "I0": [ 225 ],
            "I1": [ "0" ]
          }
        },
        "ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 406 ],
            "CO": [ 405 ],
            "I0": [ 266 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 407 ],
            "CO": [ 406 ],
            "I0": [ 227 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 408 ],
            "CO": [ 407 ],
            "I0": [ 269 ],
            "I1": [ "0" ]
          }
        },
        "ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 409 ],
            "CO": [ 408 ],
            "I0": [ 232 ],
            "I1": [ "0" ]
          }
        },
        "ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 410 ],
            "CO": [ 409 ],
            "I0": [ 236 ],
            "I1": [ "0" ]
          }
        },
        "ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 411 ],
            "CO": [ 410 ],
            "I0": [ 240 ],
            "I1": [ "0" ]
          }
        },
        "ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 248 ],
            "CO": [ 411 ],
            "I0": [ 244 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 310 ],
            "CO": [ 402 ],
            "I0": [ "0" ],
            "I1": [ 305 ]
          }
        },
        "ballvga.inverty_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 373",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 353 ],
            "E": [ 399 ],
            "Q": [ 377 ],
            "S": [ 412 ]
          }
        },
        "ballvga.inverty_SB_DFFESS_Q_S_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 413 ],
            "O": [ 412 ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 374",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 414 ],
            "E": [ 415 ],
            "Q": [ 416 ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 374",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 417 ],
            "E": [ 415 ],
            "Q": [ 418 ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 414 ],
            "I3": [ 419 ],
            "O": [ 417 ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 367",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 418 ],
            "E": [ 420 ],
            "Q": [ 419 ],
            "R": [ 421 ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 422 ],
            "I1": [ 419 ],
            "I2": [ 423 ],
            "I3": [ 424 ],
            "O": [ 425 ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 36 ],
            "I1": [ 426 ],
            "I2": [ 35 ],
            "I3": [ 427 ],
            "O": [ 422 ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 32 ],
            "I2": [ 33 ],
            "I3": [ 24 ],
            "O": [ 426 ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 428 ],
            "CO": [ 423 ],
            "I0": [ 31 ],
            "I1": [ "0" ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 429 ],
            "CO": [ 428 ],
            "I0": [ 30 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 430 ],
            "CO": [ 429 ],
            "I0": [ 40 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 431 ],
            "CO": [ 430 ],
            "I0": [ 42 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 432 ],
            "CO": [ 431 ],
            "I0": [ 32 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 433 ],
            "CO": [ 432 ],
            "I0": [ 33 ],
            "I1": [ "0" ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 26 ],
            "CO": [ 433 ],
            "I0": [ 27 ],
            "I1": [ "0" ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 434 ],
            "CO": [ 424 ],
            "I0": [ 31 ],
            "I1": [ "0" ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 435 ],
            "CO": [ 434 ],
            "I0": [ 30 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 436 ],
            "CO": [ 435 ],
            "I0": [ 40 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 437 ],
            "CO": [ 436 ],
            "I0": [ 42 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 438 ],
            "CO": [ 437 ],
            "I0": [ 32 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 439 ],
            "CO": [ 438 ],
            "I0": [ 33 ],
            "I1": [ "0" ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 440 ],
            "CO": [ 439 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 35 ],
            "CO": [ 440 ],
            "I0": [ 26 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 399 ],
            "I3": [ 413 ],
            "O": [ 415 ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 441 ],
            "CO": [ 413 ],
            "I0": [ "0" ],
            "I1": [ 357 ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 442 ],
            "CO": [ 441 ],
            "I0": [ "1" ],
            "I1": [ 359 ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 443 ],
            "CO": [ 442 ],
            "I0": [ "1" ],
            "I1": [ 344 ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 444 ],
            "CO": [ 443 ],
            "I0": [ "1" ],
            "I1": [ 345 ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 445 ],
            "CO": [ 444 ],
            "I0": [ "0" ],
            "I1": [ 346 ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 446 ],
            "CO": [ 445 ],
            "I0": [ "1" ],
            "I1": [ 347 ]
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 364 ],
            "CO": [ 446 ],
            "I0": [ "1" ],
            "I1": [ 365 ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 416 ],
            "O": [ 447 ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "ballvga 367",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 447 ],
            "E": [ 420 ],
            "Q": [ 414 ],
            "R": [ 421 ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 413 ],
            "I2": [ 399 ],
            "I3": [ 421 ],
            "O": [ 420 ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 414 ],
            "I1": [ 419 ],
            "I2": [ 448 ],
            "I3": [ 449 ],
            "O": [ 450 ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 451 ],
            "CO": [ 448 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 452 ],
            "CO": [ 451 ],
            "I0": [ "1" ],
            "I1": [ 57 ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 453 ],
            "CO": [ 452 ],
            "I0": [ "1" ],
            "I1": [ 59 ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 454 ],
            "CO": [ 453 ],
            "I0": [ "1" ],
            "I1": [ 61 ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 455 ],
            "CO": [ 454 ],
            "I0": [ "1" ],
            "I1": [ 60 ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 456 ],
            "CO": [ 455 ],
            "I0": [ "1" ],
            "I1": [ 114 ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 457 ],
            "CO": [ 456 ],
            "I0": [ "1" ],
            "I1": [ 116 ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 458 ],
            "CO": [ 457 ],
            "I0": [ "1" ],
            "I1": [ 118 ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 459 ],
            "CO": [ 458 ],
            "I0": [ "1" ],
            "I1": [ 117 ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 460 ],
            "CO": [ 449 ],
            "I0": [ 31 ],
            "I1": [ "0" ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 461 ],
            "CO": [ 460 ],
            "I0": [ 30 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 462 ],
            "CO": [ 461 ],
            "I0": [ 40 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 463 ],
            "CO": [ 462 ],
            "I0": [ 42 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 464 ],
            "CO": [ 463 ],
            "I0": [ 32 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 27 ],
            "CO": [ 464 ],
            "I0": [ 33 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 414 ],
            "I3": [ 419 ],
            "O": [ 219 ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 31 ],
            "I1": [ 40 ],
            "I2": [ 30 ],
            "I3": [ 42 ],
            "O": [ 465 ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 33 ],
            "I1": [ 466 ],
            "I2": [ 24 ],
            "I3": [ 32 ],
            "O": [ 467 ]
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 35 ],
            "I3": [ 36 ],
            "O": [ 466 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 193",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 468 ],
            "E": [ 65 ],
            "Q": [ 124 ],
            "R": [ 469 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 193",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 470 ],
            "E": [ 65 ],
            "Q": [ 127 ],
            "R": [ 469 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 193",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 471 ],
            "E": [ 65 ],
            "Q": [ 71 ],
            "R": [ 469 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 193",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 472 ],
            "E": [ 65 ],
            "Q": [ 78 ],
            "R": [ 469 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 193",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 473 ],
            "E": [ 65 ],
            "Q": [ 80 ],
            "R": [ 469 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 193",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 474 ],
            "E": [ 65 ],
            "Q": [ 81 ],
            "R": [ 469 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 193",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 475 ],
            "E": [ 65 ],
            "Q": [ 76 ],
            "R": [ 469 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 193",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 476 ],
            "E": [ 65 ],
            "Q": [ 73 ],
            "R": [ 469 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 193",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 477 ],
            "E": [ 65 ],
            "Q": [ 126 ],
            "R": [ 469 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 193",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 478 ],
            "E": [ 65 ],
            "Q": [ 125 ],
            "R": [ 469 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 125 ],
            "O": [ 478 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 124 ],
            "I3": [ 479 ],
            "O": [ 468 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 127 ],
            "I3": [ 480 ],
            "O": [ 470 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 71 ],
            "I3": [ 481 ],
            "O": [ 471 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 78 ],
            "I3": [ 482 ],
            "O": [ 472 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 80 ],
            "I3": [ 483 ],
            "O": [ 473 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 81 ],
            "I3": [ 484 ],
            "O": [ 474 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 76 ],
            "I3": [ 485 ],
            "O": [ 475 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 73 ],
            "I3": [ 486 ],
            "O": [ 476 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 126 ],
            "I3": [ 125 ],
            "O": [ 477 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 480 ],
            "CO": [ 479 ],
            "I0": [ "0" ],
            "I1": [ 127 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 481 ],
            "CO": [ 480 ],
            "I0": [ "0" ],
            "I1": [ 71 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 482 ],
            "CO": [ 481 ],
            "I0": [ "0" ],
            "I1": [ 78 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 483 ],
            "CO": [ 482 ],
            "I0": [ "0" ],
            "I1": [ 80 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 484 ],
            "CO": [ 483 ],
            "I0": [ "0" ],
            "I1": [ 81 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 485 ],
            "CO": [ 484 ],
            "I0": [ "0" ],
            "I1": [ 76 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 486 ],
            "CO": [ 485 ],
            "I0": [ "0" ],
            "I1": [ 73 ]
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 125 ],
            "CO": [ 486 ],
            "I0": [ "0" ],
            "I1": [ 126 ]
          }
        },
        "ballvga.vga_col_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 127 ],
            "O": [ 95 ]
          }
        },
        "ballvga.vga_col_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 71 ],
            "O": [ 97 ]
          }
        },
        "ballvga.vga_col_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 78 ],
            "O": [ 99 ]
          }
        },
        "ballvga.vga_col_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 124 ],
            "O": [ 93 ]
          }
        },
        "ballvga.vga_col_SB_LUT4_I3_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 80 ],
            "O": [ 101 ]
          }
        },
        "ballvga.vga_col_SB_LUT4_I3_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 76 ],
            "O": [ 105 ]
          }
        },
        "ballvga.vga_col_SB_LUT4_I3_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 73 ],
            "O": [ 107 ]
          }
        },
        "ballvga.vga_col_SB_LUT4_I3_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 81 ],
            "O": [ 103 ]
          }
        },
        "ballvga.vga_col_SB_LUT4_I3_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 126 ],
            "O": [ 106 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 191",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 487 ],
            "E": [ 18 ],
            "Q": [ 31 ],
            "R": [ 28 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 191",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 488 ],
            "E": [ 18 ],
            "Q": [ 30 ],
            "R": [ 28 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 191",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 489 ],
            "E": [ 18 ],
            "Q": [ 40 ],
            "R": [ 28 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 191",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 490 ],
            "E": [ 18 ],
            "Q": [ 42 ],
            "R": [ 28 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 191",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 491 ],
            "E": [ 18 ],
            "Q": [ 32 ],
            "R": [ 28 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 191",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 492 ],
            "E": [ 18 ],
            "Q": [ 33 ],
            "R": [ 28 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 191",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 493 ],
            "E": [ 18 ],
            "Q": [ 27 ],
            "R": [ 28 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 191",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 494 ],
            "E": [ 18 ],
            "Q": [ 26 ],
            "R": [ 28 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 191",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 495 ],
            "E": [ 18 ],
            "Q": [ 35 ],
            "R": [ 28 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 191",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 459 ],
            "E": [ 18 ],
            "Q": [ 36 ],
            "R": [ 28 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 459 ],
            "CO": [ 496 ],
            "I0": [ "1" ],
            "I1": [ 117 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 459 ],
            "CO": [ 497 ],
            "I0": [ "1" ],
            "I1": [ 117 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 498 ],
            "CO": [ 499 ],
            "I0": [ "1" ],
            "I1": [ 57 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 500 ],
            "CO": [ 498 ],
            "I0": [ "0" ],
            "I1": [ 59 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 501 ],
            "CO": [ 500 ],
            "I0": [ "0" ],
            "I1": [ 61 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 502 ],
            "CO": [ 501 ],
            "I0": [ "1" ],
            "I1": [ 60 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 503 ],
            "CO": [ 502 ],
            "I0": [ "0" ],
            "I1": [ 114 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 504 ],
            "CO": [ 503 ],
            "I0": [ "0" ],
            "I1": [ 116 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 497 ],
            "CO": [ 504 ],
            "I0": [ "0" ],
            "I1": [ 118 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 459 ],
            "CO": [ 505 ],
            "I0": [ "0" ],
            "I1": [ 117 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 506 ],
            "CO": [ 507 ],
            "I0": [ "1" ],
            "I1": [ 57 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 508 ],
            "CO": [ 506 ],
            "I0": [ "1" ],
            "I1": [ 59 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 509 ],
            "CO": [ 508 ],
            "I0": [ "0" ],
            "I1": [ 61 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 510 ],
            "CO": [ 509 ],
            "I0": [ "1" ],
            "I1": [ 60 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 511 ],
            "CO": [ 510 ],
            "I0": [ "1" ],
            "I1": [ 114 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 512 ],
            "CO": [ 511 ],
            "I0": [ "1" ],
            "I1": [ 116 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 505 ],
            "CO": [ 512 ],
            "I0": [ "0" ],
            "I1": [ 118 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 513 ],
            "CO": [ 514 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 515 ],
            "CO": [ 513 ],
            "I0": [ "1" ],
            "I1": [ 57 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 516 ],
            "CO": [ 515 ],
            "I0": [ "0" ],
            "I1": [ 59 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 517 ],
            "CO": [ 516 ],
            "I0": [ "0" ],
            "I1": [ 61 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 518 ],
            "CO": [ 517 ],
            "I0": [ "1" ],
            "I1": [ 60 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 519 ],
            "CO": [ 518 ],
            "I0": [ "1" ],
            "I1": [ 114 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 520 ],
            "CO": [ 519 ],
            "I0": [ "0" ],
            "I1": [ 116 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 496 ],
            "CO": [ 520 ],
            "I0": [ "0" ],
            "I1": [ 118 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 125 ],
            "CO": [ 521 ],
            "I0": [ 126 ],
            "I1": [ 459 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 522 ],
            "I0": [ 126 ],
            "I1": [ 459 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 523 ],
            "CO": [ 524 ],
            "I0": [ "0" ],
            "I1": [ 525 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 526 ],
            "CO": [ 523 ],
            "I0": [ 124 ],
            "I1": [ 527 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 528 ],
            "CO": [ 529 ],
            "I0": [ "0" ],
            "I1": [ 530 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 531 ],
            "CO": [ 528 ],
            "I0": [ "0" ],
            "I1": [ 530 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 532 ],
            "CO": [ 531 ],
            "I0": [ "0" ],
            "I1": [ 530 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 533 ],
            "CO": [ 532 ],
            "I0": [ "0" ],
            "I1": [ 530 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 534 ],
            "CO": [ 533 ],
            "I0": [ "0" ],
            "I1": [ 530 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 535 ],
            "CO": [ 534 ],
            "I0": [ "0" ],
            "I1": [ 530 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 524 ],
            "CO": [ 535 ],
            "I0": [ "0" ],
            "I1": [ 530 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 536 ],
            "CO": [ 526 ],
            "I0": [ 127 ],
            "I1": [ 537 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 538 ],
            "CO": [ 536 ],
            "I0": [ 71 ],
            "I1": [ 539 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 540 ],
            "CO": [ 538 ],
            "I0": [ 78 ],
            "I1": [ 541 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 542 ],
            "CO": [ 540 ],
            "I0": [ 80 ],
            "I1": [ 543 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 544 ],
            "CO": [ 542 ],
            "I0": [ 81 ],
            "I1": [ 545 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 546 ],
            "CO": [ 544 ],
            "I0": [ 76 ],
            "I1": [ 547 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 522 ],
            "CO": [ 546 ],
            "I0": [ 73 ],
            "I1": [ 548 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 529 ],
            "CO": [ 549 ],
            "I0": [ "0" ],
            "I1": [ 530 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 550 ],
            "I0": [ 73 ],
            "I1": [ 459 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 551 ],
            "CO": [ 552 ],
            "I0": [ "0" ],
            "I1": [ 553 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 554 ],
            "CO": [ 551 ],
            "I0": [ "0" ],
            "I1": [ 555 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 556 ],
            "CO": [ 557 ],
            "I0": [ "0" ],
            "I1": [ 558 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 559 ],
            "CO": [ 556 ],
            "I0": [ "0" ],
            "I1": [ 558 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 560 ],
            "CO": [ 559 ],
            "I0": [ "0" ],
            "I1": [ 558 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 561 ],
            "CO": [ 560 ],
            "I0": [ "0" ],
            "I1": [ 558 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 562 ],
            "CO": [ 561 ],
            "I0": [ "0" ],
            "I1": [ 558 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 552 ],
            "CO": [ 562 ],
            "I0": [ "0" ],
            "I1": [ 558 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 563 ],
            "CO": [ 554 ],
            "I0": [ 124 ],
            "I1": [ 564 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 565 ],
            "CO": [ 563 ],
            "I0": [ 127 ],
            "I1": [ 566 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 567 ],
            "CO": [ 565 ],
            "I0": [ 71 ],
            "I1": [ 568 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 569 ],
            "CO": [ 567 ],
            "I0": [ 78 ],
            "I1": [ 570 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 571 ],
            "CO": [ 569 ],
            "I0": [ 80 ],
            "I1": [ 572 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 573 ],
            "CO": [ 571 ],
            "I0": [ 81 ],
            "I1": [ 574 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 550 ],
            "CO": [ 573 ],
            "I0": [ 76 ],
            "I1": [ 575 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 557 ],
            "CO": [ 576 ],
            "I0": [ "0" ],
            "I1": [ 558 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 577 ],
            "I0": [ 73 ],
            "I1": [ 459 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 578 ],
            "CO": [ 579 ],
            "I0": [ "0" ],
            "I1": [ 580 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 581 ],
            "CO": [ 578 ],
            "I0": [ "0" ],
            "I1": [ 582 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 583 ],
            "CO": [ 584 ],
            "I0": [ "0" ],
            "I1": [ 585 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 586 ],
            "CO": [ 583 ],
            "I0": [ "0" ],
            "I1": [ 585 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 587 ],
            "CO": [ 586 ],
            "I0": [ "0" ],
            "I1": [ 585 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 588 ],
            "CO": [ 587 ],
            "I0": [ "0" ],
            "I1": [ 585 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 589 ],
            "CO": [ 588 ],
            "I0": [ "0" ],
            "I1": [ 585 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 579 ],
            "CO": [ 589 ],
            "I0": [ "0" ],
            "I1": [ 585 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 590 ],
            "CO": [ 581 ],
            "I0": [ 124 ],
            "I1": [ 591 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 592 ],
            "CO": [ 590 ],
            "I0": [ 127 ],
            "I1": [ 593 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 594 ],
            "CO": [ 592 ],
            "I0": [ 71 ],
            "I1": [ 595 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 596 ],
            "CO": [ 594 ],
            "I0": [ 78 ],
            "I1": [ 597 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 598 ],
            "CO": [ 596 ],
            "I0": [ 80 ],
            "I1": [ 599 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 600 ],
            "CO": [ 598 ],
            "I0": [ 81 ],
            "I1": [ 601 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 577 ],
            "CO": [ 600 ],
            "I0": [ 76 ],
            "I1": [ 35 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 584 ],
            "CO": [ 602 ],
            "I0": [ "0" ],
            "I1": [ 585 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 603 ],
            "CO": [ 585 ],
            "I0": [ 31 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 31 ],
            "I2": [ "1" ],
            "I3": [ 603 ],
            "O": [ 580 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 30 ],
            "I2": [ "1" ],
            "I3": [ 604 ],
            "O": [ 582 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 40 ],
            "I2": [ "0" ],
            "I3": [ 605 ],
            "O": [ 591 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 42 ],
            "I2": [ "1" ],
            "I3": [ 606 ],
            "O": [ 593 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 32 ],
            "I2": [ "1" ],
            "I3": [ 607 ],
            "O": [ 595 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 33 ],
            "I2": [ "0" ],
            "I3": [ 608 ],
            "O": [ 597 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 27 ],
            "I2": [ "1" ],
            "I3": [ 609 ],
            "O": [ 599 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 26 ],
            "I2": [ "0" ],
            "I3": [ 35 ],
            "O": [ 601 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 604 ],
            "CO": [ 603 ],
            "I0": [ 30 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 605 ],
            "CO": [ 604 ],
            "I0": [ 40 ],
            "I1": [ "0" ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 606 ],
            "CO": [ 605 ],
            "I0": [ 42 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 607 ],
            "CO": [ 606 ],
            "I0": [ 32 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 608 ],
            "CO": [ 607 ],
            "I0": [ 33 ],
            "I1": [ "0" ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 609 ],
            "CO": [ 608 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 35 ],
            "CO": [ 609 ],
            "I0": [ 26 ],
            "I1": [ "0" ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 610 ],
            "CO": [ 611 ],
            "I0": [ 73 ],
            "I1": [ 459 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 612 ],
            "CO": [ 613 ],
            "I0": [ 124 ],
            "I1": [ 614 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 615 ],
            "CO": [ 612 ],
            "I0": [ 127 ],
            "I1": [ 616 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 617 ],
            "CO": [ 618 ],
            "I0": [ "0" ],
            "I1": [ 514 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 619 ],
            "CO": [ 617 ],
            "I0": [ "0" ],
            "I1": [ 514 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 620 ],
            "CO": [ 619 ],
            "I0": [ "0" ],
            "I1": [ 514 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 621 ],
            "CO": [ 620 ],
            "I0": [ "0" ],
            "I1": [ 514 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 622 ],
            "CO": [ 621 ],
            "I0": [ "0" ],
            "I1": [ 514 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 623 ],
            "CO": [ 622 ],
            "I0": [ "0" ],
            "I1": [ 624 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 613 ],
            "CO": [ 623 ],
            "I0": [ "0" ],
            "I1": [ 625 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 626 ],
            "CO": [ 615 ],
            "I0": [ 71 ],
            "I1": [ 627 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 628 ],
            "CO": [ 626 ],
            "I0": [ 78 ],
            "I1": [ 629 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 630 ],
            "CO": [ 628 ],
            "I0": [ 80 ],
            "I1": [ 631 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 632 ],
            "CO": [ 630 ],
            "I0": [ 81 ],
            "I1": [ 633 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 611 ],
            "CO": [ 632 ],
            "I0": [ 76 ],
            "I1": [ 634 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 125 ],
            "CO": [ 610 ],
            "I0": [ 126 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 635 ],
            "CO": [ 636 ],
            "I0": [ "0" ],
            "I1": [ 514 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 618 ],
            "CO": [ 635 ],
            "I0": [ "0" ],
            "I1": [ 514 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 637 ],
            "CO": [ 638 ],
            "I0": [ 73 ],
            "I1": [ 459 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 639 ],
            "CO": [ 640 ],
            "I0": [ 124 ],
            "I1": [ 641 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 642 ],
            "CO": [ 639 ],
            "I0": [ 127 ],
            "I1": [ 643 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 644 ],
            "CO": [ 645 ],
            "I0": [ "0" ],
            "I1": [ 646 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 647 ],
            "CO": [ 644 ],
            "I0": [ "0" ],
            "I1": [ 646 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 648 ],
            "CO": [ 647 ],
            "I0": [ "0" ],
            "I1": [ 646 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 649 ],
            "CO": [ 648 ],
            "I0": [ "0" ],
            "I1": [ 646 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 650 ],
            "CO": [ 649 ],
            "I0": [ "0" ],
            "I1": [ 646 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 651 ],
            "CO": [ 650 ],
            "I0": [ "0" ],
            "I1": [ 652 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 640 ],
            "CO": [ 651 ],
            "I0": [ "0" ],
            "I1": [ 653 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 654 ],
            "CO": [ 642 ],
            "I0": [ 71 ],
            "I1": [ 655 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 656 ],
            "CO": [ 654 ],
            "I0": [ 78 ],
            "I1": [ 657 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 658 ],
            "CO": [ 656 ],
            "I0": [ 80 ],
            "I1": [ 659 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 660 ],
            "CO": [ 658 ],
            "I0": [ 81 ],
            "I1": [ 661 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 638 ],
            "CO": [ 660 ],
            "I0": [ 76 ],
            "I1": [ 35 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 125 ],
            "CO": [ 637 ],
            "I0": [ 126 ],
            "I1": [ "1" ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 662 ],
            "CO": [ 663 ],
            "I0": [ "0" ],
            "I1": [ 646 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 645 ],
            "CO": [ 662 ],
            "I0": [ "0" ],
            "I1": [ 646 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 664 ],
            "CO": [ 665 ],
            "I0": [ 81 ],
            "I1": [ 27 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 666 ],
            "CO": [ 664 ],
            "I0": [ 76 ],
            "I1": [ 118 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 521 ],
            "CO": [ 666 ],
            "I0": [ 73 ],
            "I1": [ 117 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 117 ],
            "I3": [ 459 ],
            "O": [ 667 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 117 ],
            "I3": [ 459 ],
            "O": [ 575 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 499 ],
            "CO": [ 558 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 55 ],
            "I3": [ 499 ],
            "O": [ 553 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 57 ],
            "I3": [ 498 ],
            "O": [ 555 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 59 ],
            "I3": [ 500 ],
            "O": [ 564 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 61 ],
            "I3": [ 501 ],
            "O": [ 566 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 60 ],
            "I3": [ 502 ],
            "O": [ 568 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 114 ],
            "I3": [ 503 ],
            "O": [ 570 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 116 ],
            "I3": [ 504 ],
            "O": [ 572 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 497 ],
            "O": [ 574 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 117 ],
            "I3": [ 459 ],
            "O": [ 548 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 507 ],
            "CO": [ 530 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 55 ],
            "I3": [ 507 ],
            "O": [ 525 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 57 ],
            "I3": [ 506 ],
            "O": [ 527 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 59 ],
            "I3": [ 508 ],
            "O": [ 537 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 61 ],
            "I3": [ 509 ],
            "O": [ 539 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 60 ],
            "I3": [ 510 ],
            "O": [ 541 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 114 ],
            "I3": [ 511 ],
            "O": [ 543 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 116 ],
            "I3": [ 512 ],
            "O": [ 545 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 505 ],
            "O": [ 547 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 668 ],
            "O": [ 614 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 669 ],
            "O": [ 616 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 670 ],
            "O": [ 627 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 671 ],
            "O": [ 629 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 672 ],
            "O": [ 631 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 673 ],
            "O": [ 633 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 667 ],
            "O": [ 634 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 674 ],
            "O": [ 624 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 675 ],
            "O": [ 625 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 55 ],
            "I3": [ 513 ],
            "O": [ 674 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 57 ],
            "I3": [ 515 ],
            "O": [ 675 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 59 ],
            "I3": [ 516 ],
            "O": [ 668 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 61 ],
            "I3": [ 517 ],
            "O": [ 669 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 60 ],
            "I3": [ 518 ],
            "O": [ 670 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 114 ],
            "I3": [ 519 ],
            "O": [ 671 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 116 ],
            "I3": [ 520 ],
            "O": [ 672 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 496 ],
            "O": [ 673 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 42 ],
            "O": [ 61 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_7_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 32 ],
            "O": [ 60 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_7_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 26 ],
            "O": [ 118 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 36 ],
            "O": [ 459 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 31 ],
            "I3": [ 676 ],
            "O": [ 487 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 30 ],
            "I3": [ 677 ],
            "O": [ 488 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 40 ],
            "I3": [ 678 ],
            "O": [ 489 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 42 ],
            "I3": [ 679 ],
            "O": [ 490 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 32 ],
            "I3": [ 680 ],
            "O": [ 491 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 33 ],
            "I3": [ 681 ],
            "O": [ 492 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 27 ],
            "I3": [ 682 ],
            "O": [ 493 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 26 ],
            "I3": [ 683 ],
            "O": [ 494 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 35 ],
            "I3": [ 36 ],
            "O": [ 495 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 677 ],
            "CO": [ 676 ],
            "I0": [ "0" ],
            "I1": [ 30 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 678 ],
            "CO": [ 677 ],
            "I0": [ "0" ],
            "I1": [ 40 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 679 ],
            "CO": [ 678 ],
            "I0": [ "0" ],
            "I1": [ 42 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 680 ],
            "CO": [ 679 ],
            "I0": [ "0" ],
            "I1": [ 32 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 681 ],
            "CO": [ 680 ],
            "I0": [ "0" ],
            "I1": [ 33 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 682 ],
            "CO": [ 681 ],
            "I0": [ "0" ],
            "I1": [ 27 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 683 ],
            "CO": [ 682 ],
            "I0": [ "0" ],
            "I1": [ 26 ]
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 36 ],
            "CO": [ 683 ],
            "I0": [ "0" ],
            "I1": [ 35 ]
          }
        },
        "brick_display_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 582",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 684 ],
            "Q": [ 221 ],
            "R": [ 685 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 686 ],
            "I3": [ 130 ],
            "O": [ 685 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 80 ],
            "I2": [ 686 ],
            "I3": [ 81 ],
            "O": [ 687 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 126 ],
            "I2": [ 73 ],
            "I3": [ 76 ],
            "O": [ 688 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 689 ],
            "I1": [ 86 ],
            "I2": [ 690 ],
            "I3": [ 691 ],
            "O": [ 692 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 33 ],
            "I1": [ 35 ],
            "I2": [ 36 ],
            "I3": [ 32 ],
            "O": [ 689 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 31 ],
            "I1": [ 26 ],
            "I2": [ 30 ],
            "I3": [ 27 ],
            "O": [ 690 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 693 ],
            "I1": [ 694 ],
            "I2": [ 695 ],
            "I3": [ 696 ],
            "O": [ 691 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 697 ],
            "CO": [ 693 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 698 ],
            "CO": [ 697 ],
            "I0": [ "0" ],
            "I1": [ 95 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 699 ],
            "CO": [ 698 ],
            "I0": [ "1" ],
            "I1": [ 97 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 700 ],
            "CO": [ 699 ],
            "I0": [ "1" ],
            "I1": [ 99 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 701 ],
            "CO": [ 700 ],
            "I0": [ "0" ],
            "I1": [ 101 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 702 ],
            "CO": [ 701 ],
            "I0": [ "1" ],
            "I1": [ 103 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 703 ],
            "CO": [ 702 ],
            "I0": [ "0" ],
            "I1": [ 105 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 704 ],
            "CO": [ 703 ],
            "I0": [ "0" ],
            "I1": [ 107 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 478 ],
            "CO": [ 704 ],
            "I0": [ "1" ],
            "I1": [ 106 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 705 ],
            "CO": [ 694 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 706 ],
            "CO": [ 705 ],
            "I0": [ "1" ],
            "I1": [ 57 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 707 ],
            "CO": [ 706 ],
            "I0": [ "0" ],
            "I1": [ 59 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 708 ],
            "CO": [ 707 ],
            "I0": [ "1" ],
            "I1": [ 61 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 709 ],
            "CO": [ 708 ],
            "I0": [ "0" ],
            "I1": [ 60 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 710 ],
            "CO": [ 709 ],
            "I0": [ "1" ],
            "I1": [ 114 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 711 ],
            "CO": [ 710 ],
            "I0": [ "1" ],
            "I1": [ 116 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 712 ],
            "CO": [ 711 ],
            "I0": [ "1" ],
            "I1": [ 118 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 459 ],
            "CO": [ 712 ],
            "I0": [ "1" ],
            "I1": [ 117 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 713 ],
            "CO": [ 695 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 714 ],
            "CO": [ 713 ],
            "I0": [ "0" ],
            "I1": [ 95 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 715 ],
            "CO": [ 714 ],
            "I0": [ "1" ],
            "I1": [ 97 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 716 ],
            "CO": [ 715 ],
            "I0": [ "1" ],
            "I1": [ 99 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 717 ],
            "CO": [ 716 ],
            "I0": [ "0" ],
            "I1": [ 101 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 718 ],
            "CO": [ 717 ],
            "I0": [ "1" ],
            "I1": [ 103 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 719 ],
            "CO": [ 718 ],
            "I0": [ "1" ],
            "I1": [ 105 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 720 ],
            "CO": [ 719 ],
            "I0": [ "1" ],
            "I1": [ 107 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 478 ],
            "CO": [ 720 ],
            "I0": [ "0" ],
            "I1": [ 106 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 721 ],
            "CO": [ 696 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 722 ],
            "CO": [ 721 ],
            "I0": [ "1" ],
            "I1": [ 57 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 723 ],
            "CO": [ 722 ],
            "I0": [ "0" ],
            "I1": [ 59 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 724 ],
            "CO": [ 723 ],
            "I0": [ "1" ],
            "I1": [ 61 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 725 ],
            "CO": [ 724 ],
            "I0": [ "1" ],
            "I1": [ 60 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 726 ],
            "CO": [ 725 ],
            "I0": [ "0" ],
            "I1": [ 114 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 727 ],
            "CO": [ 726 ],
            "I0": [ "1" ],
            "I1": [ 116 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 728 ],
            "CO": [ 727 ],
            "I0": [ "0" ],
            "I1": [ 118 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 459 ],
            "CO": [ 728 ],
            "I0": [ "0" ],
            "I1": [ 117 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 78 ],
            "I3": [ 71 ],
            "O": [ 686 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 78 ],
            "I1": [ 80 ],
            "I2": [ 130 ],
            "I3": [ 71 ],
            "O": [ 729 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 78 ],
            "I1": [ 71 ],
            "I2": [ 130 ],
            "I3": [ 80 ],
            "O": [ 730 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 40 ],
            "I3": [ 42 ],
            "O": [ 86 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 81 ],
            "I2": [ 80 ],
            "I3": [ 731 ],
            "O": [ 732 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 73 ],
            "I1": [ 76 ],
            "I2": [ 125 ],
            "I3": [ 126 ],
            "O": [ 731 ]
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 127 ],
            "I3": [ 124 ],
            "O": [ 130 ]
          }
        },
        "brickvga.567.Y_B_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 733 ],
            "I2": [ 734 ],
            "I3": [ 735 ],
            "O": [ 684 ]
          }
        },
        "brickvga.567.Y_B_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 736 ],
            "I1": [ 131 ],
            "I2": [ 737 ],
            "I3": [ 730 ],
            "O": [ 735 ]
          }
        },
        "brickvga.567.Y_B_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 738 ],
            "I1": [ 729 ],
            "I2": [ 739 ],
            "I3": [ 740 ],
            "O": [ 734 ]
          }
        },
        "brickvga.567.Y_B_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 741 ],
            "I1": [ 742 ],
            "I2": [ 743 ],
            "I3": [ 744 ],
            "O": [ 733 ]
          }
        },
        "brickvga.brick0_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 583",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 745 ],
            "E": [ 746 ],
            "Q": [ 747 ]
          }
        },
        "brickvga.brick0_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 583",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 745 ],
            "E": [ 748 ],
            "Q": [ 749 ]
          }
        },
        "brickvga.brick0_SB_DFFE_Q_1_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 750 ],
            "I2": [ 744 ],
            "I3": [ 274 ],
            "O": [ 748 ]
          }
        },
        "brickvga.brick0_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 583",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 745 ],
            "E": [ 751 ],
            "Q": [ 752 ]
          }
        },
        "brickvga.brick0_SB_DFFE_Q_2_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 744 ],
            "I3": [ 750 ],
            "O": [ 751 ]
          }
        },
        "brickvga.brick0_SB_DFFE_Q_2_E_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 24 ],
            "I2": [ 87 ],
            "I3": [ 88 ],
            "O": [ 753 ]
          }
        },
        "brickvga.brick0_SB_DFFE_Q_2_E_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 40 ],
            "I3": [ 42 ],
            "O": [ 750 ]
          }
        },
        "brickvga.brick0_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 583",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 745 ],
            "E": [ 754 ],
            "Q": [ 755 ]
          }
        },
        "brickvga.brick0_SB_DFFE_Q_3_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 744 ],
            "I3": [ 86 ],
            "O": [ 754 ]
          }
        },
        "brickvga.brick0_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 583",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 745 ],
            "E": [ 756 ],
            "Q": [ 757 ]
          }
        },
        "brickvga.brick0_SB_DFFE_Q_4_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 86 ],
            "I2": [ 744 ],
            "I3": [ 274 ],
            "O": [ 756 ]
          }
        },
        "brickvga.brick0_SB_DFFE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 745 ],
            "O": [ 758 ]
          }
        },
        "brickvga.brick0_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 274 ],
            "I1": [ 86 ],
            "I2": [ 63 ],
            "I3": [ 744 ],
            "O": [ 746 ]
          }
        },
        "brickvga.brick0_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 80 ],
            "I1": [ 78 ],
            "I2": [ 71 ],
            "I3": [ 130 ],
            "O": [ 744 ]
          }
        },
        "brickvga.brick1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 584",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 759 ],
            "E": [ 760 ],
            "Q": [ 761 ]
          }
        },
        "brickvga.brick1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 584",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 759 ],
            "E": [ 762 ],
            "Q": [ 763 ]
          }
        },
        "brickvga.brick1_SB_DFFE_Q_1_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 764 ],
            "I2": [ 730 ],
            "I3": [ 274 ],
            "O": [ 762 ]
          }
        },
        "brickvga.brick1_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 584",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 759 ],
            "E": [ 765 ],
            "Q": [ 766 ]
          }
        },
        "brickvga.brick1_SB_DFFE_Q_2_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 29 ],
            "I2": [ 730 ],
            "I3": [ 274 ],
            "O": [ 765 ]
          }
        },
        "brickvga.brick1_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 584",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 759 ],
            "E": [ 767 ],
            "Q": [ 768 ]
          }
        },
        "brickvga.brick1_SB_DFFE_Q_3_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 730 ],
            "I3": [ 764 ],
            "O": [ 767 ]
          }
        },
        "brickvga.brick1_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 584",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 759 ],
            "E": [ 769 ],
            "Q": [ 770 ]
          }
        },
        "brickvga.brick1_SB_DFFE_Q_4_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 730 ],
            "I3": [ 29 ],
            "O": [ 769 ]
          }
        },
        "brickvga.brick1_SB_DFFE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 759 ],
            "O": [ 771 ]
          }
        },
        "brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 274 ],
            "I1": [ 29 ],
            "I2": [ 63 ],
            "I3": [ 730 ],
            "O": [ 760 ]
          }
        },
        "brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 40 ],
            "I3": [ 42 ],
            "O": [ 29 ]
          }
        },
        "brickvga.brick2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 585",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 772 ],
            "E": [ 773 ],
            "Q": [ 774 ]
          }
        },
        "brickvga.brick2_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 585",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 772 ],
            "E": [ 775 ],
            "Q": [ 776 ]
          }
        },
        "brickvga.brick2_SB_DFFE_Q_1_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 750 ],
            "I2": [ 742 ],
            "I3": [ 274 ],
            "O": [ 775 ]
          }
        },
        "brickvga.brick2_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 585",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 772 ],
            "E": [ 777 ],
            "Q": [ 778 ]
          }
        },
        "brickvga.brick2_SB_DFFE_Q_2_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 86 ],
            "I2": [ 742 ],
            "I3": [ 274 ],
            "O": [ 777 ]
          }
        },
        "brickvga.brick2_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 585",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 772 ],
            "E": [ 779 ],
            "Q": [ 780 ]
          }
        },
        "brickvga.brick2_SB_DFFE_Q_3_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 742 ],
            "I3": [ 750 ],
            "O": [ 779 ]
          }
        },
        "brickvga.brick2_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 585",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 772 ],
            "E": [ 781 ],
            "Q": [ 782 ]
          }
        },
        "brickvga.brick2_SB_DFFE_Q_4_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 742 ],
            "I3": [ 86 ],
            "O": [ 781 ]
          }
        },
        "brickvga.brick2_SB_DFFE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 772 ],
            "O": [ 783 ]
          }
        },
        "brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 274 ],
            "I1": [ 86 ],
            "I2": [ 63 ],
            "I3": [ 742 ],
            "O": [ 773 ]
          }
        },
        "brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 80 ],
            "I1": [ 71 ],
            "I2": [ 78 ],
            "I3": [ 130 ],
            "O": [ 742 ]
          }
        },
        "brickvga.brick3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 586",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 784 ],
            "E": [ 785 ],
            "Q": [ 786 ]
          }
        },
        "brickvga.brick3_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 586",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 784 ],
            "E": [ 787 ],
            "Q": [ 788 ]
          }
        },
        "brickvga.brick3_SB_DFFE_Q_1_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 764 ],
            "I2": [ 131 ],
            "I3": [ 274 ],
            "O": [ 787 ]
          }
        },
        "brickvga.brick3_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 586",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 784 ],
            "E": [ 789 ],
            "Q": [ 790 ]
          }
        },
        "brickvga.brick3_SB_DFFE_Q_2_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 29 ],
            "I2": [ 131 ],
            "I3": [ 274 ],
            "O": [ 789 ]
          }
        },
        "brickvga.brick3_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 586",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 784 ],
            "E": [ 791 ],
            "Q": [ 792 ]
          }
        },
        "brickvga.brick3_SB_DFFE_Q_3_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 131 ],
            "I3": [ 764 ],
            "O": [ 791 ]
          }
        },
        "brickvga.brick3_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 586",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 784 ],
            "E": [ 793 ],
            "Q": [ 794 ]
          }
        },
        "brickvga.brick3_SB_DFFE_Q_4_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 131 ],
            "I3": [ 29 ],
            "O": [ 793 ]
          }
        },
        "brickvga.brick3_SB_DFFE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 784 ],
            "O": [ 795 ]
          }
        },
        "brickvga.brick3_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 274 ],
            "I1": [ 29 ],
            "I2": [ 63 ],
            "I3": [ 131 ],
            "O": [ 785 ]
          }
        },
        "brickvga.brick4_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 587",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 796 ],
            "E": [ 797 ],
            "Q": [ 798 ]
          }
        },
        "brickvga.brick4_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 587",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 796 ],
            "E": [ 799 ],
            "Q": [ 800 ]
          }
        },
        "brickvga.brick4_SB_DFFE_Q_1_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 750 ],
            "I2": [ 740 ],
            "I3": [ 274 ],
            "O": [ 799 ]
          }
        },
        "brickvga.brick4_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 587",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 796 ],
            "E": [ 801 ],
            "Q": [ 802 ]
          }
        },
        "brickvga.brick4_SB_DFFE_Q_2_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 86 ],
            "I2": [ 740 ],
            "I3": [ 274 ],
            "O": [ 801 ]
          }
        },
        "brickvga.brick4_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 587",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 796 ],
            "E": [ 803 ],
            "Q": [ 804 ]
          }
        },
        "brickvga.brick4_SB_DFFE_Q_3_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 740 ],
            "I3": [ 750 ],
            "O": [ 803 ]
          }
        },
        "brickvga.brick4_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 587",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 796 ],
            "E": [ 805 ],
            "Q": [ 806 ]
          }
        },
        "brickvga.brick4_SB_DFFE_Q_4_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 740 ],
            "I3": [ 86 ],
            "O": [ 805 ]
          }
        },
        "brickvga.brick4_SB_DFFE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 796 ],
            "O": [ 807 ]
          }
        },
        "brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 274 ],
            "I1": [ 86 ],
            "I2": [ 63 ],
            "I3": [ 740 ],
            "O": [ 797 ]
          }
        },
        "brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 80 ],
            "I1": [ 78 ],
            "I2": [ 130 ],
            "I3": [ 71 ],
            "O": [ 740 ]
          }
        },
        "brickvga.brick5_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 588",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 808 ],
            "E": [ 809 ],
            "Q": [ 810 ]
          }
        },
        "brickvga.brick5_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 588",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 808 ],
            "E": [ 811 ],
            "Q": [ 812 ]
          }
        },
        "brickvga.brick5_SB_DFFE_Q_1_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 764 ],
            "I2": [ 729 ],
            "I3": [ 274 ],
            "O": [ 811 ]
          }
        },
        "brickvga.brick5_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 588",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 808 ],
            "E": [ 813 ],
            "Q": [ 814 ]
          }
        },
        "brickvga.brick5_SB_DFFE_Q_2_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 29 ],
            "I2": [ 729 ],
            "I3": [ 274 ],
            "O": [ 813 ]
          }
        },
        "brickvga.brick5_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 588",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 808 ],
            "E": [ 815 ],
            "Q": [ 816 ]
          }
        },
        "brickvga.brick5_SB_DFFE_Q_3_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 729 ],
            "I3": [ 764 ],
            "O": [ 815 ]
          }
        },
        "brickvga.brick5_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 588",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 808 ],
            "E": [ 817 ],
            "Q": [ 818 ]
          }
        },
        "brickvga.brick5_SB_DFFE_Q_4_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 729 ],
            "I3": [ 29 ],
            "O": [ 817 ]
          }
        },
        "brickvga.brick5_SB_DFFE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 808 ],
            "O": [ 819 ]
          }
        },
        "brickvga.brick5_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 274 ],
            "I1": [ 29 ],
            "I2": [ 63 ],
            "I3": [ 729 ],
            "O": [ 809 ]
          }
        },
        "brickvga.del_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 820 ],
            "Q": [ 821 ]
          }
        },
        "brickvga.del_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 821 ],
            "I2": [ 147 ],
            "I3": [ 221 ],
            "O": [ 820 ]
          }
        },
        "brickvga.del_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 738 ],
            "I3": [ 821 ],
            "O": [ 808 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 739 ],
            "I3": [ 821 ],
            "O": [ 796 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 822 ],
            "I1": [ 823 ],
            "I2": [ 824 ],
            "I3": [ 63 ],
            "O": [ 739 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 825 ],
            "I2": [ 826 ],
            "I3": [ 274 ],
            "O": [ 824 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 806 ],
            "I1": [ 804 ],
            "I2": [ 274 ],
            "I3": [ 827 ],
            "O": [ 822 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 802 ],
            "I1": [ 800 ],
            "I2": [ 274 ],
            "I3": [ 40 ],
            "O": [ 827 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 828 ],
            "I1": [ 798 ],
            "I2": [ 63 ],
            "I3": [ 42 ],
            "O": [ 823 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 587",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 807 ],
            "E": [ 829 ],
            "Q": [ 828 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 274 ],
            "I1": [ 29 ],
            "I2": [ 63 ],
            "I3": [ 740 ],
            "O": [ 829 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 830 ],
            "I1": [ 831 ],
            "I2": [ 42 ],
            "I3": [ 40 ],
            "O": [ 826 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 832 ],
            "I1": [ 833 ],
            "I2": [ 42 ],
            "I3": [ 40 ],
            "O": [ 825 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 587",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 807 ],
            "E": [ 834 ],
            "Q": [ 832 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 587",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 807 ],
            "E": [ 835 ],
            "Q": [ 833 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 740 ],
            "I3": [ 29 ],
            "O": [ 835 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 740 ],
            "I3": [ 764 ],
            "O": [ 834 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 587",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 807 ],
            "E": [ 836 ],
            "Q": [ 830 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 587",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 807 ],
            "E": [ 837 ],
            "Q": [ 831 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 29 ],
            "I2": [ 740 ],
            "I3": [ 274 ],
            "O": [ 837 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 764 ],
            "I2": [ 740 ],
            "I3": [ 274 ],
            "O": [ 836 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 736 ],
            "I3": [ 821 ],
            "O": [ 784 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 838 ],
            "I1": [ 839 ],
            "I2": [ 63 ],
            "I3": [ 840 ],
            "O": [ 736 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 794 ],
            "I1": [ 792 ],
            "I2": [ 274 ],
            "I3": [ 839 ],
            "O": [ 838 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 786 ],
            "I1": [ 841 ],
            "I2": [ 63 ],
            "I3": [ 42 ],
            "O": [ 840 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 586",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 795 ],
            "E": [ 842 ],
            "Q": [ 841 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 274 ],
            "I1": [ 86 ],
            "I2": [ 63 ],
            "I3": [ 131 ],
            "O": [ 842 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 843 ],
            "I1": [ 844 ],
            "I2": [ 845 ],
            "I3": [ 274 ],
            "O": [ 839 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 846 ],
            "I1": [ 847 ],
            "I2": [ 40 ],
            "I3": [ 42 ],
            "O": [ 844 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 790 ],
            "I1": [ 788 ],
            "I2": [ 42 ],
            "I3": [ 40 ],
            "O": [ 843 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 848 ],
            "I1": [ 849 ],
            "I2": [ 42 ],
            "I3": [ 40 ],
            "O": [ 845 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 586",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 795 ],
            "E": [ 850 ],
            "Q": [ 849 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 586",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 795 ],
            "E": [ 851 ],
            "Q": [ 848 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 131 ],
            "I3": [ 86 ],
            "O": [ 851 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 131 ],
            "I3": [ 750 ],
            "O": [ 850 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 586",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 795 ],
            "E": [ 852 ],
            "Q": [ 846 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 586",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 795 ],
            "E": [ 853 ],
            "Q": [ 847 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_1_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 86 ],
            "I2": [ 131 ],
            "I3": [ 274 ],
            "O": [ 853 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 750 ],
            "I2": [ 131 ],
            "I3": [ 274 ],
            "O": [ 852 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 741 ],
            "I3": [ 821 ],
            "O": [ 772 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 854 ],
            "I1": [ 855 ],
            "I2": [ 856 ],
            "I3": [ 63 ],
            "O": [ 741 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 857 ],
            "I2": [ 858 ],
            "I3": [ 274 ],
            "O": [ 856 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 782 ],
            "I1": [ 780 ],
            "I2": [ 274 ],
            "I3": [ 859 ],
            "O": [ 854 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 778 ],
            "I1": [ 776 ],
            "I2": [ 274 ],
            "I3": [ 40 ],
            "O": [ 859 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 860 ],
            "I1": [ 774 ],
            "I2": [ 63 ],
            "I3": [ 42 ],
            "O": [ 855 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 585",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 783 ],
            "E": [ 861 ],
            "Q": [ 860 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 274 ],
            "I1": [ 29 ],
            "I2": [ 63 ],
            "I3": [ 742 ],
            "O": [ 861 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 862 ],
            "I1": [ 863 ],
            "I2": [ 42 ],
            "I3": [ 40 ],
            "O": [ 858 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 864 ],
            "I1": [ 865 ],
            "I2": [ 42 ],
            "I3": [ 40 ],
            "O": [ 857 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 585",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 783 ],
            "E": [ 866 ],
            "Q": [ 864 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 585",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 783 ],
            "E": [ 867 ],
            "Q": [ 865 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 742 ],
            "I3": [ 29 ],
            "O": [ 867 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 742 ],
            "I3": [ 764 ],
            "O": [ 866 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 585",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 783 ],
            "E": [ 868 ],
            "Q": [ 862 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 585",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 783 ],
            "E": [ 869 ],
            "Q": [ 863 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 29 ],
            "I2": [ 742 ],
            "I3": [ 274 ],
            "O": [ 869 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 764 ],
            "I2": [ 742 ],
            "I3": [ 274 ],
            "O": [ 868 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 737 ],
            "I3": [ 821 ],
            "O": [ 759 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 870 ],
            "I1": [ 871 ],
            "I2": [ 63 ],
            "I3": [ 872 ],
            "O": [ 737 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 770 ],
            "I1": [ 768 ],
            "I2": [ 274 ],
            "I3": [ 871 ],
            "O": [ 870 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 761 ],
            "I1": [ 873 ],
            "I2": [ 63 ],
            "I3": [ 42 ],
            "O": [ 872 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 584",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 771 ],
            "E": [ 874 ],
            "Q": [ 873 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 274 ],
            "I1": [ 86 ],
            "I2": [ 63 ],
            "I3": [ 730 ],
            "O": [ 874 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 875 ],
            "I1": [ 876 ],
            "I2": [ 877 ],
            "I3": [ 274 ],
            "O": [ 871 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 878 ],
            "I1": [ 879 ],
            "I2": [ 40 ],
            "I3": [ 42 ],
            "O": [ 876 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 766 ],
            "I1": [ 763 ],
            "I2": [ 42 ],
            "I3": [ 40 ],
            "O": [ 875 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 880 ],
            "I1": [ 881 ],
            "I2": [ 42 ],
            "I3": [ 40 ],
            "O": [ 877 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 584",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 771 ],
            "E": [ 882 ],
            "Q": [ 881 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 584",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 771 ],
            "E": [ 883 ],
            "Q": [ 880 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 730 ],
            "I3": [ 86 ],
            "O": [ 883 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 730 ],
            "I3": [ 750 ],
            "O": [ 882 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 584",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 771 ],
            "E": [ 884 ],
            "Q": [ 878 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 584",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 771 ],
            "E": [ 885 ],
            "Q": [ 879 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_1_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 86 ],
            "I2": [ 730 ],
            "I3": [ 274 ],
            "O": [ 885 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 750 ],
            "I2": [ 730 ],
            "I3": [ 274 ],
            "O": [ 884 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 743 ],
            "I3": [ 821 ],
            "O": [ 745 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 886 ],
            "I1": [ 887 ],
            "I2": [ 888 ],
            "I3": [ 63 ],
            "O": [ 743 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 889 ],
            "I2": [ 890 ],
            "I3": [ 274 ],
            "O": [ 888 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 755 ],
            "I1": [ 752 ],
            "I2": [ 274 ],
            "I3": [ 891 ],
            "O": [ 886 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 757 ],
            "I1": [ 749 ],
            "I2": [ 274 ],
            "I3": [ 40 ],
            "O": [ 891 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 892 ],
            "I1": [ 747 ],
            "I2": [ 63 ],
            "I3": [ 42 ],
            "O": [ 887 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 583",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 758 ],
            "E": [ 893 ],
            "Q": [ 892 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 274 ],
            "I1": [ 29 ],
            "I2": [ 63 ],
            "I3": [ 744 ],
            "O": [ 893 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 894 ],
            "I1": [ 895 ],
            "I2": [ 42 ],
            "I3": [ 40 ],
            "O": [ 890 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 896 ],
            "I1": [ 897 ],
            "I2": [ 42 ],
            "I3": [ 40 ],
            "O": [ 889 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 583",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 758 ],
            "E": [ 898 ],
            "Q": [ 896 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 583",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 758 ],
            "E": [ 899 ],
            "Q": [ 897 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 744 ],
            "I3": [ 29 ],
            "O": [ 899 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 744 ],
            "I3": [ 764 ],
            "O": [ 898 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 583",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 758 ],
            "E": [ 900 ],
            "Q": [ 894 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 583",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 758 ],
            "E": [ 901 ],
            "Q": [ 895 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 29 ],
            "I2": [ 744 ],
            "I3": [ 274 ],
            "O": [ 901 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 764 ],
            "I2": [ 744 ],
            "I3": [ 274 ],
            "O": [ 900 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 902 ],
            "I1": [ 903 ],
            "I2": [ 63 ],
            "I3": [ 904 ],
            "O": [ 738 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 818 ],
            "I1": [ 816 ],
            "I2": [ 274 ],
            "I3": [ 903 ],
            "O": [ 902 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 810 ],
            "I1": [ 905 ],
            "I2": [ 63 ],
            "I3": [ 42 ],
            "O": [ 904 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 588",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 819 ],
            "E": [ 906 ],
            "Q": [ 905 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 274 ],
            "I1": [ 86 ],
            "I2": [ 63 ],
            "I3": [ 729 ],
            "O": [ 906 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 907 ],
            "I1": [ 908 ],
            "I2": [ 909 ],
            "I3": [ 274 ],
            "O": [ 903 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 910 ],
            "I1": [ 911 ],
            "I2": [ 40 ],
            "I3": [ 42 ],
            "O": [ 908 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 814 ],
            "I1": [ 812 ],
            "I2": [ 42 ],
            "I3": [ 40 ],
            "O": [ 907 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 912 ],
            "I1": [ 913 ],
            "I2": [ 42 ],
            "I3": [ 40 ],
            "O": [ 909 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 588",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 819 ],
            "E": [ 914 ],
            "Q": [ 913 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 588",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 819 ],
            "E": [ 915 ],
            "Q": [ 912 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 729 ],
            "I3": [ 86 ],
            "O": [ 915 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 274 ],
            "I2": [ 729 ],
            "I3": [ 750 ],
            "O": [ 914 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 588",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 819 ],
            "E": [ 916 ],
            "Q": [ 910 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "brickvga 588",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 819 ],
            "E": [ 917 ],
            "Q": [ 911 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_1_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 86 ],
            "I2": [ 729 ],
            "I3": [ 274 ],
            "O": [ 917 ]
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 750 ],
            "I2": [ 729 ],
            "I3": [ 274 ],
            "O": [ 916 ]
          }
        },
        "frame_update_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ "1" ],
            "E": [ 918 ],
            "Q": [ 350 ],
            "R": [ 919 ]
          }
        },
        "frame_update_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 919 ],
            "I3": [ 222 ],
            "O": [ 918 ]
          }
        },
        "frame_update_SB_DFFESR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 920 ],
            "I2": [ 22 ],
            "I3": [ 921 ],
            "O": [ 919 ]
          }
        },
        "frame_update_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 88 ],
            "I2": [ 922 ],
            "I3": [ 350 ],
            "O": [ 921 ]
          }
        },
        "frame_update_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 33 ],
            "I3": [ 32 ],
            "O": [ 88 ]
          }
        },
        "frame_update_SB_LUT4_I3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 30 ],
            "I3": [ 31 ],
            "O": [ 87 ]
          }
        },
        "frame_update_SB_LUT4_I3_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 26 ],
            "I3": [ 27 ],
            "O": [ 24 ]
          }
        },
        "frame_update_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 36 ],
            "I2": [ 26 ],
            "I3": [ 27 ],
            "O": [ 922 ]
          }
        },
        "frame_update_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 465 ],
            "I1": [ 467 ],
            "I2": [ 920 ],
            "I3": [ 219 ],
            "O": [ 224 ]
          }
        },
        "frame_update_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 30 ],
            "I2": [ 764 ],
            "I3": [ 31 ],
            "O": [ 22 ]
          }
        },
        "frame_update_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 923 ],
            "I2": [ 130 ],
            "I3": [ 924 ],
            "O": [ 920 ]
          }
        },
        "frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 127 ],
            "I1": [ 688 ],
            "I2": [ 923 ],
            "I3": [ 124 ],
            "O": [ 469 ]
          }
        },
        "frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 925 ],
            "I2": [ 469 ],
            "I3": [ 28 ],
            "O": [ 65 ]
          }
        },
        "frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 926 ],
            "CO": [ 925 ],
            "I0": [ 124 ],
            "I1": [ "0" ]
          }
        },
        "frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 927 ],
            "CO": [ 926 ],
            "I0": [ 127 ],
            "I1": [ "1" ]
          }
        },
        "frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 928 ],
            "CO": [ 927 ],
            "I0": [ 71 ],
            "I1": [ "1" ]
          }
        },
        "frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 929 ],
            "CO": [ 928 ],
            "I0": [ 78 ],
            "I1": [ "1" ]
          }
        },
        "frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 930 ],
            "CO": [ 929 ],
            "I0": [ 80 ],
            "I1": [ "1" ]
          }
        },
        "frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 931 ],
            "CO": [ 930 ],
            "I0": [ 81 ],
            "I1": [ "1" ]
          }
        },
        "frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 73 ],
            "CO": [ 931 ],
            "I0": [ 76 ],
            "I1": [ "0" ]
          }
        },
        "frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 78 ],
            "I2": [ 71 ],
            "I3": [ 932 ],
            "O": [ 923 ]
          }
        },
        "frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 73 ],
            "I1": [ 76 ],
            "I2": [ 125 ],
            "I3": [ 126 ],
            "O": [ 924 ]
          }
        },
        "frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 42 ],
            "I3": [ 40 ],
            "O": [ 764 ]
          }
        },
        "left_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 933 ],
            "I1": [ 934 ],
            "I2": [ 935 ],
            "I3": [ 4 ],
            "O": [ 936 ]
          }
        },
        "left_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 937 ],
            "I1": [ 938 ],
            "I2": [ 935 ],
            "I3": [ 4 ],
            "O": [ 939 ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 940 ],
            "I2": [ "1" ],
            "I3": [ 941 ],
            "O": [ 942 ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 943 ],
            "I2": [ "1" ],
            "I3": [ 944 ],
            "O": [ 933 ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 945 ],
            "I2": [ "1" ],
            "I3": [ 946 ],
            "O": [ 947 ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 948 ],
            "I2": [ "1" ],
            "I3": [ 949 ],
            "O": [ 937 ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 950 ],
            "I2": [ "1" ],
            "I3": [ 951 ],
            "O": [ 952 ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 953 ],
            "I2": [ "1" ],
            "I3": [ 954 ],
            "O": [ 955 ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 956 ],
            "I2": [ "1" ],
            "I3": [ 957 ],
            "O": [ 958 ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 959 ],
            "I2": [ "1" ],
            "I3": [ 960 ],
            "O": [ 961 ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 944 ],
            "CO": [ 941 ],
            "I0": [ 943 ],
            "I1": [ "1" ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 946 ],
            "CO": [ 944 ],
            "I0": [ 945 ],
            "I1": [ "1" ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 949 ],
            "CO": [ 946 ],
            "I0": [ 948 ],
            "I1": [ "1" ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 951 ],
            "CO": [ 949 ],
            "I0": [ 950 ],
            "I1": [ "1" ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 954 ],
            "CO": [ 951 ],
            "I0": [ 953 ],
            "I1": [ "1" ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 957 ],
            "CO": [ 954 ],
            "I0": [ 956 ],
            "I1": [ "1" ]
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 960 ],
            "CO": [ 957 ],
            "I0": [ 959 ],
            "I1": [ "1" ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 940 ],
            "I3": [ 962 ],
            "O": [ 963 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 943 ],
            "I3": [ 964 ],
            "O": [ 934 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 945 ],
            "I3": [ 965 ],
            "O": [ 966 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 948 ],
            "I3": [ 967 ],
            "O": [ 938 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 950 ],
            "I3": [ 968 ],
            "O": [ 969 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 953 ],
            "I3": [ 970 ],
            "O": [ 971 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 956 ],
            "I3": [ 972 ],
            "O": [ 973 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 959 ],
            "I3": [ 960 ],
            "O": [ 974 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 964 ],
            "CO": [ 962 ],
            "I0": [ "0" ],
            "I1": [ 943 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 965 ],
            "CO": [ 964 ],
            "I0": [ "0" ],
            "I1": [ 945 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 967 ],
            "CO": [ 965 ],
            "I0": [ "0" ],
            "I1": [ 948 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 968 ],
            "CO": [ 967 ],
            "I0": [ "0" ],
            "I1": [ 950 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 970 ],
            "CO": [ 968 ],
            "I0": [ "0" ],
            "I1": [ 953 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 972 ],
            "CO": [ 970 ],
            "I0": [ "0" ],
            "I1": [ 956 ]
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 960 ],
            "CO": [ 972 ],
            "I0": [ "0" ],
            "I1": [ 959 ]
          }
        },
        "lives_display_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "hdlname": "livevga 1155",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 975 ],
            "Q": [ 976 ],
            "R": [ 977 ]
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 978 ],
            "I2": [ 425 ],
            "I3": [ 450 ],
            "O": [ 975 ]
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 979 ],
            "I1": [ 219 ],
            "I2": [ 980 ],
            "I3": [ 981 ],
            "O": [ 978 ]
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 36 ],
            "I1": [ 982 ],
            "I2": [ 35 ],
            "I3": [ 427 ],
            "O": [ 979 ]
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 33 ],
            "I1": [ 27 ],
            "I2": [ 26 ],
            "I3": [ 32 ],
            "O": [ 982 ]
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 983 ],
            "CO": [ 980 ],
            "I0": [ 31 ],
            "I1": [ "0" ]
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 984 ],
            "CO": [ 983 ],
            "I0": [ 30 ],
            "I1": [ "1" ]
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 985 ],
            "CO": [ 984 ],
            "I0": [ 40 ],
            "I1": [ "1" ]
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 986 ],
            "CO": [ 985 ],
            "I0": [ 42 ],
            "I1": [ "1" ]
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 33 ],
            "CO": [ 986 ],
            "I0": [ 32 ],
            "I1": [ "0" ]
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 987 ],
            "CO": [ 981 ],
            "I0": [ 31 ],
            "I1": [ "0" ]
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 988 ],
            "CO": [ 987 ],
            "I0": [ 30 ],
            "I1": [ "1" ]
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 989 ],
            "CO": [ 988 ],
            "I0": [ 40 ],
            "I1": [ "1" ]
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 990 ],
            "CO": [ 989 ],
            "I0": [ 42 ],
            "I1": [ "1" ]
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 991 ],
            "CO": [ 990 ],
            "I0": [ 32 ],
            "I1": [ "0" ]
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 992 ],
            "CO": [ 991 ],
            "I0": [ 33 ],
            "I1": [ "1" ]
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 993 ],
            "CO": [ 992 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 35 ],
            "CO": [ 993 ],
            "I0": [ 26 ],
            "I1": [ "0" ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 994 ],
            "I2": [ 995 ],
            "I3": [ 996 ],
            "O": [ 977 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 997 ],
            "I2": [ 687 ],
            "I3": [ 126 ],
            "O": [ 994 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 71 ],
            "I1": [ 998 ],
            "I2": [ 78 ],
            "I3": [ 997 ],
            "O": [ 999 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 80 ],
            "I1": [ 125 ],
            "I2": [ 126 ],
            "I3": [ 81 ],
            "O": [ 998 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 999 ],
            "I2": [ 1000 ],
            "I3": [ 1001 ],
            "O": [ 1002 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1003 ],
            "CO": [ 1000 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1004 ],
            "CO": [ 1003 ],
            "I0": [ "1" ],
            "I1": [ 95 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1005 ],
            "CO": [ 1004 ],
            "I0": [ "0" ],
            "I1": [ 97 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1006 ],
            "CO": [ 1005 ],
            "I0": [ "1" ],
            "I1": [ 99 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1007 ],
            "CO": [ 1006 ],
            "I0": [ "0" ],
            "I1": [ 101 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1008 ],
            "CO": [ 1007 ],
            "I0": [ "0" ],
            "I1": [ 103 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1009 ],
            "CO": [ 1008 ],
            "I0": [ "0" ],
            "I1": [ 105 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1010 ],
            "CO": [ 1009 ],
            "I0": [ "0" ],
            "I1": [ 107 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 478 ],
            "CO": [ 1010 ],
            "I0": [ "0" ],
            "I1": [ 106 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1011 ],
            "CO": [ 1001 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1012 ],
            "CO": [ 1011 ],
            "I0": [ "1" ],
            "I1": [ 95 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1013 ],
            "CO": [ 1012 ],
            "I0": [ "0" ],
            "I1": [ 97 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1014 ],
            "CO": [ 1013 ],
            "I0": [ "1" ],
            "I1": [ 99 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1015 ],
            "CO": [ 1014 ],
            "I0": [ "0" ],
            "I1": [ 101 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1016 ],
            "CO": [ 1015 ],
            "I0": [ "1" ],
            "I1": [ 103 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1017 ],
            "CO": [ 1016 ],
            "I0": [ "0" ],
            "I1": [ 105 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1018 ],
            "CO": [ 1017 ],
            "I0": [ "1" ],
            "I1": [ 107 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 478 ],
            "CO": [ 1018 ],
            "I0": [ "0" ],
            "I1": [ 106 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1019 ],
            "I2": [ 1020 ],
            "I3": [ 1002 ],
            "O": [ 1021 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1022 ],
            "CO": [ 1019 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1023 ],
            "CO": [ 1022 ],
            "I0": [ "1" ],
            "I1": [ 95 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1024 ],
            "CO": [ 1023 ],
            "I0": [ "0" ],
            "I1": [ 97 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1025 ],
            "CO": [ 1024 ],
            "I0": [ "1" ],
            "I1": [ 99 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1026 ],
            "CO": [ 1025 ],
            "I0": [ "1" ],
            "I1": [ 101 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1027 ],
            "CO": [ 1026 ],
            "I0": [ "0" ],
            "I1": [ 103 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1028 ],
            "CO": [ 1027 ],
            "I0": [ "1" ],
            "I1": [ 105 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1029 ],
            "CO": [ 1028 ],
            "I0": [ "0" ],
            "I1": [ 107 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 478 ],
            "CO": [ 1029 ],
            "I0": [ "0" ],
            "I1": [ 106 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1030 ],
            "I1": [ 1021 ],
            "I2": [ 1031 ],
            "I3": [ 1032 ],
            "O": [ 1033 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1034 ],
            "CO": [ 1031 ],
            "I0": [ 31 ],
            "I1": [ "0" ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1035 ],
            "CO": [ 1034 ],
            "I0": [ 30 ],
            "I1": [ "1" ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1036 ],
            "CO": [ 1035 ],
            "I0": [ 40 ],
            "I1": [ "1" ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1037 ],
            "CO": [ 1036 ],
            "I0": [ 42 ],
            "I1": [ "1" ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1038 ],
            "CO": [ 1037 ],
            "I0": [ 32 ],
            "I1": [ "1" ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1039 ],
            "CO": [ 1038 ],
            "I0": [ 33 ],
            "I1": [ "1" ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1040 ],
            "CO": [ 1039 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1041 ],
            "CO": [ 1040 ],
            "I0": [ 26 ],
            "I1": [ "1" ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 36 ],
            "CO": [ 1041 ],
            "I0": [ 35 ],
            "I1": [ "0" ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1033 ],
            "I1": [ 1042 ],
            "I2": [ 1043 ],
            "I3": [ 1044 ],
            "O": [ 1045 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1046 ],
            "I1": [ 1047 ],
            "I2": [ 1048 ],
            "I3": [ 1049 ],
            "O": [ 1042 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1050 ],
            "I3": [ 1051 ],
            "O": [ 1043 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1051 ],
            "I3": [ 1032 ],
            "O": [ 1052 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 467 ],
            "I1": [ 427 ],
            "I2": [ 1053 ],
            "I3": [ 1054 ],
            "O": [ 1051 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1055 ],
            "CO": [ 1053 ],
            "I0": [ 31 ],
            "I1": [ "0" ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1056 ],
            "CO": [ 1055 ],
            "I0": [ 30 ],
            "I1": [ "1" ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1057 ],
            "CO": [ 1056 ],
            "I0": [ 40 ],
            "I1": [ "1" ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1058 ],
            "CO": [ 1057 ],
            "I0": [ 42 ],
            "I1": [ "1" ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1059 ],
            "CO": [ 1058 ],
            "I0": [ 32 ],
            "I1": [ "0" ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1060 ],
            "CO": [ 1059 ],
            "I0": [ 33 ],
            "I1": [ "1" ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1061 ],
            "CO": [ 1060 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1062 ],
            "CO": [ 1061 ],
            "I0": [ 26 ],
            "I1": [ "1" ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 36 ],
            "CO": [ 1062 ],
            "I0": [ 35 ],
            "I1": [ "1" ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1063 ],
            "I3": [ 427 ],
            "O": [ 1030 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 750 ],
            "I3": [ 87 ],
            "O": [ 1064 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 33 ],
            "I1": [ 32 ],
            "I2": [ 34 ],
            "I3": [ 24 ],
            "O": [ 1063 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 76 ],
            "I1": [ 124 ],
            "I2": [ 127 ],
            "I3": [ 73 ],
            "O": [ 997 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1065 ],
            "CO": [ 995 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1066 ],
            "CO": [ 1065 ],
            "I0": [ "1" ],
            "I1": [ 95 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1067 ],
            "CO": [ 1066 ],
            "I0": [ "1" ],
            "I1": [ 97 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1068 ],
            "CO": [ 1067 ],
            "I0": [ "1" ],
            "I1": [ 99 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1069 ],
            "CO": [ 1068 ],
            "I0": [ "0" ],
            "I1": [ 101 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1070 ],
            "CO": [ 1069 ],
            "I0": [ "0" ],
            "I1": [ 103 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1071 ],
            "CO": [ 1070 ],
            "I0": [ "1" ],
            "I1": [ 105 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1072 ],
            "CO": [ 1071 ],
            "I0": [ "1" ],
            "I1": [ 107 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 478 ],
            "CO": [ 1072 ],
            "I0": [ "0" ],
            "I1": [ 106 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1073 ],
            "CO": [ 996 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1074 ],
            "CO": [ 1073 ],
            "I0": [ "1" ],
            "I1": [ 95 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1075 ],
            "CO": [ 1074 ],
            "I0": [ "1" ],
            "I1": [ 97 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1076 ],
            "CO": [ 1075 ],
            "I0": [ "1" ],
            "I1": [ 99 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1077 ],
            "CO": [ 1076 ],
            "I0": [ "0" ],
            "I1": [ 101 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1078 ],
            "CO": [ 1077 ],
            "I0": [ "1" ],
            "I1": [ 103 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1079 ],
            "CO": [ 1078 ],
            "I0": [ "0" ],
            "I1": [ 105 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1080 ],
            "CO": [ 1079 ],
            "I0": [ "1" ],
            "I1": [ 107 ]
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 478 ],
            "CO": [ 1080 ],
            "I0": [ "1" ],
            "I1": [ 106 ]
          }
        },
        "lives_display_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 976 ],
            "I2": [ 221 ],
            "I3": [ 147 ],
            "O": [ 1081 ]
          }
        },
        "lives_display_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 221 ],
            "I2": [ 976 ],
            "I3": [ 147 ],
            "O": [ 1082 ]
          }
        },
        "paddle_display_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "paddlevga 242",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1083 ],
            "Q": [ 220 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1084 ],
            "I1": [ 1085 ],
            "I2": [ 1086 ],
            "I3": [ 1087 ],
            "O": [ 1083 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 36 ],
            "I1": [ 1088 ],
            "I2": [ 1089 ],
            "I3": [ 1090 ],
            "O": [ 1085 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 32 ],
            "I1": [ 1091 ],
            "I2": [ 1092 ],
            "I3": [ 27 ],
            "O": [ 1084 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1093 ],
            "I1": [ 31 ],
            "I2": [ 42 ],
            "I3": [ 1094 ],
            "O": [ 1086 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 940 ],
            "I2": [ "1" ],
            "I3": [ 1095 ],
            "O": [ 1093 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 943 ],
            "I2": [ "1" ],
            "I3": [ 1096 ],
            "O": [ 1097 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 945 ],
            "I2": [ "1" ],
            "I3": [ 1098 ],
            "O": [ 1099 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 948 ],
            "I2": [ "1" ],
            "I3": [ 1100 ],
            "O": [ 1094 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 950 ],
            "I2": [ "0" ],
            "I3": [ 1101 ],
            "O": [ 1091 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 953 ],
            "I2": [ "0" ],
            "I3": [ 1102 ],
            "O": [ 1103 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 956 ],
            "I2": [ "1" ],
            "I3": [ 1104 ],
            "O": [ 1092 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 959 ],
            "I2": [ "1" ],
            "I3": [ 960 ],
            "O": [ 1105 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1096 ],
            "CO": [ 1095 ],
            "I0": [ 943 ],
            "I1": [ "1" ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1098 ],
            "CO": [ 1096 ],
            "I0": [ 945 ],
            "I1": [ "1" ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1100 ],
            "CO": [ 1098 ],
            "I0": [ 948 ],
            "I1": [ "1" ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1101 ],
            "CO": [ 1100 ],
            "I0": [ 950 ],
            "I1": [ "0" ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1102 ],
            "CO": [ 1101 ],
            "I0": [ 953 ],
            "I1": [ "0" ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1104 ],
            "CO": [ 1102 ],
            "I0": [ 956 ],
            "I1": [ "1" ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 960 ],
            "CO": [ 1104 ],
            "I0": [ 959 ],
            "I1": [ "1" ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 687 ],
            "I1": [ 1106 ],
            "I2": [ 70 ],
            "I3": [ 1107 ],
            "O": [ 1087 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1108 ],
            "I1": [ 1109 ],
            "I2": [ 1110 ],
            "I3": [ 1111 ],
            "O": [ 1107 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1112 ],
            "CO": [ 1108 ],
            "I0": [ 31 ],
            "I1": [ 1113 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1114 ],
            "CO": [ 1112 ],
            "I0": [ 30 ],
            "I1": [ 1115 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1116 ],
            "CO": [ 1114 ],
            "I0": [ 40 ],
            "I1": [ 1117 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1118 ],
            "CO": [ 1116 ],
            "I0": [ 42 ],
            "I1": [ 1119 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1120 ],
            "CO": [ 1118 ],
            "I0": [ 32 ],
            "I1": [ 1121 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1122 ],
            "CO": [ 1120 ],
            "I0": [ 33 ],
            "I1": [ 1123 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1124 ],
            "CO": [ 1122 ],
            "I0": [ 27 ],
            "I1": [ 1125 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1126 ],
            "CO": [ 1124 ],
            "I0": [ 26 ],
            "I1": [ 1127 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 1126 ],
            "I0": [ 35 ],
            "I1": [ 960 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 940 ],
            "I3": [ 1128 ],
            "O": [ 1113 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 943 ],
            "I3": [ 1129 ],
            "O": [ 1115 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 945 ],
            "I3": [ 1130 ],
            "O": [ 1117 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 948 ],
            "I3": [ 1131 ],
            "O": [ 1119 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 950 ],
            "I3": [ 1132 ],
            "O": [ 1121 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 953 ],
            "I3": [ 1133 ],
            "O": [ 1123 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 956 ],
            "I3": [ 1134 ],
            "O": [ 1125 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 959 ],
            "I3": [ 960 ],
            "O": [ 1127 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1129 ],
            "CO": [ 1128 ],
            "I0": [ "0" ],
            "I1": [ 943 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1130 ],
            "CO": [ 1129 ],
            "I0": [ "0" ],
            "I1": [ 945 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1131 ],
            "CO": [ 1130 ],
            "I0": [ "0" ],
            "I1": [ 948 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1132 ],
            "CO": [ 1131 ],
            "I0": [ "1" ],
            "I1": [ 950 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1133 ],
            "CO": [ 1132 ],
            "I0": [ "1" ],
            "I1": [ 953 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1134 ],
            "CO": [ 1133 ],
            "I0": [ "0" ],
            "I1": [ 956 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 960 ],
            "CO": [ 1134 ],
            "I0": [ "0" ],
            "I1": [ 959 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1135 ],
            "CO": [ 1109 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1136 ],
            "CO": [ 1135 ],
            "I0": [ "1" ],
            "I1": [ 95 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1137 ],
            "CO": [ 1136 ],
            "I0": [ "1" ],
            "I1": [ 97 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1138 ],
            "CO": [ 1137 ],
            "I0": [ "1" ],
            "I1": [ 99 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1139 ],
            "CO": [ 1138 ],
            "I0": [ "0" ],
            "I1": [ 101 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1140 ],
            "CO": [ 1139 ],
            "I0": [ "0" ],
            "I1": [ 103 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1141 ],
            "CO": [ 1140 ],
            "I0": [ "0" ],
            "I1": [ 105 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1142 ],
            "CO": [ 1141 ],
            "I0": [ "0" ],
            "I1": [ 107 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 478 ],
            "CO": [ 1142 ],
            "I0": [ "1" ],
            "I1": [ 106 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1143 ],
            "CO": [ 1110 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1144 ],
            "CO": [ 1143 ],
            "I0": [ "1" ],
            "I1": [ 95 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1145 ],
            "CO": [ 1144 ],
            "I0": [ "1" ],
            "I1": [ 97 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1146 ],
            "CO": [ 1145 ],
            "I0": [ "1" ],
            "I1": [ 99 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1147 ],
            "CO": [ 1146 ],
            "I0": [ "0" ],
            "I1": [ 101 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1148 ],
            "CO": [ 1147 ],
            "I0": [ "1" ],
            "I1": [ 103 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1149 ],
            "CO": [ 1148 ],
            "I0": [ "0" ],
            "I1": [ 105 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 106 ],
            "CO": [ 1149 ],
            "I0": [ "0" ],
            "I1": [ 107 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1150 ],
            "CO": [ 1111 ],
            "I0": [ 31 ],
            "I1": [ 1151 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1152 ],
            "CO": [ 1150 ],
            "I0": [ 30 ],
            "I1": [ 1153 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1154 ],
            "CO": [ 1152 ],
            "I0": [ 40 ],
            "I1": [ 1155 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1156 ],
            "CO": [ 1154 ],
            "I0": [ 42 ],
            "I1": [ 1157 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1158 ],
            "CO": [ 1156 ],
            "I0": [ 32 ],
            "I1": [ 1159 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1160 ],
            "CO": [ 1158 ],
            "I0": [ 33 ],
            "I1": [ 1161 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1162 ],
            "CO": [ 1160 ],
            "I0": [ 27 ],
            "I1": [ 1163 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1164 ],
            "CO": [ 1162 ],
            "I0": [ 26 ],
            "I1": [ 1165 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 1164 ],
            "I0": [ 35 ],
            "I1": [ 960 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1093 ],
            "O": [ 1151 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1097 ],
            "O": [ 1153 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1099 ],
            "O": [ 1155 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1094 ],
            "O": [ 1157 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1091 ],
            "O": [ 1159 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1103 ],
            "O": [ 1161 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1092 ],
            "O": [ 1163 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1105 ],
            "O": [ 1165 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100110010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 1097 ],
            "I2": [ 35 ],
            "I3": [ 960 ],
            "O": [ 1090 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 31 ],
            "I1": [ 1093 ],
            "I2": [ 40 ],
            "I3": [ 1099 ],
            "O": [ 1089 ]
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 33 ],
            "I1": [ 1103 ],
            "I2": [ 1105 ],
            "I3": [ 26 ],
            "O": [ 1088 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "paddlevga 244",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1166 ],
            "E": [ 1167 ],
            "Q": [ 940 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "paddlevga 244",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1168 ],
            "E": [ 1167 ],
            "Q": [ 945 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 947 ],
            "I1": [ 966 ],
            "I2": [ 935 ],
            "I3": [ 4 ],
            "O": [ 1168 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "paddlevga 244",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1169 ],
            "E": [ 1167 ],
            "Q": [ 950 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 952 ],
            "I1": [ 969 ],
            "I2": [ 935 ],
            "I3": [ 4 ],
            "O": [ 1169 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "paddlevga 244",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1170 ],
            "E": [ 1167 ],
            "Q": [ 953 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 955 ],
            "I1": [ 971 ],
            "I2": [ 935 ],
            "I3": [ 4 ],
            "O": [ 1170 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "paddlevga 244",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1171 ],
            "E": [ 1167 ],
            "Q": [ 956 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 958 ],
            "I1": [ 973 ],
            "I2": [ 935 ],
            "I3": [ 4 ],
            "O": [ 1171 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "paddlevga 244",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1172 ],
            "E": [ 1167 ],
            "Q": [ 959 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 961 ],
            "I1": [ 974 ],
            "I2": [ 935 ],
            "I3": [ 4 ],
            "O": [ 1172 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "paddlevga 244",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1173 ],
            "E": [ 1167 ],
            "Q": [ 960 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 960 ],
            "O": [ 1173 ]
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 942 ],
            "I1": [ 963 ],
            "I2": [ 935 ],
            "I3": [ 4 ],
            "O": [ 1166 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1174 ],
            "O": [ 943 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1175 ],
            "O": [ 948 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_1_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1176 ],
            "CO": [ 1177 ],
            "I0": [ "0" ],
            "I1": [ 1178 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_1_I3_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1179 ],
            "CO": [ 1180 ],
            "I0": [ "0" ],
            "I1": [ 1175 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 940 ],
            "O": [ 1181 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 956 ],
            "O": [ 1178 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_1_I3_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 959 ],
            "O": [ 1176 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_I3_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1182 ],
            "CO": [ 1183 ],
            "I0": [ "0" ],
            "I1": [ 1174 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_I3_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1180 ],
            "CO": [ 1182 ],
            "I0": [ "0" ],
            "I1": [ 1184 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_I3_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1185 ],
            "CO": [ 1179 ],
            "I0": [ "1" ],
            "I1": [ 1186 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_I3_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1177 ],
            "CO": [ 1185 ],
            "I0": [ "1" ],
            "I1": [ 1187 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 945 ],
            "O": [ 1184 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 950 ],
            "O": [ 1186 ]
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_I3_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 953 ],
            "O": [ 1187 ]
          }
        },
        "rgb_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1188 ],
            "Q": [ 16 ],
            "R": [ 1189 ]
          }
        },
        "rgb_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1190 ],
            "Q": [ 15 ],
            "R": [ 1189 ]
          }
        },
        "rgb_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 220 ],
            "I1": [ 1082 ],
            "I2": [ 1191 ],
            "I3": [ 219 ],
            "O": [ 1190 ]
          }
        },
        "rgb_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1192 ],
            "Q": [ 14 ],
            "R": [ 1189 ]
          }
        },
        "rgb_SB_DFFSR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1082 ],
            "I1": [ 220 ],
            "I2": [ 1193 ],
            "I3": [ 219 ],
            "O": [ 1192 ]
          }
        },
        "rgb_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1194 ],
            "Q": [ 13 ],
            "R": [ 1189 ]
          }
        },
        "rgb_SB_DFFSR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1082 ],
            "I1": [ 220 ],
            "I2": [ 1195 ],
            "I3": [ 219 ],
            "O": [ 1194 ]
          }
        },
        "rgb_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1196 ],
            "Q": [ 12 ],
            "R": [ 1189 ]
          }
        },
        "rgb_SB_DFFSR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 219 ],
            "I2": [ 1197 ],
            "I3": [ 1198 ],
            "O": [ 1196 ]
          }
        },
        "rgb_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1199 ],
            "Q": [ 11 ],
            "R": [ 1189 ]
          }
        },
        "rgb_SB_DFFSR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 219 ],
            "I2": [ 1200 ],
            "I3": [ 1198 ],
            "O": [ 1199 ]
          }
        },
        "rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 219 ],
            "I2": [ 1081 ],
            "I3": [ 220 ],
            "O": [ 1198 ]
          }
        },
        "rgb_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 220 ],
            "I1": [ 1082 ],
            "I2": [ 1201 ],
            "I3": [ 219 ],
            "O": [ 1188 ]
          }
        },
        "right_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1202 ],
            "I1": [ 935 ],
            "I2": [ 5 ],
            "I3": [ 4 ],
            "O": [ 1203 ]
          }
        },
        "right_SB_LUT4_I2_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1204 ],
            "CO": [ 1202 ],
            "I0": [ 940 ],
            "I1": [ "0" ]
          }
        },
        "right_SB_LUT4_I2_I0_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1205 ],
            "CO": [ 1204 ],
            "I0": [ 943 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1206 ],
            "CO": [ 1205 ],
            "I0": [ 945 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1207 ],
            "CO": [ 1206 ],
            "I0": [ 948 ],
            "I1": [ "0" ]
          }
        },
        "right_SB_LUT4_I2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1208 ],
            "CO": [ 1207 ],
            "I0": [ 950 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1209 ],
            "CO": [ 1208 ],
            "I0": [ 953 ],
            "I1": [ "1" ]
          }
        },
        "right_SB_LUT4_I2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1210 ],
            "CO": [ 1209 ],
            "I0": [ 956 ],
            "I1": [ "0" ]
          }
        },
        "right_SB_LUT4_I2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 960 ],
            "CO": [ 1210 ],
            "I0": [ 959 ],
            "I1": [ "0" ]
          }
        },
        "right_SB_LUT4_I2_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1183 ],
            "CO": [ 935 ],
            "I0": [ "0" ],
            "I1": [ 1181 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 33 ],
            "I1": [ 32 ],
            "I2": [ 1203 ],
            "I3": [ 922 ],
            "O": [ 1211 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1211 ],
            "I2": [ 427 ],
            "I3": [ 920 ],
            "O": [ 1167 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 30 ],
            "I2": [ 29 ],
            "I3": [ 31 ],
            "O": [ 427 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1212 ],
            "I2": [ 1213 ],
            "I3": [ 1214 ],
            "O": [ 1054 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 80 ],
            "I1": [ 924 ],
            "I2": [ 1215 ],
            "I3": [ 81 ],
            "O": [ 1212 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 78 ],
            "I1": [ 124 ],
            "I2": [ 127 ],
            "I3": [ 71 ],
            "O": [ 1215 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1216 ],
            "CO": [ 1213 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1217 ],
            "CO": [ 1216 ],
            "I0": [ "1" ],
            "I1": [ 95 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1218 ],
            "CO": [ 1217 ],
            "I0": [ "0" ],
            "I1": [ 97 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1219 ],
            "CO": [ 1218 ],
            "I0": [ "0" ],
            "I1": [ 99 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1220 ],
            "CO": [ 1219 ],
            "I0": [ "1" ],
            "I1": [ 101 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1221 ],
            "CO": [ 1220 ],
            "I0": [ "0" ],
            "I1": [ 103 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1222 ],
            "CO": [ 1221 ],
            "I0": [ "1" ],
            "I1": [ 105 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1223 ],
            "CO": [ 1222 ],
            "I0": [ "1" ],
            "I1": [ 107 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 478 ],
            "CO": [ 1223 ],
            "I0": [ "0" ],
            "I1": [ 106 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1224 ],
            "CO": [ 1214 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1225 ],
            "CO": [ 1224 ],
            "I0": [ "1" ],
            "I1": [ 95 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1226 ],
            "CO": [ 1225 ],
            "I0": [ "1" ],
            "I1": [ 97 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1227 ],
            "CO": [ 1226 ],
            "I0": [ "0" ],
            "I1": [ 99 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1228 ],
            "CO": [ 1227 ],
            "I0": [ "0" ],
            "I1": [ 101 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1229 ],
            "CO": [ 1228 ],
            "I0": [ "1" ],
            "I1": [ 103 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1230 ],
            "CO": [ 1229 ],
            "I0": [ "0" ],
            "I1": [ 105 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1231 ],
            "CO": [ 1230 ],
            "I0": [ "0" ],
            "I1": [ 107 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 478 ],
            "CO": [ 1231 ],
            "I0": [ "0" ],
            "I1": [ 106 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFE_E": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "paddlevga 244",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 936 ],
            "E": [ 1167 ],
            "Q": [ 1174 ]
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_DFFE_E_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "hdlname": "paddlevga 244",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 939 ],
            "E": [ 1167 ],
            "Q": [ 1175 ]
          }
        },
        "start_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6 ],
            "I3": [ 219 ],
            "O": [ 421 ]
          }
        },
        "start_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 467 ],
            "I2": [ 920 ],
            "I3": [ 465 ],
            "O": [ 399 ]
          }
        },
        "startdisplay_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "hdlname": "startvga 1538",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1232 ],
            "E": [ 1233 ],
            "Q": [ 1201 ],
            "S": [ 1234 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "hdlname": "startvga 1538",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1235 ],
            "E": [ 1233 ],
            "Q": [ 1191 ],
            "S": [ 1234 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1236 ],
            "I1": [ 1237 ],
            "I2": [ 1238 ],
            "I3": [ 1239 ],
            "O": [ 1235 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1240 ],
            "I1": [ 1241 ],
            "I2": [ 1242 ],
            "I3": [ 1243 ],
            "O": [ 1236 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1240 ],
            "I3": [ 1244 ],
            "O": [ 1245 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1245 ],
            "I1": [ 1246 ],
            "I2": [ 1247 ],
            "I3": [ 1248 ],
            "O": [ 1249 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1250 ],
            "CO": [ 1246 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1251 ],
            "CO": [ 1250 ],
            "I0": [ "0" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1252 ],
            "CO": [ 1251 ],
            "I0": [ "1" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1253 ],
            "CO": [ 1252 ],
            "I0": [ "1" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1254 ],
            "CO": [ 1253 ],
            "I0": [ "0" ],
            "I1": [ 60 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1255 ],
            "CO": [ 1254 ],
            "I0": [ "0" ],
            "I1": [ 114 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 118 ],
            "CO": [ 1255 ],
            "I0": [ "0" ],
            "I1": [ 116 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1256 ],
            "CO": [ 1247 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1257 ],
            "CO": [ 1256 ],
            "I0": [ "0" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1258 ],
            "CO": [ 1257 ],
            "I0": [ "1" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1259 ],
            "CO": [ 1258 ],
            "I0": [ "0" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1260 ],
            "CO": [ 1259 ],
            "I0": [ "0" ],
            "I1": [ 60 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1261 ],
            "CO": [ 1260 ],
            "I0": [ "1" ],
            "I1": [ 114 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1262 ],
            "CO": [ 1261 ],
            "I0": [ "0" ],
            "I1": [ 116 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 117 ],
            "CO": [ 1262 ],
            "I0": [ "0" ],
            "I1": [ 118 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1263 ],
            "CO": [ 1248 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1264 ],
            "CO": [ 1263 ],
            "I0": [ "0" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1265 ],
            "CO": [ 1264 ],
            "I0": [ "0" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 60 ],
            "CO": [ 1265 ],
            "I0": [ "1" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1266 ],
            "I1": [ 1267 ],
            "I2": [ 1268 ],
            "I3": [ 1269 ],
            "O": [ 1238 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1270 ],
            "I3": [ 1271 ],
            "O": [ 1239 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 688 ],
            "I1": [ 687 ],
            "I2": [ 130 ],
            "I3": [ 692 ],
            "O": [ 1272 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1273 ],
            "CO": [ 1268 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1274 ],
            "CO": [ 1273 ],
            "I0": [ "0" ],
            "I1": [ 95 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1275 ],
            "CO": [ 1274 ],
            "I0": [ "1" ],
            "I1": [ 97 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1276 ],
            "CO": [ 1275 ],
            "I0": [ "1" ],
            "I1": [ 99 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1277 ],
            "CO": [ 1276 ],
            "I0": [ "0" ],
            "I1": [ 101 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1278 ],
            "CO": [ 1277 ],
            "I0": [ "0" ],
            "I1": [ 103 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1279 ],
            "CO": [ 1278 ],
            "I0": [ "1" ],
            "I1": [ 105 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 106 ],
            "CO": [ 1279 ],
            "I0": [ "1" ],
            "I1": [ 107 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1280 ],
            "I1": [ 1268 ],
            "I2": [ 1281 ],
            "I3": [ 1282 ],
            "O": [ 1283 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1280 ],
            "I3": [ 1281 ],
            "O": [ 1269 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1284 ],
            "I2": [ 1244 ],
            "I3": [ 1285 ],
            "O": [ 1266 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1286 ],
            "I2": [ 1287 ],
            "I3": [ 1288 ],
            "O": [ 1267 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 36 ],
            "I2": [ 753 ],
            "I3": [ 750 ],
            "O": [ 1286 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1289 ],
            "CO": [ 1287 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1290 ],
            "CO": [ 1289 ],
            "I0": [ "0" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1291 ],
            "CO": [ 1290 ],
            "I0": [ "1" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1292 ],
            "CO": [ 1291 ],
            "I0": [ "1" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1293 ],
            "CO": [ 1292 ],
            "I0": [ "0" ],
            "I1": [ 60 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1294 ],
            "CO": [ 1293 ],
            "I0": [ "0" ],
            "I1": [ 114 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1295 ],
            "CO": [ 1294 ],
            "I0": [ "1" ],
            "I1": [ 116 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1296 ],
            "CO": [ 1295 ],
            "I0": [ "0" ],
            "I1": [ 118 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 459 ],
            "CO": [ 1296 ],
            "I0": [ "0" ],
            "I1": [ 117 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1297 ],
            "CO": [ 1288 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1298 ],
            "CO": [ 1297 ],
            "I0": [ "0" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1299 ],
            "CO": [ 1298 ],
            "I0": [ "1" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1300 ],
            "CO": [ 1299 ],
            "I0": [ "1" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1301 ],
            "CO": [ 1300 ],
            "I0": [ "1" ],
            "I1": [ 60 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1302 ],
            "CO": [ 1301 ],
            "I0": [ "1" ],
            "I1": [ 114 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1303 ],
            "CO": [ 1302 ],
            "I0": [ "0" ],
            "I1": [ 116 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1304 ],
            "CO": [ 1303 ],
            "I0": [ "0" ],
            "I1": [ 118 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 459 ],
            "CO": [ 1304 ],
            "I0": [ "0" ],
            "I1": [ 117 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 32 ],
            "I1": [ 89 ],
            "I2": [ 33 ],
            "I3": [ 91 ],
            "O": [ 1284 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1305 ],
            "CO": [ 1285 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1306 ],
            "CO": [ 1305 ],
            "I0": [ "1" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1307 ],
            "CO": [ 1306 ],
            "I0": [ "0" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1308 ],
            "CO": [ 1307 ],
            "I0": [ "0" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1309 ],
            "CO": [ 1308 ],
            "I0": [ "0" ],
            "I1": [ 60 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1310 ],
            "CO": [ 1309 ],
            "I0": [ "1" ],
            "I1": [ 114 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1311 ],
            "CO": [ 1310 ],
            "I0": [ "1" ],
            "I1": [ 116 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 117 ],
            "CO": [ 1311 ],
            "I0": [ "1" ],
            "I1": [ 118 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 75 ],
            "I2": [ 130 ],
            "I3": [ 1106 ],
            "O": [ 1280 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1312 ],
            "CO": [ 1281 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1313 ],
            "CO": [ 1312 ],
            "I0": [ "0" ],
            "I1": [ 95 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1314 ],
            "CO": [ 1313 ],
            "I0": [ "1" ],
            "I1": [ 97 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1315 ],
            "CO": [ 1314 ],
            "I0": [ "1" ],
            "I1": [ 99 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1316 ],
            "CO": [ 1315 ],
            "I0": [ "1" ],
            "I1": [ 101 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1317 ],
            "CO": [ 1316 ],
            "I0": [ "0" ],
            "I1": [ 103 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1318 ],
            "CO": [ 1317 ],
            "I0": [ "0" ],
            "I1": [ 105 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 106 ],
            "CO": [ 1318 ],
            "I0": [ "0" ],
            "I1": [ 107 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1319 ],
            "I3": [ 1282 ],
            "O": [ 1270 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1266 ],
            "I3": [ 1319 ],
            "O": [ 1320 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1320 ],
            "I2": [ 1043 ],
            "I3": [ 1321 ],
            "O": [ 1322 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1323 ],
            "I1": [ 1324 ],
            "I2": [ 1000 ],
            "I3": [ 1032 ],
            "O": [ 1321 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1271 ],
            "I3": [ 1320 ],
            "O": [ 1325 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1045 ],
            "I1": [ 1326 ],
            "I2": [ 1271 ],
            "I3": [ 1320 ],
            "O": [ 1327 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1328 ],
            "I2": [ 1329 ],
            "I3": [ 1330 ],
            "O": [ 1319 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 126 ],
            "I2": [ 1331 ],
            "I3": [ 686 ],
            "O": [ 1328 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 73 ],
            "I1": [ 932 ],
            "I2": [ 130 ],
            "I3": [ 76 ],
            "O": [ 1331 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 80 ],
            "I3": [ 81 ],
            "O": [ 932 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1332 ],
            "CO": [ 1329 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1333 ],
            "CO": [ 1332 ],
            "I0": [ "0" ],
            "I1": [ 95 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1334 ],
            "CO": [ 1333 ],
            "I0": [ "1" ],
            "I1": [ 97 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1335 ],
            "CO": [ 1334 ],
            "I0": [ "0" ],
            "I1": [ 99 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1336 ],
            "CO": [ 1335 ],
            "I0": [ "1" ],
            "I1": [ 101 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1337 ],
            "CO": [ 1336 ],
            "I0": [ "1" ],
            "I1": [ 103 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1338 ],
            "CO": [ 1337 ],
            "I0": [ "0" ],
            "I1": [ 105 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1339 ],
            "CO": [ 1338 ],
            "I0": [ "1" ],
            "I1": [ 107 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 478 ],
            "CO": [ 1339 ],
            "I0": [ "0" ],
            "I1": [ 106 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1340 ],
            "CO": [ 1330 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1341 ],
            "CO": [ 1340 ],
            "I0": [ "0" ],
            "I1": [ 95 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1342 ],
            "CO": [ 1341 ],
            "I0": [ "1" ],
            "I1": [ 97 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1343 ],
            "CO": [ 1342 ],
            "I0": [ "1" ],
            "I1": [ 99 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1344 ],
            "CO": [ 1343 ],
            "I0": [ "0" ],
            "I1": [ 101 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1345 ],
            "CO": [ 1344 ],
            "I0": [ "0" ],
            "I1": [ 103 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1346 ],
            "CO": [ 1345 ],
            "I0": [ "1" ],
            "I1": [ 105 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1347 ],
            "CO": [ 1346 ],
            "I0": [ "0" ],
            "I1": [ 107 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 478 ],
            "CO": [ 1347 ],
            "I0": [ "0" ],
            "I1": [ 106 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1348 ],
            "I1": [ 1349 ],
            "I2": [ 1270 ],
            "I3": [ 1325 ],
            "O": [ 1350 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1267 ],
            "I3": [ 1319 ],
            "O": [ 1271 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1064 ],
            "I1": [ 1063 ],
            "I2": [ 1351 ],
            "I3": [ 1246 ],
            "O": [ 1282 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1352 ],
            "CO": [ 1351 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1353 ],
            "CO": [ 1352 ],
            "I0": [ "0" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1354 ],
            "CO": [ 1353 ],
            "I0": [ "1" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1355 ],
            "CO": [ 1354 ],
            "I0": [ "0" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1356 ],
            "CO": [ 1355 ],
            "I0": [ "0" ],
            "I1": [ 60 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1357 ],
            "CO": [ 1356 ],
            "I0": [ "1" ],
            "I1": [ 114 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 118 ],
            "CO": [ 1357 ],
            "I0": [ "1" ],
            "I1": [ 116 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1270 ],
            "I2": [ 1238 ],
            "I3": [ 1283 ],
            "O": [ 1326 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1358 ],
            "I3": [ 1282 ],
            "O": [ 1050 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1266 ],
            "I2": [ 1267 ],
            "I3": [ 1358 ],
            "O": [ 1044 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1050 ],
            "I3": [ 1283 ],
            "O": [ 1359 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 732 ],
            "I1": [ 729 ],
            "I2": [ 1360 ],
            "I3": [ 1361 ],
            "O": [ 1358 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1362 ],
            "CO": [ 1360 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1363 ],
            "CO": [ 1362 ],
            "I0": [ "0" ],
            "I1": [ 95 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1364 ],
            "CO": [ 1363 ],
            "I0": [ "1" ],
            "I1": [ 97 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1365 ],
            "CO": [ 1364 ],
            "I0": [ "0" ],
            "I1": [ 99 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1366 ],
            "CO": [ 1365 ],
            "I0": [ "0" ],
            "I1": [ 101 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1367 ],
            "CO": [ 1366 ],
            "I0": [ "1" ],
            "I1": [ 103 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 107 ],
            "CO": [ 1367 ],
            "I0": [ "1" ],
            "I1": [ 105 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1368 ],
            "CO": [ 1361 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1369 ],
            "CO": [ 1368 ],
            "I0": [ "0" ],
            "I1": [ 95 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1370 ],
            "CO": [ 1369 ],
            "I0": [ "1" ],
            "I1": [ 97 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1371 ],
            "CO": [ 1370 ],
            "I0": [ "0" ],
            "I1": [ 99 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 103 ],
            "CO": [ 1371 ],
            "I0": [ "1" ],
            "I1": [ 101 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1245 ],
            "I3": [ 1032 ],
            "O": [ 1049 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1372 ],
            "CO": [ 1032 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1373 ],
            "CO": [ 1372 ],
            "I0": [ "1" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1374 ],
            "CO": [ 1373 ],
            "I0": [ "1" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1375 ],
            "CO": [ 1374 ],
            "I0": [ "1" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 114 ],
            "CO": [ 1375 ],
            "I0": [ "1" ],
            "I1": [ 60 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1376 ],
            "I1": [ 1377 ],
            "I2": [ 1378 ],
            "I3": [ 1379 ],
            "O": [ 1048 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1380 ],
            "I1": [ 1020 ],
            "I2": [ 1247 ],
            "I3": [ 1246 ],
            "O": [ 1047 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1381 ],
            "CO": [ 1380 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1382 ],
            "CO": [ 1381 ],
            "I0": [ "0" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1383 ],
            "CO": [ 1382 ],
            "I0": [ "1" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1384 ],
            "CO": [ 1383 ],
            "I0": [ "0" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1385 ],
            "CO": [ 1384 ],
            "I0": [ "1" ],
            "I1": [ 60 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1386 ],
            "CO": [ 1385 ],
            "I0": [ "0" ],
            "I1": [ 114 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1387 ],
            "CO": [ 1386 ],
            "I0": [ "0" ],
            "I1": [ 116 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 117 ],
            "CO": [ 1387 ],
            "I0": [ "1" ],
            "I1": [ 118 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1388 ],
            "I1": [ 688 ],
            "I2": [ 81 ],
            "I3": [ 1389 ],
            "O": [ 1020 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 71 ],
            "I1": [ 80 ],
            "I2": [ 78 ],
            "I3": [ 70 ],
            "O": [ 1388 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1390 ],
            "CO": [ 1389 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1391 ],
            "CO": [ 1390 ],
            "I0": [ "1" ],
            "I1": [ 95 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1392 ],
            "CO": [ 1391 ],
            "I0": [ "0" ],
            "I1": [ 97 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1393 ],
            "CO": [ 1392 ],
            "I0": [ "1" ],
            "I1": [ 99 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1394 ],
            "CO": [ 1393 ],
            "I0": [ "1" ],
            "I1": [ 101 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1395 ],
            "CO": [ 1394 ],
            "I0": [ "1" ],
            "I1": [ 103 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1396 ],
            "CO": [ 1395 ],
            "I0": [ "1" ],
            "I1": [ 105 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1397 ],
            "CO": [ 1396 ],
            "I0": [ "1" ],
            "I1": [ 107 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 478 ],
            "CO": [ 1397 ],
            "I0": [ "0" ],
            "I1": [ 106 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1398 ],
            "I1": [ 1399 ],
            "I2": [ 1247 ],
            "I3": [ 1246 ],
            "O": [ 1046 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1400 ],
            "CO": [ 1398 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1401 ],
            "CO": [ 1400 ],
            "I0": [ "0" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1402 ],
            "CO": [ 1401 ],
            "I0": [ "0" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1403 ],
            "CO": [ 1402 ],
            "I0": [ "1" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1404 ],
            "CO": [ 1403 ],
            "I0": [ "1" ],
            "I1": [ 60 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1405 ],
            "CO": [ 1404 ],
            "I0": [ "1" ],
            "I1": [ 114 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 118 ],
            "CO": [ 1405 ],
            "I0": [ "0" ],
            "I1": [ 116 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 79 ],
            "I1": [ 90 ],
            "I2": [ 85 ],
            "I3": [ 1406 ],
            "O": [ 1399 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1407 ],
            "CO": [ 1406 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1408 ],
            "CO": [ 1407 ],
            "I0": [ "1" ],
            "I1": [ 95 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1409 ],
            "CO": [ 1408 ],
            "I0": [ "0" ],
            "I1": [ 97 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1410 ],
            "CO": [ 1409 ],
            "I0": [ "1" ],
            "I1": [ 99 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1411 ],
            "CO": [ 1410 ],
            "I0": [ "0" ],
            "I1": [ 101 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1412 ],
            "CO": [ 1411 ],
            "I0": [ "1" ],
            "I1": [ 103 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1413 ],
            "CO": [ 1412 ],
            "I0": [ "1" ],
            "I1": [ 105 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 106 ],
            "CO": [ 1413 ],
            "I0": [ "0" ],
            "I1": [ 107 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1414 ],
            "I1": [ 1415 ],
            "I2": [ 1416 ],
            "I3": [ 1417 ],
            "O": [ 1376 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1246 ],
            "I2": [ 1418 ],
            "I3": [ 1419 ],
            "O": [ 1379 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 576 ],
            "CO": [ 1418 ],
            "I0": [ "0" ],
            "I1": [ 558 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 602 ],
            "CO": [ 1419 ],
            "I0": [ "0" ],
            "I1": [ 585 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 126 ],
            "I1": [ 73 ],
            "I2": [ 36 ],
            "I3": [ 125 ],
            "O": [ 1377 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1420 ],
            "I2": [ 1421 ],
            "I3": [ 1422 ],
            "O": [ 1378 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1106 ],
            "I1": [ 1215 ],
            "I2": [ 932 ],
            "I3": [ 1423 ],
            "O": [ 1420 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1424 ],
            "I3": [ 1425 ],
            "O": [ 1423 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1426 ],
            "CO": [ 1424 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1427 ],
            "CO": [ 1426 ],
            "I0": [ "1" ],
            "I1": [ 95 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1428 ],
            "CO": [ 1427 ],
            "I0": [ "0" ],
            "I1": [ 97 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1429 ],
            "CO": [ 1428 ],
            "I0": [ "1" ],
            "I1": [ 99 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1430 ],
            "CO": [ 1429 ],
            "I0": [ "1" ],
            "I1": [ 101 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1431 ],
            "CO": [ 1430 ],
            "I0": [ "1" ],
            "I1": [ 103 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1432 ],
            "CO": [ 1431 ],
            "I0": [ "0" ],
            "I1": [ 105 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1433 ],
            "CO": [ 1432 ],
            "I0": [ "0" ],
            "I1": [ 107 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 478 ],
            "CO": [ 1433 ],
            "I0": [ "1" ],
            "I1": [ 106 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1434 ],
            "CO": [ 1425 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1435 ],
            "CO": [ 1434 ],
            "I0": [ "1" ],
            "I1": [ 95 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1436 ],
            "CO": [ 1435 ],
            "I0": [ "1" ],
            "I1": [ 97 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1437 ],
            "CO": [ 1436 ],
            "I0": [ "0" ],
            "I1": [ 99 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1438 ],
            "CO": [ 1437 ],
            "I0": [ "0" ],
            "I1": [ 101 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1439 ],
            "CO": [ 1438 ],
            "I0": [ "0" ],
            "I1": [ 103 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1440 ],
            "CO": [ 1439 ],
            "I0": [ "0" ],
            "I1": [ 105 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 106 ],
            "CO": [ 1440 ],
            "I0": [ "0" ],
            "I1": [ 107 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 636 ],
            "CO": [ 1421 ],
            "I0": [ "0" ],
            "I1": [ 514 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 663 ],
            "CO": [ 1422 ],
            "I0": [ "0" ],
            "I1": [ 646 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1441 ],
            "I2": [ 1442 ],
            "I3": [ 1443 ],
            "O": [ 1416 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1444 ],
            "I1": [ 1445 ],
            "I2": [ 1446 ],
            "I3": [ 1447 ],
            "O": [ 1415 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 124 ],
            "I1": [ 668 ],
            "I2": [ 76 ],
            "I3": [ 667 ],
            "O": [ 1447 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 78 ],
            "I3": [ 671 ],
            "O": [ 1444 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 71 ],
            "I3": [ 670 ],
            "O": [ 1445 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 675 ],
            "I2": [ 674 ],
            "I3": [ 514 ],
            "O": [ 1446 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1448 ],
            "I1": [ 1449 ],
            "I2": [ 1450 ],
            "I3": [ 1451 ],
            "O": [ 1414 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 673 ],
            "I1": [ 81 ],
            "I2": [ 667 ],
            "I3": [ 76 ],
            "O": [ 1451 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 668 ],
            "I1": [ 124 ],
            "I2": [ 81 ],
            "I3": [ 673 ],
            "O": [ 1450 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 80 ],
            "I3": [ 672 ],
            "O": [ 1449 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 127 ],
            "I3": [ 669 ],
            "O": [ 1448 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 76 ],
            "I1": [ 35 ],
            "I2": [ 1452 ],
            "I3": [ 1453 ],
            "O": [ 1417 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 80 ],
            "I1": [ 1454 ],
            "I2": [ 1455 ],
            "I3": [ 81 ],
            "O": [ 1453 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1456 ],
            "I2": [ 1457 ],
            "I3": [ 646 ],
            "O": [ 1452 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 78 ],
            "I1": [ 1458 ],
            "I2": [ 124 ],
            "I3": [ 1459 ],
            "O": [ 1441 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 71 ],
            "I3": [ 1460 ],
            "O": [ 1443 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 127 ],
            "I3": [ 1461 ],
            "O": [ 1442 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1459 ],
            "O": [ 641 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1461 ],
            "O": [ 643 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1460 ],
            "O": [ 655 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1458 ],
            "O": [ 657 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1454 ],
            "O": [ 659 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1455 ],
            "O": [ 661 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1457 ],
            "O": [ 652 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1456 ],
            "O": [ 653 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1462 ],
            "CO": [ 646 ],
            "I0": [ 31 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 31 ],
            "I2": [ "1" ],
            "I3": [ 1462 ],
            "O": [ 1457 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 30 ],
            "I2": [ "1" ],
            "I3": [ 1463 ],
            "O": [ 1456 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 40 ],
            "I2": [ "0" ],
            "I3": [ 1464 ],
            "O": [ 1459 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 42 ],
            "I2": [ "1" ],
            "I3": [ 1465 ],
            "O": [ 1461 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 32 ],
            "I2": [ "1" ],
            "I3": [ 1466 ],
            "O": [ 1460 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 33 ],
            "I2": [ "1" ],
            "I3": [ 1467 ],
            "O": [ 1458 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 27 ],
            "I2": [ "1" ],
            "I3": [ 1468 ],
            "O": [ 1454 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 26 ],
            "I2": [ "0" ],
            "I3": [ 35 ],
            "O": [ 1455 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1463 ],
            "CO": [ 1462 ],
            "I0": [ 30 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1464 ],
            "CO": [ 1463 ],
            "I0": [ 40 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1465 ],
            "CO": [ 1464 ],
            "I0": [ 42 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1466 ],
            "CO": [ 1465 ],
            "I0": [ 32 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1467 ],
            "CO": [ 1466 ],
            "I0": [ 33 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1468 ],
            "CO": [ 1467 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 35 ],
            "CO": [ 1468 ],
            "I0": [ 26 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1469 ],
            "I3": [ 1324 ],
            "O": [ 1240 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "hdlname": "startvga 1538",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1470 ],
            "E": [ 1471 ],
            "Q": [ 1193 ],
            "S": [ 1272 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1350 ],
            "I3": [ 1472 ],
            "O": [ 1470 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "hdlname": "startvga 1538",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1350 ],
            "E": [ 1471 ],
            "Q": [ 1195 ],
            "S": [ 1272 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "hdlname": "startvga 1538",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1473 ],
            "E": [ 1471 ],
            "Q": [ 1197 ],
            "S": [ 1272 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1326 ],
            "I2": [ 1322 ],
            "I3": [ 1327 ],
            "O": [ 1473 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "hdlname": "startvga 1538",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1327 ],
            "E": [ 1471 ],
            "Q": [ 1200 ],
            "S": [ 1272 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_5_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1474 ],
            "I3": [ 1237 ],
            "O": [ 1471 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1238 ],
            "I2": [ 1475 ],
            "I3": [ 1239 ],
            "O": [ 1232 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1476 ],
            "I1": [ 1477 ],
            "I2": [ 1237 ],
            "I3": [ 1324 ],
            "O": [ 1475 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1478 ],
            "I1": [ 1244 ],
            "I2": [ 1479 ],
            "I3": [ 1469 ],
            "O": [ 1477 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1047 ],
            "I3": [ 1048 ],
            "O": [ 1478 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1480 ],
            "CO": [ 1244 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1481 ],
            "CO": [ 1480 ],
            "I0": [ "0" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1482 ],
            "CO": [ 1481 ],
            "I0": [ "1" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1483 ],
            "CO": [ 1482 ],
            "I0": [ "1" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1484 ],
            "CO": [ 1483 ],
            "I0": [ "1" ],
            "I1": [ 60 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1485 ],
            "CO": [ 1484 ],
            "I0": [ "1" ],
            "I1": [ 114 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1486 ],
            "CO": [ 1485 ],
            "I0": [ "0" ],
            "I1": [ 116 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 117 ],
            "CO": [ 1486 ],
            "I0": [ "1" ],
            "I1": [ 118 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1046 ],
            "I1": [ 1048 ],
            "I2": [ 1244 ],
            "I3": [ 1479 ],
            "O": [ 1241 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1242 ],
            "I2": [ 1052 ],
            "I3": [ 1359 ],
            "O": [ 1348 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1044 ],
            "I3": [ 1238 ],
            "O": [ 1349 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1349 ],
            "I1": [ 1325 ],
            "I2": [ 1243 ],
            "I3": [ 1052 ],
            "O": [ 1472 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1487 ],
            "I1": [ 1488 ],
            "I2": [ 1476 ],
            "I3": [ 1324 ],
            "O": [ 1243 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1000 ],
            "I2": [ 1489 ],
            "I3": [ 1324 ],
            "O": [ 1242 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1490 ],
            "I1": [ 1491 ],
            "I2": [ 1492 ],
            "I3": [ 1323 ],
            "O": [ 1489 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 26 ],
            "I1": [ 465 ],
            "I2": [ 23 ],
            "I3": [ 27 ],
            "O": [ 1490 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1493 ],
            "I2": [ 1494 ],
            "I3": [ 1495 ],
            "O": [ 1323 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 466 ],
            "I2": [ 465 ],
            "I3": [ 982 ],
            "O": [ 1493 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1496 ],
            "CO": [ 1494 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1497 ],
            "CO": [ 1496 ],
            "I0": [ "1" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1498 ],
            "CO": [ 1497 ],
            "I0": [ "1" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1499 ],
            "CO": [ 1498 ],
            "I0": [ "1" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1500 ],
            "CO": [ 1499 ],
            "I0": [ "0" ],
            "I1": [ 60 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 116 ],
            "CO": [ 1500 ],
            "I0": [ "0" ],
            "I1": [ 114 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1501 ],
            "CO": [ 1495 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1502 ],
            "CO": [ 1501 ],
            "I0": [ "1" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1503 ],
            "CO": [ 1502 ],
            "I0": [ "1" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1504 ],
            "CO": [ 1503 ],
            "I0": [ "1" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1505 ],
            "CO": [ 1504 ],
            "I0": [ "1" ],
            "I1": [ 60 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1506 ],
            "CO": [ 1505 ],
            "I0": [ "0" ],
            "I1": [ 114 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1507 ],
            "CO": [ 1506 ],
            "I0": [ "0" ],
            "I1": [ 116 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 117 ],
            "CO": [ 1507 ],
            "I0": [ "1" ],
            "I1": [ 118 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1508 ],
            "CO": [ 1491 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1509 ],
            "CO": [ 1508 ],
            "I0": [ "1" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1510 ],
            "CO": [ 1509 ],
            "I0": [ "1" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1511 ],
            "CO": [ 1510 ],
            "I0": [ "1" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1512 ],
            "CO": [ 1511 ],
            "I0": [ "0" ],
            "I1": [ 60 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1513 ],
            "CO": [ 1512 ],
            "I0": [ "1" ],
            "I1": [ 114 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1514 ],
            "CO": [ 1513 ],
            "I0": [ "0" ],
            "I1": [ 116 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 117 ],
            "CO": [ 1514 ],
            "I0": [ "0" ],
            "I1": [ 118 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1515 ],
            "CO": [ 1492 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1516 ],
            "CO": [ 1515 ],
            "I0": [ "1" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1517 ],
            "CO": [ 1516 ],
            "I0": [ "1" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1518 ],
            "CO": [ 1517 ],
            "I0": [ "1" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1519 ],
            "CO": [ 1518 ],
            "I0": [ "0" ],
            "I1": [ 60 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1520 ],
            "CO": [ 1519 ],
            "I0": [ "1" ],
            "I1": [ 114 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 118 ],
            "CO": [ 1520 ],
            "I0": [ "1" ],
            "I1": [ 116 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1521 ],
            "I1": [ 1522 ],
            "I2": [ 1244 ],
            "I3": [ 1523 ],
            "O": [ 1479 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1524 ],
            "I3": [ 1525 ],
            "O": [ 1523 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1526 ],
            "I1": [ 1527 ],
            "I2": [ 1528 ],
            "I3": [ 1529 ],
            "O": [ 1521 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1530 ],
            "I2": [ 1531 ],
            "I3": [ 1532 ],
            "O": [ 1526 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 78 ],
            "I1": [ 1533 ],
            "I2": [ 1534 ],
            "I3": [ 1535 ],
            "O": [ 1527 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 31 ],
            "I2": [ "1" ],
            "I3": [ 1536 ],
            "O": [ 1537 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 30 ],
            "I2": [ "1" ],
            "I3": [ 1538 ],
            "O": [ 1539 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 40 ],
            "I2": [ "1" ],
            "I3": [ 1540 ],
            "O": [ 1541 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 42 ],
            "I2": [ "0" ],
            "I3": [ 1542 ],
            "O": [ 1543 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 32 ],
            "I2": [ "0" ],
            "I3": [ 1544 ],
            "O": [ 1533 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 33 ],
            "I2": [ "1" ],
            "I3": [ 1545 ],
            "O": [ 1546 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 27 ],
            "I2": [ "1" ],
            "I3": [ 1547 ],
            "O": [ 1548 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 26 ],
            "I2": [ "0" ],
            "I3": [ 1549 ],
            "O": [ 1550 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 35 ],
            "I2": [ "0" ],
            "I3": [ 36 ],
            "O": [ 1551 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1538 ],
            "CO": [ 1536 ],
            "I0": [ 30 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1540 ],
            "CO": [ 1538 ],
            "I0": [ 40 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1542 ],
            "CO": [ 1540 ],
            "I0": [ 42 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1544 ],
            "CO": [ 1542 ],
            "I0": [ 32 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1545 ],
            "CO": [ 1544 ],
            "I0": [ 33 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1547 ],
            "CO": [ 1545 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1549 ],
            "CO": [ 1547 ],
            "I0": [ 26 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 36 ],
            "CO": [ 1549 ],
            "I0": [ 35 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 81 ],
            "I2": [ 1548 ],
            "I3": [ 1552 ],
            "O": [ 1535 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 126 ],
            "I2": [ 36 ],
            "I3": [ 1553 ],
            "O": [ 1534 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1537 ],
            "I2": [ 1554 ],
            "I3": [ 125 ],
            "O": [ 1553 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1541 ],
            "I1": [ 127 ],
            "I2": [ 80 ],
            "I3": [ 1546 ],
            "O": [ 1552 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 127 ],
            "I1": [ 1541 ],
            "I2": [ 124 ],
            "I3": [ 1539 ],
            "O": [ 1531 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1546 ],
            "I1": [ 80 ],
            "I2": [ 71 ],
            "I3": [ 1543 ],
            "O": [ 1530 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 73 ],
            "I1": [ 1551 ],
            "I2": [ 76 ],
            "I3": [ 1550 ],
            "O": [ 1532 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1555 ],
            "CO": [ 1528 ],
            "I0": [ "0" ],
            "I1": [ 1556 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1557 ],
            "CO": [ 1556 ],
            "I0": [ 31 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1558 ],
            "CO": [ 1559 ],
            "I0": [ 124 ],
            "I1": [ 1560 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1561 ],
            "CO": [ 1558 ],
            "I0": [ 127 ],
            "I1": [ 1562 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1563 ],
            "CO": [ 1564 ],
            "I0": [ "0" ],
            "I1": [ 1556 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1565 ],
            "CO": [ 1563 ],
            "I0": [ "0" ],
            "I1": [ 1556 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1566 ],
            "CO": [ 1565 ],
            "I0": [ "0" ],
            "I1": [ 1556 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1559 ],
            "CO": [ 1566 ],
            "I0": [ "0" ],
            "I1": [ 1567 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1568 ],
            "CO": [ 1561 ],
            "I0": [ 71 ],
            "I1": [ 1569 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1570 ],
            "CO": [ 1568 ],
            "I0": [ 78 ],
            "I1": [ 1571 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 665 ],
            "CO": [ 1570 ],
            "I0": [ 80 ],
            "I1": [ 1572 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1573 ],
            "CO": [ 1555 ],
            "I0": [ "0" ],
            "I1": [ 1556 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1574 ],
            "CO": [ 1573 ],
            "I0": [ "0" ],
            "I1": [ 1556 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1575 ],
            "CO": [ 1574 ],
            "I0": [ "0" ],
            "I1": [ 1556 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1576 ],
            "CO": [ 1575 ],
            "I0": [ "0" ],
            "I1": [ 1556 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1564 ],
            "CO": [ 1576 ],
            "I0": [ "0" ],
            "I1": [ 1556 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 31 ],
            "I2": [ "1" ],
            "I3": [ 1557 ],
            "O": [ 1567 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 30 ],
            "I2": [ "1" ],
            "I3": [ 1577 ],
            "O": [ 1560 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 40 ],
            "I2": [ "1" ],
            "I3": [ 1578 ],
            "O": [ 1562 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 42 ],
            "I2": [ "0" ],
            "I3": [ 1579 ],
            "O": [ 1569 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 32 ],
            "I2": [ "1" ],
            "I3": [ 1580 ],
            "O": [ 1571 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 33 ],
            "I2": [ "0" ],
            "I3": [ 27 ],
            "O": [ 1572 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1577 ],
            "CO": [ 1557 ],
            "I0": [ 30 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1578 ],
            "CO": [ 1577 ],
            "I0": [ 40 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1579 ],
            "CO": [ 1578 ],
            "I0": [ 42 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1580 ],
            "CO": [ 1579 ],
            "I0": [ 32 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 27 ],
            "CO": [ 1580 ],
            "I0": [ 33 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1581 ],
            "CO": [ 1529 ],
            "I0": [ "0" ],
            "I1": [ 1554 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1582 ],
            "CO": [ 1583 ],
            "I0": [ 124 ],
            "I1": [ 1584 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1585 ],
            "CO": [ 1582 ],
            "I0": [ 127 ],
            "I1": [ 1586 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1587 ],
            "CO": [ 1588 ],
            "I0": [ "0" ],
            "I1": [ 1554 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1589 ],
            "CO": [ 1587 ],
            "I0": [ "0" ],
            "I1": [ 1554 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1590 ],
            "CO": [ 1589 ],
            "I0": [ "0" ],
            "I1": [ 1554 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1591 ],
            "CO": [ 1590 ],
            "I0": [ "0" ],
            "I1": [ 1554 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1592 ],
            "CO": [ 1591 ],
            "I0": [ "0" ],
            "I1": [ 1554 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1593 ],
            "CO": [ 1592 ],
            "I0": [ "0" ],
            "I1": [ 1554 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1594 ],
            "CO": [ 1593 ],
            "I0": [ "0" ],
            "I1": [ 1554 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1583 ],
            "CO": [ 1594 ],
            "I0": [ "0" ],
            "I1": [ 1595 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1596 ],
            "CO": [ 1585 ],
            "I0": [ 71 ],
            "I1": [ 1597 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1598 ],
            "CO": [ 1596 ],
            "I0": [ 78 ],
            "I1": [ 1599 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1600 ],
            "CO": [ 1598 ],
            "I0": [ 80 ],
            "I1": [ 1601 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1602 ],
            "CO": [ 1600 ],
            "I0": [ 81 ],
            "I1": [ 1603 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1604 ],
            "CO": [ 1602 ],
            "I0": [ 76 ],
            "I1": [ 1605 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1606 ],
            "CO": [ 1604 ],
            "I0": [ 73 ],
            "I1": [ 1607 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 125 ],
            "CO": [ 1606 ],
            "I0": [ 126 ],
            "I1": [ 36 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1588 ],
            "CO": [ 1581 ],
            "I0": [ "0" ],
            "I1": [ 1554 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1536 ],
            "CO": [ 1554 ],
            "I0": [ 31 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1539 ],
            "O": [ 1584 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1541 ],
            "O": [ 1586 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1543 ],
            "O": [ 1597 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1533 ],
            "O": [ 1599 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1546 ],
            "O": [ 1601 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1548 ],
            "O": [ 1603 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1550 ],
            "O": [ 1605 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1551 ],
            "O": [ 1607 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1537 ],
            "O": [ 1595 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1608 ],
            "I1": [ 1609 ],
            "I2": [ 1610 ],
            "I3": [ 1611 ],
            "O": [ 1524 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 78 ],
            "I1": [ 1612 ],
            "I2": [ 71 ],
            "I3": [ 1613 ],
            "O": [ 1609 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000110000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 76 ],
            "I1": [ 80 ],
            "I2": [ 1614 ],
            "I3": [ 26 ],
            "O": [ 1608 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 81 ],
            "I1": [ 27 ],
            "I2": [ 124 ],
            "I3": [ 1615 ],
            "O": [ 1611 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 73 ],
            "I1": [ 35 ],
            "I2": [ 1616 ],
            "I3": [ 1617 ],
            "O": [ 1610 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100110010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 127 ],
            "I1": [ 1618 ],
            "I2": [ 126 ],
            "I3": [ 36 ],
            "O": [ 1617 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 1619 ],
            "I3": [ 1620 ],
            "O": [ 1616 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 55 ],
            "I3": [ 1621 ],
            "O": [ 1619 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 57 ],
            "I3": [ 1622 ],
            "O": [ 1615 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 59 ],
            "I3": [ 1623 ],
            "O": [ 1618 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 61 ],
            "I3": [ 1624 ],
            "O": [ 1613 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 60 ],
            "I3": [ 1625 ],
            "O": [ 1612 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 114 ],
            "I3": [ 116 ],
            "O": [ 1614 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1626 ],
            "CO": [ 1525 ],
            "I0": [ "0" ],
            "I1": [ 1620 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1621 ],
            "CO": [ 1620 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1622 ],
            "CO": [ 1621 ],
            "I0": [ "1" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1623 ],
            "CO": [ 1622 ],
            "I0": [ "1" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1624 ],
            "CO": [ 1623 ],
            "I0": [ "1" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1625 ],
            "CO": [ 1624 ],
            "I0": [ "0" ],
            "I1": [ 60 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 116 ],
            "CO": [ 1625 ],
            "I0": [ "0" ],
            "I1": [ 114 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1627 ],
            "CO": [ 1628 ],
            "I0": [ "0" ],
            "I1": [ 1629 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1630 ],
            "CO": [ 1627 ],
            "I0": [ 124 ],
            "I1": [ 1631 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1632 ],
            "CO": [ 1633 ],
            "I0": [ "0" ],
            "I1": [ 1620 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1634 ],
            "CO": [ 1632 ],
            "I0": [ "0" ],
            "I1": [ 1620 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1635 ],
            "CO": [ 1634 ],
            "I0": [ "0" ],
            "I1": [ 1620 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1628 ],
            "CO": [ 1635 ],
            "I0": [ "0" ],
            "I1": [ 1620 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1636 ],
            "CO": [ 1630 ],
            "I0": [ 127 ],
            "I1": [ 1637 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1638 ],
            "CO": [ 1636 ],
            "I0": [ 71 ],
            "I1": [ 1639 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1640 ],
            "CO": [ 1638 ],
            "I0": [ 78 ],
            "I1": [ 1641 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1642 ],
            "CO": [ 1640 ],
            "I0": [ 80 ],
            "I1": [ 1643 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1644 ],
            "CO": [ 1626 ],
            "I0": [ "0" ],
            "I1": [ 1620 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1645 ],
            "CO": [ 1644 ],
            "I0": [ "0" ],
            "I1": [ 1620 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1646 ],
            "CO": [ 1645 ],
            "I0": [ "0" ],
            "I1": [ 1620 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1633 ],
            "CO": [ 1646 ],
            "I0": [ "0" ],
            "I1": [ 1620 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1647 ],
            "CO": [ 1642 ],
            "I0": [ 81 ],
            "I1": [ 116 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1648 ],
            "CO": [ 1647 ],
            "I0": [ 76 ],
            "I1": [ 26 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1649 ],
            "CO": [ 1648 ],
            "I0": [ 73 ],
            "I1": [ 35 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 1649 ],
            "I0": [ 126 ],
            "I1": [ 36 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1615 ],
            "O": [ 1631 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1618 ],
            "O": [ 1637 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1613 ],
            "O": [ 1639 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1612 ],
            "O": [ 1641 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1614 ],
            "O": [ 1643 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1619 ],
            "O": [ 1629 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 549 ],
            "CO": [ 1522 ],
            "I0": [ "0" ],
            "I1": [ 530 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1650 ],
            "I2": [ 1651 ],
            "I3": [ 1652 ],
            "O": [ 1469 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1653 ],
            "CO": [ 1650 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1654 ],
            "CO": [ 1653 ],
            "I0": [ "1" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1655 ],
            "CO": [ 1654 ],
            "I0": [ "1" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1656 ],
            "CO": [ 1655 ],
            "I0": [ "0" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1657 ],
            "CO": [ 1656 ],
            "I0": [ "0" ],
            "I1": [ 60 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1658 ],
            "CO": [ 1657 ],
            "I0": [ "0" ],
            "I1": [ 114 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 118 ],
            "CO": [ 1658 ],
            "I0": [ "1" ],
            "I1": [ 116 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1650 ],
            "I2": [ 1659 ],
            "I3": [ 1660 ],
            "O": [ 1488 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1661 ],
            "CO": [ 1659 ],
            "I0": [ "0" ],
            "I1": [ 1662 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1663 ],
            "CO": [ 1664 ],
            "I0": [ "0" ],
            "I1": [ 1665 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1666 ],
            "CO": [ 1663 ],
            "I0": [ "0" ],
            "I1": [ 1667 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1668 ],
            "CO": [ 1669 ],
            "I0": [ "0" ],
            "I1": [ 1662 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1670 ],
            "CO": [ 1668 ],
            "I0": [ "0" ],
            "I1": [ 1662 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1671 ],
            "CO": [ 1670 ],
            "I0": [ "0" ],
            "I1": [ 1662 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1672 ],
            "CO": [ 1671 ],
            "I0": [ "0" ],
            "I1": [ 1662 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1673 ],
            "CO": [ 1672 ],
            "I0": [ "0" ],
            "I1": [ 1662 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1664 ],
            "CO": [ 1673 ],
            "I0": [ "0" ],
            "I1": [ 1662 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 1674 ],
            "I0": [ 73 ],
            "I1": [ 36 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1675 ],
            "CO": [ 1666 ],
            "I0": [ 124 ],
            "I1": [ 1676 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1677 ],
            "CO": [ 1675 ],
            "I0": [ 127 ],
            "I1": [ 1678 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1679 ],
            "CO": [ 1677 ],
            "I0": [ 71 ],
            "I1": [ 1680 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1681 ],
            "CO": [ 1679 ],
            "I0": [ 78 ],
            "I1": [ 1682 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1683 ],
            "CO": [ 1681 ],
            "I0": [ 80 ],
            "I1": [ 1684 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1685 ],
            "CO": [ 1683 ],
            "I0": [ 81 ],
            "I1": [ 1686 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1674 ],
            "CO": [ 1685 ],
            "I0": [ 76 ],
            "I1": [ 1687 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1669 ],
            "CO": [ 1661 ],
            "I0": [ "0" ],
            "I1": [ 1662 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1688 ],
            "CO": [ 1662 ],
            "I0": [ 31 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 31 ],
            "I2": [ "1" ],
            "I3": [ 1688 ],
            "O": [ 1665 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 30 ],
            "I2": [ "0" ],
            "I3": [ 1689 ],
            "O": [ 1667 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 40 ],
            "I2": [ "1" ],
            "I3": [ 1690 ],
            "O": [ 1676 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 42 ],
            "I2": [ "0" ],
            "I3": [ 1691 ],
            "O": [ 1678 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 32 ],
            "I2": [ "0" ],
            "I3": [ 1692 ],
            "O": [ 1680 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 33 ],
            "I2": [ "1" ],
            "I3": [ 1693 ],
            "O": [ 1682 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 27 ],
            "I2": [ "1" ],
            "I3": [ 1694 ],
            "O": [ 1684 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 26 ],
            "I2": [ "1" ],
            "I3": [ 1695 ],
            "O": [ 1686 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 35 ],
            "I2": [ "0" ],
            "I3": [ 36 ],
            "O": [ 1687 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1689 ],
            "CO": [ 1688 ],
            "I0": [ 30 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1690 ],
            "CO": [ 1689 ],
            "I0": [ 40 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1691 ],
            "CO": [ 1690 ],
            "I0": [ 42 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1692 ],
            "CO": [ 1691 ],
            "I0": [ 32 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1693 ],
            "CO": [ 1692 ],
            "I0": [ 33 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1694 ],
            "CO": [ 1693 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1695 ],
            "CO": [ 1694 ],
            "I0": [ 26 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 36 ],
            "CO": [ 1695 ],
            "I0": [ 35 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1696 ],
            "CO": [ 1660 ],
            "I0": [ "0" ],
            "I1": [ 1697 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1698 ],
            "CO": [ 1697 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1699 ],
            "CO": [ 1700 ],
            "I0": [ "0" ],
            "I1": [ 1701 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1702 ],
            "CO": [ 1699 ],
            "I0": [ "0" ],
            "I1": [ 1703 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1704 ],
            "CO": [ 1705 ],
            "I0": [ "0" ],
            "I1": [ 1697 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1700 ],
            "CO": [ 1704 ],
            "I0": [ "0" ],
            "I1": [ 1697 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1706 ],
            "CO": [ 1702 ],
            "I0": [ 124 ],
            "I1": [ 1707 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1708 ],
            "CO": [ 1706 ],
            "I0": [ 127 ],
            "I1": [ 1709 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1710 ],
            "CO": [ 1708 ],
            "I0": [ 71 ],
            "I1": [ 1711 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1712 ],
            "CO": [ 1696 ],
            "I0": [ "0" ],
            "I1": [ 1697 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1713 ],
            "CO": [ 1712 ],
            "I0": [ "0" ],
            "I1": [ 1697 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1714 ],
            "CO": [ 1713 ],
            "I0": [ "0" ],
            "I1": [ 1697 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1715 ],
            "CO": [ 1714 ],
            "I0": [ "0" ],
            "I1": [ 1697 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1705 ],
            "CO": [ 1715 ],
            "I0": [ "0" ],
            "I1": [ 1697 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1716 ],
            "CO": [ 1710 ],
            "I0": [ 78 ],
            "I1": [ 114 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1717 ],
            "CO": [ 1716 ],
            "I0": [ 80 ],
            "I1": [ 27 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1718 ],
            "CO": [ 1717 ],
            "I0": [ 81 ],
            "I1": [ 26 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1719 ],
            "CO": [ 1718 ],
            "I0": [ 76 ],
            "I1": [ 35 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 1719 ],
            "I0": [ 73 ],
            "I1": [ 36 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 55 ],
            "I3": [ 1698 ],
            "O": [ 1701 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 57 ],
            "I3": [ 1720 ],
            "O": [ 1703 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 59 ],
            "I3": [ 1721 ],
            "O": [ 1707 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 61 ],
            "I3": [ 1722 ],
            "O": [ 1709 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 60 ],
            "I3": [ 114 ],
            "O": [ 1711 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1720 ],
            "CO": [ 1698 ],
            "I0": [ "1" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1721 ],
            "CO": [ 1720 ],
            "I0": [ "1" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1722 ],
            "CO": [ 1721 ],
            "I0": [ "1" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 114 ],
            "CO": [ 1722 ],
            "I0": [ "1" ],
            "I1": [ 60 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1723 ],
            "CO": [ 1651 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1724 ],
            "CO": [ 1723 ],
            "I0": [ "1" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1725 ],
            "CO": [ 1724 ],
            "I0": [ "0" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1726 ],
            "CO": [ 1725 ],
            "I0": [ "1" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1727 ],
            "CO": [ 1726 ],
            "I0": [ "0" ],
            "I1": [ 60 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1728 ],
            "CO": [ 1727 ],
            "I0": [ "1" ],
            "I1": [ 114 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1729 ],
            "CO": [ 1728 ],
            "I0": [ "1" ],
            "I1": [ 116 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 117 ],
            "CO": [ 1729 ],
            "I0": [ "0" ],
            "I1": [ 118 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1730 ],
            "I1": [ 1020 ],
            "I2": [ 1651 ],
            "I3": [ 1650 ],
            "O": [ 1476 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1731 ],
            "I1": [ 1732 ],
            "I2": [ 1000 ],
            "I3": [ 1733 ],
            "O": [ 1730 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1734 ],
            "CO": [ 1731 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1735 ],
            "CO": [ 1734 ],
            "I0": [ "1" ],
            "I1": [ 95 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1736 ],
            "CO": [ 1735 ],
            "I0": [ "0" ],
            "I1": [ 97 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1737 ],
            "CO": [ 1736 ],
            "I0": [ "1" ],
            "I1": [ 99 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1738 ],
            "CO": [ 1737 ],
            "I0": [ "0" ],
            "I1": [ 101 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1739 ],
            "CO": [ 1738 ],
            "I0": [ "1" ],
            "I1": [ 103 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1740 ],
            "CO": [ 1739 ],
            "I0": [ "1" ],
            "I1": [ 105 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1741 ],
            "CO": [ 1740 ],
            "I0": [ "1" ],
            "I1": [ 107 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 478 ],
            "CO": [ 1741 ],
            "I0": [ "1" ],
            "I1": [ 106 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1742 ],
            "CO": [ 1732 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1743 ],
            "CO": [ 1742 ],
            "I0": [ "1" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1744 ],
            "CO": [ 1743 ],
            "I0": [ "0" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1745 ],
            "CO": [ 1744 ],
            "I0": [ "1" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1746 ],
            "CO": [ 1745 ],
            "I0": [ "1" ],
            "I1": [ 60 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1747 ],
            "CO": [ 1746 ],
            "I0": [ "1" ],
            "I1": [ 114 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1748 ],
            "CO": [ 1747 ],
            "I0": [ "1" ],
            "I1": [ 116 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1749 ],
            "CO": [ 1748 ],
            "I0": [ "1" ],
            "I1": [ 118 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 459 ],
            "CO": [ 1749 ],
            "I0": [ "0" ],
            "I1": [ 117 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1750 ],
            "CO": [ 1733 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1751 ],
            "CO": [ 1750 ],
            "I0": [ "1" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1752 ],
            "CO": [ 1751 ],
            "I0": [ "0" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1753 ],
            "CO": [ 1752 ],
            "I0": [ "1" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1754 ],
            "CO": [ 1753 ],
            "I0": [ "1" ],
            "I1": [ 60 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1755 ],
            "CO": [ 1754 ],
            "I0": [ "0" ],
            "I1": [ 114 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1756 ],
            "CO": [ 1755 ],
            "I0": [ "1" ],
            "I1": [ 116 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 117 ],
            "CO": [ 1756 ],
            "I0": [ "1" ],
            "I1": [ 118 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1757 ],
            "I1": [ 1758 ],
            "I2": [ 1759 ],
            "I3": [ 1760 ],
            "O": [ 1487 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 76 ],
            "I2": [ 1761 ],
            "I3": [ 1762 ],
            "O": [ 1758 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 126 ],
            "I1": [ 73 ],
            "I2": [ 36 ],
            "I3": [ 125 ],
            "O": [ 1759 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1420 ],
            "I2": [ 1763 ],
            "I3": [ 1764 ],
            "O": [ 1760 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1765 ],
            "CO": [ 1763 ],
            "I0": [ "0" ],
            "I1": [ 1766 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1767 ],
            "CO": [ 1768 ],
            "I0": [ 124 ],
            "I1": [ 1769 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1770 ],
            "CO": [ 1767 ],
            "I0": [ 127 ],
            "I1": [ 1771 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1772 ],
            "CO": [ 1773 ],
            "I0": [ "0" ],
            "I1": [ 1766 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1774 ],
            "CO": [ 1772 ],
            "I0": [ "0" ],
            "I1": [ 1766 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1775 ],
            "CO": [ 1774 ],
            "I0": [ "0" ],
            "I1": [ 1766 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1776 ],
            "CO": [ 1775 ],
            "I0": [ "0" ],
            "I1": [ 1766 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1777 ],
            "CO": [ 1776 ],
            "I0": [ "0" ],
            "I1": [ 1766 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1778 ],
            "CO": [ 1777 ],
            "I0": [ "0" ],
            "I1": [ 1766 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1779 ],
            "CO": [ 1778 ],
            "I0": [ "0" ],
            "I1": [ 1780 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1768 ],
            "CO": [ 1779 ],
            "I0": [ "0" ],
            "I1": [ 1781 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1782 ],
            "CO": [ 1770 ],
            "I0": [ 71 ],
            "I1": [ 1783 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1784 ],
            "CO": [ 1782 ],
            "I0": [ 78 ],
            "I1": [ 1785 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1786 ],
            "CO": [ 1784 ],
            "I0": [ 80 ],
            "I1": [ 1787 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1788 ],
            "CO": [ 1786 ],
            "I0": [ 81 ],
            "I1": [ 1789 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1790 ],
            "CO": [ 1788 ],
            "I0": [ 76 ],
            "I1": [ 1791 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1792 ],
            "CO": [ 1790 ],
            "I0": [ 73 ],
            "I1": [ 36 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 125 ],
            "CO": [ 1792 ],
            "I0": [ 126 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1773 ],
            "CO": [ 1765 ],
            "I0": [ "0" ],
            "I1": [ 1766 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1793 ],
            "CO": [ 1766 ],
            "I0": [ 31 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1794 ],
            "O": [ 1769 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1795 ],
            "O": [ 1771 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1796 ],
            "O": [ 1783 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1797 ],
            "O": [ 1785 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1798 ],
            "O": [ 1787 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1799 ],
            "O": [ 1789 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1761 ],
            "O": [ 1791 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1800 ],
            "O": [ 1780 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1801 ],
            "O": [ 1781 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1802 ],
            "CO": [ 1764 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1803 ],
            "CO": [ 1804 ],
            "I0": [ 124 ],
            "I1": [ 40 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1805 ],
            "CO": [ 1803 ],
            "I0": [ 127 ],
            "I1": [ 42 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1806 ],
            "CO": [ 1807 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1808 ],
            "CO": [ 1806 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1809 ],
            "CO": [ 1808 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1810 ],
            "CO": [ 1809 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1811 ],
            "CO": [ 1810 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1812 ],
            "CO": [ 1811 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1813 ],
            "CO": [ 1812 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1804 ],
            "CO": [ 1813 ],
            "I0": [ "0" ],
            "I1": [ 30 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1814 ],
            "CO": [ 1805 ],
            "I0": [ 71 ],
            "I1": [ 32 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1815 ],
            "CO": [ 1814 ],
            "I0": [ 78 ],
            "I1": [ 33 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1816 ],
            "CO": [ 1815 ],
            "I0": [ 80 ],
            "I1": [ 27 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1817 ],
            "CO": [ 1816 ],
            "I0": [ 81 ],
            "I1": [ 26 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1818 ],
            "CO": [ 1817 ],
            "I0": [ 76 ],
            "I1": [ 35 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1819 ],
            "CO": [ 1818 ],
            "I0": [ 73 ],
            "I1": [ 36 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 125 ],
            "CO": [ 1819 ],
            "I0": [ 126 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1807 ],
            "CO": [ 1802 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1820 ],
            "I3": [ 1821 ],
            "O": [ 1757 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 127 ],
            "I2": [ 42 ],
            "I3": [ 124 ],
            "O": [ 1821 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 80 ],
            "I1": [ 27 ],
            "I2": [ 1822 ],
            "I3": [ 1823 ],
            "O": [ 1820 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 76 ],
            "I1": [ 71 ],
            "I2": [ 32 ],
            "I3": [ 35 ],
            "O": [ 1823 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 31 ],
            "I2": [ 30 ],
            "I3": [ 1824 ],
            "O": [ 1822 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 33 ],
            "I1": [ 81 ],
            "I2": [ 26 ],
            "I3": [ 78 ],
            "O": [ 1824 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 31 ],
            "I2": [ "1" ],
            "I3": [ 1793 ],
            "O": [ 1800 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 30 ],
            "I2": [ "0" ],
            "I3": [ 1825 ],
            "O": [ 1801 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 40 ],
            "I2": [ "1" ],
            "I3": [ 1826 ],
            "O": [ 1794 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 42 ],
            "I2": [ "0" ],
            "I3": [ 1827 ],
            "O": [ 1795 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 32 ],
            "I2": [ "1" ],
            "I3": [ 1828 ],
            "O": [ 1796 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 33 ],
            "I2": [ "0" ],
            "I3": [ 1829 ],
            "O": [ 1797 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 27 ],
            "I2": [ "1" ],
            "I3": [ 1830 ],
            "O": [ 1798 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 26 ],
            "I2": [ "1" ],
            "I3": [ 1831 ],
            "O": [ 1799 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 35 ],
            "I2": [ "0" ],
            "I3": [ 36 ],
            "O": [ 1761 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1825 ],
            "CO": [ 1793 ],
            "I0": [ 30 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1826 ],
            "CO": [ 1825 ],
            "I0": [ 40 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1827 ],
            "CO": [ 1826 ],
            "I0": [ 42 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1828 ],
            "CO": [ 1827 ],
            "I0": [ 32 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1829 ],
            "CO": [ 1828 ],
            "I0": [ 33 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1830 ],
            "CO": [ 1829 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1831 ],
            "CO": [ 1830 ],
            "I0": [ 26 ],
            "I1": [ "1" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 36 ],
            "CO": [ 1831 ],
            "I0": [ 35 ],
            "I1": [ "0" ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1832 ],
            "I1": [ 1833 ],
            "I2": [ 1834 ],
            "I3": [ 1835 ],
            "O": [ 1762 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 127 ],
            "I1": [ 1795 ],
            "I2": [ 124 ],
            "I3": [ 1794 ],
            "O": [ 1833 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 78 ],
            "I1": [ 1797 ],
            "I2": [ 71 ],
            "I3": [ 1796 ],
            "O": [ 1832 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 80 ],
            "I1": [ 1798 ],
            "I2": [ 1799 ],
            "I3": [ 81 ],
            "O": [ 1835 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1801 ],
            "I2": [ 1800 ],
            "I3": [ 1766 ],
            "O": [ 1834 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1836 ],
            "CO": [ 1652 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1837 ],
            "CO": [ 1836 ],
            "I0": [ "1" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1838 ],
            "CO": [ 1837 ],
            "I0": [ "0" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1839 ],
            "CO": [ 1838 ],
            "I0": [ "0" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1840 ],
            "CO": [ 1839 ],
            "I0": [ "1" ],
            "I1": [ 60 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 116 ],
            "CO": [ 1840 ],
            "I0": [ "0" ],
            "I1": [ 114 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1841 ],
            "CO": [ 1324 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1842 ],
            "CO": [ 1841 ],
            "I0": [ "1" ],
            "I1": [ 57 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1843 ],
            "CO": [ 1842 ],
            "I0": [ "1" ],
            "I1": [ 59 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1844 ],
            "CO": [ 1843 ],
            "I0": [ "0" ],
            "I1": [ 61 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1845 ],
            "CO": [ 1844 ],
            "I0": [ "1" ],
            "I1": [ 60 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1846 ],
            "CO": [ 1845 ],
            "I0": [ "1" ],
            "I1": [ 114 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1847 ],
            "CO": [ 1846 ],
            "I0": [ "1" ],
            "I1": [ 116 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 117 ],
            "CO": [ 1847 ],
            "I0": [ "1" ],
            "I1": [ 118 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1474 ],
            "I3": [ 1237 ],
            "O": [ 1233 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1044 ],
            "I2": [ 1359 ],
            "I3": [ 1052 ],
            "O": [ 1237 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1238 ],
            "I1": [ 1272 ],
            "I2": [ 1249 ],
            "I3": [ 1239 ],
            "O": [ 1474 ]
          }
        },
        "startdisplay_SB_DFFESS_Q_S_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1320 ],
            "I3": [ 1272 ],
            "O": [ 1234 ]
          }
        },
        "valid1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "hdlname": "vga1 189",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1848 ],
            "Q": [ 1849 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1850 ],
            "I2": [ 1851 ],
            "I3": [ 1852 ],
            "O": [ 1848 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 75 ],
            "I2": [ 70 ],
            "I3": [ 924 ],
            "O": [ 1850 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 73 ],
            "I1": [ 76 ],
            "I2": [ 126 ],
            "I3": [ 125 ],
            "O": [ 1106 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 81 ],
            "I2": [ 80 ],
            "I3": [ 686 ],
            "O": [ 75 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 124 ],
            "I3": [ 127 ],
            "O": [ 70 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1853 ],
            "CO": [ 1851 ],
            "I0": [ 31 ],
            "I1": [ "0" ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 40 ],
            "CO": [ 1853 ],
            "I0": [ 30 ],
            "I1": [ "1" ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1854 ],
            "CO": [ 1852 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1855 ],
            "CO": [ 1854 ],
            "I0": [ "1" ],
            "I1": [ 95 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1856 ],
            "CO": [ 1855 ],
            "I0": [ "1" ],
            "I1": [ 97 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1857 ],
            "CO": [ 1856 ],
            "I0": [ "1" ],
            "I1": [ 99 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1858 ],
            "CO": [ 1857 ],
            "I0": [ "1" ],
            "I1": [ 101 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1859 ],
            "CO": [ 1858 ],
            "I0": [ "0" ],
            "I1": [ 103 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1860 ],
            "CO": [ 1859 ],
            "I0": [ "0" ],
            "I1": [ 105 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1861 ],
            "CO": [ 1860 ],
            "I0": [ "0" ],
            "I1": [ 107 ]
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 478 ],
            "CO": [ 1861 ],
            "I0": [ "0" ],
            "I1": [ 106 ]
          }
        },
        "valid1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1849 ],
            "O": [ 1189 ]
          }
        },
        "vga1.pll1.dut1": {
          "hide_name": 0,
          "type": "SB_PLL40_CORE",
          "parameters": {
            "DIVF": "1000010",
            "DIVQ": "101",
            "DIVR": "0000",
            "FEEDBACK_PATH": "SIMPLE",
            "FILTER_RANGE": "001"
          },
          "attributes": {
            "hdlname": "vga1 pll1 dut1"
          },
          "port_directions": {
            "BYPASS": "input",
            "LOCK": "output",
            "PLLOUTGLOBAL": "output",
            "REFERENCECLK": "input",
            "RESETB": "input"
          },
          "connections": {
            "BYPASS": [ "0" ],
            "LOCK": [ 8 ],
            "PLLOUTGLOBAL": [ 7 ],
            "REFERENCECLK": [ 2 ],
            "RESETB": [ "1" ]
          }
        }
      },
      "netnames": {
        "HSYNC1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "HSYNC1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 19, 20, 21 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 23, 25, 26, 27 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 28, 53 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 33, 32, 34, 24 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 26, 44, 43, 41, 39, 38, 37, 20 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 26, 44, 43, 41, 39, 38, 37 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 36, 52, 51, 50, 49, 48, 47, 46, 45, 21 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 36, 52, 51, 50, 49, 48, 47, 46, 45 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "HSYNC1_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
          }
        },
        "HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 60, 58, 56, 54, 53 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 60, 58, 56, 54 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 60, 61, 59, 57, 55 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 40, 274, 63 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "VSYNC1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
          }
        },
        "VSYNC1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 73, 74, 75, 76 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 71, 77, 78, 74 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 79, 90, 85, 1406 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 32, 89, 33, 91 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 106, 104, 102, 100, 98, 96, 94, 92, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 106, 104, 102, 100, 98, 96, 94, 92 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 117, 115, 113, 112, 111, 110, 109, 108, 83 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 117, 115, 113, 112, 111, 110, 109, 108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 105, 123, 122, 121, 120, 119, 84 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 105, 123, 122, 121, 120, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 126, 128, 125, 129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 71, 129, 130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 63, 274, 131, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 106, 138, 137, 136, 135, 134, 133, 132, 72 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 106, 138, 137, 136, 135, 134, 133, 132 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 107, 144, 143, 142, 141, 140, 139, 67 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 107, 144, 143, 142, 141, 140, 139 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "VSYNC1_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
          }
        },
        "ball_display": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
          }
        },
        "ball_display_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 148, 149, 150 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ "1", 198, 178, 154, 173, 170, 167, 164, 161, 158 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:31.22-31.23"
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 177, 175, 172, 169, 166, 163, 160, 157 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 76, 154, 125, 155 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 125, 197, 195, 193, 191, 189, 187, 185, 183, 179 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 125, 197, 195, 193, 191, 189, 187, 185, 183 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ "1", 251, 262, 260, 258, 256, 254, 252, 199, 180 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 36, 275, 286, 284, 282, 280, 278, 276, 201, 181 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 125, 217, 215, 213, 211, 209, 207, 205, 203, 182 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 125, 217, 215, 213, 211, 209, 207, 205, 203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 177, 218, 216, 214, 212, 210, 208, 206, 204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "ball_display_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 151, 152, 153 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ball_display_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
          }
        },
        "ballvga.ballx": {
          "hide_name": 0,
          "bits": [ "0", 248, 244, 240, 236, 232, 269, 227, 266, 225 ],
          "attributes": {
            "hdlname": "ballvga ballx"
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 247, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "1 2 3 4 5 6 7 8"
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ "1", "1", 251, 262, 260, 258, 256, 254, 252, 199 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "1", 247, 264, 263, 261, 259, 257, 255, 253, 200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:29.22-29.23"
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 248, 273, 272, 271, 270, 268, 267, 265 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 26, 116, 33, 32, 42, 40, 57, 31 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.23-33.24"
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "1", 59, 62 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I0_I1": {
          "hide_name": 0,
          "bits": [ 117, 118, 116, 114, 60, 61, 59, 57, 55 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "1", 36, 275, 286, 284, 282, 280, 278, 276, 201 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 247, 244, 287, 285, 283, 281, 279, 277, 202 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_6_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 244, 293, 292, 291, 290, 289, 288 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
          }
        },
        "ballvga.ballx_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 248, 301, 300, 299, 298, 297, 296, 295 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.ballx_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 247, 250, 308, 307, 306, 303, 312, 302, 305 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 248, 250, 240, 236, 232, 269, 312, 302, 225 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.23-33.24"
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "1", 247, 249, 315, 314, 313, 311, 309, 310 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.ballx_SB_LUT4_O_I3_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
          }
        },
        "ballvga.bally": {
          "hide_name": 0,
          "bits": [ "0", 177, 176, 174, 171, 168, 165, 162, 159, 156 ],
          "attributes": {
            "hdlname": "ballvga bally"
          }
        },
        "ballvga.bally_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
          }
        },
        "ballvga.bally_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 324 ],
          "attributes": {
          }
        },
        "ballvga.bally_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
          }
        },
        "ballvga.bally_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ "0", 198, 176, 196, 194, 192, 190, 188, 186, 184 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "ballvga.bally_SB_DFFESR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 176, 335, 334, 333, 332, 331, 330 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
          }
        },
        "ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 177, 343, 342, 341, 340, 339, 338, 337 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.changex": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "ballvga changex"
          }
        },
        "ballvga.changey": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
            "hdlname": "ballvga changey"
          }
        },
        "ballvga.changey_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
          }
        },
        "ballvga.changey_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 351, 352, 349 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ballvga.changey_SB_LUT4_I3_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 354, 355, 347, 346 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ballvga.changey_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 364, 363, 362, 361, 360, 358, 356, 352 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "ballvga.changey_SB_LUT4_I3_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 364, 363, 362, 361, 360, 358, 356 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "ballvga clk"
          }
        },
        "ballvga.dirx": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
            "hdlname": "ballvga dirx"
          }
        },
        "ballvga.dirx_SB_DFF_D_Q": {
          "hide_name": 0,
          "bits": [ 317, 318, 230 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 247, 245, 241, 237, 233, 368, 228, 317, 294 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 248, 376, 375, 374, 373, 372, 371, 370 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 247, 246, 242, 238, 234, 369, 229, 318, 1870 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "8"
          }
        },
        "ballvga.dirx_SB_DFF_D_Q_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
          }
        },
        "ballvga.diry": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "hdlname": "ballvga diry"
          }
        },
        "ballvga.diry_SB_DFF_D_Q": {
          "hide_name": 0,
          "bits": [ 379, 380, 323 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_2_O": {
          "hide_name": 0,
          "bits": [ 387 ],
          "attributes": {
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_3_O": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 198, 328, 325, 388, 385, 382, 379, 321, 336 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 177, 397, 396, 395, 394, 393, 392, 391 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 198, 329, 326, 389, 386, 383, 380, 322, 1871 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "8"
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
          }
        },
        "ballvga.diry_SB_DFF_D_Q_SB_LUT4_I3_O_SB_DFFESR_D_Q": {
          "hide_name": 0,
          "bits": [ 364, 365, 347, 346, 345, 344, 359, 357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "ballvga.display": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "hdlname": "ballvga display"
          }
        },
        "ballvga.invertx": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
            "hdlname": "ballvga invertx"
          }
        },
        "ballvga.invertx_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
          }
        },
        "ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 400, 401, 402 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 303, 403, 404, 302 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 248, 411, 410, 409, 408, 407, 406, 405, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 248, 411, 410, 409, 408, 407, 406, 405 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.invertx_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 247, 249, 315, 314, 313, 311, 309, 310, 402 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "ballvga.inverty": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "hdlname": "ballvga inverty"
          }
        },
        "ballvga.inverty_SB_DFFESS_Q_D": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
          }
        },
        "ballvga.inverty_SB_DFFESS_Q_S": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
          }
        },
        "ballvga.lives": {
          "hide_name": 0,
          "bits": [ 1872, 1873 ],
          "attributes": {
            "hdlname": "ballvga lives",
            "unused_bits": "0 1"
          }
        },
        "ballvga.next_velocity": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "hdlname": "ballvga next_velocity"
          }
        },
        "ballvga.nextlife": {
          "hide_name": 0,
          "bits": [ 416, "x" ],
          "attributes": {
            "hdlname": "ballvga nextlife"
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_D": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q": {
          "hide_name": 0,
          "bits": [ 1872, 419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:270.23-270.24",
            "unused_bits": "0 "
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0": {
          "hide_name": 0,
          "bits": [ 422, 419, 423, 424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 36, 426, 35, 427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 26, 433, 432, 431, 430, 429, 428, 423 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 26, 433, 432, 431, 430, 429, 428 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 35, 440, 439, 438, 437, 436, 435, 434, 424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_DFFESR_D_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 35, 440, 439, 438, 437, 436, 435, 434 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 364, 446, 445, 444, 443, 442, 441, 413 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "ballvga.nextlife_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 364, 446, 445, 444, 443, 442, 441 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_E": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q": {
          "hide_name": 0,
          "bits": [ 414, 1874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:270.26-270.27",
            "unused_bits": "1 "
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 459, 458, 457, 456, 455, 454, 453, 452, 451, 448 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 459, 458, 457, 456, 455, 454, 453, 452, 451 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 27, 464, 463, 462, 461, 460, 449 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I0_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 27, 464, 463, 462, 461, 460 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 219, 467, 920, 465 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ballvga.nextlife_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_LUT4_I2_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 33, 466, 24, 32 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "ballvga.start": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "ballvga start"
          }
        },
        "ballvga.velocity": {
          "hide_name": 0,
          "bits": [ "0", "1", "0" ],
          "attributes": {
            "hdlname": "ballvga velocity"
          }
        },
        "ballvga.vga_col": {
          "hide_name": 0,
          "bits": [ 125, 126, 73, 76, 81, 80, 78, 71, 127, 124 ],
          "attributes": {
            "hdlname": "ballvga vga_col"
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 478, 106, 107, 105, 103, 101, 99, 97, 95, 93 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 478, 477, 476, 475, 474, 473, 472, 471, 470, 468 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 125, 486, 485, 484, 483, 482, 481, 480, 479 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.vga_row": {
          "hide_name": 0,
          "bits": [ 36, 35, 26, 27, 33, 32, 42, 40, 30, 31 ],
          "attributes": {
            "hdlname": "ballvga vga_row"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 459, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "1 2 3 4 5 6 7 8 9"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO": {
          "hide_name": 0,
          "bits": [ "1", 459, 497, 504, 503, 502, 501, 500, 498, 499, 558 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO": {
          "hide_name": 0,
          "bits": [ "1", 459, 505, 512, 511, 510, 509, 508, 506, 507, 530 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ "1", 459, 496, 520, 519, 518, 517, 516, 515, 513, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1_CO": {
          "hide_name": 0,
          "bits": [ "1", 522, 546, 544, 542, 540, 538, 536, 526, 523, 524, 535, 534, 533, 532, 531, 528, 529, 549 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2_CO": {
          "hide_name": 0,
          "bits": [ "1", 550, 573, 571, 569, 567, 565, 563, 554, 551, 552, 562, 561, 560, 559, 556, 557, 576 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO": {
          "hide_name": 0,
          "bits": [ "1", 577, 600, 598, 596, 594, 592, 590, 581, 578, 579, 589, 588, 587, 586, 583, 584, 602 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 459, 35, 601, 599, 597, 595, 593, 591, 582, 580, 585, 585, 585, 585, 585, 585, 585, 585 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 35, 609, 608, 607, 606, 605, 604, 603, 585 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO": {
          "hide_name": 0,
          "bits": [ "1", 125, 610, 611, 632, 630, 628, 626, 615, 612, 613, 623, 622, 621, 620, 619, 617, 618, 635, 636 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", "1", 459, 634, 633, 631, 629, 627, 616, 614, 625, 624, 514, 514, 514, 514, 514, 514, 514, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_5_CO": {
          "hide_name": 0,
          "bits": [ "1", 125, 637, 638, 660, 658, 656, 654, 642, 639, 640, 651, 650, 649, 648, 647, 644, 645, 662, 663 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "1", 125, 521, 666, 664, 665, 1570, 1568, 1561, 1558, 1559, 1566, 1565, 1563, 1564, 1576, 1575, 1574, 1573, 1555 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 459, 575, 574, 572, 570, 568, 566, 564, 555, 553, 558, 558, 558, 558, 558, 558, 558, 558 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O": {
          "hide_name": 0,
          "bits": [ 459, 548, 547, 545, 543, 541, 539, 537, 527, 525, 530, 530, 530, 530, 530, 530, 530, 530, 530 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "1", "0", 36, 667, 673, 672, 671, 670, 669, 668, 675, 674, 1884, 1884, 1884, 1884, 1884, 1884, 1884, 1884 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:31.22-31.23",
            "unused_bits": "12 13 14 15 16 17 18 19"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 36, 35, 118, 116, 33, 60, 61, 40, 57, 31 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.23-33.24"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 459, 495, 494, 493, 492, 491, 490, 489, 488, 487 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 36, 683, 682, 681, 680, 679, 678, 677, 676 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ballvga:39": {
          "hide_name": 0,
          "bits": [ 1872, 1873 ],
          "attributes": {
            "unused_bits": "0 1"
          }
        },
        "ballvga:40": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
          }
        },
        "brick_display": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
          }
        },
        "brick_display_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 685 ],
          "attributes": {
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 81, 80, 686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 688, 687, 130, 692 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 689, 86, 690, 691 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 478, 704, 703, 702, 701, 700, 699, 698, 697, 693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 478, 704, 703, 702, 701, 700, 699, 698, 697 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 459, 712, 711, 710, 709, 708, 707, 706, 705, 694 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 459, 712, 711, 710, 709, 708, 707, 706, 705 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 478, 720, 719, 718, 717, 716, 715, 714, 713, 695 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 478, 720, 719, 718, 717, 716, 715, 714, 713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 459, 728, 727, 726, 725, 724, 723, 722, 721, 696 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 459, 728, 727, 726, 725, 724, 723, 722, 721 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 78, 71, 130, 80 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 63, 274, 730, 86 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 732, 729, 1360, 1361 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 81, 80, 731 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.567.A": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "brickvga.567.Y_B": {
          "hide_name": 0,
          "bits": [ 684 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "brickvga.567.Y_B_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 733, 734, 735 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.brick0": {
          "hide_name": 0,
          "bits": [ 755, 1885, 752, 1886, 757, 1887, 749, 1888, 747, 1889 ],
          "attributes": {
            "hdlname": "brickvga brick0",
            "unused_bits": "1 3 5 7 9"
          }
        },
        "brickvga.brick0_SB_DFFE_Q_1_E": {
          "hide_name": 0,
          "bits": [ 748 ],
          "attributes": {
          }
        },
        "brickvga.brick0_SB_DFFE_Q_2_E": {
          "hide_name": 0,
          "bits": [ 751 ],
          "attributes": {
          }
        },
        "brickvga.brick0_SB_DFFE_Q_2_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 35, 36, 753, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.brick0_SB_DFFE_Q_3_E": {
          "hide_name": 0,
          "bits": [ 754 ],
          "attributes": {
          }
        },
        "brickvga.brick0_SB_DFFE_Q_4_E": {
          "hide_name": 0,
          "bits": [ 756 ],
          "attributes": {
          }
        },
        "brickvga.brick0_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 745 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.brick0_SB_DFFE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 758 ],
          "attributes": {
          }
        },
        "brickvga.brick0_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 746 ],
          "attributes": {
          }
        },
        "brickvga.brick0_SB_DFFE_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 274, 86, 63, 744 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.brick1": {
          "hide_name": 0,
          "bits": [ 1890, 770, 1891, 768, 1892, 766, 1893, 763, 1894, 761 ],
          "attributes": {
            "hdlname": "brickvga brick1",
            "unused_bits": "0 2 4 6 8"
          }
        },
        "brickvga.brick1_SB_DFFE_Q_1_E": {
          "hide_name": 0,
          "bits": [ 762 ],
          "attributes": {
          }
        },
        "brickvga.brick1_SB_DFFE_Q_2_E": {
          "hide_name": 0,
          "bits": [ 765 ],
          "attributes": {
          }
        },
        "brickvga.brick1_SB_DFFE_Q_3_E": {
          "hide_name": 0,
          "bits": [ 767 ],
          "attributes": {
          }
        },
        "brickvga.brick1_SB_DFFE_Q_4_E": {
          "hide_name": 0,
          "bits": [ 769 ],
          "attributes": {
          }
        },
        "brickvga.brick1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 759 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.brick1_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 760 ],
          "attributes": {
          }
        },
        "brickvga.brick1_SB_DFFE_Q_E_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 31, 30, 29 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.brick2": {
          "hide_name": 0,
          "bits": [ 782, 1895, 780, 1896, 778, 1897, 776, 1898, 774, 1899 ],
          "attributes": {
            "hdlname": "brickvga brick2",
            "unused_bits": "1 3 5 7 9"
          }
        },
        "brickvga.brick2_SB_DFFE_Q_1_E": {
          "hide_name": 0,
          "bits": [ 775 ],
          "attributes": {
          }
        },
        "brickvga.brick2_SB_DFFE_Q_2_E": {
          "hide_name": 0,
          "bits": [ 777 ],
          "attributes": {
          }
        },
        "brickvga.brick2_SB_DFFE_Q_3_E": {
          "hide_name": 0,
          "bits": [ 779 ],
          "attributes": {
          }
        },
        "brickvga.brick2_SB_DFFE_Q_4_E": {
          "hide_name": 0,
          "bits": [ 781 ],
          "attributes": {
          }
        },
        "brickvga.brick2_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 772 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.brick2_SB_DFFE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 783 ],
          "attributes": {
          }
        },
        "brickvga.brick2_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 773 ],
          "attributes": {
          }
        },
        "brickvga.brick2_SB_DFFE_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 274, 86, 63, 742 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.brick3": {
          "hide_name": 0,
          "bits": [ 1900, 794, 1901, 792, 1902, 790, 1903, 788, 1904, 786 ],
          "attributes": {
            "hdlname": "brickvga brick3",
            "unused_bits": "0 2 4 6 8"
          }
        },
        "brickvga.brick3_SB_DFFE_Q_1_E": {
          "hide_name": 0,
          "bits": [ 787 ],
          "attributes": {
          }
        },
        "brickvga.brick3_SB_DFFE_Q_2_E": {
          "hide_name": 0,
          "bits": [ 789 ],
          "attributes": {
          }
        },
        "brickvga.brick3_SB_DFFE_Q_3_E": {
          "hide_name": 0,
          "bits": [ 791 ],
          "attributes": {
          }
        },
        "brickvga.brick3_SB_DFFE_Q_4_E": {
          "hide_name": 0,
          "bits": [ 793 ],
          "attributes": {
          }
        },
        "brickvga.brick3_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.brick3_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 785 ],
          "attributes": {
          }
        },
        "brickvga.brick4": {
          "hide_name": 0,
          "bits": [ 806, 1905, 804, 1906, 802, 1907, 800, 1908, 798, 1909 ],
          "attributes": {
            "hdlname": "brickvga brick4",
            "unused_bits": "1 3 5 7 9"
          }
        },
        "brickvga.brick4_SB_DFFE_Q_1_E": {
          "hide_name": 0,
          "bits": [ 799 ],
          "attributes": {
          }
        },
        "brickvga.brick4_SB_DFFE_Q_2_E": {
          "hide_name": 0,
          "bits": [ 801 ],
          "attributes": {
          }
        },
        "brickvga.brick4_SB_DFFE_Q_3_E": {
          "hide_name": 0,
          "bits": [ 803 ],
          "attributes": {
          }
        },
        "brickvga.brick4_SB_DFFE_Q_4_E": {
          "hide_name": 0,
          "bits": [ 805 ],
          "attributes": {
          }
        },
        "brickvga.brick4_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 796 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.brick4_SB_DFFE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 807 ],
          "attributes": {
          }
        },
        "brickvga.brick4_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 797 ],
          "attributes": {
          }
        },
        "brickvga.brick4_SB_DFFE_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 63, 274, 740, 86 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.brick5": {
          "hide_name": 0,
          "bits": [ 1910, 818, 1911, 816, 1912, 814, 1913, 812, 1914, 810 ],
          "attributes": {
            "hdlname": "brickvga brick5",
            "unused_bits": "0 2 4 6 8"
          }
        },
        "brickvga.brick5_SB_DFFE_Q_1_E": {
          "hide_name": 0,
          "bits": [ 811 ],
          "attributes": {
          }
        },
        "brickvga.brick5_SB_DFFE_Q_2_E": {
          "hide_name": 0,
          "bits": [ 813 ],
          "attributes": {
          }
        },
        "brickvga.brick5_SB_DFFE_Q_3_E": {
          "hide_name": 0,
          "bits": [ 815 ],
          "attributes": {
          }
        },
        "brickvga.brick5_SB_DFFE_Q_4_E": {
          "hide_name": 0,
          "bits": [ 817 ],
          "attributes": {
          }
        },
        "brickvga.brick5_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 808 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.brick5_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 809 ],
          "attributes": {
          }
        },
        "brickvga.clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "brickvga clk"
          }
        },
        "brickvga.col": {
          "hide_name": 0,
          "bits": [ 125, 126, 73, 76, 81, 80, 78, 71, 127, 124 ],
          "attributes": {
            "hdlname": "brickvga col"
          }
        },
        "brickvga.del": {
          "hide_name": 0,
          "bits": [ 821 ],
          "attributes": {
            "hdlname": "brickvga del"
          }
        },
        "brickvga.del_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 820 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2": {
          "hide_name": 0,
          "bits": [ 739, 821 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 822, 823, 824, 63 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 806, 804, 274, 827 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 828, 798, 63, 42 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 829 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 825, 826, 274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 832, 833, 42, 40 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E": {
          "hide_name": 0,
          "bits": [ 835 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 834 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 830, 831, 42, 40 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E": {
          "hide_name": 0,
          "bits": [ 837 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 836 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2": {
          "hide_name": 0,
          "bits": [ 736, 821 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 838, 839, 63, 840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 786, 841, 63, 42 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 795 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 842 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 794, 792, 274, 839 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 843, 844, 845, 274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 848, 849, 42, 40 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1_E": {
          "hide_name": 0,
          "bits": [ 851 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 850 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 846, 847, 40, 42 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_1_E": {
          "hide_name": 0,
          "bits": [ 853 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 852 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2": {
          "hide_name": 0,
          "bits": [ 741, 821 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 854, 855, 856, 63 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 782, 780, 274, 859 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 860, 774, 63, 42 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 861 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 857, 858, 274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 864, 865, 42, 40 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E": {
          "hide_name": 0,
          "bits": [ 867 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 866 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 862, 863, 42, 40 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E": {
          "hide_name": 0,
          "bits": [ 869 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 868 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2": {
          "hide_name": 0,
          "bits": [ 737, 821 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 870, 871, 63, 872 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 761, 873, 63, 42 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 771 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 874 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 770, 768, 274, 871 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 875, 876, 877, 274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 880, 881, 42, 40 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1_E": {
          "hide_name": 0,
          "bits": [ 883 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 882 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 878, 879, 40, 42 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_1_E": {
          "hide_name": 0,
          "bits": [ 885 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 884 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2": {
          "hide_name": 0,
          "bits": [ 743, 821 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 886, 887, 888, 63 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 755, 752, 274, 891 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 892, 747, 63, 42 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 893 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 889, 890, 274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 896, 897, 42, 40 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_1_E": {
          "hide_name": 0,
          "bits": [ 899 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 898 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 894, 895, 42, 40 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_1_E": {
          "hide_name": 0,
          "bits": [ 901 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 900 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 738, 821 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 902, 903, 63, 904 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 810, 905, 63, 42 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 819 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 906 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 818, 816, 274, 903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 907, 908, 909, 274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 912, 913, 42, 40 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_1_E": {
          "hide_name": 0,
          "bits": [ 915 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 914 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 910, 911, 40, 42 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_1_E": {
          "hide_name": 0,
          "bits": [ 917 ],
          "attributes": {
          }
        },
        "brickvga.del_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 916 ],
          "attributes": {
          }
        },
        "brickvga.display": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "hdlname": "brickvga display"
          }
        },
        "brickvga.row": {
          "hide_name": 0,
          "bits": [ 36, 35, 26, 27, 33, 32, 42, 40, 30, 31 ],
          "attributes": {
            "hdlname": "brickvga row"
          }
        },
        "brickvga:45": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
          }
        },
        "changex": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "changey": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
          }
        },
        "clk_12M": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "clk_locked2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "clk_pxl": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "col": {
          "hide_name": 0,
          "bits": [ 125, 126, 73, 76, 81, 80, 78, 71, 127, 124 ],
          "attributes": {
          }
        },
        "del": {
          "hide_name": 0,
          "bits": [ 821 ],
          "attributes": {
          }
        },
        "frame_update": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
          }
        },
        "frame_update_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 918 ],
          "attributes": {
          }
        },
        "frame_update_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 919, 222 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "frame_update_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 24, 87, 88 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "frame_update_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 88, 922, 350 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "frame_update_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 920, 22, 921 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "frame_update_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
          }
        },
        "frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 923, 130, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 925, 469, 28 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 73, 931, 930, 929, 928, 927, 926, 925 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "frame_update_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 73, 931, 930, 929, 928, 927, 926 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "frame_update_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 63, 764, 744, 274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "led": {
          "hide_name": 0,
          "bits": [ "z" ],
          "attributes": {
          }
        },
        "led1": {
          "hide_name": 0,
          "bits": [ "z" ],
          "attributes": {
          }
        },
        "left": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "left_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 939 ],
          "attributes": {
          }
        },
        "left_SB_LUT4_I3_I0": {
          "hide_name": 0,
          "bits": [ 1173, 961, 958, 955, 952, 937, 947, 933, 942 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "left_SB_LUT4_I3_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 960, 957, 954, 951, 949, 946, 944, 941 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "left_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 1173, 974, 973, 971, 969, 938, 966, 934, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "left_SB_LUT4_I3_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 960, 972, 970, 968, 967, 965, 964, 962 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "left_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 936 ],
          "attributes": {
          }
        },
        "lives": {
          "hide_name": 0,
          "bits": [ 1872, 1873 ],
          "attributes": {
            "unused_bits": "0 1"
          }
        },
        "lives_display": {
          "hide_name": 0,
          "bits": [ 976 ],
          "attributes": {
          }
        },
        "lives_display_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 975 ],
          "attributes": {
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 978, 425, 450 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 979, 219, 980, 981 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 36, 982, 35, 427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 33, 986, 985, 984, 983, 980 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 33, 986, 985, 984, 983 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 35, 993, 992, 991, 990, 989, 988, 987, 981 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 35, 993, 992, 991, 990, 989, 988, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "lives_display_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 977 ],
          "attributes": {
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 994, 995, 996 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 125, 997, 687, 126 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 71, 998, 78, 997 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 999, 1000, 1001 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 478, 1010, 1009, 1008, 1007, 1006, 1005, 1004, 1003, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 478, 1010, 1009, 1008, 1007, 1006, 1005, 1004, 1003 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 478, 1018, 1017, 1016, 1015, 1014, 1013, 1012, 1011, 1001 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 478, 1018, 1017, 1016, 1015, 1014, 1013, 1012, 1011 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1019, 1020, 1002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 478, 1029, 1028, 1027, 1026, 1025, 1024, 1023, 1022, 1019 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 478, 1029, 1028, 1027, 1026, 1025, 1024, 1023, 1022 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1030, 1021, 1031, 1032 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 36, 1041, 1040, 1039, 1038, 1037, 1036, 1035, 1034, 1031 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 36, 1041, 1040, 1039, 1038, 1037, 1036, 1035, 1034 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1033, 1042, 1043, 1044 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1051, 1032 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 36, 1062, 1061, 1060, 1059, 1058, 1057, 1056, 1055, 1053 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 36, 1062, 1061, 1060, 1059, 1058, 1057, 1056, 1055 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1064, 1063, 1351, 1246 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 478, 1072, 1071, 1070, 1069, 1068, 1067, 1066, 1065, 995 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 478, 1072, 1071, 1070, 1069, 1068, 1067, 1066, 1065 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 478, 1080, 1079, 1078, 1077, 1076, 1075, 1074, 1073, 996 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 478, 1080, 1079, 1078, 1077, 1076, 1075, 1074, 1073 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "lives_display_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 219, 1081, 220 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "lives_display_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1082, 220, 1195, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "livevga.clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "livevga clk"
          }
        },
        "livevga.display": {
          "hide_name": 0,
          "bits": [ 976 ],
          "attributes": {
            "hdlname": "livevga display"
          }
        },
        "livevga.lives_col": {
          "hide_name": 0,
          "bits": [ 125, 126, 73, 76, 81, 80, 78, 71, 127, 124 ],
          "attributes": {
            "hdlname": "livevga lives_col"
          }
        },
        "livevga.lives_row": {
          "hide_name": 0,
          "bits": [ 36, 35, 26, 27, 33, 32, 42, 40, 30, 31 ],
          "attributes": {
            "hdlname": "livevga lives_row"
          }
        },
        "livevga.livescount": {
          "hide_name": 0,
          "bits": [ 1872, 1873 ],
          "attributes": {
            "hdlname": "livevga livescount",
            "unused_bits": "0 1"
          }
        },
        "livevga:48": {
          "hide_name": 0,
          "bits": [ 976 ],
          "attributes": {
          }
        },
        "nes_clock": {
          "hide_name": 0,
          "bits": [ "z" ],
          "attributes": {
          }
        },
        "nes_data": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "nes_latch": {
          "hide_name": 0,
          "bits": [ "z" ],
          "attributes": {
          }
        },
        "paddle_display": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
          }
        },
        "paddle_display_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1083 ],
          "attributes": {
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1084, 1085, 1086, 1087 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1173, 1105, 1092, 1103, 1091, 1094, 1099, 1097, 1093 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:31.22-31.23"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 960, 1104, 1102, 1101, 1100, 1098, 1096, 1095 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 687, 1106, 70, 1107 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1126, 1124, 1122, 1120, 1118, 1116, 1114, 1112, 1108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 1126, 1124, 1122, 1120, 1118, 1116, 1114, 1112 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 960, 1127, 1125, 1123, 1121, 1119, 1117, 1115, 1113 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 960, 1134, 1133, 1132, 1131, 1130, 1129, 1128 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 478, 1142, 1141, 1140, 1139, 1138, 1137, 1136, 1135, 1109 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 478, 1142, 1141, 1140, 1139, 1138, 1137, 1136, 1135 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 106, 1149, 1148, 1147, 1146, 1145, 1144, 1143, 1110 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 106, 1149, 1148, 1147, 1146, 1145, 1144, 1143 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1164, 1162, 1160, 1158, 1156, 1154, 1152, 1150, 1111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 1164, 1162, 1160, 1158, 1156, 1154, 1152, 1150 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 960, 1165, 1163, 1161, 1159, 1157, 1155, 1153, 1151 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 36, 1088, 1089, 1090 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "paddlevga.clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "paddlevga clk"
          }
        },
        "paddlevga.display": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "hdlname": "paddlevga display"
          }
        },
        "paddlevga.left": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "paddlevga left"
          }
        },
        "paddlevga.paddlex": {
          "hide_name": 0,
          "bits": [ "0", 960, 959, 956, 953, 950, 948, 945, 943, 940 ],
          "attributes": {
            "hdlname": "paddlevga paddlex"
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1168 ],
          "attributes": {
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1169 ],
          "attributes": {
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1170 ],
          "attributes": {
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1171 ],
          "attributes": {
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1172 ],
          "attributes": {
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1173, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "1 2 3 4 5 6 7 8"
          }
        },
        "paddlevga.paddlex_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1166 ],
          "attributes": {
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 960, 1176, 1178, 953, 950, 1175, 1184, 1174, 1181 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.23-33.24"
          }
        },
        "paddlevga.paddlex_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 960, 959, 956, 1187, 1186, 948, 1184, 1174, 940 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:33.23-33.24"
          }
        },
        "paddlevga.right": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "hdlname": "paddlevga right"
          }
        },
        "paddlevga.vga_col": {
          "hide_name": 0,
          "bits": [ 125, 126, 73, 76, 81, 80, 78, 71, 127, 124 ],
          "attributes": {
            "hdlname": "paddlevga vga_col"
          }
        },
        "paddlevga.vga_row": {
          "hide_name": 0,
          "bits": [ 36, 35, 26, 27, 33, 32, 42, 40, 30, 31 ],
          "attributes": {
            "hdlname": "paddlevga vga_row"
          }
        },
        "paddlevga:36": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
          }
        },
        "rgb": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16 ],
          "attributes": {
          }
        },
        "rgb_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1190 ],
          "attributes": {
          }
        },
        "rgb_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1192 ],
          "attributes": {
          }
        },
        "rgb_SB_DFFSR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1194 ],
          "attributes": {
          }
        },
        "rgb_SB_DFFSR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1196 ],
          "attributes": {
          }
        },
        "rgb_SB_DFFSR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1199 ],
          "attributes": {
          }
        },
        "rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 219, 1197, 1198 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1188 ],
          "attributes": {
          }
        },
        "right": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "right_SB_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 960, 1210, 1209, 1208, 1207, 1206, 1205, 1204, 1202 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I2_I0_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 960, 1210, 1209, 1208, 1207, 1206, 1205, 1204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 1176, 1177, 1185, 1179, 1180, 1182, 1183, 935 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I2_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 1176, 1177, 1185, 1179, 1180, 1182, 1183 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 33, 32, 1203, 922 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1211, 427, 920 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 467, 427, 1053, 1054 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1212, 1213, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 80, 924, 1215, 81 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 478, 1223, 1222, 1221, 1220, 1219, 1218, 1217, 1216, 1213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 478, 1223, 1222, 1221, 1220, 1219, 1218, 1217, 1216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 478, 1231, 1230, 1229, 1228, 1227, 1226, 1225, 1224, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 478, 1231, 1230, 1229, 1228, 1227, 1226, 1225, 1224 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "right_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1167 ],
          "attributes": {
          }
        },
        "row": {
          "hide_name": 0,
          "bits": [ 36, 35, 26, 27, 33, 32, 42, 40, 30, 31 ],
          "attributes": {
          }
        },
        "start": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "start_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 413, 399, 421 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay": {
          "hide_name": 0,
          "bits": [ 1200, 1197, 1195, 1193, 1191, 1201 ],
          "attributes": {
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1235 ],
          "attributes": {
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1236, 1237, 1238, 1239 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1240, 1244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1245, 1246, 1247, 1248 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 118, 1255, 1254, 1253, 1252, 1251, 1250, 1246 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 118, 1255, 1254, 1253, 1252, 1251, 1250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 117, 1262, 1261, 1260, 1259, 1258, 1257, 1256, 1247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 117, 1262, 1261, 1260, 1259, 1258, 1257, 1256 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 60, 1265, 1264, 1263, 1248 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 60, 1265, 1264, 1263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1238, 1272, 1249, 1239 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 106, 1279, 1278, 1277, 1276, 1275, 1274, 1273, 1268 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 106, 1279, 1278, 1277, 1276, 1275, 1274, 1273 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0": {
          "hide_name": 0,
          "bits": [ 1280, 1281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1266, 1267, 1268, 1269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1286, 1287, 1288 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 459, 1296, 1295, 1294, 1293, 1292, 1291, 1290, 1289, 1287 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 459, 1296, 1295, 1294, 1293, 1292, 1291, 1290, 1289 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 459, 1304, 1303, 1302, 1301, 1300, 1299, 1298, 1297, 1288 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 459, 1304, 1303, 1302, 1301, 1300, 1299, 1298, 1297 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1284, 1244, 1285 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 117, 1311, 1310, 1309, 1308, 1307, 1306, 1305, 1285 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 117, 1311, 1310, 1309, 1308, 1307, 1306, 1305 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 106, 1318, 1317, 1316, 1315, 1314, 1313, 1312, 1281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 106, 1318, 1317, 1316, 1315, 1314, 1313, 1312 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1319, 1282 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 1267, 1319 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1320, 1272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1320, 1043, 1321 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1328, 1329, 1330 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 125, 126, 1331, 686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 73, 932, 130, 76 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 478, 1339, 1338, 1337, 1336, 1335, 1334, 1333, 1332, 1329 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 478, 1339, 1338, 1337, 1336, 1335, 1334, 1333, 1332 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 478, 1347, 1346, 1345, 1344, 1343, 1342, 1341, 1340, 1330 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 478, 1347, 1346, 1345, 1344, 1343, 1342, 1341, 1340 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1270, 1271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 118, 1357, 1356, 1355, 1354, 1353, 1352, 1351 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 118, 1357, 1356, 1355, 1354, 1353, 1352 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1050, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1266, 1267, 1358 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1044, 1359, 1052 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 107, 1367, 1366, 1365, 1364, 1363, 1362, 1360 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 107, 1367, 1366, 1365, 1364, 1363, 1362 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 103, 1371, 1370, 1369, 1368, 1361 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 103, 1371, 1370, 1369, 1368 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 114, 1375, 1374, 1373, 1372, 1032 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 114, 1375, 1374, 1373, 1372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1046, 1047, 1048, 1049 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 117, 1387, 1386, 1385, 1384, 1383, 1382, 1381, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 117, 1387, 1386, 1385, 1384, 1383, 1382, 1381 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1380, 1020, 1247, 1246 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1388, 688, 81, 1389 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 478, 1397, 1396, 1395, 1394, 1393, 1392, 1391, 1390, 1389 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 478, 1397, 1396, 1395, 1394, 1393, 1392, 1391, 1390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 118, 1405, 1404, 1403, 1402, 1401, 1400, 1398 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 118, 1405, 1404, 1403, 1402, 1401, 1400 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1398, 1399, 1247, 1246 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 106, 1413, 1412, 1411, 1410, 1409, 1408, 1407, 1406 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 106, 1413, 1412, 1411, 1410, 1409, 1408, 1407 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1376, 1377, 1378, 1379 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 550, 573, 571, 569, 567, 565, 563, 554, 551, 552, 562, 561, 560, 559, 556, 557, 576, 1418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 577, 600, 598, 596, 594, 592, 590, 581, 578, 579, 589, 588, 587, 586, 583, 584, 602, 1419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1420, 1421, 1422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1106, 1215, 932, 1423 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 478, 1433, 1432, 1431, 1430, 1429, 1428, 1427, 1426, 1424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 478, 1433, 1432, 1431, 1430, 1429, 1428, 1427, 1426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 106, 1440, 1439, 1438, 1437, 1436, 1435, 1434, 1425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 106, 1440, 1439, 1438, 1437, 1436, 1435, 1434 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 125, 610, 611, 632, 630, 628, 626, 615, 612, 613, 623, 622, 621, 620, 619, 617, 618, 635, 636, 1421 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 125, 637, 638, 660, 658, 656, 654, 642, 639, 640, 651, 650, 649, 648, 647, 644, 645, 662, 663, 1422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1414, 1415, 1416, 1417 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1444, 1445, 1446, 1447 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1448, 1449, 1450, 1451 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 76, 35, 1452, 1453 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1441, 1442, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "1", "0", 36, 117, 1455, 1454, 1458, 1460, 1461, 1459, 1456, 1457, 1923, 1923, 1923, 1923, 1923, 1923, 1923, 1923 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:31.22-31.23",
            "unused_bits": "12 13 14 15 16 17 18 19"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", "1", 459, 35, 661, 659, 657, 655, 643, 641, 653, 652, 646, 646, 646, 646, 646, 646, 646, 646 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 35, 1468, 1467, 1466, 1465, 1464, 1463, 1462, 646 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1470 ],
          "attributes": {
          }
        },
        "startdisplay_SB_DFFESS_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1350, 1472 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1473 ],
          "attributes": {
          }
        },
        "startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1045, 1326, 1271, 1320 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1326, 1322, 1327 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_5_E": {
          "hide_name": 0,
          "bits": [ 1471 ],
          "attributes": {
          }
        },
        "startdisplay_SB_DFFESS_Q_D": {
          "hide_name": 0,
          "bits": [ 1232 ],
          "attributes": {
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1238, 1475, 1239 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1476, 1477, 1237, 1324 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1478, 1244, 1479, 1469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 117, 1486, 1485, 1484, 1483, 1482, 1481, 1480, 1244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 117, 1486, 1485, 1484, 1483, 1482, 1481, 1480 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1046, 1048, 1244, 1479 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1240, 1241, 1242, 1243 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1348, 1349, 1270, 1325 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1000, 1489, 1324 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1490, 1491, 1492, 1323 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1493, 1494, 1495 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 116, 1500, 1499, 1498, 1497, 1496, 1494 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 116, 1500, 1499, 1498, 1497, 1496 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 117, 1507, 1506, 1505, 1504, 1503, 1502, 1501, 1495 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 117, 1507, 1506, 1505, 1504, 1503, 1502, 1501 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 117, 1514, 1513, 1512, 1511, 1510, 1509, 1508, 1491 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 117, 1514, 1513, 1512, 1511, 1510, 1509, 1508 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 118, 1520, 1519, 1518, 1517, 1516, 1515, 1492 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 118, 1520, 1519, 1518, 1517, 1516, 1515 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1521, 1522, 1244, 1523 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1526, 1527, 1528, 1529 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ "1", 459, 1551, 1550, 1548, 1546, 1533, 1543, 1541, 1539, 1537, 1924, 1924, 1924, 1924, 1924, 1924, 1924, 1924, 1924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:31.22-31.23",
            "unused_bits": "11 12 13 14 15 16 17 18 19"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 36, 1549, 1547, 1545, 1544, 1542, 1540, 1538, 1536, 1554 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 78, 1533, 1534, 1535 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 126, 36, 1553 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 81, 1548, 1552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1530, 1531, 1532 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 125, 521, 666, 664, 665, 1570, 1568, 1561, 1558, 1559, 1566, 1565, 1563, 1564, 1576, 1575, 1574, 1573, 1555, 1528 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 459, 117, 118, 27, 1572, 1571, 1569, 1562, 1560, 1567, 1556, 1556, 1556, 1556, 1556, 1556, 1556, 1556, 1556 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 27, 1580, 1579, 1578, 1577, 1557, 1556 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 125, 1606, 1604, 1602, 1600, 1598, 1596, 1585, 1582, 1583, 1594, 1593, 1592, 1591, 1590, 1589, 1587, 1588, 1581, 1529 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 125, 1606, 1604, 1602, 1600, 1598, 1596, 1585, 1582, 1583, 1594, 1593, 1592, 1591, 1590, 1589, 1587, 1588, 1581 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 36, 1607, 1605, 1603, 1601, 1599, 1597, 1586, 1584, 1595, 1554, 1554, 1554, 1554, 1554, 1554, 1554, 1554, 1554 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1524, 1525 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1608, 1609, 1610, 1611 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 73, 35, 1616, 1617 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 459, 117, 118, 27, 1614, 1612, 1613, 1618, 1615, 1619, 1925, 1925, 1925, 1925, 1925, 1925, 1925, 1925, 1925 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:31.22-31.23",
            "unused_bits": "10 11 12 13 14 15 16 17 18"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1649, 1648, 1647, 1642, 1640, 1638, 1636, 1630, 1627, 1628, 1635, 1634, 1632, 1633, 1646, 1645, 1644, 1626, 1525 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 36, 35, 26, 116, 1643, 1641, 1639, 1637, 1631, 1629, 1620, 1620, 1620, 1620, 1620, 1620, 1620, 1620, 1620 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 116, 1625, 1624, 1623, 1622, 1621, 1620 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "1", 1649, 1648, 1647, 1642, 1640, 1638, 1636, 1630, 1627, 1628, 1635, 1634, 1632, 1633, 1646, 1645, 1644, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 522, 546, 544, 542, 540, 538, 536, 526, 523, 524, 535, 534, 533, 532, 531, 528, 529, 549, 1522 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1469, 1324 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 118, 1658, 1657, 1656, 1655, 1654, 1653, 1650 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 118, 1658, 1657, 1656, 1655, 1654, 1653 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 1674, 1685, 1683, 1681, 1679, 1677, 1675, 1666, 1663, 1664, 1673, 1672, 1671, 1670, 1668, 1669, 1661, 1659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 1674, 1685, 1683, 1681, 1679, 1677, 1675, 1666, 1663, 1664, 1673, 1672, 1671, 1670, 1668, 1669, 1661 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 36, 1687, 1686, 1684, 1682, 1680, 1678, 1676, 1667, 1665, 1662, 1662, 1662, 1662, 1662, 1662, 1662, 1662 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 36, 1695, 1694, 1693, 1692, 1691, 1690, 1689, 1688, 1662 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1719, 1718, 1717, 1716, 1710, 1708, 1706, 1702, 1699, 1700, 1704, 1705, 1715, 1714, 1713, 1712, 1696, 1660 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 36, 35, 26, 27, 114, 1711, 1709, 1707, 1703, 1701, 1697, 1697, 1697, 1697, 1697, 1697, 1697, 1697 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "1", 1719, 1718, 1717, 1716, 1710, 1708, 1706, 1702, 1699, 1700, 1704, 1705, 1715, 1714, 1713, 1712, 1696 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 114, 1722, 1721, 1720, 1698, 1697 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 117, 1729, 1728, 1727, 1726, 1725, 1724, 1723, 1651 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 117, 1729, 1728, 1727, 1726, 1725, 1724, 1723 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 1730, 1020, 1651, 1650 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 478, 1741, 1740, 1739, 1738, 1737, 1736, 1735, 1734, 1731 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 478, 1741, 1740, 1739, 1738, 1737, 1736, 1735, 1734 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 459, 1749, 1748, 1747, 1746, 1745, 1744, 1743, 1742, 1732 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 459, 1749, 1748, 1747, 1746, 1745, 1744, 1743, 1742 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 117, 1756, 1755, 1754, 1753, 1752, 1751, 1750, 1733 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 117, 1756, 1755, 1754, 1753, 1752, 1751, 1750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1487, 1488, 1476, 1324 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1757, 1758, 1759, 1760 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 125, 1792, 1790, 1788, 1786, 1784, 1782, 1770, 1767, 1768, 1779, 1778, 1777, 1776, 1775, 1774, 1772, 1773, 1765, 1763 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 125, 1792, 1790, 1788, 1786, 1784, 1782, 1770, 1767, 1768, 1779, 1778, 1777, 1776, 1775, 1774, 1772, 1773, 1765 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", "1", 36, 1791, 1789, 1787, 1785, 1783, 1771, 1769, 1781, 1780, 1766, 1766, 1766, 1766, 1766, 1766, 1766, 1766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 125, 1819, 1818, 1817, 1816, 1815, 1814, 1805, 1803, 1804, 1813, 1812, 1811, 1810, 1809, 1808, 1806, 1807, 1802, 1764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 125, 1819, 1818, 1817, 1816, 1815, 1814, 1805, 1803, 1804, 1813, 1812, 1811, 1810, 1809, 1808, 1806, 1807, 1802 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 1820, 1821 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 80, 27, 1822, 1823 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 31, 30, 1824 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "1", "0", 459, 1761, 1799, 1798, 1797, 1796, 1795, 1794, 1801, 1800, 1926, 1926, 1926, 1926, 1926, 1926, 1926, 1926 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:31.22-31.23",
            "unused_bits": "12 13 14 15 16 17 18 19"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 36, 1831, 1830, 1829, 1828, 1827, 1826, 1825, 1793, 1766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 76, 1761, 1762 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1832, 1833, 1834, 1835 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 116, 1840, 1839, 1838, 1837, 1836, 1652 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 116, 1840, 1839, 1838, 1837, 1836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 117, 1847, 1846, 1845, 1844, 1843, 1842, 1841, 1324 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 117, 1847, 1846, 1845, 1844, 1843, 1842, 1841 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 1233 ],
          "attributes": {
          }
        },
        "startdisplay_SB_DFFESS_Q_E_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1474, 1237 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "startdisplay_SB_DFFESS_Q_S": {
          "hide_name": 0,
          "bits": [ 1234 ],
          "attributes": {
          }
        },
        "startvga.clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "startvga clk"
          }
        },
        "startvga.sdisplay": {
          "hide_name": 0,
          "bits": [ 1200, 1197, 1195, 1193, 1191, 1201 ],
          "attributes": {
            "hdlname": "startvga sdisplay"
          }
        },
        "startvga.sscreen_col": {
          "hide_name": 0,
          "bits": [ 125, 126, 73, 76, 81, 80, 78, 71, 127, 124 ],
          "attributes": {
            "hdlname": "startvga sscreen_col"
          }
        },
        "startvga.sscreen_row": {
          "hide_name": 0,
          "bits": [ 36, 35, 26, 27, 33, 32, 42, 40, 30, 31 ],
          "attributes": {
            "hdlname": "startvga sscreen_row"
          }
        },
        "startvga:51": {
          "hide_name": 0,
          "bits": [ 1200, 1197, 1195, 1193, 1191, 1201 ],
          "attributes": {
          }
        },
        "valid1": {
          "hide_name": 0,
          "bits": [ 1849 ],
          "attributes": {
          }
        },
        "valid1_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1848 ],
          "attributes": {
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1850, 1851, 1852 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 75, 130, 1106 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 71, 80, 78, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 40, 1853, 1851 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 40, 1853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 478, 1861, 1860, 1859, 1858, 1857, 1856, 1855, 1854, 1852 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 478, 1861, 1860, 1859, 1858, 1857, 1856, 1855, 1854 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 106, 107, 105, 103, 101, 99, 97, 95, 93 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/polidori/.local/FPGA/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "valid1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1189 ],
          "attributes": {
          }
        },
        "vel": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
          }
        },
        "vga1.c": {
          "hide_name": 0,
          "bits": [ 125, 126, 73, 76, 81, 80, 78, 71, 127, 124 ],
          "attributes": {
            "hdlname": "vga1 c"
          }
        },
        "vga1.clk_in1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "vga1 clk_in1"
          }
        },
        "vga1.clk_locked1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "vga1 clk_locked1"
          }
        },
        "vga1.clk_out1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "vga1 clk_out1"
          }
        },
        "vga1.column": {
          "hide_name": 0,
          "bits": [ 125, 126, 73, 76, 81, 80, 78, 71, 127, 124 ],
          "attributes": {
            "hdlname": "vga1 column"
          }
        },
        "vga1.hsync": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "vga1 hsync"
          }
        },
        "vga1.pll1.clk_in": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "vga1 pll1 clk_in"
          }
        },
        "vga1.pll1.clk_locked": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "vga1 pll1 clk_locked"
          }
        },
        "vga1.pll1.clk_out": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "vga1 pll1 clk_out"
          }
        },
        "vga1.pll1:122": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "vga1 pll1:122"
          }
        },
        "vga1.pll1:123": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "vga1 pll1:123"
          }
        },
        "vga1.r": {
          "hide_name": 0,
          "bits": [ 36, 35, 26, 27, 33, 32, 42, 40, 30, 31 ],
          "attributes": {
            "hdlname": "vga1 r"
          }
        },
        "vga1.row": {
          "hide_name": 0,
          "bits": [ 36, 35, 26, 27, 33, 32, 42, 40, 30, 31 ],
          "attributes": {
            "hdlname": "vga1 row"
          }
        },
        "vga1.valid": {
          "hide_name": 0,
          "bits": [ 1849 ],
          "attributes": {
            "hdlname": "vga1 valid"
          }
        },
        "vga1.vsync": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "vga1 vsync"
          }
        },
        "vga1:15": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "vga1:16": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "vga1:17": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "vga1:18": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
          }
        },
        "vga1:19": {
          "hide_name": 0,
          "bits": [ 1849 ],
          "attributes": {
          }
        },
        "vga1:20": {
          "hide_name": 0,
          "bits": [ 36, 35, 26, 27, 33, 32, 42, 40, 30, 31 ],
          "attributes": {
          }
        },
        "vga1:21": {
          "hide_name": 0,
          "bits": [ 125, 126, 73, 76, 81, 80, 78, 71, 127, 124 ],
          "attributes": {
          }
        }
      }
    }
  }
}
