<stg><name>top_kernel_Pipeline_VITIS_LOOP_74_7</name>


<trans_list>

<trans id="450" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:10 %scale_63_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_63_reload

]]></Node>
<StgValue><ssdm name="scale_63_reload_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:11 %scale_55_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_55_reload

]]></Node>
<StgValue><ssdm name="scale_55_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:12 %scale_47_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_47_reload

]]></Node>
<StgValue><ssdm name="scale_47_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:13 %scale_39_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_39_reload

]]></Node>
<StgValue><ssdm name="scale_39_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:14 %scale_31_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_31_reload

]]></Node>
<StgValue><ssdm name="scale_31_reload_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:15 %scale_23_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_23_reload

]]></Node>
<StgValue><ssdm name="scale_23_reload_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:16 %scale_15_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_15_reload

]]></Node>
<StgValue><ssdm name="scale_15_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:17 %scale_7_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_7_reload

]]></Node>
<StgValue><ssdm name="scale_7_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:18 %scale_62_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_62_reload

]]></Node>
<StgValue><ssdm name="scale_62_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:19 %scale_54_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_54_reload

]]></Node>
<StgValue><ssdm name="scale_54_reload_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:20 %scale_46_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_46_reload

]]></Node>
<StgValue><ssdm name="scale_46_reload_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:21 %scale_38_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_38_reload

]]></Node>
<StgValue><ssdm name="scale_38_reload_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:22 %scale_30_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_30_reload

]]></Node>
<StgValue><ssdm name="scale_30_reload_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:23 %scale_22_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_22_reload

]]></Node>
<StgValue><ssdm name="scale_22_reload_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:24 %scale_14_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_14_reload

]]></Node>
<StgValue><ssdm name="scale_14_reload_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:25 %scale_6_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_6_reload

]]></Node>
<StgValue><ssdm name="scale_6_reload_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:26 %scale_61_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_61_reload

]]></Node>
<StgValue><ssdm name="scale_61_reload_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:27 %scale_53_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_53_reload

]]></Node>
<StgValue><ssdm name="scale_53_reload_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:28 %scale_45_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_45_reload

]]></Node>
<StgValue><ssdm name="scale_45_reload_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:29 %scale_37_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_37_reload

]]></Node>
<StgValue><ssdm name="scale_37_reload_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:30 %scale_29_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_29_reload

]]></Node>
<StgValue><ssdm name="scale_29_reload_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:31 %scale_21_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_21_reload

]]></Node>
<StgValue><ssdm name="scale_21_reload_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:32 %scale_13_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_13_reload

]]></Node>
<StgValue><ssdm name="scale_13_reload_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:33 %scale_5_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_5_reload

]]></Node>
<StgValue><ssdm name="scale_5_reload_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:34 %scale_60_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_60_reload

]]></Node>
<StgValue><ssdm name="scale_60_reload_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:35 %scale_52_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_52_reload

]]></Node>
<StgValue><ssdm name="scale_52_reload_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:36 %scale_44_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_44_reload

]]></Node>
<StgValue><ssdm name="scale_44_reload_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:37 %scale_36_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_36_reload

]]></Node>
<StgValue><ssdm name="scale_36_reload_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:38 %scale_28_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_28_reload

]]></Node>
<StgValue><ssdm name="scale_28_reload_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:39 %scale_20_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_20_reload

]]></Node>
<StgValue><ssdm name="scale_20_reload_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:40 %scale_12_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_12_reload

]]></Node>
<StgValue><ssdm name="scale_12_reload_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:41 %scale_4_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_4_reload

]]></Node>
<StgValue><ssdm name="scale_4_reload_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:42 %scale_59_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_59_reload

]]></Node>
<StgValue><ssdm name="scale_59_reload_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:43 %scale_51_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_51_reload

]]></Node>
<StgValue><ssdm name="scale_51_reload_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:44 %scale_43_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_43_reload

]]></Node>
<StgValue><ssdm name="scale_43_reload_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:45 %scale_35_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_35_reload

]]></Node>
<StgValue><ssdm name="scale_35_reload_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:46 %scale_27_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_27_reload

]]></Node>
<StgValue><ssdm name="scale_27_reload_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:47 %scale_19_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_19_reload

]]></Node>
<StgValue><ssdm name="scale_19_reload_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:48 %scale_11_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_11_reload

]]></Node>
<StgValue><ssdm name="scale_11_reload_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:49 %scale_3_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_3_reload

]]></Node>
<StgValue><ssdm name="scale_3_reload_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:50 %scale_58_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_58_reload

]]></Node>
<StgValue><ssdm name="scale_58_reload_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:51 %scale_50_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_50_reload

]]></Node>
<StgValue><ssdm name="scale_50_reload_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:52 %scale_42_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_42_reload

]]></Node>
<StgValue><ssdm name="scale_42_reload_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:53 %scale_34_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_34_reload

]]></Node>
<StgValue><ssdm name="scale_34_reload_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:54 %scale_26_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_26_reload

]]></Node>
<StgValue><ssdm name="scale_26_reload_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:55 %scale_18_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_18_reload

]]></Node>
<StgValue><ssdm name="scale_18_reload_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:56 %scale_10_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_10_reload

]]></Node>
<StgValue><ssdm name="scale_10_reload_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:57 %scale_2_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_2_reload

]]></Node>
<StgValue><ssdm name="scale_2_reload_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:58 %scale_57_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_57_reload

]]></Node>
<StgValue><ssdm name="scale_57_reload_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:59 %scale_49_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_49_reload

]]></Node>
<StgValue><ssdm name="scale_49_reload_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:60 %scale_41_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_41_reload

]]></Node>
<StgValue><ssdm name="scale_41_reload_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:61 %scale_33_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_33_reload

]]></Node>
<StgValue><ssdm name="scale_33_reload_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:62 %scale_25_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_25_reload

]]></Node>
<StgValue><ssdm name="scale_25_reload_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:63 %scale_17_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_17_reload

]]></Node>
<StgValue><ssdm name="scale_17_reload_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:64 %scale_9_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_9_reload

]]></Node>
<StgValue><ssdm name="scale_9_reload_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:65 %scale_1_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_1_reload

]]></Node>
<StgValue><ssdm name="scale_1_reload_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:66 %scale_56_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_56_reload

]]></Node>
<StgValue><ssdm name="scale_56_reload_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:67 %scale_48_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_48_reload

]]></Node>
<StgValue><ssdm name="scale_48_reload_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:68 %scale_40_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_40_reload

]]></Node>
<StgValue><ssdm name="scale_40_reload_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:69 %scale_32_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_32_reload

]]></Node>
<StgValue><ssdm name="scale_32_reload_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:70 %scale_24_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_24_reload

]]></Node>
<StgValue><ssdm name="scale_24_reload_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:71 %scale_16_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_16_reload

]]></Node>
<StgValue><ssdm name="scale_16_reload_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:72 %scale_8_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_8_reload

]]></Node>
<StgValue><ssdm name="scale_8_reload_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:73 %scale_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_reload

]]></Node>
<StgValue><ssdm name="scale_reload_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:74 %store_ln74 = store i12 0, i12 %idx

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:75 %br_ln0 = br void %VITIS_LOOP_80_8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_80_8:0 %idx_1 = load i12 %idx

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_80_8:1 %icmp_ln74 = icmp_eq  i12 %idx_1, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_80_8:2 %idx_2 = add i12 %idx_1, i12 1

]]></Node>
<StgValue><ssdm name="idx_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_80_8:3 %br_ln74 = br i1 %icmp_ln74, void %VITIS_LOOP_80_8.split, void %for.end111.exitStub

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="12">
<![CDATA[
VITIS_LOOP_80_8.split:0 %jb = trunc i12 %idx_1

]]></Node>
<StgValue><ssdm name="jb"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="12">
<![CDATA[
VITIS_LOOP_80_8.split:4 %trunc_ln83 = trunc i12 %idx_1

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_80_8.split:5 %zext_ln83 = zext i11 %trunc_ln83

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_80_8.split:6 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7, i64 0, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_80_8.split:7 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6, i64 0, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_80_8.split:8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5, i64 0, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_80_8.split:9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4, i64 0, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_80_8.split:10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_80_8.split:11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_80_8.split:12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_80_8.split:13 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="11">
<![CDATA[
VITIS_LOOP_80_8.split:17 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
VITIS_LOOP_80_8.split:19 %tmp_1 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_reload_read, i3 1, i24 %scale_8_reload_read, i3 2, i24 %scale_16_reload_read, i3 3, i24 %scale_24_reload_read, i3 4, i24 %scale_32_reload_read, i3 5, i24 %scale_40_reload_read, i3 6, i24 %scale_48_reload_read, i3 7, i24 %scale_56_reload_read, i24 0, i3 %jb

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="11">
<![CDATA[
VITIS_LOOP_80_8.split:57 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
VITIS_LOOP_80_8.split:59 %tmp_9 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_1_reload_read, i3 1, i24 %scale_9_reload_read, i3 2, i24 %scale_17_reload_read, i3 3, i24 %scale_25_reload_read, i3 4, i24 %scale_33_reload_read, i3 5, i24 %scale_41_reload_read, i3 6, i24 %scale_49_reload_read, i3 7, i24 %scale_57_reload_read, i24 0, i3 %jb

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="11">
<![CDATA[
VITIS_LOOP_80_8.split:97 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
VITIS_LOOP_80_8.split:99 %tmp_18 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_2_reload_read, i3 1, i24 %scale_10_reload_read, i3 2, i24 %scale_18_reload_read, i3 3, i24 %scale_26_reload_read, i3 4, i24 %scale_34_reload_read, i3 5, i24 %scale_42_reload_read, i3 6, i24 %scale_50_reload_read, i3 7, i24 %scale_58_reload_read, i24 0, i3 %jb

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="11">
<![CDATA[
VITIS_LOOP_80_8.split:137 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
VITIS_LOOP_80_8.split:139 %tmp_27 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_3_reload_read, i3 1, i24 %scale_11_reload_read, i3 2, i24 %scale_19_reload_read, i3 3, i24 %scale_27_reload_read, i3 4, i24 %scale_35_reload_read, i3 5, i24 %scale_43_reload_read, i3 6, i24 %scale_51_reload_read, i3 7, i24 %scale_59_reload_read, i24 0, i3 %jb

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="24" op_0_bw="11">
<![CDATA[
VITIS_LOOP_80_8.split:177 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
VITIS_LOOP_80_8.split:179 %tmp_36 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_4_reload_read, i3 1, i24 %scale_12_reload_read, i3 2, i24 %scale_20_reload_read, i3 3, i24 %scale_28_reload_read, i3 4, i24 %scale_36_reload_read, i3 5, i24 %scale_44_reload_read, i3 6, i24 %scale_52_reload_read, i3 7, i24 %scale_60_reload_read, i24 0, i3 %jb

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="24" op_0_bw="11">
<![CDATA[
VITIS_LOOP_80_8.split:217 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
VITIS_LOOP_80_8.split:219 %tmp_45 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_5_reload_read, i3 1, i24 %scale_13_reload_read, i3 2, i24 %scale_21_reload_read, i3 3, i24 %scale_29_reload_read, i3 4, i24 %scale_37_reload_read, i3 5, i24 %scale_45_reload_read, i3 6, i24 %scale_53_reload_read, i3 7, i24 %scale_61_reload_read, i24 0, i3 %jb

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="11">
<![CDATA[
VITIS_LOOP_80_8.split:257 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
VITIS_LOOP_80_8.split:259 %tmp_54 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_6_reload_read, i3 1, i24 %scale_14_reload_read, i3 2, i24 %scale_22_reload_read, i3 3, i24 %scale_30_reload_read, i3 4, i24 %scale_38_reload_read, i3 5, i24 %scale_46_reload_read, i3 6, i24 %scale_54_reload_read, i3 7, i24 %scale_62_reload_read, i24 0, i3 %jb

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="24" op_0_bw="11">
<![CDATA[
VITIS_LOOP_80_8.split:297 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
VITIS_LOOP_80_8.split:299 %tmp_63 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_7_reload_read, i3 1, i24 %scale_15_reload_read, i3 2, i24 %scale_23_reload_read, i3 3, i24 %scale_31_reload_read, i3 4, i24 %scale_39_reload_read, i3 5, i24 %scale_47_reload_read, i3 6, i24 %scale_55_reload_read, i3 7, i24 %scale_63_reload_read, i24 0, i3 %jb

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_80_8.split:334 %store_ln74 = store i12 %idx_2, i12 %idx

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="117" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="11">
<![CDATA[
VITIS_LOOP_80_8.split:17 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="48" op_0_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:18 %sext_ln83 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load

]]></Node>
<StgValue><ssdm name="sext_ln83"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="48" op_0_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:20 %sext_ln83_1 = sext i24 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln83_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
VITIS_LOOP_80_8.split:21 %mul_ln83 = mul i48 %sext_ln83_1, i48 %sext_ln83

]]></Node>
<StgValue><ssdm name="mul_ln83"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:22 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83, i32 47

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:23 %trunc_ln3 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln83, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:24 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:25 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83, i32 39

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:26 %zext_ln83_1 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln83_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:27 %add_ln83 = add i24 %trunc_ln3, i24 %zext_ln83_1

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:28 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln83, i32 23

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:29 %xor_ln83 = xor i1 %tmp_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:30 %and_ln83 = and i1 %tmp_3, i1 %xor_ln83

]]></Node>
<StgValue><ssdm name="and_ln83"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:31 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83, i32 40

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:32 %tmp_6 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln83, i32 41

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_80_8.split:33 %icmp_ln83 = icmp_eq  i7 %tmp_6, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:34 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln83, i32 40

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_80_8.split:35 %icmp_ln83_1 = icmp_eq  i8 %tmp_7, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln83_1"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_80_8.split:36 %icmp_ln83_2 = icmp_eq  i8 %tmp_7, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln83_2"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:37 %select_ln83 = select i1 %and_ln83, i1 %icmp_ln83_1, i1 %icmp_ln83_2

]]></Node>
<StgValue><ssdm name="select_ln83"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:38 %xor_ln83_1 = xor i1 %tmp_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_1"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:39 %and_ln83_1 = and i1 %icmp_ln83, i1 %xor_ln83_1

]]></Node>
<StgValue><ssdm name="and_ln83_1"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:40 %select_ln83_1 = select i1 %and_ln83, i1 %and_ln83_1, i1 %icmp_ln83_1

]]></Node>
<StgValue><ssdm name="select_ln83_1"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:41 %and_ln83_2 = and i1 %and_ln83, i1 %icmp_ln83_1

]]></Node>
<StgValue><ssdm name="and_ln83_2"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:42 %xor_ln83_2 = xor i1 %select_ln83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_2"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:43 %or_ln83 = or i1 %tmp_4, i1 %xor_ln83_2

]]></Node>
<StgValue><ssdm name="or_ln83"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:44 %xor_ln83_3 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_3"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:45 %and_ln83_3 = and i1 %or_ln83, i1 %xor_ln83_3

]]></Node>
<StgValue><ssdm name="and_ln83_3"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:46 %and_ln83_4 = and i1 %tmp_4, i1 %select_ln83_1

]]></Node>
<StgValue><ssdm name="and_ln83_4"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:47 %or_ln83_16 = or i1 %and_ln83_2, i1 %and_ln83_4

]]></Node>
<StgValue><ssdm name="or_ln83_16"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:48 %xor_ln83_4 = xor i1 %or_ln83_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_4"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:49 %and_ln83_5 = and i1 %tmp, i1 %xor_ln83_4

]]></Node>
<StgValue><ssdm name="and_ln83_5"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:50 %select_ln83_2 = select i1 %and_ln83_3, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln83_2"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:51 %or_ln83_1 = or i1 %and_ln83_3, i1 %and_ln83_5

]]></Node>
<StgValue><ssdm name="or_ln83_1"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:52 %select_ln83_3 = select i1 %or_ln83_1, i24 %select_ln83_2, i24 %add_ln83

]]></Node>
<StgValue><ssdm name="select_ln83_3"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="11">
<![CDATA[
VITIS_LOOP_80_8.split:57 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="48" op_0_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:58 %sext_ln83_2 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load

]]></Node>
<StgValue><ssdm name="sext_ln83_2"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="48" op_0_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:60 %sext_ln83_3 = sext i24 %tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln83_3"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
VITIS_LOOP_80_8.split:61 %mul_ln83_1 = mul i48 %sext_ln83_3, i48 %sext_ln83_2

]]></Node>
<StgValue><ssdm name="mul_ln83_1"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:62 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_1, i32 47

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:63 %trunc_ln83_1 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln83_1, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln83_1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:64 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:65 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_1, i32 39

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="24" op_0_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:66 %zext_ln83_3 = zext i1 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln83_3"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:67 %add_ln83_1 = add i24 %trunc_ln83_1, i24 %zext_ln83_3

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:68 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln83_1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:69 %xor_ln83_5 = xor i1 %tmp_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_5"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:70 %and_ln83_6 = and i1 %tmp_12, i1 %xor_ln83_5

]]></Node>
<StgValue><ssdm name="and_ln83_6"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:71 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_1, i32 40

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:72 %tmp_15 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln83_1, i32 41

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_80_8.split:73 %icmp_ln83_3 = icmp_eq  i7 %tmp_15, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln83_3"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:74 %tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln83_1, i32 40

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_80_8.split:75 %icmp_ln83_4 = icmp_eq  i8 %tmp_16, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln83_4"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_80_8.split:76 %icmp_ln83_5 = icmp_eq  i8 %tmp_16, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln83_5"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:77 %select_ln83_4 = select i1 %and_ln83_6, i1 %icmp_ln83_4, i1 %icmp_ln83_5

]]></Node>
<StgValue><ssdm name="select_ln83_4"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:78 %xor_ln83_6 = xor i1 %tmp_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_6"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:79 %and_ln83_7 = and i1 %icmp_ln83_3, i1 %xor_ln83_6

]]></Node>
<StgValue><ssdm name="and_ln83_7"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:80 %select_ln83_5 = select i1 %and_ln83_6, i1 %and_ln83_7, i1 %icmp_ln83_4

]]></Node>
<StgValue><ssdm name="select_ln83_5"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:81 %and_ln83_8 = and i1 %and_ln83_6, i1 %icmp_ln83_4

]]></Node>
<StgValue><ssdm name="and_ln83_8"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:82 %xor_ln83_7 = xor i1 %select_ln83_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_7"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:83 %or_ln83_2 = or i1 %tmp_13, i1 %xor_ln83_7

]]></Node>
<StgValue><ssdm name="or_ln83_2"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:84 %xor_ln83_8 = xor i1 %tmp_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_8"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:85 %and_ln83_9 = and i1 %or_ln83_2, i1 %xor_ln83_8

]]></Node>
<StgValue><ssdm name="and_ln83_9"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:86 %and_ln83_10 = and i1 %tmp_13, i1 %select_ln83_5

]]></Node>
<StgValue><ssdm name="and_ln83_10"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:87 %or_ln83_17 = or i1 %and_ln83_8, i1 %and_ln83_10

]]></Node>
<StgValue><ssdm name="or_ln83_17"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:88 %xor_ln83_9 = xor i1 %or_ln83_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_9"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:89 %and_ln83_11 = and i1 %tmp_10, i1 %xor_ln83_9

]]></Node>
<StgValue><ssdm name="and_ln83_11"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:90 %select_ln83_6 = select i1 %and_ln83_9, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln83_6"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:91 %or_ln83_3 = or i1 %and_ln83_9, i1 %and_ln83_11

]]></Node>
<StgValue><ssdm name="or_ln83_3"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:92 %select_ln83_7 = select i1 %or_ln83_3, i24 %select_ln83_6, i24 %add_ln83_1

]]></Node>
<StgValue><ssdm name="select_ln83_7"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="11">
<![CDATA[
VITIS_LOOP_80_8.split:97 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="11">
<![CDATA[
VITIS_LOOP_80_8.split:137 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="24" op_0_bw="11">
<![CDATA[
VITIS_LOOP_80_8.split:177 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="24" op_0_bw="11">
<![CDATA[
VITIS_LOOP_80_8.split:217 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="11">
<![CDATA[
VITIS_LOOP_80_8.split:257 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="24" op_0_bw="11">
<![CDATA[
VITIS_LOOP_80_8.split:297 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0">
<![CDATA[
for.end111.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
VITIS_LOOP_80_8.split:14 %tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln83, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_80_8.split:15 %zext_ln83_2 = zext i14 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln83_2"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_80_8.split:16 %C_addr = getelementptr i24 %C, i64 0, i64 %zext_ln83_2

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
VITIS_LOOP_80_8.split:53 %store_ln83 = store i24 %select_ln83_3, i14 %C_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
VITIS_LOOP_80_8.split:54 %tmp_8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln83, i3 1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_80_8.split:55 %zext_ln83_4 = zext i14 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln83_4"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_80_8.split:56 %C_addr_1 = getelementptr i24 %C, i64 0, i64 %zext_ln83_4

]]></Node>
<StgValue><ssdm name="C_addr_1"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
VITIS_LOOP_80_8.split:93 %store_ln83 = store i24 %select_ln83_7, i14 %C_addr_1

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="48" op_0_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:98 %sext_ln83_4 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load

]]></Node>
<StgValue><ssdm name="sext_ln83_4"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="48" op_0_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:100 %sext_ln83_5 = sext i24 %tmp_18

]]></Node>
<StgValue><ssdm name="sext_ln83_5"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
VITIS_LOOP_80_8.split:101 %mul_ln83_2 = mul i48 %sext_ln83_5, i48 %sext_ln83_4

]]></Node>
<StgValue><ssdm name="mul_ln83_2"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:102 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_2, i32 47

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:103 %trunc_ln83_2 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln83_2, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln83_2"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:104 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:105 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_2, i32 39

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="24" op_0_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:106 %zext_ln83_5 = zext i1 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln83_5"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:107 %add_ln83_2 = add i24 %trunc_ln83_2, i24 %zext_ln83_5

]]></Node>
<StgValue><ssdm name="add_ln83_2"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:108 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln83_2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:109 %xor_ln83_10 = xor i1 %tmp_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_10"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:110 %and_ln83_12 = and i1 %tmp_21, i1 %xor_ln83_10

]]></Node>
<StgValue><ssdm name="and_ln83_12"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:111 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_2, i32 40

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:112 %tmp_24 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln83_2, i32 41

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_80_8.split:113 %icmp_ln83_6 = icmp_eq  i7 %tmp_24, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln83_6"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:114 %tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln83_2, i32 40

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_80_8.split:115 %icmp_ln83_7 = icmp_eq  i8 %tmp_25, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln83_7"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_80_8.split:116 %icmp_ln83_8 = icmp_eq  i8 %tmp_25, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln83_8"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:117 %select_ln83_8 = select i1 %and_ln83_12, i1 %icmp_ln83_7, i1 %icmp_ln83_8

]]></Node>
<StgValue><ssdm name="select_ln83_8"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:118 %xor_ln83_11 = xor i1 %tmp_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_11"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:119 %and_ln83_13 = and i1 %icmp_ln83_6, i1 %xor_ln83_11

]]></Node>
<StgValue><ssdm name="and_ln83_13"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:120 %select_ln83_9 = select i1 %and_ln83_12, i1 %and_ln83_13, i1 %icmp_ln83_7

]]></Node>
<StgValue><ssdm name="select_ln83_9"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:121 %and_ln83_14 = and i1 %and_ln83_12, i1 %icmp_ln83_7

]]></Node>
<StgValue><ssdm name="and_ln83_14"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:122 %xor_ln83_12 = xor i1 %select_ln83_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_12"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:123 %or_ln83_4 = or i1 %tmp_22, i1 %xor_ln83_12

]]></Node>
<StgValue><ssdm name="or_ln83_4"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:124 %xor_ln83_13 = xor i1 %tmp_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_13"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:125 %and_ln83_15 = and i1 %or_ln83_4, i1 %xor_ln83_13

]]></Node>
<StgValue><ssdm name="and_ln83_15"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:126 %and_ln83_16 = and i1 %tmp_22, i1 %select_ln83_9

]]></Node>
<StgValue><ssdm name="and_ln83_16"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:127 %or_ln83_18 = or i1 %and_ln83_14, i1 %and_ln83_16

]]></Node>
<StgValue><ssdm name="or_ln83_18"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:128 %xor_ln83_14 = xor i1 %or_ln83_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_14"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:129 %and_ln83_17 = and i1 %tmp_19, i1 %xor_ln83_14

]]></Node>
<StgValue><ssdm name="and_ln83_17"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:130 %select_ln83_10 = select i1 %and_ln83_15, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln83_10"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:131 %or_ln83_5 = or i1 %and_ln83_15, i1 %and_ln83_17

]]></Node>
<StgValue><ssdm name="or_ln83_5"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:132 %select_ln83_11 = select i1 %or_ln83_5, i24 %select_ln83_10, i24 %add_ln83_2

]]></Node>
<StgValue><ssdm name="select_ln83_11"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="48" op_0_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:138 %sext_ln83_6 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load

]]></Node>
<StgValue><ssdm name="sext_ln83_6"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="48" op_0_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:140 %sext_ln83_7 = sext i24 %tmp_27

]]></Node>
<StgValue><ssdm name="sext_ln83_7"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
VITIS_LOOP_80_8.split:141 %mul_ln83_3 = mul i48 %sext_ln83_7, i48 %sext_ln83_6

]]></Node>
<StgValue><ssdm name="mul_ln83_3"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:142 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_3, i32 47

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:143 %trunc_ln83_3 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln83_3, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln83_3"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:144 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:145 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_3, i32 39

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="24" op_0_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:146 %zext_ln83_7 = zext i1 %tmp_29

]]></Node>
<StgValue><ssdm name="zext_ln83_7"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:147 %add_ln83_3 = add i24 %trunc_ln83_3, i24 %zext_ln83_7

]]></Node>
<StgValue><ssdm name="add_ln83_3"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:148 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln83_3, i32 23

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:149 %xor_ln83_15 = xor i1 %tmp_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_15"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:150 %and_ln83_18 = and i1 %tmp_30, i1 %xor_ln83_15

]]></Node>
<StgValue><ssdm name="and_ln83_18"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:151 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_3, i32 40

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:152 %tmp_33 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln83_3, i32 41

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_80_8.split:153 %icmp_ln83_9 = icmp_eq  i7 %tmp_33, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln83_9"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:154 %tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln83_3, i32 40

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_80_8.split:155 %icmp_ln83_10 = icmp_eq  i8 %tmp_34, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln83_10"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_80_8.split:156 %icmp_ln83_11 = icmp_eq  i8 %tmp_34, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln83_11"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:157 %select_ln83_12 = select i1 %and_ln83_18, i1 %icmp_ln83_10, i1 %icmp_ln83_11

]]></Node>
<StgValue><ssdm name="select_ln83_12"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:158 %xor_ln83_16 = xor i1 %tmp_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_16"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:159 %and_ln83_19 = and i1 %icmp_ln83_9, i1 %xor_ln83_16

]]></Node>
<StgValue><ssdm name="and_ln83_19"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:160 %select_ln83_13 = select i1 %and_ln83_18, i1 %and_ln83_19, i1 %icmp_ln83_10

]]></Node>
<StgValue><ssdm name="select_ln83_13"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:161 %and_ln83_20 = and i1 %and_ln83_18, i1 %icmp_ln83_10

]]></Node>
<StgValue><ssdm name="and_ln83_20"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:162 %xor_ln83_17 = xor i1 %select_ln83_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_17"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:163 %or_ln83_6 = or i1 %tmp_31, i1 %xor_ln83_17

]]></Node>
<StgValue><ssdm name="or_ln83_6"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:164 %xor_ln83_18 = xor i1 %tmp_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_18"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:165 %and_ln83_21 = and i1 %or_ln83_6, i1 %xor_ln83_18

]]></Node>
<StgValue><ssdm name="and_ln83_21"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:166 %and_ln83_22 = and i1 %tmp_31, i1 %select_ln83_13

]]></Node>
<StgValue><ssdm name="and_ln83_22"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:167 %or_ln83_19 = or i1 %and_ln83_20, i1 %and_ln83_22

]]></Node>
<StgValue><ssdm name="or_ln83_19"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:168 %xor_ln83_19 = xor i1 %or_ln83_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_19"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:169 %and_ln83_23 = and i1 %tmp_28, i1 %xor_ln83_19

]]></Node>
<StgValue><ssdm name="and_ln83_23"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:170 %select_ln83_14 = select i1 %and_ln83_21, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln83_14"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:171 %or_ln83_7 = or i1 %and_ln83_21, i1 %and_ln83_23

]]></Node>
<StgValue><ssdm name="or_ln83_7"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:172 %select_ln83_15 = select i1 %or_ln83_7, i24 %select_ln83_14, i24 %add_ln83_3

]]></Node>
<StgValue><ssdm name="select_ln83_15"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
VITIS_LOOP_80_8.split:94 %tmp_17 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln83, i3 2

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_80_8.split:95 %zext_ln83_6 = zext i14 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln83_6"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_80_8.split:96 %C_addr_2 = getelementptr i24 %C, i64 0, i64 %zext_ln83_6

]]></Node>
<StgValue><ssdm name="C_addr_2"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
VITIS_LOOP_80_8.split:133 %store_ln83 = store i24 %select_ln83_11, i14 %C_addr_2

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
VITIS_LOOP_80_8.split:134 %tmp_26 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln83, i3 3

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_80_8.split:135 %zext_ln83_8 = zext i14 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln83_8"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_80_8.split:136 %C_addr_3 = getelementptr i24 %C, i64 0, i64 %zext_ln83_8

]]></Node>
<StgValue><ssdm name="C_addr_3"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
VITIS_LOOP_80_8.split:173 %store_ln83 = store i24 %select_ln83_15, i14 %C_addr_3

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="48" op_0_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:178 %sext_ln83_8 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load

]]></Node>
<StgValue><ssdm name="sext_ln83_8"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="48" op_0_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:180 %sext_ln83_9 = sext i24 %tmp_36

]]></Node>
<StgValue><ssdm name="sext_ln83_9"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
VITIS_LOOP_80_8.split:181 %mul_ln83_4 = mul i48 %sext_ln83_9, i48 %sext_ln83_8

]]></Node>
<StgValue><ssdm name="mul_ln83_4"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:182 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_4, i32 47

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:183 %trunc_ln83_4 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln83_4, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln83_4"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:184 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:185 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_4, i32 39

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="24" op_0_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:186 %zext_ln83_9 = zext i1 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln83_9"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:187 %add_ln83_4 = add i24 %trunc_ln83_4, i24 %zext_ln83_9

]]></Node>
<StgValue><ssdm name="add_ln83_4"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:188 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln83_4, i32 23

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:189 %xor_ln83_20 = xor i1 %tmp_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_20"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:190 %and_ln83_24 = and i1 %tmp_39, i1 %xor_ln83_20

]]></Node>
<StgValue><ssdm name="and_ln83_24"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:191 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_4, i32 40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:192 %tmp_42 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln83_4, i32 41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_80_8.split:193 %icmp_ln83_12 = icmp_eq  i7 %tmp_42, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln83_12"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:194 %tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln83_4, i32 40

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_80_8.split:195 %icmp_ln83_13 = icmp_eq  i8 %tmp_43, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln83_13"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_80_8.split:196 %icmp_ln83_14 = icmp_eq  i8 %tmp_43, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln83_14"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:197 %select_ln83_16 = select i1 %and_ln83_24, i1 %icmp_ln83_13, i1 %icmp_ln83_14

]]></Node>
<StgValue><ssdm name="select_ln83_16"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:198 %xor_ln83_21 = xor i1 %tmp_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_21"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:199 %and_ln83_25 = and i1 %icmp_ln83_12, i1 %xor_ln83_21

]]></Node>
<StgValue><ssdm name="and_ln83_25"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:200 %select_ln83_17 = select i1 %and_ln83_24, i1 %and_ln83_25, i1 %icmp_ln83_13

]]></Node>
<StgValue><ssdm name="select_ln83_17"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:201 %and_ln83_26 = and i1 %and_ln83_24, i1 %icmp_ln83_13

]]></Node>
<StgValue><ssdm name="and_ln83_26"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:202 %xor_ln83_22 = xor i1 %select_ln83_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_22"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:203 %or_ln83_8 = or i1 %tmp_40, i1 %xor_ln83_22

]]></Node>
<StgValue><ssdm name="or_ln83_8"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:204 %xor_ln83_23 = xor i1 %tmp_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_23"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:205 %and_ln83_27 = and i1 %or_ln83_8, i1 %xor_ln83_23

]]></Node>
<StgValue><ssdm name="and_ln83_27"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:206 %and_ln83_28 = and i1 %tmp_40, i1 %select_ln83_17

]]></Node>
<StgValue><ssdm name="and_ln83_28"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:207 %or_ln83_20 = or i1 %and_ln83_26, i1 %and_ln83_28

]]></Node>
<StgValue><ssdm name="or_ln83_20"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:208 %xor_ln83_24 = xor i1 %or_ln83_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_24"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:209 %and_ln83_29 = and i1 %tmp_37, i1 %xor_ln83_24

]]></Node>
<StgValue><ssdm name="and_ln83_29"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:210 %select_ln83_18 = select i1 %and_ln83_27, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln83_18"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:211 %or_ln83_9 = or i1 %and_ln83_27, i1 %and_ln83_29

]]></Node>
<StgValue><ssdm name="or_ln83_9"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:212 %select_ln83_19 = select i1 %or_ln83_9, i24 %select_ln83_18, i24 %add_ln83_4

]]></Node>
<StgValue><ssdm name="select_ln83_19"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="48" op_0_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:218 %sext_ln83_10 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load

]]></Node>
<StgValue><ssdm name="sext_ln83_10"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="48" op_0_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:220 %sext_ln83_11 = sext i24 %tmp_45

]]></Node>
<StgValue><ssdm name="sext_ln83_11"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
VITIS_LOOP_80_8.split:221 %mul_ln83_5 = mul i48 %sext_ln83_11, i48 %sext_ln83_10

]]></Node>
<StgValue><ssdm name="mul_ln83_5"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:222 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_5, i32 47

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:223 %trunc_ln83_5 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln83_5, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln83_5"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:224 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:225 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_5, i32 39

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:226 %zext_ln83_11 = zext i1 %tmp_47

]]></Node>
<StgValue><ssdm name="zext_ln83_11"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:227 %add_ln83_5 = add i24 %trunc_ln83_5, i24 %zext_ln83_11

]]></Node>
<StgValue><ssdm name="add_ln83_5"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:228 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln83_5, i32 23

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:229 %xor_ln83_25 = xor i1 %tmp_49, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_25"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:230 %and_ln83_30 = and i1 %tmp_48, i1 %xor_ln83_25

]]></Node>
<StgValue><ssdm name="and_ln83_30"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:231 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_5, i32 40

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:232 %tmp_51 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln83_5, i32 41

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_80_8.split:233 %icmp_ln83_15 = icmp_eq  i7 %tmp_51, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln83_15"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:234 %tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln83_5, i32 40

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_80_8.split:235 %icmp_ln83_16 = icmp_eq  i8 %tmp_52, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln83_16"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_80_8.split:236 %icmp_ln83_17 = icmp_eq  i8 %tmp_52, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln83_17"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:237 %select_ln83_20 = select i1 %and_ln83_30, i1 %icmp_ln83_16, i1 %icmp_ln83_17

]]></Node>
<StgValue><ssdm name="select_ln83_20"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:238 %xor_ln83_26 = xor i1 %tmp_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_26"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:239 %and_ln83_31 = and i1 %icmp_ln83_15, i1 %xor_ln83_26

]]></Node>
<StgValue><ssdm name="and_ln83_31"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:240 %select_ln83_21 = select i1 %and_ln83_30, i1 %and_ln83_31, i1 %icmp_ln83_16

]]></Node>
<StgValue><ssdm name="select_ln83_21"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:241 %and_ln83_32 = and i1 %and_ln83_30, i1 %icmp_ln83_16

]]></Node>
<StgValue><ssdm name="and_ln83_32"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:242 %xor_ln83_27 = xor i1 %select_ln83_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_27"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:243 %or_ln83_10 = or i1 %tmp_49, i1 %xor_ln83_27

]]></Node>
<StgValue><ssdm name="or_ln83_10"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:244 %xor_ln83_28 = xor i1 %tmp_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_28"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:245 %and_ln83_33 = and i1 %or_ln83_10, i1 %xor_ln83_28

]]></Node>
<StgValue><ssdm name="and_ln83_33"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:246 %and_ln83_34 = and i1 %tmp_49, i1 %select_ln83_21

]]></Node>
<StgValue><ssdm name="and_ln83_34"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:247 %or_ln83_21 = or i1 %and_ln83_32, i1 %and_ln83_34

]]></Node>
<StgValue><ssdm name="or_ln83_21"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:248 %xor_ln83_29 = xor i1 %or_ln83_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_29"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:249 %and_ln83_35 = and i1 %tmp_46, i1 %xor_ln83_29

]]></Node>
<StgValue><ssdm name="and_ln83_35"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:250 %select_ln83_22 = select i1 %and_ln83_33, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln83_22"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:251 %or_ln83_11 = or i1 %and_ln83_33, i1 %and_ln83_35

]]></Node>
<StgValue><ssdm name="or_ln83_11"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:252 %select_ln83_23 = select i1 %or_ln83_11, i24 %select_ln83_22, i24 %add_ln83_5

]]></Node>
<StgValue><ssdm name="select_ln83_23"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
VITIS_LOOP_80_8.split:174 %tmp_35 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln83, i3 4

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_80_8.split:175 %zext_ln83_10 = zext i14 %tmp_35

]]></Node>
<StgValue><ssdm name="zext_ln83_10"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_80_8.split:176 %C_addr_4 = getelementptr i24 %C, i64 0, i64 %zext_ln83_10

]]></Node>
<StgValue><ssdm name="C_addr_4"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
VITIS_LOOP_80_8.split:213 %store_ln83 = store i24 %select_ln83_19, i14 %C_addr_4

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
VITIS_LOOP_80_8.split:214 %tmp_44 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln83, i3 5

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_80_8.split:215 %zext_ln83_12 = zext i14 %tmp_44

]]></Node>
<StgValue><ssdm name="zext_ln83_12"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_80_8.split:216 %C_addr_5 = getelementptr i24 %C, i64 0, i64 %zext_ln83_12

]]></Node>
<StgValue><ssdm name="C_addr_5"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
VITIS_LOOP_80_8.split:253 %store_ln83 = store i24 %select_ln83_23, i14 %C_addr_5

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="48" op_0_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:258 %sext_ln83_12 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load

]]></Node>
<StgValue><ssdm name="sext_ln83_12"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="48" op_0_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:260 %sext_ln83_13 = sext i24 %tmp_54

]]></Node>
<StgValue><ssdm name="sext_ln83_13"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
VITIS_LOOP_80_8.split:261 %mul_ln83_6 = mul i48 %sext_ln83_13, i48 %sext_ln83_12

]]></Node>
<StgValue><ssdm name="mul_ln83_6"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:262 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_6, i32 47

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:263 %trunc_ln83_6 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln83_6, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln83_6"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:264 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:265 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_6, i32 39

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="24" op_0_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:266 %zext_ln83_13 = zext i1 %tmp_56

]]></Node>
<StgValue><ssdm name="zext_ln83_13"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:267 %add_ln83_6 = add i24 %trunc_ln83_6, i24 %zext_ln83_13

]]></Node>
<StgValue><ssdm name="add_ln83_6"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:268 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln83_6, i32 23

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:269 %xor_ln83_30 = xor i1 %tmp_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_30"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:270 %and_ln83_36 = and i1 %tmp_57, i1 %xor_ln83_30

]]></Node>
<StgValue><ssdm name="and_ln83_36"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:271 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_6, i32 40

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:272 %tmp_60 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln83_6, i32 41

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_80_8.split:273 %icmp_ln83_18 = icmp_eq  i7 %tmp_60, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln83_18"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:274 %tmp_61 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln83_6, i32 40

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_80_8.split:275 %icmp_ln83_19 = icmp_eq  i8 %tmp_61, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln83_19"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_80_8.split:276 %icmp_ln83_20 = icmp_eq  i8 %tmp_61, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln83_20"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:277 %select_ln83_24 = select i1 %and_ln83_36, i1 %icmp_ln83_19, i1 %icmp_ln83_20

]]></Node>
<StgValue><ssdm name="select_ln83_24"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:278 %xor_ln83_31 = xor i1 %tmp_59, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_31"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:279 %and_ln83_37 = and i1 %icmp_ln83_18, i1 %xor_ln83_31

]]></Node>
<StgValue><ssdm name="and_ln83_37"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:280 %select_ln83_25 = select i1 %and_ln83_36, i1 %and_ln83_37, i1 %icmp_ln83_19

]]></Node>
<StgValue><ssdm name="select_ln83_25"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:281 %and_ln83_38 = and i1 %and_ln83_36, i1 %icmp_ln83_19

]]></Node>
<StgValue><ssdm name="and_ln83_38"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:282 %xor_ln83_32 = xor i1 %select_ln83_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_32"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:283 %or_ln83_12 = or i1 %tmp_58, i1 %xor_ln83_32

]]></Node>
<StgValue><ssdm name="or_ln83_12"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:284 %xor_ln83_33 = xor i1 %tmp_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_33"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:285 %and_ln83_39 = and i1 %or_ln83_12, i1 %xor_ln83_33

]]></Node>
<StgValue><ssdm name="and_ln83_39"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:286 %and_ln83_40 = and i1 %tmp_58, i1 %select_ln83_25

]]></Node>
<StgValue><ssdm name="and_ln83_40"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:287 %or_ln83_22 = or i1 %and_ln83_38, i1 %and_ln83_40

]]></Node>
<StgValue><ssdm name="or_ln83_22"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:288 %xor_ln83_34 = xor i1 %or_ln83_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_34"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:289 %and_ln83_41 = and i1 %tmp_55, i1 %xor_ln83_34

]]></Node>
<StgValue><ssdm name="and_ln83_41"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:290 %select_ln83_26 = select i1 %and_ln83_39, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln83_26"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:291 %or_ln83_13 = or i1 %and_ln83_39, i1 %and_ln83_41

]]></Node>
<StgValue><ssdm name="or_ln83_13"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:292 %select_ln83_27 = select i1 %or_ln83_13, i24 %select_ln83_26, i24 %add_ln83_6

]]></Node>
<StgValue><ssdm name="select_ln83_27"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="48" op_0_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:298 %sext_ln83_14 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load

]]></Node>
<StgValue><ssdm name="sext_ln83_14"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="48" op_0_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:300 %sext_ln83_15 = sext i24 %tmp_63

]]></Node>
<StgValue><ssdm name="sext_ln83_15"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
VITIS_LOOP_80_8.split:301 %mul_ln83_7 = mul i48 %sext_ln83_15, i48 %sext_ln83_14

]]></Node>
<StgValue><ssdm name="mul_ln83_7"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:302 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_7, i32 47

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:303 %trunc_ln83_7 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln83_7, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln83_7"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:304 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_7, i32 15

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:305 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_7, i32 39

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="24" op_0_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:306 %zext_ln83_15 = zext i1 %tmp_65

]]></Node>
<StgValue><ssdm name="zext_ln83_15"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:307 %add_ln83_7 = add i24 %trunc_ln83_7, i24 %zext_ln83_15

]]></Node>
<StgValue><ssdm name="add_ln83_7"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:308 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln83_7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:309 %xor_ln83_35 = xor i1 %tmp_67, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_35"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:310 %and_ln83_42 = and i1 %tmp_66, i1 %xor_ln83_35

]]></Node>
<StgValue><ssdm name="and_ln83_42"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:311 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln83_7, i32 40

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:312 %tmp_69 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln83_7, i32 41

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_80_8.split:313 %icmp_ln83_21 = icmp_eq  i7 %tmp_69, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln83_21"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
VITIS_LOOP_80_8.split:314 %tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln83_7, i32 40

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_80_8.split:315 %icmp_ln83_22 = icmp_eq  i8 %tmp_70, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln83_22"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_80_8.split:316 %icmp_ln83_23 = icmp_eq  i8 %tmp_70, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln83_23"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:317 %select_ln83_28 = select i1 %and_ln83_42, i1 %icmp_ln83_22, i1 %icmp_ln83_23

]]></Node>
<StgValue><ssdm name="select_ln83_28"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:318 %xor_ln83_36 = xor i1 %tmp_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_36"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:319 %and_ln83_43 = and i1 %icmp_ln83_21, i1 %xor_ln83_36

]]></Node>
<StgValue><ssdm name="and_ln83_43"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:320 %select_ln83_29 = select i1 %and_ln83_42, i1 %and_ln83_43, i1 %icmp_ln83_22

]]></Node>
<StgValue><ssdm name="select_ln83_29"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:321 %and_ln83_44 = and i1 %and_ln83_42, i1 %icmp_ln83_22

]]></Node>
<StgValue><ssdm name="and_ln83_44"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:322 %xor_ln83_37 = xor i1 %select_ln83_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_37"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:323 %or_ln83_14 = or i1 %tmp_67, i1 %xor_ln83_37

]]></Node>
<StgValue><ssdm name="or_ln83_14"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:324 %xor_ln83_38 = xor i1 %tmp_64, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_38"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:325 %and_ln83_45 = and i1 %or_ln83_14, i1 %xor_ln83_38

]]></Node>
<StgValue><ssdm name="and_ln83_45"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:326 %and_ln83_46 = and i1 %tmp_67, i1 %select_ln83_29

]]></Node>
<StgValue><ssdm name="and_ln83_46"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:327 %or_ln83_23 = or i1 %and_ln83_44, i1 %and_ln83_46

]]></Node>
<StgValue><ssdm name="or_ln83_23"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:328 %xor_ln83_39 = xor i1 %or_ln83_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_39"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:329 %and_ln83_47 = and i1 %tmp_64, i1 %xor_ln83_39

]]></Node>
<StgValue><ssdm name="and_ln83_47"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:330 %select_ln83_30 = select i1 %and_ln83_45, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln83_30"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_80_8.split:331 %or_ln83_15 = or i1 %and_ln83_45, i1 %and_ln83_47

]]></Node>
<StgValue><ssdm name="or_ln83_15"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_80_8.split:332 %select_ln83_31 = select i1 %or_ln83_15, i24 %select_ln83_30, i24 %add_ln83_7

]]></Node>
<StgValue><ssdm name="select_ln83_31"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_80_8.split:1 %specpipeline_ln75 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln75"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_80_8.split:2 %speclooptripcount_ln74 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln74"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_80_8.split:3 %specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln74"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
VITIS_LOOP_80_8.split:254 %tmp_53 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln83, i3 6

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_80_8.split:255 %zext_ln83_14 = zext i14 %tmp_53

]]></Node>
<StgValue><ssdm name="zext_ln83_14"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_80_8.split:256 %C_addr_6 = getelementptr i24 %C, i64 0, i64 %zext_ln83_14

]]></Node>
<StgValue><ssdm name="C_addr_6"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
VITIS_LOOP_80_8.split:293 %store_ln83 = store i24 %select_ln83_27, i14 %C_addr_6

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
VITIS_LOOP_80_8.split:294 %tmp_62 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln83, i3 7

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_80_8.split:295 %zext_ln83_16 = zext i14 %tmp_62

]]></Node>
<StgValue><ssdm name="zext_ln83_16"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_80_8.split:296 %C_addr_7 = getelementptr i24 %C, i64 0, i64 %zext_ln83_16

]]></Node>
<StgValue><ssdm name="C_addr_7"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
VITIS_LOOP_80_8.split:333 %store_ln83 = store i24 %select_ln83_31, i14 %C_addr_7

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_80_8.split:335 %br_ln74 = br void %VITIS_LOOP_80_8

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
