{
	"finish__design__instance__count__class:antenna_cell": 1,
	"finish__design__instance__area__class:antenna_cell": 5.6448,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 524.966,
	"finish__design__instance__count__class:timing_repair_buffer": 21,
	"finish__design__instance__area__class:timing_repair_buffer": 894.701,
	"finish__design__instance__count__class:inverter": 19,
	"finish__design__instance__area__class:inverter": 344.333,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 11.2896,
	"finish__design__instance__count__class:sequential_cell": 7,
	"finish__design__instance__area__class:sequential_cell": 694.31,
	"finish__design__instance__count__class:multi_input_combinational_cell": 124,
	"finish__design__instance__area__class:multi_input_combinational_cell": 5848.01,
	"finish__design__instance__count": 176,
	"finish__design__instance__area": 8323.26,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.49488,
	"finish__clock__skew__setup": 0.000714234,
	"finish__clock__skew__hold": 0.000714234,
	"finish__timing__drv__max_slew_limit": 0.791008,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.902335,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0263151,
	"finish__power__switching__total": 0.0161675,
	"finish__power__leakage__total": 6.84433e-07,
	"finish__power__total": 0.0424833,
	"finish__design__io": 21,
	"finish__design__die__area": 1.16766e+06,
	"finish__design__core__area": 1.15725e+06,
	"finish__design__instance__count": 1677,
	"finish__design__instance__area": 16796.1,
	"finish__design__instance__count__stdcell": 1677,
	"finish__design__instance__area__stdcell": 16796.1,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0145137,
	"finish__design__instance__utilization__stdcell": 0.0145137,
	"finish__design__rows": 213,
	"finish__design__rows:GF018hv5v_green_sc9": 213,
	"finish__design__sites": 410025,
	"finish__design__sites:GF018hv5v_green_sc9": 410025,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}