{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 18 09:16:24 2018 " "Info: Processing started: Thu Jan 18 09:16:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lihua -c lihua --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lihua -c lihua --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1 " "Info: Assuming node \"clk1\" is an undefined clock" {  } { { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 2 -1 0 } } { "d:/program_files/eda/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program_files/eda/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk1 register CNT27B:comb_3\|sout\[1\] register CNT27B:comb_3\|sout\[26\] 231.54 MHz 4.319 ns Internal " "Info: Clock \"clk1\" has Internal fmax of 231.54 MHz between source register \"CNT27B:comb_3\|sout\[1\]\" and destination register \"CNT27B:comb_3\|sout\[26\]\" (period= 4.319 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.060 ns + Longest register register " "Info: + Longest register to register delay is 4.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CNT27B:comb_3\|sout\[1\] 1 REG LCFF_X32_Y6_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y6_N7; Fanout = 2; REG Node = 'CNT27B:comb_3\|sout\[1\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CNT27B:comb_3|sout[1] } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.621 ns) 1.085 ns CNT27B:comb_3\|sout\[1\]~27 2 COMB LCCOMB_X32_Y6_N6 2 " "Info: 2: + IC(0.464 ns) + CELL(0.621 ns) = 1.085 ns; Loc. = LCCOMB_X32_Y6_N6; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[1\]~27'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.085 ns" { CNT27B:comb_3|sout[1] CNT27B:comb_3|sout[1]~27 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.171 ns CNT27B:comb_3\|sout\[2\]~29 3 COMB LCCOMB_X32_Y6_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.171 ns; Loc. = LCCOMB_X32_Y6_N8; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[2\]~29'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[1]~27 CNT27B:comb_3|sout[2]~29 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.257 ns CNT27B:comb_3\|sout\[3\]~31 4 COMB LCCOMB_X32_Y6_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.257 ns; Loc. = LCCOMB_X32_Y6_N10; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[3\]~31'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[2]~29 CNT27B:comb_3|sout[3]~31 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.343 ns CNT27B:comb_3\|sout\[4\]~33 5 COMB LCCOMB_X32_Y6_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.343 ns; Loc. = LCCOMB_X32_Y6_N12; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[4\]~33'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[3]~31 CNT27B:comb_3|sout[4]~33 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.533 ns CNT27B:comb_3\|sout\[5\]~35 6 COMB LCCOMB_X32_Y6_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 1.533 ns; Loc. = LCCOMB_X32_Y6_N14; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[5\]~35'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.190 ns" { CNT27B:comb_3|sout[4]~33 CNT27B:comb_3|sout[5]~35 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.619 ns CNT27B:comb_3\|sout\[6\]~37 7 COMB LCCOMB_X32_Y6_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.619 ns; Loc. = LCCOMB_X32_Y6_N16; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[6\]~37'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[5]~35 CNT27B:comb_3|sout[6]~37 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.705 ns CNT27B:comb_3\|sout\[7\]~39 8 COMB LCCOMB_X32_Y6_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.705 ns; Loc. = LCCOMB_X32_Y6_N18; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[7\]~39'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[6]~37 CNT27B:comb_3|sout[7]~39 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.791 ns CNT27B:comb_3\|sout\[8\]~41 9 COMB LCCOMB_X32_Y6_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 1.791 ns; Loc. = LCCOMB_X32_Y6_N20; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[8\]~41'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[7]~39 CNT27B:comb_3|sout[8]~41 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.877 ns CNT27B:comb_3\|sout\[9\]~43 10 COMB LCCOMB_X32_Y6_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 1.877 ns; Loc. = LCCOMB_X32_Y6_N22; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[9\]~43'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[8]~41 CNT27B:comb_3|sout[9]~43 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.963 ns CNT27B:comb_3\|sout\[10\]~45 11 COMB LCCOMB_X32_Y6_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 1.963 ns; Loc. = LCCOMB_X32_Y6_N24; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[10\]~45'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[9]~43 CNT27B:comb_3|sout[10]~45 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.049 ns CNT27B:comb_3\|sout\[11\]~47 12 COMB LCCOMB_X32_Y6_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.049 ns; Loc. = LCCOMB_X32_Y6_N26; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[11\]~47'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[10]~45 CNT27B:comb_3|sout[11]~47 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.135 ns CNT27B:comb_3\|sout\[12\]~49 13 COMB LCCOMB_X32_Y6_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.135 ns; Loc. = LCCOMB_X32_Y6_N28; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[12\]~49'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[11]~47 CNT27B:comb_3|sout[12]~49 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.310 ns CNT27B:comb_3\|sout\[13\]~51 14 COMB LCCOMB_X32_Y6_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.175 ns) = 2.310 ns; Loc. = LCCOMB_X32_Y6_N30; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[13\]~51'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.175 ns" { CNT27B:comb_3|sout[12]~49 CNT27B:comb_3|sout[13]~51 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.396 ns CNT27B:comb_3\|sout\[14\]~53 15 COMB LCCOMB_X32_Y5_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.396 ns; Loc. = LCCOMB_X32_Y5_N0; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[14\]~53'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[13]~51 CNT27B:comb_3|sout[14]~53 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.482 ns CNT27B:comb_3\|sout\[15\]~55 16 COMB LCCOMB_X32_Y5_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.482 ns; Loc. = LCCOMB_X32_Y5_N2; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[15\]~55'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[14]~53 CNT27B:comb_3|sout[15]~55 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.568 ns CNT27B:comb_3\|sout\[16\]~57 17 COMB LCCOMB_X32_Y5_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.568 ns; Loc. = LCCOMB_X32_Y5_N4; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[16\]~57'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[15]~55 CNT27B:comb_3|sout[16]~57 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.654 ns CNT27B:comb_3\|sout\[17\]~59 18 COMB LCCOMB_X32_Y5_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.654 ns; Loc. = LCCOMB_X32_Y5_N6; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[17\]~59'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[16]~57 CNT27B:comb_3|sout[17]~59 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.740 ns CNT27B:comb_3\|sout\[18\]~61 19 COMB LCCOMB_X32_Y5_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 2.740 ns; Loc. = LCCOMB_X32_Y5_N8; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[18\]~61'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[17]~59 CNT27B:comb_3|sout[18]~61 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.826 ns CNT27B:comb_3\|sout\[19\]~63 20 COMB LCCOMB_X32_Y5_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 2.826 ns; Loc. = LCCOMB_X32_Y5_N10; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[19\]~63'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[18]~61 CNT27B:comb_3|sout[19]~63 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.912 ns CNT27B:comb_3\|sout\[20\]~65 21 COMB LCCOMB_X32_Y5_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 2.912 ns; Loc. = LCCOMB_X32_Y5_N12; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[20\]~65'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[19]~63 CNT27B:comb_3|sout[20]~65 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.102 ns CNT27B:comb_3\|sout\[21\]~67 22 COMB LCCOMB_X32_Y5_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.190 ns) = 3.102 ns; Loc. = LCCOMB_X32_Y5_N14; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[21\]~67'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.190 ns" { CNT27B:comb_3|sout[20]~65 CNT27B:comb_3|sout[21]~67 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.188 ns CNT27B:comb_3\|sout\[22\]~69 23 COMB LCCOMB_X32_Y5_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.188 ns; Loc. = LCCOMB_X32_Y5_N16; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[22\]~69'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[21]~67 CNT27B:comb_3|sout[22]~69 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.274 ns CNT27B:comb_3\|sout\[23\]~71 24 COMB LCCOMB_X32_Y5_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.274 ns; Loc. = LCCOMB_X32_Y5_N18; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[23\]~71'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[22]~69 CNT27B:comb_3|sout[23]~71 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.360 ns CNT27B:comb_3\|sout\[24\]~73 25 COMB LCCOMB_X32_Y5_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 3.360 ns; Loc. = LCCOMB_X32_Y5_N20; Fanout = 2; COMB Node = 'CNT27B:comb_3\|sout\[24\]~73'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[23]~71 CNT27B:comb_3|sout[24]~73 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.446 ns CNT27B:comb_3\|sout\[25\]~75 26 COMB LCCOMB_X32_Y5_N22 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.446 ns; Loc. = LCCOMB_X32_Y5_N22; Fanout = 1; COMB Node = 'CNT27B:comb_3\|sout\[25\]~75'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT27B:comb_3|sout[24]~73 CNT27B:comb_3|sout[25]~75 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.952 ns CNT27B:comb_3\|sout\[26\]~76 27 COMB LCCOMB_X32_Y5_N24 1 " "Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 3.952 ns; Loc. = LCCOMB_X32_Y5_N24; Fanout = 1; COMB Node = 'CNT27B:comb_3\|sout\[26\]~76'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { CNT27B:comb_3|sout[25]~75 CNT27B:comb_3|sout[26]~76 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.060 ns CNT27B:comb_3\|sout\[26\] 28 REG LCFF_X32_Y5_N25 8 " "Info: 28: + IC(0.000 ns) + CELL(0.108 ns) = 4.060 ns; Loc. = LCFF_X32_Y5_N25; Fanout = 8; REG Node = 'CNT27B:comb_3\|sout\[26\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { CNT27B:comb_3|sout[26]~76 CNT27B:comb_3|sout[26] } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.596 ns ( 88.57 % ) " "Info: Total cell delay = 3.596 ns ( 88.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.464 ns ( 11.43 % ) " "Info: Total interconnect delay = 0.464 ns ( 11.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "4.060 ns" { CNT27B:comb_3|sout[1] CNT27B:comb_3|sout[1]~27 CNT27B:comb_3|sout[2]~29 CNT27B:comb_3|sout[3]~31 CNT27B:comb_3|sout[4]~33 CNT27B:comb_3|sout[5]~35 CNT27B:comb_3|sout[6]~37 CNT27B:comb_3|sout[7]~39 CNT27B:comb_3|sout[8]~41 CNT27B:comb_3|sout[9]~43 CNT27B:comb_3|sout[10]~45 CNT27B:comb_3|sout[11]~47 CNT27B:comb_3|sout[12]~49 CNT27B:comb_3|sout[13]~51 CNT27B:comb_3|sout[14]~53 CNT27B:comb_3|sout[15]~55 CNT27B:comb_3|sout[16]~57 CNT27B:comb_3|sout[17]~59 CNT27B:comb_3|sout[18]~61 CNT27B:comb_3|sout[19]~63 CNT27B:comb_3|sout[20]~65 CNT27B:comb_3|sout[21]~67 CNT27B:comb_3|sout[22]~69 CNT27B:comb_3|sout[23]~71 CNT27B:comb_3|sout[24]~73 CNT27B:comb_3|sout[25]~75 CNT27B:comb_3|sout[26]~76 CNT27B:comb_3|sout[26] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "4.060 ns" { CNT27B:comb_3|sout[1] {} CNT27B:comb_3|sout[1]~27 {} CNT27B:comb_3|sout[2]~29 {} CNT27B:comb_3|sout[3]~31 {} CNT27B:comb_3|sout[4]~33 {} CNT27B:comb_3|sout[5]~35 {} CNT27B:comb_3|sout[6]~37 {} CNT27B:comb_3|sout[7]~39 {} CNT27B:comb_3|sout[8]~41 {} CNT27B:comb_3|sout[9]~43 {} CNT27B:comb_3|sout[10]~45 {} CNT27B:comb_3|sout[11]~47 {} CNT27B:comb_3|sout[12]~49 {} CNT27B:comb_3|sout[13]~51 {} CNT27B:comb_3|sout[14]~53 {} CNT27B:comb_3|sout[15]~55 {} CNT27B:comb_3|sout[16]~57 {} CNT27B:comb_3|sout[17]~59 {} CNT27B:comb_3|sout[18]~61 {} CNT27B:comb_3|sout[19]~63 {} CNT27B:comb_3|sout[20]~65 {} CNT27B:comb_3|sout[21]~67 {} CNT27B:comb_3|sout[22]~69 {} CNT27B:comb_3|sout[23]~71 {} CNT27B:comb_3|sout[24]~73 {} CNT27B:comb_3|sout[25]~75 {} CNT27B:comb_3|sout[26]~76 {} CNT27B:comb_3|sout[26] {} } { 0.000ns 0.464ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 2.867 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1\" to destination register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk1 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk1'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk1~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clk1~clkctrl'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.139 ns" { clk1 clk1~clkctrl } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.666 ns) 2.867 ns CNT27B:comb_3\|sout\[26\] 3 REG LCFF_X32_Y5_N25 8 " "Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.867 ns; Loc. = LCFF_X32_Y5_N25; Fanout = 8; REG Node = 'CNT27B:comb_3\|sout\[26\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.588 ns" { clk1~clkctrl CNT27B:comb_3|sout[26] } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.99 % ) " "Info: Total cell delay = 1.806 ns ( 62.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.061 ns ( 37.01 % ) " "Info: Total interconnect delay = 1.061 ns ( 37.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.867 ns" { clk1 clk1~clkctrl CNT27B:comb_3|sout[26] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.867 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} CNT27B:comb_3|sout[26] {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 source 2.862 ns - Longest register " "Info: - Longest clock path from clock \"clk1\" to source register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk1 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk1'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk1~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clk1~clkctrl'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.139 ns" { clk1 clk1~clkctrl } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 2.862 ns CNT27B:comb_3\|sout\[1\] 3 REG LCFF_X32_Y6_N7 2 " "Info: 3: + IC(0.917 ns) + CELL(0.666 ns) = 2.862 ns; Loc. = LCFF_X32_Y6_N7; Fanout = 2; REG Node = 'CNT27B:comb_3\|sout\[1\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.583 ns" { clk1~clkctrl CNT27B:comb_3|sout[1] } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.10 % ) " "Info: Total cell delay = 1.806 ns ( 63.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 36.90 % ) " "Info: Total interconnect delay = 1.056 ns ( 36.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clk1 clk1~clkctrl CNT27B:comb_3|sout[1] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} CNT27B:comb_3|sout[1] {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.867 ns" { clk1 clk1~clkctrl CNT27B:comb_3|sout[26] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.867 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} CNT27B:comb_3|sout[26] {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clk1 clk1~clkctrl CNT27B:comb_3|sout[1] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} CNT27B:comb_3|sout[1] {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "4.060 ns" { CNT27B:comb_3|sout[1] CNT27B:comb_3|sout[1]~27 CNT27B:comb_3|sout[2]~29 CNT27B:comb_3|sout[3]~31 CNT27B:comb_3|sout[4]~33 CNT27B:comb_3|sout[5]~35 CNT27B:comb_3|sout[6]~37 CNT27B:comb_3|sout[7]~39 CNT27B:comb_3|sout[8]~41 CNT27B:comb_3|sout[9]~43 CNT27B:comb_3|sout[10]~45 CNT27B:comb_3|sout[11]~47 CNT27B:comb_3|sout[12]~49 CNT27B:comb_3|sout[13]~51 CNT27B:comb_3|sout[14]~53 CNT27B:comb_3|sout[15]~55 CNT27B:comb_3|sout[16]~57 CNT27B:comb_3|sout[17]~59 CNT27B:comb_3|sout[18]~61 CNT27B:comb_3|sout[19]~63 CNT27B:comb_3|sout[20]~65 CNT27B:comb_3|sout[21]~67 CNT27B:comb_3|sout[22]~69 CNT27B:comb_3|sout[23]~71 CNT27B:comb_3|sout[24]~73 CNT27B:comb_3|sout[25]~75 CNT27B:comb_3|sout[26]~76 CNT27B:comb_3|sout[26] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "4.060 ns" { CNT27B:comb_3|sout[1] {} CNT27B:comb_3|sout[1]~27 {} CNT27B:comb_3|sout[2]~29 {} CNT27B:comb_3|sout[3]~31 {} CNT27B:comb_3|sout[4]~33 {} CNT27B:comb_3|sout[5]~35 {} CNT27B:comb_3|sout[6]~37 {} CNT27B:comb_3|sout[7]~39 {} CNT27B:comb_3|sout[8]~41 {} CNT27B:comb_3|sout[9]~43 {} CNT27B:comb_3|sout[10]~45 {} CNT27B:comb_3|sout[11]~47 {} CNT27B:comb_3|sout[12]~49 {} CNT27B:comb_3|sout[13]~51 {} CNT27B:comb_3|sout[14]~53 {} CNT27B:comb_3|sout[15]~55 {} CNT27B:comb_3|sout[16]~57 {} CNT27B:comb_3|sout[17]~59 {} CNT27B:comb_3|sout[18]~61 {} CNT27B:comb_3|sout[19]~63 {} CNT27B:comb_3|sout[20]~65 {} CNT27B:comb_3|sout[21]~67 {} CNT27B:comb_3|sout[22]~69 {} CNT27B:comb_3|sout[23]~71 {} CNT27B:comb_3|sout[24]~73 {} CNT27B:comb_3|sout[25]~75 {} CNT27B:comb_3|sout[26]~76 {} CNT27B:comb_3|sout[26] {} } { 0.000ns 0.464ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.867 ns" { clk1 clk1~clkctrl CNT27B:comb_3|sout[26] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.867 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} CNT27B:comb_3|sout[26] {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clk1 clk1~clkctrl CNT27B:comb_3|sout[1] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} CNT27B:comb_3|sout[1] {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CNT27B:comb_3\|sout\[13\] ena clk1 4.937 ns register " "Info: tsu for register \"CNT27B:comb_3\|sout\[13\]\" (data pin = \"ena\", clock pin = \"clk1\") is 4.937 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.839 ns + Longest pin register " "Info: + Longest pin to register delay is 7.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns ena 1 PIN PIN_114 27 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_114; Fanout = 27; PIN Node = 'ena'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ena } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.989 ns) + CELL(0.855 ns) 7.839 ns CNT27B:comb_3\|sout\[13\] 2 REG LCFF_X32_Y6_N31 2 " "Info: 2: + IC(5.989 ns) + CELL(0.855 ns) = 7.839 ns; Loc. = LCFF_X32_Y6_N31; Fanout = 2; REG Node = 'CNT27B:comb_3\|sout\[13\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "6.844 ns" { ena CNT27B:comb_3|sout[13] } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.850 ns ( 23.60 % ) " "Info: Total cell delay = 1.850 ns ( 23.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.989 ns ( 76.40 % ) " "Info: Total interconnect delay = 5.989 ns ( 76.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "7.839 ns" { ena CNT27B:comb_3|sout[13] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "7.839 ns" { ena {} ena~combout {} CNT27B:comb_3|sout[13] {} } { 0.000ns 0.000ns 5.989ns } { 0.000ns 0.995ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 2.862 ns - Shortest register " "Info: - Shortest clock path from clock \"clk1\" to destination register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk1 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk1'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk1~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clk1~clkctrl'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.139 ns" { clk1 clk1~clkctrl } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 2.862 ns CNT27B:comb_3\|sout\[13\] 3 REG LCFF_X32_Y6_N31 2 " "Info: 3: + IC(0.917 ns) + CELL(0.666 ns) = 2.862 ns; Loc. = LCFF_X32_Y6_N31; Fanout = 2; REG Node = 'CNT27B:comb_3\|sout\[13\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.583 ns" { clk1~clkctrl CNT27B:comb_3|sout[13] } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.10 % ) " "Info: Total cell delay = 1.806 ns ( 63.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 36.90 % ) " "Info: Total interconnect delay = 1.056 ns ( 36.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clk1 clk1~clkctrl CNT27B:comb_3|sout[13] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} CNT27B:comb_3|sout[13] {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "7.839 ns" { ena CNT27B:comb_3|sout[13] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "7.839 ns" { ena {} ena~combout {} CNT27B:comb_3|sout[13] {} } { 0.000ns 0.000ns 5.989ns } { 0.000ns 0.995ns 0.855ns } "" } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clk1 clk1~clkctrl CNT27B:comb_3|sout[13] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} CNT27B:comb_3|sout[13] {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk1 LED7\[3\] CNT27B:comb_3\|sout\[24\] 11.166 ns register " "Info: tco from clock \"clk1\" to destination pin \"LED7\[3\]\" through register \"CNT27B:comb_3\|sout\[24\]\" is 11.166 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 source 2.867 ns + Longest register " "Info: + Longest clock path from clock \"clk1\" to source register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk1 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk1'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk1~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clk1~clkctrl'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.139 ns" { clk1 clk1~clkctrl } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.666 ns) 2.867 ns CNT27B:comb_3\|sout\[24\] 3 REG LCFF_X32_Y5_N21 9 " "Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.867 ns; Loc. = LCFF_X32_Y5_N21; Fanout = 9; REG Node = 'CNT27B:comb_3\|sout\[24\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.588 ns" { clk1~clkctrl CNT27B:comb_3|sout[24] } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.99 % ) " "Info: Total cell delay = 1.806 ns ( 62.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.061 ns ( 37.01 % ) " "Info: Total interconnect delay = 1.061 ns ( 37.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.867 ns" { clk1 clk1~clkctrl CNT27B:comb_3|sout[24] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.867 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} CNT27B:comb_3|sout[24] {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.995 ns + Longest register pin " "Info: + Longest register to pin delay is 7.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CNT27B:comb_3\|sout\[24\] 1 REG LCFF_X32_Y5_N21 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y5_N21; Fanout = 9; REG Node = 'CNT27B:comb_3\|sout\[24\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CNT27B:comb_3|sout[24] } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.651 ns) 1.787 ns tube:comb_4\|WideOr3~0 2 COMB LCCOMB_X30_Y5_N8 1 " "Info: 2: + IC(1.136 ns) + CELL(0.651 ns) = 1.787 ns; Loc. = LCCOMB_X30_Y5_N8; Fanout = 1; COMB Node = 'tube:comb_4\|WideOr3~0'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.787 ns" { CNT27B:comb_3|sout[24] tube:comb_4|WideOr3~0 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.952 ns) + CELL(3.256 ns) 7.995 ns LED7\[3\] 3 PIN PIN_175 0 " "Info: 3: + IC(2.952 ns) + CELL(3.256 ns) = 7.995 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'LED7\[3\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "6.208 ns" { tube:comb_4|WideOr3~0 LED7[3] } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.907 ns ( 48.87 % ) " "Info: Total cell delay = 3.907 ns ( 48.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.088 ns ( 51.13 % ) " "Info: Total interconnect delay = 4.088 ns ( 51.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "7.995 ns" { CNT27B:comb_3|sout[24] tube:comb_4|WideOr3~0 LED7[3] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "7.995 ns" { CNT27B:comb_3|sout[24] {} tube:comb_4|WideOr3~0 {} LED7[3] {} } { 0.000ns 1.136ns 2.952ns } { 0.000ns 0.651ns 3.256ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.867 ns" { clk1 clk1~clkctrl CNT27B:comb_3|sout[24] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.867 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} CNT27B:comb_3|sout[24] {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "7.995 ns" { CNT27B:comb_3|sout[24] tube:comb_4|WideOr3~0 LED7[3] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "7.995 ns" { CNT27B:comb_3|sout[24] {} tube:comb_4|WideOr3~0 {} LED7[3] {} } { 0.000ns 1.136ns 2.952ns } { 0.000ns 0.651ns 3.256ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CNT27B:comb_3\|sout\[0\] ena clk1 -4.173 ns register " "Info: th for register \"CNT27B:comb_3\|sout\[0\]\" (data pin = \"ena\", clock pin = \"clk1\") is -4.173 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 2.862 ns + Longest register " "Info: + Longest clock path from clock \"clk1\" to destination register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk1 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk1'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk1~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clk1~clkctrl'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.139 ns" { clk1 clk1~clkctrl } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 2.862 ns CNT27B:comb_3\|sout\[0\] 3 REG LCFF_X32_Y6_N1 3 " "Info: 3: + IC(0.917 ns) + CELL(0.666 ns) = 2.862 ns; Loc. = LCFF_X32_Y6_N1; Fanout = 3; REG Node = 'CNT27B:comb_3\|sout\[0\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.583 ns" { clk1~clkctrl CNT27B:comb_3|sout[0] } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.10 % ) " "Info: Total cell delay = 1.806 ns ( 63.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 36.90 % ) " "Info: Total interconnect delay = 1.056 ns ( 36.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clk1 clk1~clkctrl CNT27B:comb_3|sout[0] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} CNT27B:comb_3|sout[0] {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.341 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns ena 1 PIN PIN_114 27 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_114; Fanout = 27; PIN Node = 'ena'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ena } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.032 ns) + CELL(0.206 ns) 7.233 ns CNT27B:comb_3\|sout\[0\]~78 2 COMB LCCOMB_X32_Y6_N0 1 " "Info: 2: + IC(6.032 ns) + CELL(0.206 ns) = 7.233 ns; Loc. = LCCOMB_X32_Y6_N0; Fanout = 1; COMB Node = 'CNT27B:comb_3\|sout\[0\]~78'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "6.238 ns" { ena CNT27B:comb_3|sout[0]~78 } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.341 ns CNT27B:comb_3\|sout\[0\] 3 REG LCFF_X32_Y6_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.341 ns; Loc. = LCFF_X32_Y6_N1; Fanout = 3; REG Node = 'CNT27B:comb_3\|sout\[0\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { CNT27B:comb_3|sout[0]~78 CNT27B:comb_3|sout[0] } "NODE_NAME" } } { "lihua.v" "" { Text "F:/Workspace/Coding/AT89C51/FPGA/lihua/lihua.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.309 ns ( 17.83 % ) " "Info: Total cell delay = 1.309 ns ( 17.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.032 ns ( 82.17 % ) " "Info: Total interconnect delay = 6.032 ns ( 82.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "7.341 ns" { ena CNT27B:comb_3|sout[0]~78 CNT27B:comb_3|sout[0] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "7.341 ns" { ena {} ena~combout {} CNT27B:comb_3|sout[0]~78 {} CNT27B:comb_3|sout[0] {} } { 0.000ns 0.000ns 6.032ns 0.000ns } { 0.000ns 0.995ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clk1 clk1~clkctrl CNT27B:comb_3|sout[0] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} CNT27B:comb_3|sout[0] {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "7.341 ns" { ena CNT27B:comb_3|sout[0]~78 CNT27B:comb_3|sout[0] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "7.341 ns" { ena {} ena~combout {} CNT27B:comb_3|sout[0]~78 {} CNT27B:comb_3|sout[0] {} } { 0.000ns 0.000ns 6.032ns 0.000ns } { 0.000ns 0.995ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 18 09:16:25 2018 " "Info: Processing ended: Thu Jan 18 09:16:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
