Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot keyboard_sim_b_behav xil_defaultlib.keyboard_sim_b xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ps2_keyboard_model
Compiling module xil_defaultlib.scancode_ram
Compiling module xil_defaultlib.ps2_keyboard
Compiling module xil_defaultlib.clkgen(clk_freq=5000)
Compiling module xil_defaultlib.decode38
Compiling module xil_defaultlib.bcd7seg
Compiling module xil_defaultlib.sevenseg
Compiling module xil_defaultlib.keyboard_b
Compiling module xil_defaultlib.keyboard_sim_b
Compiling module xil_defaultlib.glbl
Built simulation snapshot keyboard_sim_b_behav
