#include "TMEMUtils.h"
#include "mlir/Analysis/SliceAnalysis.h"
#include "mlir/Pass/PassManager.h"
#include "nvidia/hopper/include/Transforms/Passes.h"
#include "triton/Dialect/TritonGPU/IR/Dialect.h"
#include "triton/Dialect/TritonNvidiaGPU/IR/Dialect.h"

#define DEBUG_TYPE "nvgpu-1D-tmem-alloc"
#define DBGS() (llvm::dbgs() << "[" DEBUG_TYPE "]: ")
#define LDBG(X) LLVM_DEBUG(DBGS() << X << "\n")

namespace tt = mlir::triton;
namespace ttg = mlir::triton::gpu;
namespace ttng = ::mlir::triton::nvidia_gpu;
namespace mlir {

// Wrapper class to hold the context for handling
// 1D TMEM Allocation.
class TMEM1DAllocator {
private:
  OpBuilder &builder;
  // Intermediate info to minimize code reuse across functions.
  int numWarps = -1;
  tt::ExpandDimsOp _expandedInput = nullptr;
  // _allocOp should be one of the following types:
  // 1. ttng::TMEMAllocOp: A direct memory allocation
  // 2. ttng::MemDescReinterpretOp: A reinterpret of a
  // memory allocation.
  // 3. ttg.MemDescIndexOp: An index into a memory allocation.
  Operation *_allocOp = nullptr;

public:
  TMEM1DAllocator(OpBuilder &builder) : builder(builder) {}

private:
  void copyAttrs(Operation *oldOp, Operation *newOp) {
    // Right now we just copy over ttg.partition per
    // the example.
    // TODO: Should we copy over loop information?
    auto partitionAttr = oldOp->getAttr("ttg.partition");
    newOp->setAttr("ttg.partition", partitionAttr);
  }

  void setExpandedInput(tt::ExpandDimsOp expandedInput) {
    this->_expandedInput = expandedInput;
  }

  tt::ExpandDimsOp getExpandedInput() {
    assert(_expandedInput != nullptr && "Must call setExpandedInput");
    return _expandedInput;
  }

  void setAllocOp(Operation *allocOp) { this->_allocOp = allocOp; }

  Operation *getAllocOp() {
    assert(_allocOp != nullptr && "Must call getAllocOp()");
    return _allocOp;
  }

  RankedTensorType getResultTensorType(Operation *op, size_t expectedSize) {
    auto outputType = dyn_cast<RankedTensorType>(op->getResult(0).getType());
    if (!outputType || outputType.getShape().size() != 2) {
      assert("Invalid tensor input");
    }
    return outputType;
  }

  ttng::TMEMAllocOp alloc1DTMEMBuffer() {
    auto expandedInput = getExpandedInput();
    auto oldRetType = getResultTensorType(expandedInput, 2);
    auto shape = oldRetType.getShape();
    auto tmemDesc = createTMEMDesc(builder, oldRetType, shape[0], shape[1]);
    auto allocCall = builder.create<ttng::TMEMAllocOp>(
        expandedInput->getLoc(), tmemDesc,
        builder.getType<ttg::AsyncTokenType>(),
        /*src=*/Value());
    return allocCall;
  }

  void TMEMStore1D(Operation *producer, Operation *allocOpBuffer) {
    // Expand from 1D -> 2D
    auto oldRetType = getResultTensorType(producer, 1);
    builder.setInsertionPointAfter(producer);
    auto encoding = oldRetType.getEncoding();
    Value expandDimsInput = producer->getResult(0);
    unsigned axis = 1;
    auto context = builder.getContext();
    // Handle blocked encoding which isn't a slice attribute.
    if (auto blockedEnc = dyn_cast<ttg::BlockedEncodingAttr>(encoding)) {
      auto rank = oldRetType.getRank();
      if (rank == 1) {
        // create return encoding with rank 2
        auto retSizePerThread = llvm::to_vector(blockedEnc.getSizePerThread());
        retSizePerThread.insert(retSizePerThread.begin() + axis, 1);
        auto retThreadsPerWarp = to_vector(blockedEnc.getThreadsPerWarp());
        retThreadsPerWarp.insert(retThreadsPerWarp.begin() + axis, 1);
        auto retWarpsPerCTA = to_vector(blockedEnc.getWarpsPerCTA());
        retWarpsPerCTA.insert(retWarpsPerCTA.begin() + axis, 1);
        auto retOrder = {axis, blockedEnc.getOrder()[0]};
        auto argCTALayout = blockedEnc.getCTALayout();
        auto retCTAsPerCGA = {argCTALayout.getCTAsPerCGA()[0], axis};
        auto retCTASplitNum = {argCTALayout.getCTASplitNum()[0], axis};
        auto retCTAOrder = {axis, argCTALayout.getCTAOrder()[0]};
        auto retCTALayout = triton::gpu::CTALayoutAttr::get(
            context, retCTAsPerCGA, retCTASplitNum, retCTAOrder);
        blockedEnc = triton::gpu::BlockedEncodingAttr::get(
            context, retSizePerThread, retThreadsPerWarp, retWarpsPerCTA,
            retOrder, retCTALayout);
      }
      auto sliceEnc = ttg::SliceEncodingAttr::get(
          builder.getContext(), oldRetType.getRank(), blockedEnc);
      auto sliceType = oldRetType.cloneWithEncoding(sliceEnc);
      expandDimsInput = builder.create<ttg::ConvertLayoutOp>(
          expandDimsInput.getLoc(), sliceType, expandDimsInput);
    }
    auto expandDims = builder.create<tt::ExpandDimsOp>(producer->getLoc(),
                                                       expandDimsInput, axis);
    copyAttrs(producer, expandDims);
    setExpandedInput(expandDims);
    Operation *allocOp;
    if (allocOpBuffer) {
      allocOp = allocOpBuffer;
    } else {
      allocOp = alloc1DTMEMBuffer();
    }
    setAllocOp(allocOp);

    // Verify that these layouts are compatible.
    auto tmemDesc = dyn_cast<ttg::MemDescType>(allocOp->getResult(0).getType());
    assert(tmemDesc && "Expected MemDescType");
    auto expandType = expandDims.getType();
    bool layoutTmemCompatible = ttng::isDistributedLayoutTMemCompatible(
        expandDims, expandType, tmemDesc);
    auto oldLayout = expandDims.getType().getEncoding();
    auto newLayout = oldLayout;
    if (!layoutTmemCompatible) {
      newLayout = ttng::getTmemCompatibleLayout(
          tmemDesc.getShape()[0], tmemDesc.getShape()[1], expandType, numWarps);
    }
    mlir::Operation *src = expandDims;
    if (newLayout != oldLayout) {
      auto ty = cast<RankedTensorType>(expandType);
      auto newTy = ty.cloneWithEncoding(newLayout);
      src = builder.create<ttg::ConvertLayoutOp>(expandDims.getLoc(), newTy,
                                                 expandDims);
      copyAttrs(producer, src);
    }
    // Generate the store
    Value trueVal = builder.create<arith::ConstantIntOp>(src->getLoc(), 1, 1);
    auto storeOp = builder.create<ttng::TMEMStoreOp>(
        src->getLoc(), allocOp->getResult(0), src->getResult(0), trueVal);
    copyAttrs(producer, storeOp);
  }

  void TMEMLoad1D(Operation *producer, Operation *consumer) {
    auto allocOp = getAllocOp();
    auto producerOutput = producer->getResult(0);
    auto oldInputType = dyn_cast<RankedTensorType>(producerOutput.getType());
    auto targetEncoding = oldInputType.getEncoding();
    auto oldExpandType = getExpandedInput().getType();
    Attribute newDistributedEncoding = ttng::getTmemCompatibleLayout(
        oldExpandType.getShape()[0], oldExpandType.getShape()[1], oldExpandType,
        numWarps);
    auto newExpandType =
        oldExpandType.cloneWithEncoding(newDistributedEncoding);
    // Generate the load
    builder.setInsertionPoint(consumer);
    auto loadOp = builder.create<ttng::TMEMLoadOp>(
        consumer->getLoc(), newExpandType,
        builder.getType<ttg::AsyncTokenType>(), allocOp->getResult(0), Value());
    copyAttrs(consumer, loadOp);
    // Generate the reshape
    auto reshape = builder.create<tt::ReshapeOp>(
        consumer->getLoc(), oldInputType.getShape(), loadOp);
    copyAttrs(consumer, reshape);
    // Generate a convert layout.
    auto newInput = builder.create<ttg::ConvertLayoutOp>(consumer->getLoc(),
                                                         oldInputType, reshape);
    copyAttrs(consumer, newInput);
    // Replace the uses in the consumer
    consumer->replaceUsesOfWith(producerOutput, newInput);
  }

public:
  void replaceWith1DTMEM(Operation *producer, Operation *consumer,
                         Operation *allocOpBuffer = nullptr) {
    this->numWarps = ttg::lookupNumWarps(producer);
    assert((numWarps == 4 || numWarps == 8) && "Only support 4 or 8 warps");
    TMEMStore1D(producer, allocOpBuffer);
    TMEMLoad1D(producer, consumer);
  }
};

void generate1DAllocations(OpBuilder &builder, Operation *producer,
                           llvm::SmallVector<Operation *> &allocOps) {
  assert(producer->hasAttr("tmem.start") && "Expected tmem.start");
  Operation *allocOpBuffer = nullptr;
  auto producerTMEMStart =
      mlir::cast<mlir::IntegerAttr>(producer->getAttr("tmem.start")).getInt();
  // If producerTMEMStart < allocOps.size() then we will be testing reusing
  // an existing allocation. Otherwise we will be testing a new allocation.
  if (producerTMEMStart < allocOps.size()) {
    auto allocOp = allocOps[producerTMEMStart];
    auto allocShape =
        dyn_cast<ttg::MemDescType>(allocOp->getResult(0).getType()).getShape();
    if (allocShape[allocShape.size() - 1] != 1) {
      builder.setInsertionPointAfter(allocOp);
      // Hardcode allocShape[0] / 2 for testing.
      allocOpBuffer = sliceAndReinterpretTMEMBuffer(
          builder, allocOp, allocShape[allocShape.size() - 2] / 2, 1);
    } else {
      allocOpBuffer = allocOp;
    }
  }
  auto producerPartition =
      mlir::cast<mlir::IntegerAttr>(producer->getAttr("ttg.partition"))
          .getInt();
  for (auto consumer : producer->getUsers()) {
    auto consumerParition =
        mlir::cast<mlir::IntegerAttr>(consumer->getAttr("ttg.partition"))
            .getInt();
    if (producerPartition != consumerParition) {
      TMEM1DAllocator(builder).replaceWith1DTMEM(producer, consumer,
                                                 allocOpBuffer);
    }
  }
  // Delete tmem.start
  producer->removeAttr("tmem.start");
}

ttg::MemDescReinterpretOp sliceAndReinterpretTMEMBuffer(OpBuilder &builder,
                                                        Operation *allocOp,
                                                        int offset,
                                                        size_t blockN) {
  auto allocResult = allocOp->getResult(0);
  auto allocType = cast<ttg::MemDescType>(allocResult.getType());
  auto shape = allocType.getShape();
  auto oldBlockN = shape[1];
  assert(oldBlockN >= blockN && "Invalid blockN size");
  assert(oldBlockN % blockN == 0 && "Invalid blockN divisibility");
  assert((offset + blockN) <= oldBlockN && "Invalid offset");
  auto tmemDesc =
      createTMEMDesc(builder, allocType, shape[shape.size() - 2], 1);
  auto subSlice = builder.create<ttng::TMEMSubSliceOp>(
      allocOp->getLoc(), allocResult, offset, blockN);
  return builder.create<ttg::MemDescReinterpretOp>(allocOp->getLoc(), tmemDesc,
                                                   subSlice);
}

ttg::MemDescType createTMEMDesc(OpBuilder &builder, Type inputType,
                                int64_t blockM, int64_t blockN) {
  size_t elemBitWidth = 0;
  Type elemType;
  Attribute memSpace;
  Attribute encoding;
  auto context = builder.getContext();
  if (auto tensorType = dyn_cast<RankedTensorType>(inputType)) {
    elemBitWidth = tensorType.getElementTypeBitWidth();
    elemType = tensorType.getElementType();
    memSpace = ttng::TensorMemorySpaceAttr::get(context);
    encoding = tensorType.getEncoding();
  } else if (auto allocType = dyn_cast<ttg::MemDescType>(inputType)) {
    elemBitWidth = allocType.getElementTypeBitWidth();
    elemType = allocType.getElementType();
    memSpace = allocType.getMemorySpace();
    encoding = allocType.getEncoding();
  } else {
    assert(false && "Expected RankedTensorType or ttg::MemDescType");
  }
  assert((elemBitWidth == 16 || elemBitWidth == 32) &&
         "TMEM Layout don't support fp8");
  auto unpacked = elemBitWidth != 16;
  // TODO(njriasan): Do we need to handle the ScaleDotElemType::E2M1 && transA
  // case at all from TCGen5MMAScaledOp::getBlockM?
  size_t CTASplitM;
  size_t CTASplitN;
  if (auto ttgLayout = mlir::dyn_cast<ttg::LayoutEncodingTrait>(encoding)) {
    ArrayRef<unsigned> CTASplitNum =
        ttg::getCTALayout(encoding).getCTASplitNum();
    CTASplitM = CTASplitNum[0];
    CTASplitN = CTASplitNum[1];
  } else if (auto tmemLayout =
                 mlir::dyn_cast<triton::nvidia_gpu::TensorMemoryEncodingAttr>(
                     encoding)) {
    CTASplitM = tmemLayout.getCTASplitM();
    CTASplitN = tmemLayout.getCTASplitN();
  } else {
    assert(false && "Unsupported encoding");
  }
  auto outputEncoding = ttng::TensorMemoryEncodingAttr::get(
      context, blockM, blockN,
      /*unpacked=*/unpacked, CTASplitM, CTASplitN);
  llvm::SmallVector<int64_t> shapeVec{blockM, blockN};
  llvm::ArrayRef<int64_t> shape(shapeVec);
  return ttg::MemDescType::get(shape, elemType, outputEncoding, memSpace,
                               /*mutableMemory=*/true);
}

#define GEN_PASS_DEF_NVGPUTEST1DTMEMALLOC
#include "nvidia/hopper/include/Transforms/Passes.h.inc"

class NVGPUTest1DTMEMAllocPass
    : public impl::NVGPUTest1DTMEMAllocBase<NVGPUTest1DTMEMAllocPass> {
public:
  using impl::NVGPUTest1DTMEMAllocBase<
      NVGPUTest1DTMEMAllocPass>::NVGPUTest1DTMEMAllocBase;

  void runOnOperation() override {
    auto moduleOp = getOperation();
    OpBuilder builder(moduleOp.getContext());
    llvm::SmallVector<Operation *> allocOps;
    moduleOp->walk([&](Operation *allocOp) {
      if (allocOp->hasAttr("tmem.start_buffer")) {
        allocOps.push_back(allocOp);
      }
    });
    moduleOp->walk([&](mlir::Operation *irOp) {
      if (irOp->hasAttr("tmem.start")) {
        generate1DAllocations(builder, irOp, allocOps);
      }
    });
  }
};

} // namespace mlir
