# HW1: Sequential Multi-Stage Counters (å¤šéšŽæ®µå¾ªåºè¨ˆæ•¸å™¨)

![VHDL](https://img.shields.io/badge/Language-VHDL-blue)
![FPGA](https://img.shields.io/badge/Device-FPGA-orange)

## ðŸ“– å°ˆæ¡ˆç°¡ä»‹ (Introduction)
æœ¬å°ˆæ¡ˆå¯¦ä½œä¸€å€‹åŸºæ–¼æœ‰é™ç‹€æ…‹æ©Ÿ (FSM) çš„å¤šéšŽæ®µè¨ˆæ•¸ç³»çµ±ã€‚ç³»çµ±åŒ…å«ä¸‰å€‹ç¨ç«‹çš„è¨ˆæ•¸å™¨ï¼Œä¾åºåŸ·è¡Œä¸¦å¾ªç’°é‹ä½œã€‚æ­¤ç·´ç¿’æ—¨åœ¨ç†Ÿæ‚‰ VHDL ä¸­çš„ç‹€æ…‹æ©ŸæŽ§åˆ¶èˆ‡è¨ˆæ•¸å™¨é‚è¼¯è¨­è¨ˆã€‚
(This project implements a sequential counting system based on a Finite State Machine. It consists of three counters running in a loop.)

## ðŸš€ åŠŸèƒ½è¦æ ¼ (Specifications)
ç³»çµ±é€éŽç‹€æ…‹æ©ŸæŽ§åˆ¶ä»¥ä¸‹ä¸‰å€‹è¨ˆæ•¸éšŽæ®µçš„å¾ªç’°åˆ‡æ›ï¼š

1.  **Stage 1 (Count1):** ä¸Šæ•¸è¨ˆæ•¸å™¨ (Up Counter)ï¼Œç¯„åœ `0` åˆ° `9`ã€‚
    * ç•¶æ•¸å€¼é”åˆ° 9 æ™‚ï¼Œè§¸ç™¼è¨Šè™Ÿåˆ‡æ›è‡³ä¸‹ä¸€éšŽæ®µã€‚
2.  **Stage 2 (Count2):** ä¸‹æ•¸è¨ˆæ•¸å™¨ (Down Counter)ï¼Œç¯„åœ `253` åˆ° `79`ã€‚
    * ç•¶æ•¸å€¼éžæ¸›è‡³ 79 æ™‚ï¼Œè§¸ç™¼è¨Šè™Ÿåˆ‡æ›è‡³ä¸‹ä¸€éšŽæ®µã€‚

## ðŸ—ï¸ ç³»çµ±æž¶æ§‹èˆ‡ç‹€æ…‹æ©Ÿ (Architecture & FSM)

æœ¬è¨­è¨ˆä½¿ç”¨ **Finite State Machine (FSM)** ä¾†ç®¡ç†è¨ˆæ•¸å™¨çš„è‡´èƒ½è¨Šè™Ÿ (Enable Signals)ã€‚


> **ç‹€æ…‹èªªæ˜Žï¼š**
> * `S_COUNT1`: å•Ÿå‹•è¨ˆæ•¸å™¨ 1ï¼Œç›´åˆ°æ•¸å€¼ = 9ã€‚
> * `S_COUNT2`: å•Ÿå‹•è¨ˆæ•¸å™¨ 2ï¼Œç›´åˆ°æ•¸å€¼ = 79ã€‚

## ðŸ“ˆ æ¨¡æ“¬æ³¢å½¢ (Simulation Results)

æ­¤éƒ¨åˆ†å±•ç¤º ModelSim / Vivado çš„æ¨¡æ“¬çµæžœï¼Œé©—è­‰è¨ˆæ•¸é‚è¼¯èˆ‡ç‹€æ…‹åˆ‡æ›çš„æ­£ç¢ºæ€§ã€‚

### 1. å®Œæ•´å¾ªç’°å±•ç¤º (Full Loop)
![Waveform Full](img/counter1é–‹å§‹å¾ž0ä¸Šæ•¸.png)
> **åœ–èªªï¼š** ä¸Šåœ–é¡¯ç¤ºç•¶counter2æ•¸è‡³79æ™‚ counter2è¨­ç‚º253 ä¸”counter1é–‹å§‹å¾ž0ä¸Šæ•¸

### 2. ç‹€æ…‹åˆ‡æ›ç´°ç¯€ (Transition Detail)
![Waveform Transition](img/counter2é–‹å§‹å¾ž253ä¸‹æ•¸.png)
> **åœ–èªªï¼š** ä¸Šåœ–é¡¯ç¤ºç•¶counter1æ•¸è‡³9æ™‚ counter1è¨­ç‚º0 ä¸”counter1é–‹å§‹å¾ž253ä¸‹æ•¸


