read -sv run_verilog_mid/adder_32b_20_72_0b811766fed7616e3fa945fb9867972e.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_20_72_0b811766fed7616e3fa945fb9867972e_yosys.v
