Execute       source -notrace -encoding utf-8 /tools/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /tools/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls opened at Sun Aug 10 20:37:39 CEST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg
Execute       apply_ini /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../compute_row_operations.cpp' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../compute_row_operations.cpp' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg(7)
Execute         add_files /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/compute_row_operations.cpp 
INFO: [HLS 200-10] Adding design file '/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/compute_row_operations.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../compute_row_operations.h' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../compute_row_operations.h' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg(8)
Execute         add_files /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/compute_row_operations.h 
INFO: [HLS 200-10] Adding design file '/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/compute_row_operations.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../compute_row_operations_tb.cpp' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../compute_row_operations_tb.cpp' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg(11)
Execute         add_files -tb /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/compute_row_operations_tb.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/compute_row_operations_tb.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../input_row_ops.txt' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../input_row_ops.txt' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg(12)
Execute         add_files -tb /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/input_row_ops.txt 
INFO: [HLS 200-10] Adding test bench file '/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/input_row_ops.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=compute_row_operations' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=compute_row_operations' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg(13)
Execute         set_top compute_row_operations 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vitis' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute         send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute         config_interface -m_axi_latency=64 
Execute         send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute         config_interface -m_axi_alignment_byte_size=64 
Execute         send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute         config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute         config_interface -default_interface=kernel 
Execute         send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute         config_rtl -register_reset_num=3 
Execute         send_msg_by_id INFO @200-1465@%s 'part=xczu7ev-ffvc1156-2-e' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xczu7ev-ffvc1156-2-e' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg(1)
Execute         set_part xczu7ev-ffvc1156-2-e 
Execute           create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command           create_platform done; 0.48 sec.
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.59 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'clock=100MHz' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'clock=100MHz' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg(9)
Execute         create_clock -period 100mhz 
Execute           ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=27%' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'clock_uncertainty=27%' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg(10)
Execute         set_clock_uncertainty 27% 
Execute           ap_set_clock -name default -uncertainty 2.7 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=rtl' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=rtl' from /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg(5)
Execute         config_export -format=rtl 
Command       apply_ini done; 0.62 sec.
Execute       write_component -config /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/vitis-comp.json
Command     open_solution done; 0.67 sec.
Command   open_component done; 0.67 sec.
Execute   apply_ini /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector ../compute_row_operations.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.cpp.xilinx-performance-pragma-detector.out.log 2> /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2.05 seconds. CPU system time: 0.41 seconds. Elapsed time: 2.41 seconds; current allocated memory: 264.215 MB.
Execute       set_directive_top compute_row_operations -name=compute_row_operations 
INFO: [HLS 200-10] Analyzing design file '../compute_row_operations.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../compute_row_operations.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang ../compute_row_operations.cpp -foptimization-record-file=/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.cpp.clang.out.log 2> /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/clang.out.log 2> /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.pp.0.cpp  -target fpga  -directive=/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/.systemc_flag -fix-errors /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.57 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.pp.0.cpp  -target fpga  -directive=/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/all.directive.json -fix-errors /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.91 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command       clang_tidy done; 1.34 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.bc -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.pp.0.cpp.clang.out.log 2> /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.15 seconds. CPU system time: 0.54 seconds. Elapsed time: 4.98 seconds; current allocated memory: 266.367 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.g.bc -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.0.bc > /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.63 sec.
Execute       run_link_or_opt -opt -out /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=compute_row_operations -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=compute_row_operations -reflow-float-conversion -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.68 sec.
Execute       run_link_or_opt -out /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=compute_row_operations 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=compute_row_operations -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=compute_row_operations -mllvm -hls-db-dir -mllvm /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/../../kernel.xml -mllvm -top-io-mapping-info=/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e 2> /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,621 Compile/Link (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,621 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 253 Unroll/Inline (step 1) (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 253 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 197 Unroll/Inline (step 2) (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 197 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 188 Unroll/Inline (step 3) (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 159 Unroll/Inline (step 4) (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 161 Array/Struct (step 1) (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 161 Array/Struct (step 2) (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 162 Array/Struct (step 3) (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 164 Array/Struct (step 4) (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 205 Array/Struct (step 5) (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 205 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 209 Performance (step 1) (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 647 Performance (step 2) (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 647 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,267 Performance (step 3) (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,267 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 860 Performance (step 4) (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 860 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 868 HW Transforms (step 1) (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 868 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 875 HW Transforms (step 2) (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 875 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-241] Aggregating maxi variable 'non_zero' with compact=none mode in 8-bits (../compute_row_operations.cpp:7:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_17_2> at ../compute_row_operations.cpp:17:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_25_4> at ../compute_row_operations.cpp:25:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_31_5> at ../compute_row_operations.cpp:31:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_37_6> at ../compute_row_operations.cpp:37:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_89_10> at ../compute_row_operations.cpp:89:27 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_7' is marked as complete unroll implied by the pipeline pragma (../compute_row_operations.cpp:48:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_8' is marked as complete unroll implied by the pipeline pragma (../compute_row_operations.cpp:69:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_7' (../compute_row_operations.cpp:48:26) in function 'compute_row_operations' completely with a factor of 10 (../compute_row_operations.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_8' (../compute_row_operations.cpp:69:26) in function 'compute_row_operations' completely with a factor of 10 (../compute_row_operations.cpp:7:0)
INFO: [HLS 214-421] Automatically partitioning small array 'syndrome_cache' completely based on array size. (../compute_row_operations.cpp:13:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'L_cache' due to pipeline pragma (../compute_row_operations.cpp:11:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'non_zero_cache' due to pipeline pragma (../compute_row_operations.cpp:12:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'syndrome_cache' due to pipeline pragma (../compute_row_operations.cpp:13:11)
INFO: [HLS 214-248] Applying array_partition to 'L_cache': Complete partitioning on dimension 2. (../compute_row_operations.cpp:11:8)
INFO: [HLS 214-248] Applying array_partition to 'non_zero_cache': Complete partitioning on dimension 2. (../compute_row_operations.cpp:12:11)
INFO: [HLS 214-248] Applying array_partition to 'syndrome_cache': Complete partitioning on dimension 1. (../compute_row_operations.cpp:13:11)
INFO: [HLS 214-115] Multiple burst reads of length 15 and bit width 64 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../compute_row_operations.cpp:15:22)
INFO: [HLS 214-115] Multiple burst reads of length 15 and bit width 16 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../compute_row_operations.cpp:23:22)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 8 in loop 'VITIS_LOOP_31_5'(../compute_row_operations.cpp:31:22) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../compute_row_operations.cpp:31:22)
INFO: [HLS 214-115] Multiple burst writes of length 15 and bit width 64 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../compute_row_operations.cpp:87:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/../../kernel.xml -> /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.13 seconds. CPU system time: 0.46 seconds. Elapsed time: 7.92 seconds; current allocated memory: 268.938 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 268.938 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top compute_row_operations -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.0.bc -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 270.680 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.1.bc -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.2.prechk.bc -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 271.324 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.g.1.bc to /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.o.1.bc -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.15 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.o.1.tmp.bc -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../compute_row_operations.cpp:51:25) to (../compute_row_operations.cpp:74:16) in function 'compute_row_operations'... converting 47 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 297.082 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.o.2.bc -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_15_1'(../compute_row_operations.cpp:15:22) and 'VITIS_LOOP_17_2'(../compute_row_operations.cpp:17:26) in function 'compute_row_operations' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_23_3'(../compute_row_operations.cpp:23:22) and 'VITIS_LOOP_25_4'(../compute_row_operations.cpp:25:26) in function 'compute_row_operations' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_87_9'(../compute_row_operations.cpp:87:22) and 'VITIS_LOOP_89_10'(../compute_row_operations.cpp:89:27) in function 'compute_row_operations' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_1' (../compute_row_operations.cpp:15:22) in function 'compute_row_operations'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_3' (../compute_row_operations.cpp:23:22) in function 'compute_row_operations'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_9' (../compute_row_operations.cpp:87:22) in function 'compute_row_operations'.
Execute           auto_get_db
Command         transform done; 0.22 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.o.3.bc -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 336.086 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.64 sec.
Command     elaborate done; 13.55 sec.
Execute     ap_eval exec zip -j /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'compute_row_operations' ...
Execute       ap_set_top_model compute_row_operations 
Execute       get_model_list compute_row_operations -filter all-wo-channel -topdown 
Execute       preproc_iomode -model compute_row_operations 
Execute       preproc_iomode -model compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 
Execute       preproc_iomode -model compute_row_operations_Pipeline_VITIS_LOOP_37_6 
Execute       preproc_iomode -model compute_row_operations_Pipeline_VITIS_LOOP_31_5 
Execute       preproc_iomode -model compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 
Execute       preproc_iomode -model compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 
Execute       get_model_list compute_row_operations -filter all-wo-channel 
INFO-FLOW: Model list for configure: compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 compute_row_operations_Pipeline_VITIS_LOOP_31_5 compute_row_operations_Pipeline_VITIS_LOOP_37_6 compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 compute_row_operations
INFO-FLOW: Configuring Module : compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 ...
Execute       set_default_model compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 
Execute       apply_spec_resource_limit compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 
INFO-FLOW: Configuring Module : compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 ...
Execute       set_default_model compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 
Execute       apply_spec_resource_limit compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 
INFO-FLOW: Configuring Module : compute_row_operations_Pipeline_VITIS_LOOP_31_5 ...
Execute       set_default_model compute_row_operations_Pipeline_VITIS_LOOP_31_5 
Execute       apply_spec_resource_limit compute_row_operations_Pipeline_VITIS_LOOP_31_5 
INFO-FLOW: Configuring Module : compute_row_operations_Pipeline_VITIS_LOOP_37_6 ...
Execute       set_default_model compute_row_operations_Pipeline_VITIS_LOOP_37_6 
Execute       apply_spec_resource_limit compute_row_operations_Pipeline_VITIS_LOOP_37_6 
INFO-FLOW: Configuring Module : compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 ...
Execute       set_default_model compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 
Execute       apply_spec_resource_limit compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 
INFO-FLOW: Configuring Module : compute_row_operations ...
Execute       set_default_model compute_row_operations 
Execute       apply_spec_resource_limit compute_row_operations 
INFO-FLOW: Model list for preprocess: compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 compute_row_operations_Pipeline_VITIS_LOOP_31_5 compute_row_operations_Pipeline_VITIS_LOOP_37_6 compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 compute_row_operations
INFO-FLOW: Preprocessing Module: compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 ...
Execute       set_default_model compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 
Execute       cdfg_preprocess -model compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 
Execute       rtl_gen_preprocess compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 
INFO-FLOW: Preprocessing Module: compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 ...
Execute       set_default_model compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 
Execute       cdfg_preprocess -model compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 
Execute       rtl_gen_preprocess compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 
INFO-FLOW: Preprocessing Module: compute_row_operations_Pipeline_VITIS_LOOP_31_5 ...
Execute       set_default_model compute_row_operations_Pipeline_VITIS_LOOP_31_5 
Execute       cdfg_preprocess -model compute_row_operations_Pipeline_VITIS_LOOP_31_5 
Execute       rtl_gen_preprocess compute_row_operations_Pipeline_VITIS_LOOP_31_5 
INFO-FLOW: Preprocessing Module: compute_row_operations_Pipeline_VITIS_LOOP_37_6 ...
Execute       set_default_model compute_row_operations_Pipeline_VITIS_LOOP_37_6 
Execute       cdfg_preprocess -model compute_row_operations_Pipeline_VITIS_LOOP_37_6 
Execute       rtl_gen_preprocess compute_row_operations_Pipeline_VITIS_LOOP_37_6 
INFO-FLOW: Preprocessing Module: compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 ...
Execute       set_default_model compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 
Execute       cdfg_preprocess -model compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 
Execute       rtl_gen_preprocess compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 
INFO-FLOW: Preprocessing Module: compute_row_operations ...
Execute       set_default_model compute_row_operations 
Execute       cdfg_preprocess -model compute_row_operations 
Execute       rtl_gen_preprocess compute_row_operations 
INFO-FLOW: Model list for synthesis: compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 compute_row_operations_Pipeline_VITIS_LOOP_31_5 compute_row_operations_Pipeline_VITIS_LOOP_37_6 compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 compute_row_operations
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 
Execute       schedule -model compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1_VITIS_LOOP_17_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_15_1_VITIS_LOOP_17_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 337.496 MB.
Execute       syn_report -verbosereport -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2.sched.adb -f 
INFO-FLOW: Finish scheduling compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2.
Execute       set_default_model compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 
Execute       bind -model compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 337.496 MB.
Execute       syn_report -verbosereport -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2.bind.adb -f 
INFO-FLOW: Finish binding compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 
Execute       schedule -model compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_3_VITIS_LOOP_25_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_23_3_VITIS_LOOP_25_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 338.215 MB.
Execute       syn_report -verbosereport -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4.sched.adb -f 
INFO-FLOW: Finish scheduling compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4.
Execute       set_default_model compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 
Execute       bind -model compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 338.215 MB.
Execute       syn_report -verbosereport -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4.bind.adb -f 
INFO-FLOW: Finish binding compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_row_operations_Pipeline_VITIS_LOOP_31_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_row_operations_Pipeline_VITIS_LOOP_31_5 
Execute       schedule -model compute_row_operations_Pipeline_VITIS_LOOP_31_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 338.254 MB.
Execute       syn_report -verbosereport -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_31_5.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_31_5.sched.adb -f 
INFO-FLOW: Finish scheduling compute_row_operations_Pipeline_VITIS_LOOP_31_5.
Execute       set_default_model compute_row_operations_Pipeline_VITIS_LOOP_31_5 
Execute       bind -model compute_row_operations_Pipeline_VITIS_LOOP_31_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 338.254 MB.
Execute       syn_report -verbosereport -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_31_5.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_31_5.bind.adb -f 
INFO-FLOW: Finish binding compute_row_operations_Pipeline_VITIS_LOOP_31_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_row_operations_Pipeline_VITIS_LOOP_37_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_row_operations_Pipeline_VITIS_LOOP_37_6 
Execute       schedule -model compute_row_operations_Pipeline_VITIS_LOOP_37_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_6'.
WARNING: [HLS 200-885] The II Violation in module 'compute_row_operations_Pipeline_VITIS_LOOP_37_6' (loop 'VITIS_LOOP_37_6'): Unable to schedule 'store' operation 0 bit ('L_cache_9_addr_write_ln80', ../compute_row_operations.cpp:80) of variable 'mul_9', ../compute_row_operations.cpp:80 on array 'L_cache_9' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'L_cache_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 28, loop 'VITIS_LOOP_37_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.49 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 352.703 MB.
Execute       syn_report -verbosereport -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_37_6.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_37_6.sched.adb -f 
INFO-FLOW: Finish scheduling compute_row_operations_Pipeline_VITIS_LOOP_37_6.
Execute       set_default_model compute_row_operations_Pipeline_VITIS_LOOP_37_6 
Execute       bind -model compute_row_operations_Pipeline_VITIS_LOOP_37_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 365.945 MB.
Execute       syn_report -verbosereport -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_37_6.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_37_6.bind.adb -f 
INFO-FLOW: Finish binding compute_row_operations_Pipeline_VITIS_LOOP_37_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 
Execute       schedule -model compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_9_VITIS_LOOP_89_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_87_9_VITIS_LOOP_89_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 365.945 MB.
Execute       syn_report -verbosereport -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10.sched.adb -f 
INFO-FLOW: Finish scheduling compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10.
Execute       set_default_model compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 
Execute       bind -model compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 365.945 MB.
Execute       syn_report -verbosereport -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10.bind.adb -f 
INFO-FLOW: Finish binding compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_row_operations' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_row_operations 
Execute       schedule -model compute_row_operations 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 365.945 MB.
Execute       syn_report -verbosereport -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.sched.adb -f 
INFO-FLOW: Finish scheduling compute_row_operations.
Execute       set_default_model compute_row_operations 
Execute       bind -model compute_row_operations 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 365.945 MB.
Execute       syn_report -verbosereport -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.bind.adb -f 
INFO-FLOW: Finish binding compute_row_operations.
Execute       get_model_list compute_row_operations -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 
Execute       rtl_gen_preprocess compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 
Execute       rtl_gen_preprocess compute_row_operations_Pipeline_VITIS_LOOP_31_5 
Execute       rtl_gen_preprocess compute_row_operations_Pipeline_VITIS_LOOP_37_6 
Execute       rtl_gen_preprocess compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 
Execute       rtl_gen_preprocess compute_row_operations 
INFO-FLOW: Model list for RTL generation: compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 compute_row_operations_Pipeline_VITIS_LOOP_31_5 compute_row_operations_Pipeline_VITIS_LOOP_37_6 compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 compute_row_operations
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 -top_prefix compute_row_operations_ -sub_prefix compute_row_operations_ -mg_file /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2' pipeline 'VITIS_LOOP_15_1_VITIS_LOOP_17_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 365.945 MB.
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 -style xilinx -f -lang vhdl -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/vhdl/compute_row_operations_compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 
Execute       gen_rtl compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 -style xilinx -f -lang vlog -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/verilog/compute_row_operations_compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 
Execute       syn_report -csynth -model compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 -f -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2.adb 
Execute       db_write -model compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 -bindview -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 -p /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 -top_prefix compute_row_operations_ -sub_prefix compute_row_operations_ -mg_file /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4' pipeline 'VITIS_LOOP_23_3_VITIS_LOOP_25_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4/m_axi_gmem1_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 365.945 MB.
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 -style xilinx -f -lang vhdl -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/vhdl/compute_row_operations_compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 
Execute       gen_rtl compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 -style xilinx -f -lang vlog -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/verilog/compute_row_operations_compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 
Execute       syn_report -csynth -model compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 -f -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4.adb 
Execute       db_write -model compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 -bindview -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 -p /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_row_operations_Pipeline_VITIS_LOOP_31_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_row_operations_Pipeline_VITIS_LOOP_31_5 -top_prefix compute_row_operations_ -sub_prefix compute_row_operations_ -mg_file /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_31_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_row_operations_Pipeline_VITIS_LOOP_31_5' pipeline 'VITIS_LOOP_31_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_31_5/m_axi_gmem2_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_31_5/m_axi_gmem2_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_31_5/m_axi_gmem2_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_31_5/m_axi_gmem2_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_31_5/m_axi_gmem2_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_31_5/m_axi_gmem2_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_31_5/m_axi_gmem2_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_31_5/m_axi_gmem2_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_31_5/m_axi_gmem2_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_31_5/m_axi_gmem2_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_31_5/m_axi_gmem2_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_31_5/m_axi_gmem2_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_row_operations_Pipeline_VITIS_LOOP_31_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 368.078 MB.
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_row_operations_Pipeline_VITIS_LOOP_31_5 -style xilinx -f -lang vhdl -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/vhdl/compute_row_operations_compute_row_operations_Pipeline_VITIS_LOOP_31_5 
Execute       gen_rtl compute_row_operations_Pipeline_VITIS_LOOP_31_5 -style xilinx -f -lang vlog -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/verilog/compute_row_operations_compute_row_operations_Pipeline_VITIS_LOOP_31_5 
Execute       syn_report -csynth -model compute_row_operations_Pipeline_VITIS_LOOP_31_5 -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/compute_row_operations_Pipeline_VITIS_LOOP_31_5_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model compute_row_operations_Pipeline_VITIS_LOOP_31_5 -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/compute_row_operations_Pipeline_VITIS_LOOP_31_5_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model compute_row_operations_Pipeline_VITIS_LOOP_31_5 -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_31_5.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model compute_row_operations_Pipeline_VITIS_LOOP_31_5 -f -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_31_5.adb 
Execute       db_write -model compute_row_operations_Pipeline_VITIS_LOOP_31_5 -bindview -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_row_operations_Pipeline_VITIS_LOOP_31_5 -p /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_31_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_row_operations_Pipeline_VITIS_LOOP_37_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_row_operations_Pipeline_VITIS_LOOP_37_6 -top_prefix compute_row_operations_ -sub_prefix compute_row_operations_ -mg_file /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_37_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_row_operations_Pipeline_VITIS_LOOP_37_6' pipeline 'VITIS_LOOP_37_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_9_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_9_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_9_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_row_operations_Pipeline_VITIS_LOOP_37_6'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 376.633 MB.
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_row_operations_Pipeline_VITIS_LOOP_37_6 -style xilinx -f -lang vhdl -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/vhdl/compute_row_operations_compute_row_operations_Pipeline_VITIS_LOOP_37_6 
Execute       gen_rtl compute_row_operations_Pipeline_VITIS_LOOP_37_6 -style xilinx -f -lang vlog -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/verilog/compute_row_operations_compute_row_operations_Pipeline_VITIS_LOOP_37_6 
Execute       syn_report -csynth -model compute_row_operations_Pipeline_VITIS_LOOP_37_6 -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/compute_row_operations_Pipeline_VITIS_LOOP_37_6_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model compute_row_operations_Pipeline_VITIS_LOOP_37_6 -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/compute_row_operations_Pipeline_VITIS_LOOP_37_6_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model compute_row_operations_Pipeline_VITIS_LOOP_37_6 -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_37_6.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model compute_row_operations_Pipeline_VITIS_LOOP_37_6 -f -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_37_6.adb 
Execute       db_write -model compute_row_operations_Pipeline_VITIS_LOOP_37_6 -bindview -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_row_operations_Pipeline_VITIS_LOOP_37_6 -p /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_37_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 -top_prefix compute_row_operations_ -sub_prefix compute_row_operations_ -mg_file /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10' pipeline 'VITIS_LOOP_87_9_VITIS_LOOP_89_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 394.980 MB.
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 -style xilinx -f -lang vhdl -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/vhdl/compute_row_operations_compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 
Execute       gen_rtl compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 -style xilinx -f -lang vlog -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/verilog/compute_row_operations_compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 
Execute       syn_report -csynth -model compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 -f -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10.adb 
Execute       db_write -model compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 -bindview -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 -p /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_row_operations' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_row_operations -top_prefix  -sub_prefix compute_row_operations_ -mg_file /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_row_operations/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_row_operations/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_row_operations/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_row_operations/L' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_row_operations/non_zero' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_row_operations/syndrome' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_row_operations/size_checks' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_row_operations/size_vnode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_row_operations' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'L', 'non_zero', 'syndrome', 'size_checks', 'size_vnode' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_row_operations'.
INFO: [RTMG 210-278] Implementing memory 'compute_row_operations_L_cache_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_row_operations_L_cache_6_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_row_operations_non_zero_cache_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 396.395 MB.
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_row_operations -istop -style xilinx -f -lang vhdl -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/vhdl/compute_row_operations 
Execute       gen_rtl compute_row_operations -istop -style xilinx -f -lang vlog -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/verilog/compute_row_operations 
Execute       syn_report -csynth -model compute_row_operations -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/compute_row_operations_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model compute_row_operations -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/compute_row_operations_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model compute_row_operations -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model compute_row_operations -f -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.adb 
Execute       db_write -model compute_row_operations -bindview -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_row_operations -p /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations 
Execute       export_constraint_db -f -tool general -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.constraint.tcl 
Execute       syn_report -designview -model compute_row_operations -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.design.xml 
Execute       syn_report -csynthDesign -model compute_row_operations -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth.rpt -MHOut /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -wcfg -model compute_row_operations -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model compute_row_operations -o /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.protoinst 
Execute       sc_get_clocks compute_row_operations 
Execute       sc_get_portdomain compute_row_operations 
INFO-FLOW: Model list for RTL component generation: compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 compute_row_operations_Pipeline_VITIS_LOOP_31_5 compute_row_operations_Pipeline_VITIS_LOOP_37_6 compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 compute_row_operations
INFO-FLOW: Handling components in module [compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2] ... 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2.compgen.tcl 
INFO-FLOW: Found component compute_row_operations_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_row_operations_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4] ... 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4.compgen.tcl 
INFO-FLOW: Found component compute_row_operations_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_row_operations_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_row_operations_Pipeline_VITIS_LOOP_31_5] ... 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_31_5.compgen.tcl 
INFO-FLOW: Found component compute_row_operations_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_row_operations_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_row_operations_Pipeline_VITIS_LOOP_37_6] ... 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_37_6.compgen.tcl 
INFO-FLOW: Found component compute_row_operations_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model compute_row_operations_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component compute_row_operations_uitofp_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model compute_row_operations_uitofp_32ns_32_4_no_dsp_1
INFO-FLOW: Found component compute_row_operations_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model compute_row_operations_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component compute_row_operations_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model compute_row_operations_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component compute_row_operations_sparsemux_7_2_1_1_1.
INFO-FLOW: Append model compute_row_operations_sparsemux_7_2_1_1_1
INFO-FLOW: Found component compute_row_operations_sparsemux_7_2_32_1_1.
INFO-FLOW: Append model compute_row_operations_sparsemux_7_2_32_1_1
INFO-FLOW: Found component compute_row_operations_sparsemux_21_9_1_1_1.
INFO-FLOW: Append model compute_row_operations_sparsemux_21_9_1_1_1
INFO-FLOW: Found component compute_row_operations_sparsemux_21_9_32_1_1.
INFO-FLOW: Append model compute_row_operations_sparsemux_21_9_32_1_1
INFO-FLOW: Found component compute_row_operations_sparsemux_21_9_5_1_1.
INFO-FLOW: Append model compute_row_operations_sparsemux_21_9_5_1_1
INFO-FLOW: Found component compute_row_operations_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_row_operations_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10] ... 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10.compgen.tcl 
INFO-FLOW: Found component compute_row_operations_sparsemux_21_4_32_1_1.
INFO-FLOW: Append model compute_row_operations_sparsemux_21_4_32_1_1
INFO-FLOW: Found component compute_row_operations_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_row_operations_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_row_operations] ... 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.compgen.tcl 
INFO-FLOW: Found component compute_row_operations_L_cache_RAM_AUTO_1R1W.
INFO-FLOW: Append model compute_row_operations_L_cache_RAM_AUTO_1R1W
INFO-FLOW: Found component compute_row_operations_L_cache_6_RAM_AUTO_1R1W.
INFO-FLOW: Append model compute_row_operations_L_cache_6_RAM_AUTO_1R1W
INFO-FLOW: Found component compute_row_operations_non_zero_cache_RAM_AUTO_1R1W.
INFO-FLOW: Append model compute_row_operations_non_zero_cache_RAM_AUTO_1R1W
INFO-FLOW: Found component compute_row_operations_gmem0_m_axi.
INFO-FLOW: Append model compute_row_operations_gmem0_m_axi
INFO-FLOW: Found component compute_row_operations_gmem1_m_axi.
INFO-FLOW: Append model compute_row_operations_gmem1_m_axi
INFO-FLOW: Found component compute_row_operations_gmem2_m_axi.
INFO-FLOW: Append model compute_row_operations_gmem2_m_axi
INFO-FLOW: Found component compute_row_operations_control_s_axi.
INFO-FLOW: Append model compute_row_operations_control_s_axi
INFO-FLOW: Append model compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2
INFO-FLOW: Append model compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4
INFO-FLOW: Append model compute_row_operations_Pipeline_VITIS_LOOP_31_5
INFO-FLOW: Append model compute_row_operations_Pipeline_VITIS_LOOP_37_6
INFO-FLOW: Append model compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10
INFO-FLOW: Append model compute_row_operations
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: compute_row_operations_flow_control_loop_pipe_sequential_init compute_row_operations_flow_control_loop_pipe_sequential_init compute_row_operations_flow_control_loop_pipe_sequential_init compute_row_operations_fsub_32ns_32ns_32_4_full_dsp_1 compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1 compute_row_operations_uitofp_32ns_32_4_no_dsp_1 compute_row_operations_fpext_32ns_64_2_no_dsp_1 compute_row_operations_fcmp_32ns_32ns_1_2_no_dsp_1 compute_row_operations_sparsemux_7_2_1_1_1 compute_row_operations_sparsemux_7_2_32_1_1 compute_row_operations_sparsemux_21_9_1_1_1 compute_row_operations_sparsemux_21_9_32_1_1 compute_row_operations_sparsemux_21_9_5_1_1 compute_row_operations_flow_control_loop_pipe_sequential_init compute_row_operations_sparsemux_21_4_32_1_1 compute_row_operations_flow_control_loop_pipe_sequential_init compute_row_operations_L_cache_RAM_AUTO_1R1W compute_row_operations_L_cache_6_RAM_AUTO_1R1W compute_row_operations_non_zero_cache_RAM_AUTO_1R1W compute_row_operations_gmem0_m_axi compute_row_operations_gmem1_m_axi compute_row_operations_gmem2_m_axi compute_row_operations_control_s_axi compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 compute_row_operations_Pipeline_VITIS_LOOP_31_5 compute_row_operations_Pipeline_VITIS_LOOP_37_6 compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 compute_row_operations
INFO-FLOW: Generating /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model compute_row_operations_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_row_operations_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_row_operations_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_row_operations_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model compute_row_operations_uitofp_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model compute_row_operations_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model compute_row_operations_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model compute_row_operations_sparsemux_7_2_1_1_1
INFO-FLOW: To file: write model compute_row_operations_sparsemux_7_2_32_1_1
INFO-FLOW: To file: write model compute_row_operations_sparsemux_21_9_1_1_1
INFO-FLOW: To file: write model compute_row_operations_sparsemux_21_9_32_1_1
INFO-FLOW: To file: write model compute_row_operations_sparsemux_21_9_5_1_1
INFO-FLOW: To file: write model compute_row_operations_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_row_operations_sparsemux_21_4_32_1_1
INFO-FLOW: To file: write model compute_row_operations_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_row_operations_L_cache_RAM_AUTO_1R1W
INFO-FLOW: To file: write model compute_row_operations_L_cache_6_RAM_AUTO_1R1W
INFO-FLOW: To file: write model compute_row_operations_non_zero_cache_RAM_AUTO_1R1W
INFO-FLOW: To file: write model compute_row_operations_gmem0_m_axi
INFO-FLOW: To file: write model compute_row_operations_gmem1_m_axi
INFO-FLOW: To file: write model compute_row_operations_gmem2_m_axi
INFO-FLOW: To file: write model compute_row_operations_control_s_axi
INFO-FLOW: To file: write model compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2
INFO-FLOW: To file: write model compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4
INFO-FLOW: To file: write model compute_row_operations_Pipeline_VITIS_LOOP_31_5
INFO-FLOW: To file: write model compute_row_operations_Pipeline_VITIS_LOOP_37_6
INFO-FLOW: To file: write model compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10
INFO-FLOW: To file: write model compute_row_operations
INFO-FLOW: Generating /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/vhdl' dstVlogDir='/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/vlog' tclDir='/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db' modelList='compute_row_operations_flow_control_loop_pipe_sequential_init
compute_row_operations_flow_control_loop_pipe_sequential_init
compute_row_operations_flow_control_loop_pipe_sequential_init
compute_row_operations_fsub_32ns_32ns_32_4_full_dsp_1
compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1
compute_row_operations_uitofp_32ns_32_4_no_dsp_1
compute_row_operations_fpext_32ns_64_2_no_dsp_1
compute_row_operations_fcmp_32ns_32ns_1_2_no_dsp_1
compute_row_operations_sparsemux_7_2_1_1_1
compute_row_operations_sparsemux_7_2_32_1_1
compute_row_operations_sparsemux_21_9_1_1_1
compute_row_operations_sparsemux_21_9_32_1_1
compute_row_operations_sparsemux_21_9_5_1_1
compute_row_operations_flow_control_loop_pipe_sequential_init
compute_row_operations_sparsemux_21_4_32_1_1
compute_row_operations_flow_control_loop_pipe_sequential_init
compute_row_operations_L_cache_RAM_AUTO_1R1W
compute_row_operations_L_cache_6_RAM_AUTO_1R1W
compute_row_operations_non_zero_cache_RAM_AUTO_1R1W
compute_row_operations_gmem0_m_axi
compute_row_operations_gmem1_m_axi
compute_row_operations_gmem2_m_axi
compute_row_operations_control_s_axi
compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2
compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4
compute_row_operations_Pipeline_VITIS_LOOP_31_5
compute_row_operations_Pipeline_VITIS_LOOP_37_6
compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10
compute_row_operations
' expOnly='0'
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2.compgen.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4.compgen.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_31_5.compgen.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_37_6.compgen.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10.compgen.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 400.234 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='compute_row_operations_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='compute_row_operations_flow_control_loop_pipe_sequential_init
compute_row_operations_flow_control_loop_pipe_sequential_init
compute_row_operations_flow_control_loop_pipe_sequential_init
compute_row_operations_fsub_32ns_32ns_32_4_full_dsp_1
compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1
compute_row_operations_uitofp_32ns_32_4_no_dsp_1
compute_row_operations_fpext_32ns_64_2_no_dsp_1
compute_row_operations_fcmp_32ns_32ns_1_2_no_dsp_1
compute_row_operations_sparsemux_7_2_1_1_1
compute_row_operations_sparsemux_7_2_32_1_1
compute_row_operations_sparsemux_21_9_1_1_1
compute_row_operations_sparsemux_21_9_32_1_1
compute_row_operations_sparsemux_21_9_5_1_1
compute_row_operations_flow_control_loop_pipe_sequential_init
compute_row_operations_sparsemux_21_4_32_1_1
compute_row_operations_flow_control_loop_pipe_sequential_init
compute_row_operations_L_cache_RAM_AUTO_1R1W
compute_row_operations_L_cache_6_RAM_AUTO_1R1W
compute_row_operations_non_zero_cache_RAM_AUTO_1R1W
compute_row_operations_gmem0_m_axi
compute_row_operations_gmem1_m_axi
compute_row_operations_gmem2_m_axi
compute_row_operations_control_s_axi
compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2
compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4
compute_row_operations_Pipeline_VITIS_LOOP_31_5
compute_row_operations_Pipeline_VITIS_LOOP_37_6
compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10
compute_row_operations
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.tbgen.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.compgen.dataonly.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.compgen.dataonly.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.rtl_wrap.cfg.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.compgen.dataonly.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2.tbgen.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4.tbgen.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_31_5.tbgen.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_37_6.tbgen.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10.tbgen.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.tbgen.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/compute_row_operations.constraint.tcl 
Execute       sc_get_clocks compute_row_operations 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/impl/misc/compute_row_operations_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/impl/misc/compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/impl/misc/compute_row_operations_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/impl/misc/compute_row_operations_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/impl/misc/compute_row_operations_uitofp_32ns_32_4_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST compute_row_operations MODULE2INSTS {compute_row_operations compute_row_operations compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 grp_compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2_fu_261 compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 grp_compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4_fu_278 compute_row_operations_Pipeline_VITIS_LOOP_31_5 grp_compute_row_operations_Pipeline_VITIS_LOOP_31_5_fu_295 compute_row_operations_Pipeline_VITIS_LOOP_37_6 grp_compute_row_operations_Pipeline_VITIS_LOOP_37_6_fu_305 compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 grp_compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10_fu_336} INST2MODULE {compute_row_operations compute_row_operations grp_compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2_fu_261 compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 grp_compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4_fu_278 compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 grp_compute_row_operations_Pipeline_VITIS_LOOP_31_5_fu_295 compute_row_operations_Pipeline_VITIS_LOOP_31_5 grp_compute_row_operations_Pipeline_VITIS_LOOP_37_6_fu_305 compute_row_operations_Pipeline_VITIS_LOOP_37_6 grp_compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10_fu_336 compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10} INSTDATA {compute_row_operations {DEPTH 1 CHILDREN {grp_compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2_fu_261 grp_compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4_fu_278 grp_compute_row_operations_Pipeline_VITIS_LOOP_31_5_fu_295 grp_compute_row_operations_Pipeline_VITIS_LOOP_37_6_fu_305 grp_compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10_fu_336}} grp_compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2_fu_261 {DEPTH 2 CHILDREN {}} grp_compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4_fu_278 {DEPTH 2 CHILDREN {}} grp_compute_row_operations_Pipeline_VITIS_LOOP_31_5_fu_295 {DEPTH 2 CHILDREN {}} grp_compute_row_operations_Pipeline_VITIS_LOOP_37_6_fu_305 {DEPTH 2 CHILDREN {}} grp_compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10_fu_336 {DEPTH 2 CHILDREN {}}} MODULEDATA {compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln15_fu_291_p2 SOURCE ../compute_row_operations.cpp:15 VARIABLE icmp_ln15 LOOP VITIS_LOOP_15_1_VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_297_p2 SOURCE ../compute_row_operations.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_15_1_VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln17_fu_306_p2 SOURCE ../compute_row_operations.cpp:17 VARIABLE icmp_ln17 LOOP VITIS_LOOP_15_1_VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln15_fu_312_p3 SOURCE ../compute_row_operations.cpp:15 VARIABLE select_ln15 LOOP VITIS_LOOP_15_1_VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln15_1_fu_374_p3 SOURCE ../compute_row_operations.cpp:15 VARIABLE select_ln15_1 LOOP VITIS_LOOP_15_1_VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_1_fu_381_p2 SOURCE ../compute_row_operations.cpp:15 VARIABLE add_ln15_1 LOOP VITIS_LOOP_15_1_VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln15_2_fu_387_p3 SOURCE ../compute_row_operations.cpp:15 VARIABLE select_ln15_2 LOOP VITIS_LOOP_15_1_VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_346_p2 SOURCE ../compute_row_operations.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_15_1_VITIS_LOOP_17_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_293_p2 SOURCE ../compute_row_operations.cpp:23 VARIABLE icmp_ln23 LOOP VITIS_LOOP_23_3_VITIS_LOOP_25_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_299_p2 SOURCE ../compute_row_operations.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_23_3_VITIS_LOOP_25_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln25_fu_308_p2 SOURCE ../compute_row_operations.cpp:25 VARIABLE icmp_ln25 LOOP VITIS_LOOP_23_3_VITIS_LOOP_25_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln23_fu_314_p3 SOURCE ../compute_row_operations.cpp:23 VARIABLE select_ln23 LOOP VITIS_LOOP_23_3_VITIS_LOOP_25_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln23_1_fu_376_p3 SOURCE ../compute_row_operations.cpp:23 VARIABLE select_ln23_1 LOOP VITIS_LOOP_23_3_VITIS_LOOP_25_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_1_fu_383_p2 SOURCE ../compute_row_operations.cpp:23 VARIABLE add_ln23_1 LOOP VITIS_LOOP_23_3_VITIS_LOOP_25_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln23_2_fu_389_p3 SOURCE ../compute_row_operations.cpp:23 VARIABLE select_ln23_2 LOOP VITIS_LOOP_23_3_VITIS_LOOP_25_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_348_p2 SOURCE ../compute_row_operations.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_23_3_VITIS_LOOP_25_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} compute_row_operations_Pipeline_VITIS_LOOP_31_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_110_p2 SOURCE ../compute_row_operations.cpp:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_116_p2 SOURCE ../compute_row_operations.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} compute_row_operations_Pipeline_VITIS_LOOP_37_6 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp61_9_fu_963_p2 SOURCE {} VARIABLE cmp61_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp61_8_fu_969_p2 SOURCE {} VARIABLE cmp61_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp61_7_fu_975_p2 SOURCE {} VARIABLE cmp61_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp61_6_fu_981_p2 SOURCE {} VARIABLE cmp61_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp61_5_fu_987_p2 SOURCE {} VARIABLE cmp61_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp61_4_fu_993_p2 SOURCE {} VARIABLE cmp61_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp61_3_fu_999_p2 SOURCE {} VARIABLE cmp61_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp61_2_fu_1005_p2 SOURCE {} VARIABLE cmp61_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp61_1_fu_1011_p2 SOURCE {} VARIABLE cmp61_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp61_fu_1017_p2 SOURCE {} VARIABLE cmp61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_fu_1031_p2 SOURCE ../compute_row_operations.cpp:37 VARIABLE icmp_ln37 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_1037_p2 SOURCE ../compute_row_operations.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln38_fu_1062_p2 SOURCE ../compute_row_operations.cpp:38 VARIABLE icmp_ln38 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_fu_1104_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_1_fu_1110_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_1 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_fu_1165_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE or_ln55 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U58 SOURCE ../compute_row_operations.cpp:55 VARIABLE tmp_12 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_fu_1169_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln54_fu_1174_p2 SOURCE ../compute_row_operations.cpp:54 VARIABLE and_ln54 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U53 SOURCE /tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662 VARIABLE conv_i1 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sign_minpos_fu_1511_p2 SOURCE ../compute_row_operations.cpp:54 VARIABLE sign_minpos LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min1_20_fu_1192_p3 SOURCE ../compute_row_operations.cpp:54 VARIABLE min1_20 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME minpos_fu_3229_p2 SOURCE ../compute_row_operations.cpp:54 VARIABLE minpos LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME minpos_10_fu_3682_p2 SOURCE /tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:661 VARIABLE select_ln661 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_2_fu_1147_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_2 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_3_fu_1153_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_3 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_1_fu_1159_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE or_ln55_1 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_4_fu_1265_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_4 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_5_fu_1271_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_5 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_2_fu_1277_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE or_ln55_2 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U58 SOURCE ../compute_row_operations.cpp:55 VARIABLE tmp_15 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_1_fu_1283_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_1 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U54 SOURCE /tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662 VARIABLE conv_i52_1 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U59 SOURCE ../compute_row_operations.cpp:60 VARIABLE tmp_16 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln60_fu_1288_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE and_ln60 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min2_3_fu_1325_p6 SOURCE ../compute_row_operations.cpp:60 VARIABLE min2_2 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_2_fu_1299_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_2 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_3_fu_1305_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_3 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sign_minpos_2_fu_3242_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE sign_minpos_2 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln54_fu_1311_p2 SOURCE ../compute_row_operations.cpp:54 VARIABLE xor_ln54 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U72 SOURCE ../compute_row_operations.cpp:54 VARIABLE min2_3 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min2_fu_1345_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE min2 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sext_ln661_1_fu_3247_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE sext_ln661_1 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_3254_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE empty LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME minpos_1_fu_3259_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE minpos_1 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME row_sign_1_fu_1352_p2 SOURCE ../compute_row_operations.cpp:65 VARIABLE row_sign_1 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_6_fu_1387_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_6 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_7_fu_1393_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_7 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_3_fu_1399_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE or_ln55_3 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_8_fu_1532_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_8 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_9_fu_1538_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_9 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_4_fu_1544_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE or_ln55_4 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U60 SOURCE ../compute_row_operations.cpp:55 VARIABLE tmp_19 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U55 SOURCE /tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662 VARIABLE conv_i52_2 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln60_fu_1567_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE icmp_ln60 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_1_fu_1573_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE icmp_ln60_1 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln60_fu_1579_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE or_ln60 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln60_1_fu_1585_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE and_ln60_1 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U61 SOURCE ../compute_row_operations.cpp:60 VARIABLE tmp_21 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln60_2_fu_1590_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE and_ln60_2 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min2_7_fu_1631_p6 SOURCE ../compute_row_operations.cpp:60 VARIABLE min2_6 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_5_fu_1602_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_5 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_4_fu_1607_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_4 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_6_fu_1612_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_6 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sign_minpos_4_fu_3275_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE sign_minpos_4 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln54_1_fu_1618_p2 SOURCE ../compute_row_operations.cpp:54 VARIABLE xor_ln54_1 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U73 SOURCE ../compute_row_operations.cpp:55 VARIABLE min2_7 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min1_21_fu_1650_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE min1_21 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME minpos_2_fu_3281_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE minpos_2 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME row_sign_2_fu_1405_p2 SOURCE ../compute_row_operations.cpp:65 VARIABLE row_sign_2 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_10_fu_1688_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_10 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_11_fu_1694_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_11 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_5_fu_1700_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE or_ln55_5 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_12_fu_2024_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_12 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_13_fu_2030_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_13 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_6_fu_2036_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE or_ln55_6 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U59 SOURCE ../compute_row_operations.cpp:55 VARIABLE tmp_24 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U56 SOURCE /tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662 VARIABLE conv_i52_3 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln60_2_fu_2059_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE icmp_ln60_2 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_3_fu_2065_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE icmp_ln60_3 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln60_1_fu_2071_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE or_ln60_1 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln60_3_fu_2077_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE and_ln60_3 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U60 SOURCE ../compute_row_operations.cpp:60 VARIABLE tmp_26 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln60_4_fu_2082_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE and_ln60_4 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min2_11_fu_2123_p6 SOURCE ../compute_row_operations.cpp:60 VARIABLE min2_10 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_8_fu_2094_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_8 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_7_fu_2099_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_7 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_9_fu_2104_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_9 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sign_minpos_6_fu_3292_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE sign_minpos_6 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln54_2_fu_2110_p2 SOURCE ../compute_row_operations.cpp:54 VARIABLE xor_ln54_2 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U77 SOURCE ../compute_row_operations.cpp:55 VARIABLE min2_11 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min1_22_fu_2142_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE min1_22 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME minpos_3_fu_3298_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE minpos_3 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME row_sign_3_fu_1410_p2 SOURCE ../compute_row_operations.cpp:65 VARIABLE row_sign_3 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_14_fu_2180_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_14 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_15_fu_2186_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_15 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_7_fu_2192_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE or_ln55_7 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_16_fu_2275_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_16 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_17_fu_2281_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_17 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_8_fu_2287_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE or_ln55_8 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U62 SOURCE ../compute_row_operations.cpp:55 VARIABLE tmp_29 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U57 SOURCE /tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662 VARIABLE conv_i52_4 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln60_4_fu_2310_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE icmp_ln60_4 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_5_fu_2316_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE icmp_ln60_5 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln60_2_fu_2322_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE or_ln60_2 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln60_5_fu_2328_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE and_ln60_5 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U63 SOURCE ../compute_row_operations.cpp:60 VARIABLE tmp_31 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln60_6_fu_2333_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE and_ln60_6 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min2_15_fu_2374_p6 SOURCE ../compute_row_operations.cpp:60 VARIABLE min2_14 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_11_fu_2345_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_11 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_10_fu_2350_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_10 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_12_fu_2355_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_12 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sign_minpos_8_fu_3313_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE sign_minpos_8 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln54_3_fu_2361_p2 SOURCE ../compute_row_operations.cpp:54 VARIABLE xor_ln54_3 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U78 SOURCE ../compute_row_operations.cpp:55 VARIABLE min2_15 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min1_23_fu_2393_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE min1_23 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME minpos_4_fu_3319_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE minpos_4 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME row_sign_4_fu_1415_p2 SOURCE ../compute_row_operations.cpp:65 VARIABLE row_sign_4 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_18_fu_2431_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_18 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_19_fu_2437_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_19 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_9_fu_2443_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE or_ln55_9 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_20_fu_2466_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_20 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_21_fu_2472_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_21 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_10_fu_2478_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE or_ln55_10 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U61 SOURCE ../compute_row_operations.cpp:55 VARIABLE tmp_34 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U53 SOURCE /tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662 VARIABLE conv_i52_5 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln60_6_fu_2501_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE icmp_ln60_6 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_7_fu_2507_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE icmp_ln60_7 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln60_3_fu_2513_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE or_ln60_3 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln60_7_fu_2519_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE and_ln60_7 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U62 SOURCE ../compute_row_operations.cpp:60 VARIABLE tmp_36 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln60_8_fu_2524_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE and_ln60_8 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min2_19_fu_2565_p6 SOURCE ../compute_row_operations.cpp:60 VARIABLE min2_18 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_14_fu_2536_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_14 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_13_fu_2541_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_13 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_15_fu_2546_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_15 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sign_minpos_10_fu_3330_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE sign_minpos_10 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln54_4_fu_2552_p2 SOURCE ../compute_row_operations.cpp:54 VARIABLE xor_ln54_4 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U79 SOURCE ../compute_row_operations.cpp:55 VARIABLE min2_19 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min1_24_fu_2584_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE min1_24 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME minpos_5_fu_3336_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE minpos_5 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME row_sign_5_fu_1432_p2 SOURCE ../compute_row_operations.cpp:65 VARIABLE row_sign_5 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_22_fu_2622_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_22 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_23_fu_2628_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_23 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_11_fu_2634_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE or_ln55_11 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_24_fu_2657_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_24 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_25_fu_2663_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_25 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_12_fu_2669_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE or_ln55_12 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U64 SOURCE ../compute_row_operations.cpp:55 VARIABLE tmp_39 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U54 SOURCE /tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662 VARIABLE conv_i52_6 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln60_8_fu_2692_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE icmp_ln60_8 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_9_fu_2698_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE icmp_ln60_9 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln60_4_fu_2704_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE or_ln60_4 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln60_9_fu_2710_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE and_ln60_9 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U65 SOURCE ../compute_row_operations.cpp:60 VARIABLE tmp_41 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln60_10_fu_2715_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE and_ln60_10 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min2_23_fu_2756_p6 SOURCE ../compute_row_operations.cpp:60 VARIABLE min2_22 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_17_fu_2727_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_17 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_16_fu_2732_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_16 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_18_fu_2737_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_18 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sign_minpos_12_fu_3347_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE sign_minpos_12 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln54_5_fu_2743_p2 SOURCE ../compute_row_operations.cpp:54 VARIABLE xor_ln54_5 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U80 SOURCE ../compute_row_operations.cpp:55 VARIABLE min2_23 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min1_25_fu_2775_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE min1_25 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME minpos_6_fu_3353_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE minpos_6 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME row_sign_6_fu_1450_p2 SOURCE ../compute_row_operations.cpp:65 VARIABLE row_sign_6 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_26_fu_2813_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_26 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_27_fu_2819_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_27 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_13_fu_2825_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE or_ln55_13 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_28_fu_2848_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_28 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_29_fu_2854_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_29 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_14_fu_2860_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE or_ln55_14 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U63 SOURCE ../compute_row_operations.cpp:55 VARIABLE tmp_44 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U55 SOURCE /tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662 VARIABLE conv_i52_7 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln60_10_fu_2883_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE icmp_ln60_10 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_11_fu_2889_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE icmp_ln60_11 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln60_5_fu_2895_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE or_ln60_5 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln60_11_fu_2901_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE and_ln60_11 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U64 SOURCE ../compute_row_operations.cpp:60 VARIABLE tmp_46 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln60_12_fu_2906_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE and_ln60_12 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min2_27_fu_2947_p6 SOURCE ../compute_row_operations.cpp:60 VARIABLE min2_26 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_20_fu_2918_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_20 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_19_fu_2923_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_19 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_21_fu_2928_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_21 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sign_minpos_14_fu_3364_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE sign_minpos_14 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln54_6_fu_2934_p2 SOURCE ../compute_row_operations.cpp:54 VARIABLE xor_ln54_6 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U81 SOURCE ../compute_row_operations.cpp:55 VARIABLE min2_27 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min1_26_fu_2966_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE min1_26 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME minpos_7_fu_3370_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE minpos_7 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME row_sign_7_fu_1706_p2 SOURCE ../compute_row_operations.cpp:65 VARIABLE row_sign_7 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_30_fu_3004_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_30 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_31_fu_3010_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_31 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_15_fu_3016_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE or_ln55_15 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_32_fu_3039_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_32 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_33_fu_3045_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_33 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_16_fu_3051_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE or_ln55_16 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U66 SOURCE ../compute_row_operations.cpp:55 VARIABLE tmp_49 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U56 SOURCE /tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662 VARIABLE conv_i52_8 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln60_12_fu_3074_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE icmp_ln60_12 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_13_fu_3080_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE icmp_ln60_13 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln60_6_fu_3086_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE or_ln60_6 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln60_13_fu_3092_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE and_ln60_13 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U67 SOURCE ../compute_row_operations.cpp:60 VARIABLE tmp_51 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln60_14_fu_3097_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE and_ln60_14 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min2_31_fu_3138_p6 SOURCE ../compute_row_operations.cpp:60 VARIABLE min2_30 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_23_fu_3109_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_23 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_22_fu_3114_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_22 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_24_fu_3119_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_24 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sign_minpos_16_fu_3381_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE sign_minpos_16 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln54_7_fu_3125_p2 SOURCE ../compute_row_operations.cpp:54 VARIABLE xor_ln54_7 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U82 SOURCE ../compute_row_operations.cpp:55 VARIABLE min2_31 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min1_27_fu_3157_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE min1_27 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME minpos_8_fu_3387_p3 SOURCE ../compute_row_operations.cpp:55 VARIABLE minpos_8 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME row_sign_8_fu_1710_p2 SOURCE ../compute_row_operations.cpp:65 VARIABLE row_sign_8 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_34_fu_3195_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_34 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_35_fu_3201_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_35 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_17_fu_3207_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE or_ln55_17 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_36_fu_3411_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_36 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_37_fu_3417_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE icmp_ln55_37 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_18_fu_3423_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE or_ln55_18 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U65 SOURCE ../compute_row_operations.cpp:55 VARIABLE tmp_54 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U57 SOURCE /tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662 VARIABLE conv_i52_9 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln60_14_fu_3446_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE icmp_ln60_14 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_15_fu_3452_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE icmp_ln60_15 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln60_7_fu_3458_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE or_ln60_7 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln60_15_fu_3464_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE and_ln60_15 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U66 SOURCE ../compute_row_operations.cpp:60 VARIABLE tmp_56 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln60_16_fu_3469_p2 SOURCE ../compute_row_operations.cpp:60 VARIABLE and_ln60_16 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min2_35_fu_3517_p6 SOURCE ../compute_row_operations.cpp:60 VARIABLE min2_34 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_26_fu_3481_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_26 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_25_fu_3486_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_25 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_27_fu_3491_p2 SOURCE ../compute_row_operations.cpp:55 VARIABLE and_ln55_27 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sign_minpos_19_fu_3549_p20 SOURCE ../compute_row_operations.cpp:55 VARIABLE sign_minpos_18 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln54_8_fu_3504_p2 SOURCE ../compute_row_operations.cpp:54 VARIABLE xor_ln54_8 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U84 SOURCE ../compute_row_operations.cpp:55 VARIABLE min2_35 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min1_19_fu_3644_p20 SOURCE ../compute_row_operations.cpp:55 VARIABLE min1 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME minpos_10_fu_3682_p20 SOURCE ../compute_row_operations.cpp:55 VARIABLE minpos_9 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME row_sign_10_fu_1838_p20 SOURCE ../compute_row_operations.cpp:65 VARIABLE row_sign_9 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp90_fu_1720_p2 SOURCE {} VARIABLE sel_tmp90 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sel_tmp91_fu_1725_p2 SOURCE {} VARIABLE sel_tmp91 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME sel_tmp94_demorgan_fu_1492_p2 SOURCE {} VARIABLE sel_tmp94_demorgan LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp94_fu_1730_p2 SOURCE {} VARIABLE sel_tmp94 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sel_tmp95_fu_1735_p2 SOURCE {} VARIABLE sel_tmp95 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME sel_tmp100_demorgan_fu_1496_p2 SOURCE {} VARIABLE sel_tmp100_demorgan LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp100_fu_1740_p2 SOURCE {} VARIABLE sel_tmp100 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sel_tmp101_fu_1745_p2 SOURCE {} VARIABLE sel_tmp101 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME sel_tmp108_demorgan_fu_1501_p2 SOURCE {} VARIABLE sel_tmp108_demorgan LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp108_fu_1750_p2 SOURCE {} VARIABLE sel_tmp108 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sel_tmp109_fu_1755_p2 SOURCE {} VARIABLE sel_tmp109 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME sel_tmp118_demorgan_fu_1506_p2 SOURCE {} VARIABLE sel_tmp118_demorgan LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp118_fu_1760_p2 SOURCE {} VARIABLE sel_tmp118 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sel_tmp119_fu_1765_p2 SOURCE {} VARIABLE sel_tmp119 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME sel_tmp130_demorgan_fu_1770_p2 SOURCE {} VARIABLE sel_tmp130_demorgan LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp130_fu_1774_p2 SOURCE {} VARIABLE sel_tmp130 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sel_tmp131_fu_1780_p2 SOURCE {} VARIABLE sel_tmp131 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME sel_tmp144_demorgan_fu_1785_p2 SOURCE {} VARIABLE sel_tmp144_demorgan LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp144_fu_1790_p2 SOURCE {} VARIABLE sel_tmp144 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sel_tmp145_fu_1796_p2 SOURCE {} VARIABLE sel_tmp145 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME sel_tmp160_demorgan_fu_1801_p2 SOURCE {} VARIABLE sel_tmp160_demorgan LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp160_fu_1806_p2 SOURCE {} VARIABLE sel_tmp160 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sel_tmp161_fu_1812_p2 SOURCE {} VARIABLE sel_tmp161 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_21_9_1_1_1_U85 SOURCE ../compute_row_operations.cpp:54 VARIABLE sign_minpos_19 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_21_9_1_1_1_U74 SOURCE /tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662 VARIABLE row_sign_10 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_21_9_32_1_1_U86 SOURCE ../compute_row_operations.cpp:54 VARIABLE min2_08_ph LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_21_9_32_1_1_U87 SOURCE ../compute_row_operations.cpp:54 VARIABLE min1_19 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_21_9_5_1_1_U88 SOURCE /tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:661 VARIABLE minpos_10 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U68 SOURCE ../compute_row_operations.cpp:77 VARIABLE tmp_s LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_fu_1879_p2 SOURCE ../compute_row_operations.cpp:77 VARIABLE xor_ln77 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_1_fu_1884_p2 SOURCE ../compute_row_operations.cpp:77 VARIABLE xor_ln77_1 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_4_no_dsp_1_U47 SOURCE ../compute_row_operations.cpp:77 VARIABLE conv_i2 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U36 SOURCE ../compute_row_operations.cpp:77 VARIABLE mul_i LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U30 SOURCE ../compute_row_operations.cpp:77 VARIABLE sign LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U40 SOURCE ../compute_row_operations.cpp:80 VARIABLE mul LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U69 SOURCE ../compute_row_operations.cpp:77 VARIABLE tmp_1 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_2_fu_1895_p2 SOURCE ../compute_row_operations.cpp:77 VARIABLE xor_ln77_2 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_3_fu_1900_p2 SOURCE ../compute_row_operations.cpp:77 VARIABLE xor_ln77_3 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_4_no_dsp_1_U48 SOURCE ../compute_row_operations.cpp:77 VARIABLE conv_i25_1 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U37 SOURCE ../compute_row_operations.cpp:77 VARIABLE mul_i_1 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U31 SOURCE ../compute_row_operations.cpp:77 VARIABLE sign_1 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U41 SOURCE ../compute_row_operations.cpp:80 VARIABLE mul_1 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U70 SOURCE ../compute_row_operations.cpp:77 VARIABLE tmp_2 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_4_fu_1911_p2 SOURCE ../compute_row_operations.cpp:77 VARIABLE xor_ln77_4 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_5_fu_1916_p2 SOURCE ../compute_row_operations.cpp:77 VARIABLE xor_ln77_5 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_4_no_dsp_1_U49 SOURCE ../compute_row_operations.cpp:77 VARIABLE conv_i25_2 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U38 SOURCE ../compute_row_operations.cpp:77 VARIABLE mul_i_2 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U32 SOURCE ../compute_row_operations.cpp:77 VARIABLE sign_2 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U42 SOURCE ../compute_row_operations.cpp:80 VARIABLE mul_2 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U71 SOURCE ../compute_row_operations.cpp:77 VARIABLE tmp_3 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_6_fu_1927_p2 SOURCE ../compute_row_operations.cpp:77 VARIABLE xor_ln77_6 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_7_fu_1932_p2 SOURCE ../compute_row_operations.cpp:77 VARIABLE xor_ln77_7 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_4_no_dsp_1_U50 SOURCE ../compute_row_operations.cpp:77 VARIABLE conv_i25_3 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U39 SOURCE ../compute_row_operations.cpp:77 VARIABLE mul_i_3 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U33 SOURCE ../compute_row_operations.cpp:77 VARIABLE sign_3 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U43 SOURCE ../compute_row_operations.cpp:80 VARIABLE mul_3 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U75 SOURCE ../compute_row_operations.cpp:77 VARIABLE tmp_4 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_8_fu_1959_p2 SOURCE ../compute_row_operations.cpp:77 VARIABLE xor_ln77_8 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_9_fu_1964_p2 SOURCE ../compute_row_operations.cpp:77 VARIABLE xor_ln77_9 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_4_no_dsp_1_U51 SOURCE ../compute_row_operations.cpp:77 VARIABLE conv_i25_4 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U40 SOURCE ../compute_row_operations.cpp:77 VARIABLE mul_i_4 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U34 SOURCE ../compute_row_operations.cpp:77 VARIABLE sign_4 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U44 SOURCE ../compute_row_operations.cpp:80 VARIABLE mul_4 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U76 SOURCE ../compute_row_operations.cpp:77 VARIABLE tmp_5 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_10_fu_1991_p2 SOURCE ../compute_row_operations.cpp:77 VARIABLE xor_ln77_10 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_11_fu_1996_p2 SOURCE ../compute_row_operations.cpp:77 VARIABLE xor_ln77_11 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_4_no_dsp_1_U52 SOURCE ../compute_row_operations.cpp:77 VARIABLE conv_i25_5 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U41 SOURCE ../compute_row_operations.cpp:77 VARIABLE mul_i_5 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U35 SOURCE ../compute_row_operations.cpp:77 VARIABLE sign_5 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U45 SOURCE ../compute_row_operations.cpp:80 VARIABLE mul_5 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U68 SOURCE ../compute_row_operations.cpp:77 VARIABLE tmp_6 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_12_fu_2198_p2 SOURCE ../compute_row_operations.cpp:77 VARIABLE xor_ln77_12 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_13_fu_2203_p2 SOURCE ../compute_row_operations.cpp:77 VARIABLE xor_ln77_13 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_4_no_dsp_1_U47 SOURCE ../compute_row_operations.cpp:77 VARIABLE conv_i25_6 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U36 SOURCE ../compute_row_operations.cpp:77 VARIABLE mul_i_6 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U30 SOURCE ../compute_row_operations.cpp:77 VARIABLE sign_6 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U42 SOURCE ../compute_row_operations.cpp:80 VARIABLE mul_6 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U69 SOURCE ../compute_row_operations.cpp:77 VARIABLE tmp_7 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_14_fu_2213_p2 SOURCE ../compute_row_operations.cpp:77 VARIABLE xor_ln77_14 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_15_fu_2218_p2 SOURCE ../compute_row_operations.cpp:77 VARIABLE xor_ln77_15 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_4_no_dsp_1_U48 SOURCE ../compute_row_operations.cpp:77 VARIABLE conv_i25_7 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U37 SOURCE ../compute_row_operations.cpp:77 VARIABLE mul_i_7 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U31 SOURCE ../compute_row_operations.cpp:77 VARIABLE sign_7 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U43 SOURCE ../compute_row_operations.cpp:80 VARIABLE mul_7 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U70 SOURCE ../compute_row_operations.cpp:77 VARIABLE tmp_9 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_16_fu_2228_p2 SOURCE ../compute_row_operations.cpp:77 VARIABLE xor_ln77_16 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_17_fu_2233_p2 SOURCE ../compute_row_operations.cpp:77 VARIABLE xor_ln77_17 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_4_no_dsp_1_U49 SOURCE ../compute_row_operations.cpp:77 VARIABLE conv_i25_8 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U38 SOURCE ../compute_row_operations.cpp:77 VARIABLE mul_i_8 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U32 SOURCE ../compute_row_operations.cpp:77 VARIABLE sign_8 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U44 SOURCE ../compute_row_operations.cpp:80 VARIABLE mul_8 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U71 SOURCE ../compute_row_operations.cpp:77 VARIABLE tmp_10 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_18_fu_2243_p2 SOURCE ../compute_row_operations.cpp:77 VARIABLE xor_ln77_18 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_19_fu_2248_p2 SOURCE ../compute_row_operations.cpp:77 VARIABLE xor_ln77_19 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_4_no_dsp_1_U50 SOURCE ../compute_row_operations.cpp:77 VARIABLE conv_i25_9 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U39 SOURCE ../compute_row_operations.cpp:77 VARIABLE mul_i_9 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U33 SOURCE ../compute_row_operations.cpp:77 VARIABLE sign_9 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U45 SOURCE ../compute_row_operations.cpp:80 VARIABLE mul_9 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U83 SOURCE ../compute_row_operations.cpp:85 VARIABLE tmp_11 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln85_fu_3739_p2 SOURCE ../compute_row_operations.cpp:85 VARIABLE xor_ln85 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln85_1_fu_3744_p2 SOURCE ../compute_row_operations.cpp:85 VARIABLE xor_ln85_1 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_4_no_dsp_1_U51 SOURCE ../compute_row_operations.cpp:85 VARIABLE conv_i LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U46 SOURCE ../compute_row_operations.cpp:85 VARIABLE mul1 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U34 SOURCE ../compute_row_operations.cpp:85 VARIABLE sub LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U46 SOURCE ../compute_row_operations.cpp:85 VARIABLE mul2 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true}} AREA {DSP 45 BRAM 0 URAM 0}} compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln87_fu_329_p2 SOURCE ../compute_row_operations.cpp:87 VARIABLE icmp_ln87 LOOP VITIS_LOOP_87_9_VITIS_LOOP_89_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_335_p2 SOURCE ../compute_row_operations.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_87_9_VITIS_LOOP_89_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_fu_347_p2 SOURCE ../compute_row_operations.cpp:89 VARIABLE icmp_ln89 LOOP VITIS_LOOP_87_9_VITIS_LOOP_89_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln87_fu_353_p3 SOURCE ../compute_row_operations.cpp:87 VARIABLE select_ln87 LOOP VITIS_LOOP_87_9_VITIS_LOOP_89_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln87_1_fu_469_p3 SOURCE ../compute_row_operations.cpp:87 VARIABLE select_ln87_1 LOOP VITIS_LOOP_87_9_VITIS_LOOP_89_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_1_fu_361_p2 SOURCE ../compute_row_operations.cpp:87 VARIABLE add_ln87_1 LOOP VITIS_LOOP_87_9_VITIS_LOOP_89_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln87_2_fu_367_p3 SOURCE ../compute_row_operations.cpp:87 VARIABLE select_ln87_2 LOOP VITIS_LOOP_87_9_VITIS_LOOP_89_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_2_fu_375_p2 SOURCE ../compute_row_operations.cpp:87 VARIABLE first_iter_2 LOOP VITIS_LOOP_87_9_VITIS_LOOP_89_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_21_4_32_1_1_U124 SOURCE ../compute_row_operations.cpp:90 VARIABLE tmp_8 LOOP VITIS_LOOP_87_9_VITIS_LOOP_89_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_395_p2 SOURCE ../compute_row_operations.cpp:89 VARIABLE add_ln89 LOOP VITIS_LOOP_87_9_VITIS_LOOP_89_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_fu_568_p3 SOURCE ../compute_row_operations.cpp:89 VARIABLE select_ln89 LOOP VITIS_LOOP_87_9_VITIS_LOOP_89_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute_row_operations {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME L_cache_U SOURCE ../compute_row_operations.cpp:11 VARIABLE L_cache LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 3 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME L_cache_1_U SOURCE ../compute_row_operations.cpp:11 VARIABLE L_cache_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 3 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME L_cache_2_U SOURCE ../compute_row_operations.cpp:11 VARIABLE L_cache_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 3 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME L_cache_3_U SOURCE ../compute_row_operations.cpp:11 VARIABLE L_cache_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 3 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME L_cache_4_U SOURCE ../compute_row_operations.cpp:11 VARIABLE L_cache_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 3 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME L_cache_5_U SOURCE ../compute_row_operations.cpp:11 VARIABLE L_cache_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 3 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_cache_6_U SOURCE ../compute_row_operations.cpp:11 VARIABLE L_cache_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 3 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_cache_7_U SOURCE ../compute_row_operations.cpp:11 VARIABLE L_cache_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 3 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_cache_8_U SOURCE ../compute_row_operations.cpp:11 VARIABLE L_cache_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 3 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_cache_9_U SOURCE ../compute_row_operations.cpp:11 VARIABLE L_cache_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 3 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME non_zero_cache_U SOURCE ../compute_row_operations.cpp:12 VARIABLE non_zero_cache LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 3 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME non_zero_cache_1_U SOURCE ../compute_row_operations.cpp:12 VARIABLE non_zero_cache_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 3 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME non_zero_cache_2_U SOURCE ../compute_row_operations.cpp:12 VARIABLE non_zero_cache_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 3 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME non_zero_cache_3_U SOURCE ../compute_row_operations.cpp:12 VARIABLE non_zero_cache_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 3 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME non_zero_cache_4_U SOURCE ../compute_row_operations.cpp:12 VARIABLE non_zero_cache_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 3 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME non_zero_cache_5_U SOURCE ../compute_row_operations.cpp:12 VARIABLE non_zero_cache_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 3 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME non_zero_cache_6_U SOURCE ../compute_row_operations.cpp:12 VARIABLE non_zero_cache_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 3 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME non_zero_cache_7_U SOURCE ../compute_row_operations.cpp:12 VARIABLE non_zero_cache_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 3 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME non_zero_cache_8_U SOURCE ../compute_row_operations.cpp:12 VARIABLE non_zero_cache_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 3 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME non_zero_cache_9_U SOURCE ../compute_row_operations.cpp:12 VARIABLE non_zero_cache_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 3 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 45 BRAM 8 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.84 seconds; current allocated memory: 414.730 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_row_operations.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_row_operations.
Execute       syn_report -model compute_row_operations -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 3.43 sec.
Command   csynth_design done; 17.72 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
