# Verilog-
My journey of learning SystemVerilog and Digital Design.
# Verilog Practice Projects 

This repository contains my practice codes for Verilog and SystemVerilog.
  $ Project List!
#1. Full Adder
 A simple 1-bit Full Adder design using Dataflow modeling.
# 2. Nibble Swapping (Vector Slice)
 Swapping upper and lower nibbles of an 8-bit vector using concatenation.
 #3. 2x1 mux

 #4. 4x1 mux
 
# 5. Hierarchical 16:1 Mux 

 created By "Neeraj Kumar"
