---
// Auto-generated instruction documentation
// Do not edit by hand

[[inst_divw]]
==== DIVW

*Syntax:* divw SrcL, SrcR, ->{t, u, Rd}

*Description:* Divide registers. Unsigned variant for DIVU.

*Encoding:*

image::../generated/encodings/enc_divw.svg[DIVW encoding,width=800]

*Group:* ALU_MULTI_CYCLE
