/*******************************************************************************
  Filename:       ll_enc.c
  Revised:
  Revision:

  Description:    This file contains the BLE encryption API for the LL.


*******************************************************************************/

/*******************************************************************************
 * INCLUDES
 */
//#include "jump_function.h"

/*******************************************************************************
 * MACROS
 */

#include <csi_config.h>
#include <string.h>
#include <soc.h>
#include <drv_aes.h>
#include <ARMCM0.h>
#include <clock.h>

#define ERR_AES(errno) (CSI_DRV_ERRNO_AES_BASE | errno)
#define AES_NULL_PARA_CHK(para)  HANDLE_PARAM_CHK(para, ERR_AES(DRV_ERROR_PARAMETER))

volatile static uint8_t block_cal_done = 0;

typedef struct {
    uint32_t base;
    uint32_t irq;
    void *iv;
    uint8_t *result_out;
    uint32_t len;
    aes_event_cb_t cb;
    aes_mode_e mode;
    aes_key_len_bits_e keylen;
    aes_endian_mode_e endian;
    aes_crypto_mode_e crypto_mode;
    aes_status_t status;
} ck_aes_priv_t;

#define LL_ENC_BASE         0x40040000               // LL HW AES engine Base address 
extern int32_t target_get_aes_count(void);
extern int32_t target_get_aes(int32_t idx, uint32_t *base, uint32_t *irq);

static ck_aes_priv_t aes_handle[CONFIG_AES_NUM];

/* Driver Capabilities */
static const aes_capabilities_t driver_capabilities = {
    .ecb_mode = 1, /* ECB mode */
    .cbc_mode = 0, /* CBC mode */
    .cfb1_mode = 0, /* CFB1 mode */
    .cfb8_mode = 0, /* CFB8 mode */
    .cfb128_mode = 0, /* CFB128 mode */
    .ofb_mode = 0, /* OFB mode */
    .ctr_mode = 0, /* CTR mode */
    .bits_128 = 1, /* 128bits key length mode */
    .bits_192 = 0, /* 192bits key lenght mode */
    .bits_256 = 0  /* 256bits key length mode */
};

typedef enum {
    AES_PADDING_MODE_NO     = 0,        ///< NO-PADDING
    AES_PADDING_MODE_ZERO,              ///< ZERO-PADDING
    AES_PADDING_MODE_PKCS5              ///< PKCS5-PADDING
} aes_padding_mode_e;

/**
  \brief       Initialize AES Interface. 1. Initializes the resources needed for the AES interface 2.registers event callback function
  \param[in]   idx device id
  \param[in]   cb_event  Pointer to \ref aes_event_cb_t
  \return      return aes handle if success
*/
aes_handle_t csi_aes_initialize(int32_t idx, aes_event_cb_t cb_event)
{
    if (idx < 0 || idx >= CONFIG_AES_NUM) {
        return NULL;
    }

    uint32_t irq = 0u;
    uint32_t base = 0u;

    clk_gate_enable(MOD_AES);

    ck_aes_priv_t *aes_priv = &aes_handle[idx];

    aes_priv->base = base;
    aes_priv->irq  = irq;

    /* initialize the aes context */
    aes_priv->cb = cb_event;
    aes_priv->iv = NULL;
    aes_priv->len = 16;
    aes_priv->result_out = NULL;
    aes_priv->mode = AES_MODE_CBC;
    aes_priv->keylen = AES_KEY_LEN_BITS_128;
    aes_priv->endian = AES_ENDIAN_LITTLE;
    aes_priv->status.busy = 0;

    return (aes_handle_t)aes_priv;
}


/**
  \brief       De-initialize AES Interface. stops operation and releases the software resources used by the interface
  \param[in]   handle  aes handle to operate.
  \return      error code
*/
int32_t csi_aes_uninitialize(aes_handle_t handle)
{
    AES_NULL_PARA_CHK(handle);

    ck_aes_priv_t *aes_priv = handle;
    aes_priv->cb = NULL;

    clk_gate_disable(MOD_AES);

    return 0;
}

/**
  \brief       Get driver capabilities.
  \param[in]   idx device id.
  \return      \ref aes_capabilities_t
*/
aes_capabilities_t csi_aes_get_capabilities(int32_t idx)
{
    if (idx < 0 || idx >= CONFIG_AES_NUM) {
        aes_capabilities_t ret;
        memset(&ret, 0, sizeof(aes_capabilities_t));
        return ret;
    }

    return driver_capabilities;
}

/**
  \brief       config aes mode.
  \param[in]   handle  aes handle to operate.
  \param[in]   mode      \ref aes_mode_e
  \param[in]   keylen_bits \ref aes_key_len_bits_e
  \param[in]   endian    \ref aes_endian_mode_e
  \return      error code
*/
int32_t csi_aes_config(aes_handle_t handle, aes_mode_e mode, aes_key_len_bits_e keylen_bits, aes_endian_mode_e endian)
{
    AES_NULL_PARA_CHK(handle);

    ck_aes_priv_t *aes_priv = &aes_handle[0];

    switch (mode) {
        case AES_MODE_ECB:
            break;

        default:
            return ERR_AES(DRV_ERROR_UNSUPPORTED);
    }

    switch (keylen_bits) {
        case AES_KEY_LEN_BITS_128:
            break;

        default:
            return ERR_AES(DRV_ERROR_UNSUPPORTED);
    }

    /* config the endian mode */
    if (endian == AES_ENDIAN_LITTLE || endian == AES_ENDIAN_BIG) {
        aes_priv->endian = endian;
    } else {
        return ERR_AES(AES_ERROR_ENDIAN);
    }

    return 0;
}



/**
  \brief       set crypto key.
  \param[in]   handle    aes handle to operate.
  \param[in]   context   aes information context(NULL when hardware implementation)
  \param[in]   key       Pointer to the key buf
  \param[in]   key_len   Pointer to the aes_key_len_bits_e
  \param[in]   enc       \ref aes_crypto_mode_e
  \return      error code
*/
int32_t csi_aes_set_key(aes_handle_t handle, void *context, void *key, aes_key_len_bits_e key_len, aes_crypto_mode_e mode)
{
    AES_NULL_PARA_CHK(handle);
    AES_NULL_PARA_CHK(key);
    uint8_t *aes_key = key;

    if (key_len != AES_KEY_LEN_BITS_128) {
        return ERR_AES(DRV_ERROR_PARAMETER);
    }

    ck_aes_priv_t *aes_priv = &aes_handle[0];

    aes_priv->crypto_mode = mode;

    // disable AES engine
    *(volatile uint32_t *) LL_ENC_BASE = 0x0;

    //config KEY, the reg write order is recommend by Xiao Guijun
    *(volatile uint32_t *)(LL_ENC_BASE + 0x2c) = aes_key[0] << 24 | aes_key[1] << 16 | aes_key[2] << 8 | aes_key[3];
    aes_key += 4;
    *(volatile uint32_t *)(LL_ENC_BASE + 0x28) = aes_key[0] << 24 | aes_key[1] << 16 | aes_key[2] << 8 | aes_key[3];
    aes_key += 4;
    *(volatile uint32_t *)(LL_ENC_BASE + 0x24) = aes_key[0] << 24 | aes_key[1] << 16 | aes_key[2] << 8 | aes_key[3];
    aes_key += 4;
    *(volatile uint32_t *)(LL_ENC_BASE + 0x20) = aes_key[0] << 24 | aes_key[1] << 16 | aes_key[2] << 8 | aes_key[3];

    return 0;
}

/**
  \brief       encrypt or decrypt
  \param[in]   handle  aes handle to operate.
  \param[in]   context aes information context(NULL when hardware implementation)
  \param[in]   in   Pointer to the Source data
  \param[out]  out  Pointer to the Result data.
  \param[in]   len  the Source data len.
  \param[in]   padding \ref aes_padding_mode_e.
  \return      error code
*/
int32_t csi_aes_crypto(aes_handle_t handle, void *context, void *in, void *out, uint32_t len, aes_padding_mode_e padding)
{
    AES_NULL_PARA_CHK(handle);
    AES_NULL_PARA_CHK(in);
    AES_NULL_PARA_CHK(out);
    AES_NULL_PARA_CHK(len);

    return ERR_AES(DRV_ERROR_UNSUPPORTED);
}

int32_t csi_aes_ecb_crypto(aes_handle_t handle, void *context, void *in, void *out, uint32_t len)
{
    uint8_t *plaintext;
    uint8_t *ciphertext;
    volatile int delay;
    uint32_t temp;

    AES_NULL_PARA_CHK(handle);
    AES_NULL_PARA_CHK(in);
    AES_NULL_PARA_CHK(out);
    AES_NULL_PARA_CHK(len);

    ck_aes_priv_t *aes_priv = &aes_handle[0];

    aes_priv->status.busy = 1;
    if (aes_priv->crypto_mode == AES_CRYPTO_MODE_ENCRYPT) {
        plaintext = (uint8_t *)in;
        ciphertext = (uint8_t *)out;

        //config data in, the reg write order is recommend by Xiao Guijun
        *(volatile uint32_t *)(LL_ENC_BASE + 0x3c) = plaintext[0] << 24 | plaintext[1] << 16 | plaintext[2] << 8 | plaintext[3];
        plaintext += 4;
        *(volatile uint32_t *)(LL_ENC_BASE + 0x38) = plaintext[0] << 24 | plaintext[1] << 16 | plaintext[2] << 8 | plaintext[3];
        plaintext += 4;
        *(volatile uint32_t *)(LL_ENC_BASE + 0x34) = plaintext[0] << 24 | plaintext[1] << 16 | plaintext[2] << 8 | plaintext[3];
        plaintext += 4;
        *(volatile uint32_t *)(LL_ENC_BASE + 0x30) = plaintext[0] << 24 | plaintext[1] << 16 | plaintext[2] << 8 | plaintext[3];

        //set AES ctrl reg
        if (aes_priv->endian == AES_ENDIAN_BIG) {
            *(volatile uint32_t *)(LL_ENC_BASE + 0x04) = 0xf10;         // single mode, encrypt, revert bytes in word
        } else {
            *(volatile uint32_t *)(LL_ENC_BASE + 0x04) = 0x710;
        }
    } else {
        ciphertext = (uint8_t *)in;
        plaintext = (uint8_t *)out;
        //config data in, the reg write order is recommend by Xiao Guijun
        *(volatile uint32_t *)(LL_ENC_BASE + 0x5c) = ciphertext[0] << 24 | ciphertext[1] << 16 | ciphertext[2] << 8 | ciphertext[3];
        ciphertext += 4;    
        *(volatile uint32_t *)(LL_ENC_BASE + 0x58) = ciphertext[0] << 24 | ciphertext[1] << 16 | ciphertext[2] << 8 | ciphertext[3];
        ciphertext += 4;
        *(volatile uint32_t *)(LL_ENC_BASE + 0x54) = ciphertext[0] << 24 | ciphertext[1] << 16 | ciphertext[2] << 8 | ciphertext[3];
        ciphertext += 4;    
        *(volatile uint32_t *)(LL_ENC_BASE + 0x50) = ciphertext[0] << 24 | ciphertext[1] << 16 | ciphertext[2] << 8 | ciphertext[3];

        //set AES ctrl reg
        if (aes_priv->endian == AES_ENDIAN_BIG) {
            *(volatile uint32_t *)(LL_ENC_BASE + 0x04) = 0xf18;         // single mode, decrypt, revert bytes in word
        } else {
            *(volatile uint32_t *)(LL_ENC_BASE + 0x04) = 0x718;
        }
    }

    //set AES en
    *(volatile uint32_t *) LL_ENC_BASE = 0x1;

    // need delay 10-20 cycle for single mode encrypt
    delay = 20;

    while (delay --);
    if (aes_priv->crypto_mode == AES_CRYPTO_MODE_ENCRYPT) {
        // read ciphertext
        temp = *(volatile uint32_t *)(LL_ENC_BASE + 0x5c);
        ciphertext[0] = (temp >> 24) & 0xff;
        ciphertext[1] = (temp >> 16) & 0xff;
        ciphertext[2] = (temp >> 8) & 0xff;
        ciphertext[3] = temp & 0xff;
        ciphertext += 4;

        temp = *(volatile uint32_t *)(LL_ENC_BASE + 0x58);
        ciphertext[0] = (temp >> 24) & 0xff;
        ciphertext[1] = (temp >> 16) & 0xff;
        ciphertext[2] = (temp >> 8) & 0xff;
        ciphertext[3] = temp & 0xff;
        ciphertext += 4;

        temp = *(volatile uint32_t *)(LL_ENC_BASE + 0x54);
        ciphertext[0] = (temp >> 24) & 0xff;
        ciphertext[1] = (temp >> 16) & 0xff;
        ciphertext[2] = (temp >> 8) & 0xff;
        ciphertext[3] = temp & 0xff;
        ciphertext += 4;

        temp = *(volatile uint32_t *)(LL_ENC_BASE + 0x50);
        ciphertext[0] = (temp >> 24) & 0xff;
        ciphertext[1] = (temp >> 16) & 0xff;
        ciphertext[2] = (temp >> 8) & 0xff;
        ciphertext[3] = temp & 0xff;
    } else {
        // read plaintext
        temp = *(volatile uint32_t *)(LL_ENC_BASE + 0x3c);
        plaintext[0] = (temp >> 24) & 0xff;
        plaintext[1] = (temp >> 16) & 0xff;
        plaintext[2] = (temp >> 8) & 0xff;
        plaintext[3] = temp & 0xff;
        plaintext += 4;

        temp = *(volatile uint32_t *)(LL_ENC_BASE + 0x38);
        plaintext[0] = (temp >> 24) & 0xff;
        plaintext[1] = (temp >> 16) & 0xff;
        plaintext[2] = (temp >> 8) & 0xff;
        plaintext[3] = temp & 0xff;
        plaintext += 4;

        temp = *(volatile uint32_t *)(LL_ENC_BASE + 0x34);
        plaintext[0] = (temp >> 24) & 0xff;
        plaintext[1] = (temp >> 16) & 0xff;
        plaintext[2] = (temp >> 8) & 0xff;
        plaintext[3] = temp & 0xff;
        plaintext += 4;

        temp = *(volatile uint32_t *)(LL_ENC_BASE + 0x30);
        plaintext[0] = (temp >> 24) & 0xff;
        plaintext[1] = (temp >> 16) & 0xff;
        plaintext[2] = (temp >> 8) & 0xff;
        plaintext[3] = temp & 0xff;
    }
    // disable AES
    *(int *) 0x40040000 = 0x0;

    aes_priv->status.busy = 0;

    return 0;
}

#if 1
void LL_ENC_AES128_Encrypt0(uint8_t *key,
                            uint8_t *plaintext,
                            uint8_t *ciphertext)
{
    volatile int delay;
    uint32_t temp;

    // disable AES engine
    *(volatile uint32_t *) LL_ENC_BASE = 0x0;

    //config KEY, the reg write order is recommend by Xiao Guijun
    *(volatile uint32_t *)(LL_ENC_BASE + 0x2c) = key[0] << 24 | key[1] << 16 | key[2] << 8 | key[3];
    key += 4;
    *(volatile uint32_t *)(LL_ENC_BASE + 0x28) = key[0] << 24 | key[1] << 16 | key[2] << 8 | key[3];
    key += 4;
    *(volatile uint32_t *)(LL_ENC_BASE + 0x24) = key[0] << 24 | key[1] << 16 | key[2] << 8 | key[3];
    key += 4;
    *(volatile uint32_t *)(LL_ENC_BASE + 0x20) = key[0] << 24 | key[1] << 16 | key[2] << 8 | key[3];

    //config data in, the reg write order is recommend by Xiao Guijun
    *(volatile uint32_t *)(LL_ENC_BASE + 0x3c) = plaintext[0] << 24 | plaintext[1] << 16 | plaintext[2] << 8 | plaintext[3];
    plaintext += 4;
    *(volatile uint32_t *)(LL_ENC_BASE + 0x38) = plaintext[0] << 24 | plaintext[1] << 16 | plaintext[2] << 8 | plaintext[3];
    plaintext += 4;
    *(volatile uint32_t *)(LL_ENC_BASE + 0x34) = plaintext[0] << 24 | plaintext[1] << 16 | plaintext[2] << 8 | plaintext[3];
    plaintext += 4;
    *(volatile uint32_t *)(LL_ENC_BASE + 0x30) = plaintext[0] << 24 | plaintext[1] << 16 | plaintext[2] << 8 | plaintext[3];

    //set AES ctrl reg
    *(volatile uint32_t *)(LL_ENC_BASE + 0x04) = 0xf10;         // single mode, encrypt, revert bytes in word

    //set AES en
    *(volatile uint32_t *) LL_ENC_BASE = 0x1;

    // need delay 10-20 cycle for single mode encrypt
    delay = 20;

    while (delay --);

    // read ciphertext
    temp = *(volatile uint32_t *)(LL_ENC_BASE + 0x5c);
    ciphertext[0] = (temp >> 24) & 0xff;
    ciphertext[1] = (temp >> 16) & 0xff;
    ciphertext[2] = (temp >> 8) & 0xff;
    ciphertext[3] = temp & 0xff;
    ciphertext += 4;

    temp = *(volatile uint32_t *)(LL_ENC_BASE + 0x58);
    ciphertext[0] = (temp >> 24) & 0xff;
    ciphertext[1] = (temp >> 16) & 0xff;
    ciphertext[2] = (temp >> 8) & 0xff;
    ciphertext[3] = temp & 0xff;
    ciphertext += 4;

    temp = *(volatile uint32_t *)(LL_ENC_BASE + 0x54);
    ciphertext[0] = (temp >> 24) & 0xff;
    ciphertext[1] = (temp >> 16) & 0xff;
    ciphertext[2] = (temp >> 8) & 0xff;
    ciphertext[3] = temp & 0xff;
    ciphertext += 4;

    temp = *(volatile uint32_t *)(LL_ENC_BASE + 0x50);
    ciphertext[0] = (temp >> 24) & 0xff;
    ciphertext[1] = (temp >> 16) & 0xff;
    ciphertext[2] = (temp >> 8) & 0xff;
    ciphertext[3] = temp & 0xff;

    // disable AES
    *(int *) 0x40040000 = 0x0;

    return;
}
#endif

/**
  \brief       aes cbc encrypt or decrypt
  \param[in]   handle  aes handle to operate.
  \param[in]   context aes information context(NULL when hardware implementation)
  \param[in]   in   Pointer to the Source data
  \param[out]  out  Pointer to the Result data.
  \param[in]   len  the Source data len.
  \param[in]   iv   Pointer to initialization vector(updated after use)
  \return      error code
*/
int32_t csi_aes_cbc_crypto(aes_handle_t handle, void *context, void *in, void *out, uint32_t len, uint8_t iv[16])
{
    AES_NULL_PARA_CHK(handle);
    AES_NULL_PARA_CHK(in);
    AES_NULL_PARA_CHK(out);
    AES_NULL_PARA_CHK(len);
    AES_NULL_PARA_CHK(iv);

    return ERR_AES(DRV_ERROR_UNSUPPORTED);
}

/**
  \brief       aes cfb1 encrypt or decrypt
  \param[in]   handle  aes handle to operate.
  \param[in]   context aes information context(NULL when hardware implementation)
  \param[in]   in   Pointer to the Source data
  \param[out]  out  Pointer to the Result data.
  \param[in]   len  the Source data len.
  \param[in]   iv   Pointer to initialization vector(updated after use)
  \return      error code
*/
int32_t csi_aes_cfb1_crypto(aes_handle_t handle, void *context, void *in, void *out,  uint32_t len, uint8_t iv[16])
{
    return ERR_AES(DRV_ERROR_UNSUPPORTED);
}

/**
  \brief       aes cfb8 encrypt or decrypt
  \param[in]   handle  aes handle to operate.
  \param[in]   context aes information context(NULL when hardware implementation)
  \param[in]   in   Pointer to the Source data
  \param[out]  out  Pointer to the Result data.
  \param[in]   len  the Source data len.
  \param[in]   iv   Pointer to initialization vector(updated after use)
  \return      error code
*/
int32_t csi_aes_cfb8_crypto(aes_handle_t handle, void *context, void *in, void *out, uint32_t len, uint8_t iv[16])
{
    return ERR_AES(DRV_ERROR_UNSUPPORTED);
}

/**
  \brief       aes cfb128 encrypt or decrypt
  \param[in]   handle  aes handle to operate.
  \param[in]   context aes information context(NULL when hardware implementation)
  \param[in]   in   Pointer to the Source data
  \param[out]  out  Pointer to the Result data.
  \param[in]   len  the Source data len.
  \param[in]   iv   Pointer to initialization vector(updated after use)
  \param[in]   num  the number of the 128-bit block we have used(updated after use)
  \return      error code
*/
int32_t csi_aes_cfb128_crypto(aes_handle_t handle, void *context, void *in, void *out, uint32_t len, uint8_t iv[16], uint32_t *num)
{
    return ERR_AES(DRV_ERROR_UNSUPPORTED);
}

/**
  \brief       aes ofb encrypt or decrypt
  \param[in]   handle  aes handle to operate.
  \param[in]   context aes information context(NULL when hardware implementation)
  \param[in]   in   Pointer to the Source data
  \param[out]  out  Pointer to the Result data.
  \param[in]   len  the Source data len.
  \param[in]   iv   Pointer to initialization vector(updated after use)
  \param[in]   num  the number of the 128-bit block we have used(updated after use)
  \return      error code
*/
int32_t csi_aes_ofb_crypto(aes_handle_t handle, void *context, void *in, void *out, uint32_t len, uint8_t iv[16], uint32_t *num)
{
    return ERR_AES(DRV_ERROR_UNSUPPORTED);
}

/**
  \brief       aes ofb encrypt or decrypt
  \param[in]   handle  aes handle to operate.
  \param[in]   context aes information context(NULL when hardware implementation)
  \param[in]   in   Pointer to the Source data
  \param[out]  out  Pointer to the Result data.
  \param[in]   len  the Source data len.
  \param[in]   nonce_counter   Pointer to the 128-bit nonce and counter(updated after use)
  \param[in]   stream_block  Pointer to the saved stream-block for resuming(updated after use)
  \param[in]   num  the number of the 128-bit block we have used(updated after use)
  \return      error code
*/
int32_t csi_aes_ctr_crypto(aes_handle_t handle, void *context, void *in, void *out, uint32_t len, uint8_t nonce_counter[16],
                           unsigned char stream_block[16], uint32_t *num)
{
    return ERR_AES(DRV_ERROR_UNSUPPORTED);
}

/**
  \brief       Get AES status.
  \param[in]   handle  aes handle to operate.
  \return      AES status \ref aes_status_t
*/
aes_status_t csi_aes_get_status(aes_handle_t handle)
{
    if (handle == NULL) {
        aes_status_t ret;
        memset(&ret, 0, sizeof(aes_status_t));
        return ret;
    }

    ck_aes_priv_t *aes_priv = handle;
    return aes_priv->status;
}

/**
  \brief       control aes power.
  \param[in]   handle  aes handle to operate.
  \param[in]   state   power state.\ref csi_power_stat_e.
  \return      error code
*/
int32_t csi_aes_power_control(aes_handle_t handle, csi_power_stat_e state)
{
    AES_NULL_PARA_CHK(handle);

    if (state == DRV_POWER_FULL) {
        clk_gate_enable(MOD_AES);
        return 0;
    } else if (state == DRV_POWER_OFF) {
        clk_gate_disable(MOD_AES);
        return 0;
    } else {
        return ERR_AES(DRV_ERROR_UNSUPPORTED);
    }
}
