
*** Running vivado
    with args -log fx_processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fx_processor.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source fx_processor.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yaroslav/Desktop/bachelor-project/vivado/ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.cache/ip 
Command: synth_design -top fx_processor -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21784
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1221.367 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fx_processor' [C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.srcs/sources_1/new/fx-processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.runs/synth_1/.Xil/Vivado-23000-KOMPUTER/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (1#1) [C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.runs/synth_1/.Xil/Vivado-23000-KOMPUTER/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' has 4 connections declared, but only 3 given [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_i2s_receiver_0_0' [C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.runs/synth_1/.Xil/Vivado-23000-KOMPUTER/realtime/design_1_i2s_receiver_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_i2s_receiver_0_0' (2#1) [C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.runs/synth_1/.Xil/Vivado-23000-KOMPUTER/realtime/design_1_i2s_receiver_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_i2s_transceiver_0_0' [C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.runs/synth_1/.Xil/Vivado-23000-KOMPUTER/realtime/design_1_i2s_transceiver_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_i2s_transceiver_0_0' (3#1) [C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.runs/synth_1/.Xil/Vivado-23000-KOMPUTER/realtime/design_1_i2s_transceiver_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.runs/synth_1/.Xil/Vivado-23000-KOMPUTER/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (4#1) [C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.runs/synth_1/.Xil/Vivado-23000-KOMPUTER/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'FCLK_RESET0_N' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
WARNING: [Synth 8-7071] port 'MIO' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
WARNING: [Synth 8-7071] port 'DDR_CAS_n' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
WARNING: [Synth 8-7071] port 'DDR_CKE' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
WARNING: [Synth 8-7071] port 'DDR_Clk_n' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
WARNING: [Synth 8-7071] port 'DDR_Clk' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
WARNING: [Synth 8-7071] port 'DDR_CS_n' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
WARNING: [Synth 8-7071] port 'DDR_DRSTB' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
WARNING: [Synth 8-7071] port 'DDR_ODT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
WARNING: [Synth 8-7071] port 'DDR_RAS_n' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
WARNING: [Synth 8-7071] port 'DDR_WEB' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
WARNING: [Synth 8-7071] port 'DDR_BankAddr' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
WARNING: [Synth 8-7071] port 'DDR_Addr' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
WARNING: [Synth 8-7071] port 'DDR_VRN' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
WARNING: [Synth 8-7071] port 'DDR_VRP' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
WARNING: [Synth 8-7071] port 'DDR_DM' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
WARNING: [Synth 8-7071] port 'DDR_DQ' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
WARNING: [Synth 8-7071] port 'DDR_DQS_n' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
WARNING: [Synth 8-7071] port 'DDR_DQS' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
WARNING: [Synth 8-7071] port 'PS_SRSTB' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
WARNING: [Synth 8-7071] port 'PS_CLK' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
WARNING: [Synth 8-7071] port 'PS_PORB' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 23 connections declared, but only 1 given [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:65]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (5#1) [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (6#1) [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'fx_processor' (7#1) [C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.srcs/sources_1/new/fx-processor.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.367 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1221.367 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/ip/design_1_i2s_receiver_0_0/design_1_i2s_receiver_0_0/design_1_i2s_receiver_0_0_in_context.xdc] for cell 'fx_processor_inst/design_1_i/i2s_receiver_0'
Finished Parsing XDC File [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/ip/design_1_i2s_receiver_0_0/design_1_i2s_receiver_0_0/design_1_i2s_receiver_0_0_in_context.xdc] for cell 'fx_processor_inst/design_1_i/i2s_receiver_0'
Parsing XDC File [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/ip/design_1_i2s_transceiver_0_0/design_1_i2s_transceiver_0_0/design_1_i2s_transceiver_0_0_in_context.xdc] for cell 'fx_processor_inst/design_1_i/i2s_transceiver_0'
Finished Parsing XDC File [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/ip/design_1_i2s_transceiver_0_0/design_1_i2s_transceiver_0_0/design_1_i2s_transceiver_0_0_in_context.xdc] for cell 'fx_processor_inst/design_1_i/i2s_transceiver_0'
Parsing XDC File [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'fx_processor_inst/design_1_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'fx_processor_inst/design_1_i/clk_wiz_0'
Parsing XDC File [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/ps_to_pl_processing_system7_0_0_in_context.xdc] for cell 'fx_processor_inst/design_1_i/processing_system7_0'
Finished Parsing XDC File [c:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/ps_to_pl_processing_system7_0_0_in_context.xdc] for cell 'fx_processor_inst/design_1_i/processing_system7_0'
Parsing XDC File [C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.srcs/constrs_1/new/fx_processor_constr.xdc]
Finished Parsing XDC File [C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.srcs/constrs_1/new/fx_processor_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.srcs/constrs_1/new/fx_processor_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fx_processor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fx_processor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1221.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1221.367 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1221.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1221.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for fx_processor_inst/design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fx_processor_inst/design_1_i/i2s_receiver_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fx_processor_inst/design_1_i/i2s_transceiver_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fx_processor_inst/design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fx_processor_inst/design_1_i/processing_system7_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1221.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1221.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1221.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1221.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1221.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1221.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1221.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1221.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1221.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1221.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1221.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1221.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_clk_wiz_0_0            |         1|
|2     |design_1_i2s_receiver_0_0       |         1|
|3     |design_1_i2s_transceiver_0_0    |         1|
|4     |design_1_processing_system7_0_0 |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_clk_wiz_0            |     1|
|2     |design_1_i2s_receiver_0       |     1|
|3     |design_1_i2s_transceiver_0    |     1|
|4     |design_1_processing_system7_0 |     1|
|5     |IBUF                          |     4|
|6     |OBUF                          |     3|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1221.367 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1221.367 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1221.367 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1221.367 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1221.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 11d1f6db
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1221.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yaroslav/Desktop/bachelor-project/vivado/fx-processor/fx-processor.runs/synth_1/fx_processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fx_processor_utilization_synth.rpt -pb fx_processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 16 18:14:28 2023...
