
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../PARSEC/parsec_2.1.raytrace.simlarge.prebuilt.drop_250M.length_250M.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
CPU 0 L1D - Pythia Preftecher 
L1D has LRU replacement policy
--------- This is L2C prefetcher --------------
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000003 cycles: 2878880 heartbeat IPC: 3.47357 cumulative IPC: 3.47357 (Simulation time: 0 hr 0 min 32 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5756809 heartbeat IPC: 3.47472 cumulative IPC: 3.47415 (Simulation time: 0 hr 1 min 4 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 8635572 heartbeat IPC: 3.47371 cumulative IPC: 3.474 (Simulation time: 0 hr 1 min 37 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 11515368 heartbeat IPC: 3.47247 cumulative IPC: 3.47362 (Simulation time: 0 hr 2 min 9 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 14395526 heartbeat IPC: 3.47203 cumulative IPC: 3.4733 (Simulation time: 0 hr 2 min 40 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 14395527 (Simulation time: 0 hr 2 min 40 sec) 

Heartbeat CPU 0 instructions: 60000003 cycles: 35286467 heartbeat IPC: 0.478677 cumulative IPC: 0.478676 (Simulation time: 0 hr 3 min 20 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 56223040 heartbeat IPC: 0.477633 cumulative IPC: 0.478154 (Simulation time: 0 hr 3 min 58 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 77147888 heartbeat IPC: 0.477901 cumulative IPC: 0.47807 (Simulation time: 0 hr 4 min 38 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 98077180 heartbeat IPC: 0.477799 cumulative IPC: 0.478002 (Simulation time: 0 hr 5 min 16 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 118988128 heartbeat IPC: 0.478218 cumulative IPC: 0.478045 (Simulation time: 0 hr 5 min 56 sec) 
Finished CPU 0 instructions: 50000000 cycles: 104592603 cumulative IPC: 0.478045 (Simulation time: 0 hr 5 min 56 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.478045 instructions: 50000000 cycles: 104592603
ITLB TOTAL     ACCESS:    8041205  HIT:    8040773  MISS:        432  HIT %:    99.9946  MISS %: 0.00537233   MPKI: 0.00864
ITLB LOAD TRANSLATION ACCESS:    8041205  HIT:    8040773  MISS:        432  HIT %:    99.9946  MISS %: 0.00537233   MPKI: 0.00864
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 9.00231 cycles
ITLB RQ	ACCESS:    9596524	FORWARD:          0	MERGED:    1555209	TO_CACHE:    8041315

DTLB TOTAL     ACCESS:   11310559  HIT:   11307805  MISS:       2754  HIT %:    99.9757  MISS %:  0.0243489   MPKI: 0.05508
DTLB LOAD TRANSLATION ACCESS:   11310559  HIT:   11307805  MISS:       2754  HIT %:    99.9757  MISS %:  0.0243489   MPKI: 0.05508
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.95134 cycles
DTLB RQ	ACCESS:   14679972	FORWARD:          0	MERGED:    3369413	TO_CACHE:   11310559

STLB TOTAL     ACCESS:    6656323  HIT:    6656303  MISS:         20  HIT %:    99.9997  MISS %: 0.000300466   MPKI: 0.0004
STLB LOAD TRANSLATION ACCESS:       3186  HIT:       3166  MISS:         20  HIT %:    99.3723  MISS %:   0.627746   MPKI: 0.0004
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:    6653137  HIT:    6653137  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 131 cycles
STLB RQ	ACCESS:   32395377	FORWARD:          0	MERGED:   25739053	TO_CACHE:    6656324

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   47071586  HIT:   47039581  MISS:      32005  HIT %:     99.932  MISS %:  0.0679922   MPKI: 0.6401
L1D LOAD      ACCESS:    7720085  HIT:    7719940  MISS:        145  HIT %:    99.9981  MISS %: 0.00187822   MPKI: 0.0029
L1D RFO       ACCESS:    6959454  HIT:    6958154  MISS:       1300  HIT %:    99.9813  MISS %:  0.0186796   MPKI: 0.026
L1D PREFETCH  ACCESS:   32392047  HIT:   32361487  MISS:      30560  HIT %:    99.9057  MISS %:  0.0943441   MPKI: 0.6112
AGUS PREFETCH L1 MISS: 0
L1D PREFETCH  REQUESTED:   68648515  ISSUED:   67860249  USEFUL:       2956  USELESS:      27578
L1D USEFUL LOAD PREFETCHES:       2956 PREFETCH ISSUED TO LOWER LEVEL:      30560  ACCURACY: 9.67277
L1D TIMELY PREFETCHES:       2956 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 30560 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 19.4244 cycles
L1D RQ	ACCESS:   10883700	FORWARD:          0	MERGED:    2811742	TO_CACHE:    7720085
L1D WQ	ACCESS:    7032955	FORWARD:     354433	MERGED:      73068	TO_CACHE:    6959887
L1D PQ	ACCESS:   35468058	FORWARD:          0	MERGED:    3073307	TO_CACHE:   32392191

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 58218994
L1D ROI Sum of L1D PQ occupancy: 454064917
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    9596525  HIT:    9596525  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I LOAD      ACCESS:    9596525  HIT:    9596525  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I RQ	ACCESS:   14270884	FORWARD:          0	MERGED:    4674360	TO_CACHE:    9596524

BTB TOTAL     ACCESS:    6762668  HIT:    6517919  MISS:     244749  HIT %:    96.3809  MISS %:    3.61912   MPKI: 4.89498
BTB BRANCH_DIRECT_JUMP	ACCESS:    1157343  HIT:    1157292  MISS:         51
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:    3710801  HIT:    3710689  MISS:        112
BTB BRANCH_DIRECT_CALL	ACCESS:     919488  HIT:     919433  MISS:         55
BTB BRANCH_INDIRECT_CALL	ACCESS:      27774  HIT:      27768  MISS:          6
BTB BRANCH_RETURN	ACCESS:     947262  HIT:     702737  MISS:     244525
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:      33324  HIT:      32020  MISS:       1304  HIT %:    96.0869  MISS %:     3.9131   MPKI: 0.02608
L2C LOAD      ACCESS:        145  HIT:        145  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2C DATA LOAD MPKI: 0
L2C INSTRUCTION LOAD MPKI: 0
L2C RFO       ACCESS:       1300  HIT:          0  MISS:       1300  HIT %:          0  MISS %:        100   MPKI: 0.026
L2C PREFETCH  ACCESS:      30560  HIT:      30558  MISS:          2  HIT %:    99.9935  MISS %:  0.0065445   MPKI: 4e-05
AGUS PREFETCH L1 MISS: 0
L2C DATA PREFETCH MPKI: 4e-05
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:       1299  HIT:       1299  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2C LOAD TRANSLATION ACCESS:         20  HIT:         18  MISS:          2  HIT %:         90  MISS %:         10   MPKI: 4e-05
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          2  ACCURACY: 0
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 102.415 cycles
L2C RQ	ACCESS:       1465	FORWARD:          0	MERGED:          0	TO_CACHE:       1465
L2C WQ	ACCESS:       1299	FORWARD:          0	MERGED:          0	TO_CACHE:       1299
L2C PQ	ACCESS:      30560	FORWARD:          0	MERGED:          0	TO_CACHE:      30560

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 0
L2C Data Evicting Data 0
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 0
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:         20  HIT:         20  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:         20  HIT:         20  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:         20  HIT:         20  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:         20  HIT:         20  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:         20  HIT:         20  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:         20  HIT:         20  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:         20  HIT:         20  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 LOAD TRANSLATION ACCESS:         20  HIT:         20  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:       1304  HIT:          0  MISS:       1304  HIT %:          0  MISS %:        100   MPKI: 0.02608
LLC RFO       ACCESS:       1300  HIT:          0  MISS:       1300  HIT %:          0  MISS %:        100   MPKI: 0.026
LLC PREFETCH  ACCESS:          2  HIT:          0  MISS:          2  HIT %:          0  MISS %:        100   MPKI: 4e-05
AGUS PREFETCH L1 MISS: 0
LLC LOAD TRANSLATION ACCESS:          2  HIT:          0  MISS:          2  HIT %:          0  MISS %:        100   MPKI: 4e-05
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          2  ACCURACY: 0
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 72.4149 cycles
LLC RQ	ACCESS:       1302	FORWARD:          0	MERGED:          0	TO_CACHE:       1302
LLC PQ	ACCESS:          2	FORWARD:          0	MERGED:          0	TO_CACHE:          2

LLC Dense regions hint to LLC: 0

RAW hits: 1088628
Loads Generated: 11972328
Loads sent to L1D: 10883700
Stores Generated: 7032947
Stores sent to L1D: 7032955
Major fault: 0 Minor fault: 126
Allocated PAGES: 126
CPU 0 L1D nextline prefetcher final stats
 Action = 30 : 794519
 Action = 23 : 328985
 Action = 16 : 125060
 Action = 11 : 50825
 Action = 10 : 68988
 Action = 22 : 441357
 Action = 5 : 61869
 Action = 4 : 36850
 Action = 32 : 1160810
 Action = -3 : 434183
 Action = 12 : 54745
 Action = -6 : 1198259
 Action = 3 : 193751
 Action = 1 : 8996968
 Action = -1 : 108133
 Action = 0 : 306391
 number of times low bandwidth is  11106340
number of times high bandwidth is 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1274  ROW_BUFFER_MISS:         30
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: -
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 104524404
0banks busy for write cycles: 0
1banks busy for read cycles: 68200
1banks busy for write cycles: 0
2banks busy for read cycles: 0
2banks busy for write cycles: 0
3banks busy for read cycles: 0
3banks busy for write cycles: 0
4banks busy for read cycles: 0
4banks busy for write cycles: 0
5banks busy for read cycles: 0
5banks busy for write cycles: 0
6banks busy for read cycles: 0
6banks busy for write cycles: 0
7banks busy for read cycles: 0
7banks busy for write cycles: 0
8banks busy for read cycles: 0
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 96.5145% MPKI: 7.69654 Average ROB Occupancy at Mispredict: 46.4137
Branch types
NOT_BRANCH: 38958949 77.9179%
BRANCH_DIRECT_JUMP: 1157343 2.31469%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 7988824 15.9776%
BRANCH_DIRECT_CALL: 919488 1.83898%
BRANCH_INDIRECT_CALL: 27774 0.055548%
BRANCH_RETURN: 947262 1.89452%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 126
