	component maoin is
		port (
			btn0_export                         : in    std_logic                    := 'X'; -- export
			clk_clk                             : in    std_logic                    := 'X'; -- clk
			opencores_i2c_0_export_0_scl_pad_io : inout std_logic                    := 'X'; -- scl_pad_io
			opencores_i2c_0_export_0_sda_pad_io : inout std_logic                    := 'X'; -- sda_pad_io
			reset_reset_n                       : in    std_logic                    := 'X'; -- reset_n
			segm_con_new_signal                 : out   std_logic_vector(7 downto 0);        -- new_signal
			segm_con_new_signal_1               : out   std_logic_vector(7 downto 0);        -- new_signal_1
			segm_con_new_signal_2               : out   std_logic_vector(7 downto 0);        -- new_signal_2
			segm_con2_new_signal                : out   std_logic_vector(7 downto 0);        -- new_signal
			segm_con2_new_signal_1              : out   std_logic_vector(7 downto 0);        -- new_signal_1
			segm_con2_new_signal_2              : out   std_logic_vector(7 downto 0);        -- new_signal_2
			vga_0_vga_g                         : out   std_logic_vector(3 downto 0);        -- g
			vga_0_vga_b                         : out   std_logic_vector(3 downto 0);        -- b
			vga_0_vga_hsync                     : out   std_logic;                           -- hsync
			vga_0_vga_vsync                     : out   std_logic;                           -- vsync
			vga_0_vga_r                         : out   std_logic_vector(3 downto 0)         -- r
		);
	end component maoin;

