# compile vhdl design source files
vhdl xil_defaultlib  "../../../while_ornek_function.srcs/sources_1/new/while_ornek_function.vhd"
