[[address-routing-layout-and-configuration]]
=== Address Routing Layout and Configuration

The routing of the loongson 3A5000 is mainly implemented through the system's two-level cross switch with IO-RING.
The software can configure the routing of the requests received by each Master port.
Each Master port has `8` address windows, and the target routing of `8` address windows can be completed.
Each address window consists of three 64-bit registers, `BASE`, `MASK` and `MMAP`, with `BASE` aligned by `K` bytes; `MASK` adopts a format similar to network mask with high bit of `1`; the lower four bits of `MMAP` indicate the number of the corresponding target Slave port; `MMAP[4]` indicates allow fetch instrustions; `MMAP[5]` indicates allow block read; `MMAP[6]` indicates allow interleaved access enable; `MMAP[7]` indicates window enable.

[[space-access-attributes-corresponding-to-mmap-1]]
.Space access attributes corresponding to `MMAP`
[%header,cols="^1,^4,^1,^1"]
|===
m|[7]
m|[6]
m|[5]
m|[4]

|Window enable
|Allow interleaved access to SCache/memory
|Allow to read blocks
|Allow to fetch instructions
|===

Window hit formula: `(IN_ADDR & MASK) == BASE`

Since Loongson 3 uses fixed routing by default, the configuration window is closed at power-up and requires system software to enable it for use.

When the SCache/memory interleaved access configuration is enabled, the slave number is only valid when it is `0` or `4`.
`0` indicates routing to `SCACHE` and `SCID_SEL` determines how interleaved access is performed across the `4` SCaches.
`4` indicates routing to memory and `interleave_bit` determines how interleaved accesses are performed across the `2` MCs.

The address window translation registers are shown in the table below.
The base address is 0x1FE0_0000, or accessed via the IOCSR instruction.

[[table-of-address-window-registers]]
.Table of address window registers
[%header,cols="^1m,^2m,^1m,^2m"]
|===
d|Address
d|Register
d|Address
d|Register

|2000
|CORE0_WIN0_BASE
|2100
|CORE1_WIN0_BASE

|2008
|CORE0_WIN1_BASE
|2108
|CORE1_WIN1_BASE

|2010
|CORE0_WIN2_BASE
|2110
|CORE1_WIN2_BASE

|2018
|CORE0_WIN3_BASE
|2118
|CORE1_WIN3_BASE

|2020
|CORE0_WIN4_BASE
|2120
|CORE1_WIN4_BASE

|2028
|CORE0_WIN5_BASE
|2128
|CORE1_WIN5_BASE

|2030
|CORE0_WIN6_BASE
|2130
|CORE1_WIN6_BASE

|2038
|CORE0_WIN7_BASE
|2138
|CORE1_WIN7_BASE

|2040
|CORE0_WIN0_MASK
|2140
|CORE1_WIN0_MASK

|2048
|CORE0_WIN1_MASK
|2148
|CORE1_WIN1_MASK

|2050
|CORE0_WIN2_MASK
|2150
|CORE1_WIN2_MASK

|2058
|CORE0_WIN3_MASK
|2158
|CORE1_WIN3_MASK

|2060
|CORE0_WIN4_MASK
|2160
|CORE1_WIN4_MASK

|2068
|CORE0_WIN5_MASK
|2168
|CORE1_WIN5_MASK

|2070
|CORE0_WIN6_MASK
|2170
|CORE1_WIN6_MASK

|2078
|CORE0_WIN7_MASK
|2178
|CORE1_WIN7_MASK

|2080
|CORE0_WIN0_MMAP
|2180
|CORE1_WIN0_MMAP

|2088
|CORE0_WIN1_MMAP
|2188
|CORE1_WIN1_MMAP

|2090
|CORE0_WIN2_MMAP
|2190
|CORE1_WIN2_MMAP

|2098
|CORE0_WIN3_MMAP
|2198
|CORE1_WIN3_MMAP

|20a0
|CORE0_WIN4_MMAP
|21a0
|CORE1_WIN4_MMAP

|20a8
|CORE0_WIN5_MMAP
|21a8
|CORE1_WIN5_MMAP

|20b0
|CORE0_WIN6_MMAP
|21b0
|CORE1_WIN6_MMAP

|20b8
|CORE0_WIN7_MMAP
|21b8
|CORE1_WIN7_MMAP

4+|

|2200
|CORE2_WIN0_BASE
|2300
|CORE3_WIN0_BASE

|2208
|CORE2_WIN1_BASE
|2308
|CORE3_WIN1_BASE

|2210
|CORE2_WIN2_BASE
|2310
|CORE3_WIN2_BASE

|2218
|CORE2_WIN3_BASE
|2318
|CORE3_WIN3_BASE

|2220
|CORE2_WIN4_BASE
|2320
|CORE3_WIN4_BASE

|2228
|CORE2_WIN5_BASE
|2328
|CORE3_WIN5_BASE

|2230
|CORE2_WIN6_BASE
|2330
|CORE3_WIN6_BASE

|2238
|CORE2_WIN7_BASE
|2338
|CORE3_WIN7_BASE

|2240
|CORE2_WIN0_MASK
|2340
|CORE3_WIN0_MASK

|2248
|CORE2_WIN1_MASK
|2348
|CORE3_WIN1_MASK

|2250
|CORE2_WIN2_MASK
|2350
|CORE3_WIN2_MASK

|2258
|CORE2_WIN3_MASK
|2358
|CORE3_WIN3_MASK

|2260
|CORE2_WIN4_MASK
|2360
|CORE3_WIN4_MASK

|2268
|CORE2_WIN5_MASK
|2368
|CORE3_WIN5_MASK

|2270
|CORE2_WIN6_MASK
|2370
|CORE3_WIN6_MASK

|2278
|CORE2_WIN7_MASK
|2378
|CORE3_WIN7_MASK

|2280
|CORE2_WIN0_MMAP
|2380
|CORE3_WIN0_MMAP

|2288
|CORE2_WIN1_MMAP
|2388
|CORE3_WIN1_MMAP

|2290
|CORE2_WIN2_MMAP
|2390
|CORE3_WIN2_MMAP

|2298
|CORE2_WIN3_MMAP
|2398
|CORE3_WIN3_MMAP

|22a0
|CORE2_WIN4_MMAP
|23a0
|CORE3_WIN4_MMAP

|22a8
|CORE2_WIN5_MMAP
|23a8
|CORE3_WIN5_MMAP

|22b0
|CORE2_WIN6_MMAP
|23b0
|CORE3_WIN6_MMAP

|22b8
|CORE2_WIN7_MMAP
|23b8
|CORE3_WIN7_MMAP

4+|
|2400
|SCACHE0_WIN0_BASE
|2500
|SCACHE1_WIN0_BASE

|2408
|SCACHE0_WIN1_BASE
|2508
|SCACHE1_WIN1_BASE

|2410
|SCACHE0_WIN2_BASE
|2510
|SCACHE1_WIN2_BASE

|2418
|SCACHE0_WIN3_BASE
|2518
|SCACHE1_WIN3_BASE

|2420
|SCACHE0_WIN4_BASE
|2520
|SCACHE1_WIN4_BASE

|2428
|SCACHE0_WIN5_BASE
|2528
|SCACHE1_WIN5_BASE

|2430
|SCACHE0_WIN6_BASE
|2530
|SCACHE1_WIN6_BASE

|2438
|SCACHE0_WIN7_BASE
|2538
|SCACHE1_WIN7_BASE

|2440
|SCACHE0_WIN0_MASK
|2540
|SCACHE1_WIN0_MASK

|2448
|SCACHE0_WIN1_MASK
|2548
|SCACHE1_WIN1_MASK

|2450
|SCACHE0_WIN2_MASK
|2550
|SCACHE1_WIN2_MASK

|2458
|SCACHE0_WIN3_MASK
|2558
|SCACHE1_WIN3_MASK

|2460
|SCACHE0_WIN4_MASK
|2560
|SCACHE1_WIN4_MASK

|2468
|SCACHE0_WIN5_MASK
|2568
|SCACHE1_WIN5_MASK

|2470
|SCACHE0_WIN6_MASK
|2570
|SCACHE1_WIN6_MASK

|2478
|SCACHE0_WIN7_MASK
|2578
|SCACHE1_WIN7_MASK

|2480
|SCACHE0_WIN0_MMAP
|2580
|SCACHE1_WIN0_MMAP

|2488
|SCACHE0_WIN1_MMAP
|2588
|SCACHE1_WIN1_MMAP

|2490
|SCACHE0_WIN2_MMAP
|2590
|SCACHE1_WIN2_MMAP

|2498
|SCACHE0_WIN3_MMAP
|2598
|SCACHE1_WIN3_MMAP

|24a0
|SCACHE0_WIN4_MMAP
|25a0
|SCACHE1_WIN4_MMAP

|24a8
|SCACHE0_WIN5_MMAP
|25a8
|SCACHE1_WIN5_MMAP

|24b0
|SCACHE0_WIN6_MMAP
|25b0
|SCACHE1_WIN6_MMAP

|24b8
|SCACHE0_WIN7_MMAP
|25b8
|SCACHE1_WIN7_MMAP

4+|
|2600
|SCACHE2_WIN0_BASE
|2700
|SCACHE3_WIN0_BASE

|2608
|SCACHE2_WIN1_BASE
|2708
|SCACHE3_WIN1_BASE

|2610
|SCACHE2_WIN2_BASE
|2710
|SCACHE3_WIN2_BASE

|2618
|SCACHE2_WIN3_BASE
|2718
|SCACHE3_WIN3_BASE

|2620
|SCACHE2_WIN4_BASE
|2720
|SCACHE3_WIN4_BASE

|2628
|SCACHE2_WIN5_BASE
|2728
|SCACHE3_WIN5_BASE

|2630
|SCACHE2_WIN6_BASE
|2730
|SCACHE3_WIN6_BASE

|2638
|SCACHE2_WIN7_BASE
|2738
|SCACHE3_WIN7_BASE

|2640
|SCACHE2_WIN0_MASK
|2740
|SCACHE3_WIN0_MASK

|2648
|SCACHE2_WIN1_MASK
|2748
|SCACHE3_WIN1_MASK

|2650
|SCACHE2_WIN2_MASK
|2750
|SCACHE3_WIN2_MASK

|2658
|SCACHE2_WIN3_MASK
|2758
|SCACHE3_WIN3_MASK

|2660
|SCACHE2_WIN4_MASK
|2760
|SCACHE3_WIN4_MASK

|2668
|SCACHE2_WIN5_MASK
|2768
|SCACHE3_WIN5_MASK

|2670
|SCACHE2_WIN6_MASK
|2770
|SCACHE3_WIN6_MASK

|2678
|SCACHE2_WIN7_MASK
|2778
|SCACHE3_WIN7_MASK

|2680
|SCACHE2_WIN0_MMAP
|2780
|SCACHE3_WIN0_MMAP

|2688
|SCACHE2_WIN1_MMAP
|2788
|SCACHE3_WIN1_MMAP

|2690
|SCACHE2_WIN2_MMAP
|2790
|SCACHE3_WIN2_MMAP

|2698
|SCACHE2_WIN3_MMAP
|2798
|SCACHE3_WIN3_MMAP

|26a0
|SCACHE2_WIN4_MMAP
|27a0
|SCACHE3_WIN4_MMAP

|26a8
|SCACHE2_WIN5_MMAP
|27a8
|SCACHE3_WIN5_MMAP

|26b0
|SCACHE2_WIN6_MMAP
|27b0
|SCACHE3_WIN6_MMAP

|26b8
|SCACHE2_WIN7_MMAP
|27b8
|SCACHE3_WIN7_MMAP

4+|
d|-
d|-
|2900
|IO_L2X_WIN0_BASE

d|-
d|-
|2908
|IO_L2X_WIN1_BASE

d|-
d|-
|2910
|IO_L2X_WIN2_BASE

d|-
d|-
|2918
|IO_L2X_WIN3_BASE

d|-
d|-
|2920
|IO_L2X_WIN4_BASE

d|-
d|-
|2928
|IO_L2X_WIN5_BASE

d|-
d|-
|2930
|IO_L2X_WIN6_BASE

d|-
d|-
|2938
|IO_L2X_WIN7_BASE

d|-
d|-
|2940
|IO_L2X_WIN0_MASK

d|-
d|-
|2948
|IO_L2X_WIN1_MASK

d|-
d|-
|2950
|IO_L2X_WIN2_MASK

d|-
d|-
|2958
|IO_L2X_WIN3_MASK

d|-
d|-
|2960
|IO_L2X_WIN4_MASK

d|-
d|-
|2968
|IO_L2X_WIN5_MASK

d|-
d|-
|2970
|IO_L2X_WIN6_MASK

d|-
d|-
|2978
|IO_L2X_WIN7_MASK

d|-
d|-
|2980
|IO_L2X_WIN0_MMAP

d|-
d|-
|2988
|IO_L2X_WIN1_MMAP

d|-
d|-
|2990
|IO_L2X_WIN2_MMAP

d|-
d|-
|2998
|IO_L2X_WIN3_MMAP

d|-
d|-
|29a0
|IO_L2X_WIN4_MMAP

d|-
d|-
|29a8
|IO_L2X_WIN5_MMAP

d|-
d|-
|29b0
|IO_L2X_WIN6_MMAP

d|-
d|-
|29b8
|IO_L2X_WIN7_MMAP

4+|
|2a00
|HT0_LO_WIN0_BASE
|2b00
|HT0_HI_WIN0_BASE

|2a08
|HT0_LO_WIN1_BASE
|2b08
|HT0_HI_WIN1_BASE

|2a10
|HT0_LO_WIN2_BASE
|2b10
|HT0_HI_WIN2_BASE

|2a18
|HT0_LO_WIN3_BASE
|2b18
|HT0_HI_WIN3_BASE

|2a20
|HT0_LO_WIN4_BASE
|2b20
|HT0_HI_WIN4_BASE

|2a28
|HT0_LO_WIN5_BASE
|2b28
|HT0_HI_WIN5_BASE

|2a30
|HT0_LO_WIN6_BASE
|2b30
|HT0_HI_WIN6_BASE

|2a38
|HT0_LO_WIN7_BASE
|2b38
|HT0_HI_WIN7_BASE

|2a40
|HT0_LO_WIN0_MASK
|2b40
|HT0_HI_WIN0_MASK

|2a48
|HT0_LO_WIN1_MASK
|2b48
|HT0_HI_WIN1_MASK

|2a50
|HT0_LO_WIN2_MASK
|2b50
|HT0_HI_WIN2_MASK

|2a58
|HT0_LO_WIN3_MASK
|2b58
|HT0_HI_WIN3_MASK

|2a60
|HT0_LO_WIN4_MASK
|2b60
|HT0_HI_WIN4_MASK

|2a68
|HT0_LO_WIN5_MASK
|2b68
|HT0_HI_WIN5_MASK

|2a70
|HT0_LO_WIN6_MASK
|2b70
|HT0_HI_WIN6_MASK

|2a78
|HT0_LO_WIN7_MASK
|2b78
|HT0_HI_WIN7_MASK

|2a80
|HT0_LO_WIN0_MMAP
|2b80
|HT0_HI_WIN0_MMAP

|2a88
|HT0_LO_WIN1_MMAP
|2b88
|HT0_HI_WIN1_MMAP

|2a90
|HT0_LO_WIN2_MMAP
|2b90
|HT0_HI_WIN2_MMAP

|2a98
|HT0_LO_WIN3_MMAP
|2b98
|HT0_HI_WIN3_MMAP

|2aa0
|HT0_LO_WIN4_MMAP
|2ba0
|HT0_HI_WIN4_MMAP

|2aa8
|HT0_LO_WIN5_MMAP
|2ba8
|HT0_HI_WIN5_MMAP

|2ab0
|HT0_LO_WIN6_MMAP
|2bb0
|HT0_HI_WIN6_MMAP

|2ab8
|HT0_LO_WIN7_MMAP
|2bb8
|HT0_HI_WIN7_MMAP

4+|
|2c00
|SE_WIN0_BASE
|2d00
|MISC_WIN0_BASE

|2c08
|SE_WIN1_BASE
|2d08
|MISC_WIN1_BASE

|2c10
|SE_WIN2_BASE
|2d10
|MISC_WIN2_BASE

|2c18
|SE_WIN3_BASE
|2d18
|MISC_WIN3_BASE

|2c20
|SE_WIN4_BASE
|2d20
|MISC_WIN4_BASE

|2c28
|SE_WIN5_BASE
|2d28
|MISC_WIN5_BASE

|2c30
|SE_WIN6_BASE
|2d30
|MISC_WIN6_BASE

|2c38
|SE_WIN7_BASE
|2d38
|MISC_WIN7_BASE

|2c40
|SE_WIN0_MASK
|2d40
|MISC_WIN0_MASK

|2c48
|SE_WIN1_MASK
|2d48
|MISC_WIN1_MASK

|2c50
|SE_WIN2_MASK
|2d50
|MISC_WIN2_MASK

|2c58
|SE_WIN3_MASK
|2d58
|MISC_WIN3_MASK

|2c60
|SE_WIN4_MASK
|2d60
|MISC_WIN4_MASK

|2c68
|SE_WIN5_MASK
|2d68
|MISC_WIN5_MASK

|2c70
|SE_WIN6_MASK
|2d70
|MISC_WIN6_MASK

|2c78
|SE_WIN7_MASK
|2d78
|MISC_WIN7_MASK

|2c80
|SE_WIN0_MMAP
|2d80
|MISC_WIN0_MMAP

|2c88
|SE_WIN1_MMAP
|2d88
|MISC_WIN1_MMAP

|2c90
|SE_WIN2_MMAP
|2d90
|MISC_WIN2_MMAP

|2c98
|SE_WIN3_MMAP
|2d98
|MISC_WIN3_MMAP

|2ca0
|SE_WIN4_MMAP
|2da0
|MISC_WIN4_MMAP

|2ca8
|SE_WIN5_MMAP
|2da8
|MISC_WIN5_MMAP

|2cb0
|SE_WIN6_MMAP
|2db0
|MISC_WIN6_MMAP

|2cb8
|SE_WIN7_MMAP
|2db8
|MISC_WIN7_MMAP

4+|
|2e00
|HT1_LO_WIN0_BASE
|2f00
|HT1_HI_WIN0_BASE

|2e08
|HT1_LO_WIN1_BASE
|2f08
|HT1_HI_WIN1_BASE

|2e10
|HT1_LO_WIN2_BASE
|2f10
|HT1_HI_WIN2_BASE

|2e18
|HT1_LO_WIN3_BASE
|2f18
|HT1_HI_WIN3_BASE

|2e20
|HT1_LO_WIN4_BASE
|2f20
|HT1_HI_WIN4_BASE

|2e28
|HT1_LO_WIN5_BASE
|2f28
|HT1_HI_WIN5_BASE

|2e30
|HT1_LO_WIN6_BASE
|2f30
|HT1_HI_WIN6_BASE

|2e38
|HT1_LO_WIN7_BASE
|2f38
|HT1_HI_WIN7_BASE

|2e40
|HT1_LO_WIN0_MASK
|2f40
|HT1_HI_WIN0_MASK

|2e48
|HT1_LO_WIN1_MASK
|2f48
|HT1_HI_WIN1_MASK

|2e50
|HT1_LO_WIN2_MASK
|2f50
|HT1_HI_WIN2_MASK

|2e58
|HT1_LO_WIN3_MASK
|2f58
|HT1_HI_WIN3_MASK

|2e60
|HT1_LO_WIN4_MASK
|2f60
|HT1_HI_WIN4_MASK

|2e68
|HT1_LO_WIN5_MASK
|2f68
|HT1_HI_WIN5_MASK

|2e70
|HT1_LO_WIN6_MASK
|2f70
|HT1_HI_WIN6_MASK

|2e78
|HT1_LO_WIN7_MASK
|2f78
|HT1_HI_WIN7_MASK

|2e80
|HT1_LO_WIN0_MMAP
|2f80
|HT1_HI_WIN0_MMAP

|2e88
|HT1_LO_WIN1_MMAP
|2f88
|HT1_HI_WIN1_MMAP

|2e90
|HT1_LO_WIN2_MMAP
|2f90
|HT1_HI_WIN2_MMAP

|2e98
|HT1_LO_WIN3_MMAP
|2f98
|HT1_HI_WIN3_MMAP

|2ea0
|HT1_LO_WIN4_MMAP
|2fa0
|HT1_HI_WIN4_MMAP

|2ea8
|HT1_LO_WIN5_MMAP
|2fa8
|HT1_HI_WIN5_MMAP

|2eb0
|HT1_LO_WIN6_MMAP
|2fb0
|HT1_HI_WIN6_MMAP

|2eb8
|HT1_LO_WIN7_MMAP
|2fb8
|HT1_HI_WIN7_MMAP
|===

The secondary `xbar` mainly connects `2` memory controllers and IO-RING as slave devices, with 4 SCache (`4`, representing `4xxx`, same as `5`, `6`, `7`) and IO-RING (`9`) as master devices for window mapping, which can use these window configuration registers (`4`, `5`, `6`, `7`, `9`) for memory window configuration and address translation.

Each address window consists of three 64-bit registers, `BASE`, `MASK`, and `MMAP`, with `BASE` aligned in `K` bytes, `MASK` in a format similar to the network mask high bit 1, and `MMAP` containing the converted address, routing, and enable control bits, as shown in the following table:

[[description-of-mmap-register-bit-field]]
.Description of `MMAP` register bit field
[%header,cols="4*^1"]
|===
m|[63:48]
m|[47:10]
m|[7:4]
m|[3:0]

|Reserved
|Address after translation
|Window enable
|Slave device number
|===

Among them, the devices corresponding to the slave device number are shown in the following table:

[[correspondence-from-the-device-number-to-the-module-it-belongs-to]]
.Correspondence from the device number to the module it belongs to
[%header,cols="1,2"]
|===
|Slave Device Number
|Destination Device

|`0`-`3`
|`Scache0`-`3`

|`4`-`5`
|`MC0`-`1`

|`a`
|`HT0_lo`

|`b`
|`HT0_hi`

|`c`
|`SE`

|`d`
|`MISC`

|`e`
|`HT1_lo`

|`f`
|`HT1_hi`
|===

The meaning of the window enable bits is shown in the table below:

[[space-access-attributes-corresponding-to-mmap-2]]
.Space access attributes corresponding to `MMAP`
[%header,cols="^1,^4,^1,^1"]
|===
m|[7]
m|[6]
m|[5]
m|[4]

|Window enable
|Allow interleaved access to DDR.
Valid when the slave device number is `0`, to route requests for hit window addresses as configured by the `interleave_bit` (`CSR0x0400`).
The interleave enable bit is required to be greater than `10`
|Allow to read blocks
|Allow to fetch instructions
|===

Note that the window configuration cannot perform address translation for Cache consistency requests, otherwise the address at the SCache will not match the address at the processor-level Cache, resulting in a Cache consistency maintenance error.

Window hit formula: `(IN_ADDR & MASK) == BASE`

New address conversion formula: `OUT_ADDR = (IN_ADDR & ~MASK) | {MMAP[63:10], 10'h0}`

According to the default register configuration, the CPU's address range of `0x00000000`-`0x0fffffff` after the chip is booted (`256M`) mapped to the address interval `0x00000000`-`0x0fffffff` of the DDR.
`0x10000000`-`0x17ffffff` are mapped to the `PCI_MEM` space of the bridge chip.
`0x18000000`-`0x19ffffff` are mapped to the `PCI_IO` space of the bridge chip.
`0x1a000000`-`0x1affffff` are mapped to the bridge chip's PCI configuration space (`Type0`).
`0x1b000000`-`0x1bffffff` are mapped to the bridge chip's PCI configuration space (`Type1`).
`0x40000000`-`0x7fffffff` are mapped to the bridge chip's `PCI_MEM` space.
Software can implement the new address space routing and translation by modifying the corresponding configuration registers.

In addition, when there is a read access to an illegal address due to CPU guessing execution, all `8` address windows are not hit and random data is returned to prevent the CPU from dying, etc.
