
*** Running vivado
    with args -log trabajo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source trabajo.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source trabajo.tcl -notrace
Command: synth_design -top trabajo -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14620 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 735.559 ; gain = 177.656
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'trabajo' [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/trabajo.vhd:59]
INFO: [Synth 8-3491] module 'maquina_cruce' declared at 'D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/maquina_cruce.vhd:34' bound to instance 'MAQUINA_SEMAFORO_CRUCE' of component 'maquina_cruce' [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/trabajo.vhd:93]
INFO: [Synth 8-638] synthesizing module 'maquina_cruce' [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/maquina_cruce.vhd:48]
	Parameter MODULE bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'divisor_frecuencia' declared at 'D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:34' bound to instance 'TIMER' of component 'divisor_frecuencia' [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/maquina_cruce.vhd:72]
INFO: [Synth 8-638] synthesizing module 'divisor_frecuencia' [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:47]
	Parameter MODULE bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_frecuencia' (1#1) [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'maquina_cruce' (2#1) [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/maquina_cruce.vhd:48]
INFO: [Synth 8-3491] module 'maquina_paso' declared at 'D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/maquina_paso.vhd:34' bound to instance 'MAQUINA_SEMAFORO_PASO' of component 'maquina_paso' [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/trabajo.vhd:104]
INFO: [Synth 8-638] synthesizing module 'maquina_paso' [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/maquina_paso.vhd:52]
	Parameter MODULE bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'divisor_frecuencia' declared at 'D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:34' bound to instance 'PRESCALER' of component 'divisor_frecuencia' [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/maquina_paso.vhd:87]
INFO: [Synth 8-3491] module 'decodificador_7_segm' declared at 'D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/decodificador_7_segm.vhd:34' bound to instance 'Decoder_7_segmentos' of component 'decodificador_7_segm' [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/maquina_paso.vhd:96]
INFO: [Synth 8-638] synthesizing module 'decodificador_7_segm' [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/decodificador_7_segm.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'decodificador_7_segm' (3#1) [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/decodificador_7_segm.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'maquina_paso' (4#1) [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/maquina_paso.vhd:52]
WARNING: [Synth 8-3848] Net led in module/entity trabajo does not have driver. [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/trabajo.vhd:54]
WARNING: [Synth 8-3848] Net estado in module/entity trabajo does not have driver. [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/trabajo.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'trabajo' (5#1) [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/trabajo.vhd:59]
WARNING: [Synth 8-3917] design trabajo has port digctrl[7] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[6] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[5] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[4] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[3] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[2] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[1] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[0] driven by constant 0
WARNING: [Synth 8-3331] design trabajo has unconnected port led
WARNING: [Synth 8-3331] design trabajo has unconnected port estado[4]
WARNING: [Synth 8-3331] design trabajo has unconnected port estado[3]
WARNING: [Synth 8-3331] design trabajo has unconnected port estado[2]
WARNING: [Synth 8-3331] design trabajo has unconnected port estado[1]
WARNING: [Synth 8-3331] design trabajo has unconnected port estado[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 799.430 ; gain = 241.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 799.430 ; gain = 241.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 799.430 ; gain = 241.527
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/trabajo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/trabajo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 917.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 917.113 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 917.113 ; gain = 359.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 917.113 ; gain = 359.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 917.113 ; gain = 359.211
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "code" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 917.113 ; gain = 359.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 3     
	   3 Input     31 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divisor_frecuencia 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module maquina_cruce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module maquina_paso 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   3 Input     31 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design trabajo has port Sem3[0] driven by constant 0
WARNING: [Synth 8-3917] design trabajo has port Sem_peatones[1] driven by constant 0
WARNING: [Synth 8-3917] design trabajo has port Sem_peatones[0] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[7] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[6] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[5] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[4] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[3] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[2] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[1] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[0] driven by constant 0
WARNING: [Synth 8-3331] design trabajo has unconnected port led
WARNING: [Synth 8-3331] design trabajo has unconnected port estado[4]
WARNING: [Synth 8-3331] design trabajo has unconnected port estado[3]
WARNING: [Synth 8-3331] design trabajo has unconnected port estado[2]
WARNING: [Synth 8-3331] design trabajo has unconnected port estado[1]
WARNING: [Synth 8-3331] design trabajo has unconnected port estado[0]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'MAQUINA_SEMAFORO_PASO/code_reg[3]__0/Q' [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/maquina_paso.vhd:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/maquina_paso.vhd:98]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/maquina_paso.vhd:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'MAQUINA_SEMAFORO_PASO/code_reg[2]__0/Q' [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/maquina_paso.vhd:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/maquina_paso.vhd:98]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/maquina_paso.vhd:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'MAQUINA_SEMAFORO_PASO/code_reg[1]__0/Q' [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/maquina_paso.vhd:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/maquina_paso.vhd:98]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/maquina_paso.vhd:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'MAQUINA_SEMAFORO_PASO/code_reg[0]__0/Q' [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/maquina_paso.vhd:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/maquina_paso.vhd:98]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.srcs/sources_1/new/maquina_paso.vhd:98]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MAQUINA_SEMAFORO_CRUCE/nextstate_cruce[2]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MAQUINA_SEMAFORO_CRUCE/nextstate_cruce[0]_C )
WARNING: [Synth 8-3332] Sequential element (MAQUINA_SEMAFORO_CRUCE/nextstate_cruce[2]_C) is unused and will be removed from module trabajo.
WARNING: [Synth 8-3332] Sequential element (MAQUINA_SEMAFORO_CRUCE/nextstate_cruce[0]_C) is unused and will be removed from module trabajo.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MAQUINA_SEMAFORO_CRUCE/nextstate_cruce[2]_P )
WARNING: [Synth 8-3332] Sequential element (MAQUINA_SEMAFORO_CRUCE/nextstate_cruce[2]_LDC) is unused and will be removed from module trabajo.
WARNING: [Synth 8-3332] Sequential element (MAQUINA_SEMAFORO_CRUCE/nextstate_cruce[2]_P) is unused and will be removed from module trabajo.
WARNING: [Synth 8-3332] Sequential element (MAQUINA_SEMAFORO_CRUCE/nextstate_cruce[1]_P) is unused and will be removed from module trabajo.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 917.113 ; gain = 359.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 917.113 ; gain = 359.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 917.113 ; gain = 359.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 917.113 ; gain = 359.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 920.074 ; gain = 362.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 920.074 ; gain = 362.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 920.074 ; gain = 362.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 920.074 ; gain = 362.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 920.074 ; gain = 362.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 920.074 ; gain = 362.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    15|
|3     |LUT1   |     3|
|4     |LUT2   |     5|
|5     |LUT3   |   117|
|6     |LUT4   |    33|
|7     |LUT5   |     3|
|8     |LUT6   |    50|
|9     |FDCE   |    33|
|10    |FDPE   |    33|
|11    |FDRE   |    30|
|12    |LDC    |    33|
|13    |IBUF   |     4|
|14    |OBUF   |    26|
|15    |OBUFT  |     6|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+-------------------+------+
|      |Instance                 |Module             |Cells |
+------+-------------------------+-------------------+------+
|1     |top                      |                   |   393|
|2     |  MAQUINA_SEMAFORO_CRUCE |maquina_cruce      |   352|
|3     |    TIMER                |divisor_frecuencia |    42|
|4     |  MAQUINA_SEMAFORO_PASO  |maquina_paso       |     3|
+------+-------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 920.074 ; gain = 362.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 920.074 ; gain = 244.488
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 920.074 ; gain = 362.172
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 936.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  LDC => LDCE: 33 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 38 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 936.781 ; gain = 635.488
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 936.781 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/UNIVERSIDAD/CUARTO/PRIMER SEMESTRE/SIST. ELECTRNICOS DIGITALES/PRCTICAS/trabajo/trabajo.runs/synth_1/trabajo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file trabajo_utilization_synth.rpt -pb trabajo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 16 14:59:09 2020...
